<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>svga_reg.h source code [linux-4.14.y/drivers/gpu/drm/vmwgfx/device_include/svga_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="SVGAColorBGRX,SVGADisplayTopology,SVGAGMRImageFormat,SVGAGuestImage,SVGAGuestMemDescriptor,SVGAGuestPtr,SVGAOverlayUnit "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/gpu/drm/vmwgfx/device_include/svga_reg.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>vmwgfx</a>/<a href='./'>device_include</a>/<a href='svga_reg.h.html'>svga_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/**********************************************************</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 1998-2015 VMware, Inc.  All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person</i></td></tr>
<tr><th id="5">5</th><td><i> * obtaining a copy of this software and associated documentation</i></td></tr>
<tr><th id="6">6</th><td><i> * files (the "Software"), to deal in the Software without</i></td></tr>
<tr><th id="7">7</th><td><i> * restriction, including without limitation the rights to use, copy,</i></td></tr>
<tr><th id="8">8</th><td><i> * modify, merge, publish, distribute, sublicense, and/or sell copies</i></td></tr>
<tr><th id="9">9</th><td><i> * of the Software, and to permit persons to whom the Software is</i></td></tr>
<tr><th id="10">10</th><td><i> * furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * The above copyright notice and this permission notice shall be</i></td></tr>
<tr><th id="13">13</th><td><i> * included in all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,</i></td></tr>
<tr><th id="16">16</th><td><i> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="17">17</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</i></td></tr>
<tr><th id="18">18</th><td><i> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</i></td></tr>
<tr><th id="19">19</th><td><i> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</i></td></tr>
<tr><th id="20">20</th><td><i> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</i></td></tr>
<tr><th id="21">21</th><td><i> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</i></td></tr>
<tr><th id="22">22</th><td><i> * SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> **********************************************************/</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/*</i></td></tr>
<tr><th id="27">27</th><td><i> * svga_reg.h --</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> *    Virtual hardware definitions for the VMware SVGA II device.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_SVGA_REG_H_">_SVGA_REG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_SVGA_REG_H_" data-ref="_M/_SVGA_REG_H_">_SVGA_REG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/linux/pci_ids.h.html">&lt;linux/pci_ids.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_MODULE" data-ref="_M/INCLUDE_ALLOW_MODULE">INCLUDE_ALLOW_MODULE</dfn></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_USERLEVEL" data-ref="_M/INCLUDE_ALLOW_USERLEVEL">INCLUDE_ALLOW_USERLEVEL</dfn></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_VMCORE" data-ref="_M/INCLUDE_ALLOW_VMCORE">INCLUDE_ALLOW_VMCORE</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="includeCheck.h.html">"includeCheck.h"</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="svga_types.h.html">"svga_types.h"</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * SVGA_REG_ENABLE bit definitions.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="48">48</th><td>   <dfn class="enum" id="SVGA_REG_ENABLE_DISABLE" title='SVGA_REG_ENABLE_DISABLE' data-ref="SVGA_REG_ENABLE_DISABLE">SVGA_REG_ENABLE_DISABLE</dfn> = <var>0</var>,</td></tr>
<tr><th id="49">49</th><td>   <dfn class="enum" id="SVGA_REG_ENABLE_ENABLE" title='SVGA_REG_ENABLE_ENABLE' data-ref="SVGA_REG_ENABLE_ENABLE">SVGA_REG_ENABLE_ENABLE</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="50">50</th><td>   <dfn class="enum" id="SVGA_REG_ENABLE_HIDE" title='SVGA_REG_ENABLE_HIDE' data-ref="SVGA_REG_ENABLE_HIDE">SVGA_REG_ENABLE_HIDE</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="51">51</th><td>} <dfn class="typedef" id="SvgaRegEnable" title='SvgaRegEnable' data-type='enum SvgaRegEnable' data-ref="SvgaRegEnable">SvgaRegEnable</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>typedef</b> <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="typedef" id="SVGAMobId" title='SVGAMobId' data-type='uint32' data-ref="SVGAMobId">SVGAMobId</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * Arbitrary and meaningless limits. Please ignore these when writing</i></td></tr>
<tr><th id="57">57</th><td><i> * new drivers.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_WIDTH" data-ref="_M/SVGA_MAX_WIDTH">SVGA_MAX_WIDTH</dfn>                  2560</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_HEIGHT" data-ref="_M/SVGA_MAX_HEIGHT">SVGA_MAX_HEIGHT</dfn>                 1600</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_BITS_PER_PIXEL" data-ref="_M/SVGA_MAX_BITS_PER_PIXEL">SVGA_MAX_BITS_PER_PIXEL</dfn>         32</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_DEPTH" data-ref="_M/SVGA_MAX_DEPTH">SVGA_MAX_DEPTH</dfn>                  24</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_DISPLAYS" data-ref="_M/SVGA_MAX_DISPLAYS">SVGA_MAX_DISPLAYS</dfn>               10</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * Legal values for the SVGA_REG_CURSOR_ON register in old-fashioned</i></td></tr>
<tr><th id="69">69</th><td><i> * cursor bypass mode. This is still supported, but no new guest</i></td></tr>
<tr><th id="70">70</th><td><i> * drivers should use it.</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SVGA_CURSOR_ON_HIDE" data-ref="_M/SVGA_CURSOR_ON_HIDE">SVGA_CURSOR_ON_HIDE</dfn>            0x0   /* Must be 0 to maintain backward compatibility */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SVGA_CURSOR_ON_SHOW" data-ref="_M/SVGA_CURSOR_ON_SHOW">SVGA_CURSOR_ON_SHOW</dfn>            0x1   /* Must be 1 to maintain backward compatibility */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SVGA_CURSOR_ON_REMOVE_FROM_FB" data-ref="_M/SVGA_CURSOR_ON_REMOVE_FROM_FB">SVGA_CURSOR_ON_REMOVE_FROM_FB</dfn>  0x2   /* Remove the cursor from the framebuffer because we need to see what's under it */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SVGA_CURSOR_ON_RESTORE_TO_FB" data-ref="_M/SVGA_CURSOR_ON_RESTORE_TO_FB">SVGA_CURSOR_ON_RESTORE_TO_FB</dfn>   0x3   /* Put the cursor back in the framebuffer so the user can see it */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * The maximum framebuffer size that can traced for guests unless the</i></td></tr>
<tr><th id="79">79</th><td><i> * SVGA_CAP_GBOBJECTS is set in SVGA_REG_CAPABILITIES.  In that case</i></td></tr>
<tr><th id="80">80</th><td><i> * the full framebuffer can be traced independent of this limit.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SVGA_FB_MAX_TRACEABLE_SIZE" data-ref="_M/SVGA_FB_MAX_TRACEABLE_SIZE">SVGA_FB_MAX_TRACEABLE_SIZE</dfn>      0x1000000</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_PSEUDOCOLOR_DEPTH" data-ref="_M/SVGA_MAX_PSEUDOCOLOR_DEPTH">SVGA_MAX_PSEUDOCOLOR_DEPTH</dfn>      8</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAX_PSEUDOCOLORS" data-ref="_M/SVGA_MAX_PSEUDOCOLORS">SVGA_MAX_PSEUDOCOLORS</dfn>           (1 &lt;&lt; SVGA_MAX_PSEUDOCOLOR_DEPTH)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/SVGA_NUM_PALETTE_REGS" data-ref="_M/SVGA_NUM_PALETTE_REGS">SVGA_NUM_PALETTE_REGS</dfn>           (3 * SVGA_MAX_PSEUDOCOLORS)</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAGIC" data-ref="_M/SVGA_MAGIC">SVGA_MAGIC</dfn>         0x900000UL</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/SVGA_MAKE_ID" data-ref="_M/SVGA_MAKE_ID">SVGA_MAKE_ID</dfn>(ver)  (SVGA_MAGIC &lt;&lt; 8 | (ver))</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* Version 2 let the address of the frame buffer be unsigned on Win32 */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/SVGA_VERSION_2" data-ref="_M/SVGA_VERSION_2">SVGA_VERSION_2</dfn>     2</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SVGA_ID_2" data-ref="_M/SVGA_ID_2">SVGA_ID_2</dfn>          SVGA_MAKE_ID(SVGA_VERSION_2)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* Version 1 has new registers starting with SVGA_REG_CAPABILITIES so</i></td></tr>
<tr><th id="96">96</th><td><i>   PALETTE_BASE has moved */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/SVGA_VERSION_1" data-ref="_M/SVGA_VERSION_1">SVGA_VERSION_1</dfn>     1</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/SVGA_ID_1" data-ref="_M/SVGA_ID_1">SVGA_ID_1</dfn>          SVGA_MAKE_ID(SVGA_VERSION_1)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* Version 0 is the initial version */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SVGA_VERSION_0" data-ref="_M/SVGA_VERSION_0">SVGA_VERSION_0</dfn>     0</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SVGA_ID_0" data-ref="_M/SVGA_ID_0">SVGA_ID_0</dfn>          SVGA_MAKE_ID(SVGA_VERSION_0)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* "Invalid" value for all SVGA IDs. (Version ID, screen object ID, surface ID...) */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SVGA_ID_INVALID" data-ref="_M/SVGA_ID_INVALID">SVGA_ID_INVALID</dfn>    0xFFFFFFFF</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Port offsets, relative to BAR0 */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SVGA_INDEX_PORT" data-ref="_M/SVGA_INDEX_PORT">SVGA_INDEX_PORT</dfn>         0x0</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SVGA_VALUE_PORT" data-ref="_M/SVGA_VALUE_PORT">SVGA_VALUE_PORT</dfn>         0x1</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SVGA_BIOS_PORT" data-ref="_M/SVGA_BIOS_PORT">SVGA_BIOS_PORT</dfn>          0x2</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQSTATUS_PORT" data-ref="_M/SVGA_IRQSTATUS_PORT">SVGA_IRQSTATUS_PORT</dfn>     0x8</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/*</i></td></tr>
<tr><th id="114">114</th><td><i> * Interrupt source flags for IRQSTATUS_PORT and IRQMASK.</i></td></tr>
<tr><th id="115">115</th><td><i> *</i></td></tr>
<tr><th id="116">116</th><td><i> * Interrupts are only supported when the</i></td></tr>
<tr><th id="117">117</th><td><i> * SVGA_CAP_IRQMASK capability is present.</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQFLAG_ANY_FENCE" data-ref="_M/SVGA_IRQFLAG_ANY_FENCE">SVGA_IRQFLAG_ANY_FENCE</dfn>            0x1    /* Any fence was passed */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQFLAG_FIFO_PROGRESS" data-ref="_M/SVGA_IRQFLAG_FIFO_PROGRESS">SVGA_IRQFLAG_FIFO_PROGRESS</dfn>        0x2    /* Made forward progress in the FIFO */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQFLAG_FENCE_GOAL" data-ref="_M/SVGA_IRQFLAG_FENCE_GOAL">SVGA_IRQFLAG_FENCE_GOAL</dfn>           0x4    /* SVGA_FIFO_FENCE_GOAL reached */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQFLAG_COMMAND_BUFFER" data-ref="_M/SVGA_IRQFLAG_COMMAND_BUFFER">SVGA_IRQFLAG_COMMAND_BUFFER</dfn>       0x8    /* Command buffer completed */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/SVGA_IRQFLAG_ERROR" data-ref="_M/SVGA_IRQFLAG_ERROR">SVGA_IRQFLAG_ERROR</dfn>                0x10   /* Error while processing commands */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/*</i></td></tr>
<tr><th id="126">126</th><td><i> * Registers</i></td></tr>
<tr><th id="127">127</th><td><i> */</i></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>enum</b> {</td></tr>
<tr><th id="130">130</th><td>   <dfn class="enum" id="SVGA_REG_ID" title='SVGA_REG_ID' data-ref="SVGA_REG_ID">SVGA_REG_ID</dfn> = <var>0</var>,</td></tr>
<tr><th id="131">131</th><td>   <dfn class="enum" id="SVGA_REG_ENABLE" title='SVGA_REG_ENABLE' data-ref="SVGA_REG_ENABLE">SVGA_REG_ENABLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="132">132</th><td>   <dfn class="enum" id="SVGA_REG_WIDTH" title='SVGA_REG_WIDTH' data-ref="SVGA_REG_WIDTH">SVGA_REG_WIDTH</dfn> = <var>2</var>,</td></tr>
<tr><th id="133">133</th><td>   <dfn class="enum" id="SVGA_REG_HEIGHT" title='SVGA_REG_HEIGHT' data-ref="SVGA_REG_HEIGHT">SVGA_REG_HEIGHT</dfn> = <var>3</var>,</td></tr>
<tr><th id="134">134</th><td>   <dfn class="enum" id="SVGA_REG_MAX_WIDTH" title='SVGA_REG_MAX_WIDTH' data-ref="SVGA_REG_MAX_WIDTH">SVGA_REG_MAX_WIDTH</dfn> = <var>4</var>,</td></tr>
<tr><th id="135">135</th><td>   <dfn class="enum" id="SVGA_REG_MAX_HEIGHT" title='SVGA_REG_MAX_HEIGHT' data-ref="SVGA_REG_MAX_HEIGHT">SVGA_REG_MAX_HEIGHT</dfn> = <var>5</var>,</td></tr>
<tr><th id="136">136</th><td>   <dfn class="enum" id="SVGA_REG_DEPTH" title='SVGA_REG_DEPTH' data-ref="SVGA_REG_DEPTH">SVGA_REG_DEPTH</dfn> = <var>6</var>,</td></tr>
<tr><th id="137">137</th><td>   <dfn class="enum" id="SVGA_REG_BITS_PER_PIXEL" title='SVGA_REG_BITS_PER_PIXEL' data-ref="SVGA_REG_BITS_PER_PIXEL">SVGA_REG_BITS_PER_PIXEL</dfn> = <var>7</var>,       <i>/* Current bpp in the guest */</i></td></tr>
<tr><th id="138">138</th><td>   <dfn class="enum" id="SVGA_REG_PSEUDOCOLOR" title='SVGA_REG_PSEUDOCOLOR' data-ref="SVGA_REG_PSEUDOCOLOR">SVGA_REG_PSEUDOCOLOR</dfn> = <var>8</var>,</td></tr>
<tr><th id="139">139</th><td>   <dfn class="enum" id="SVGA_REG_RED_MASK" title='SVGA_REG_RED_MASK' data-ref="SVGA_REG_RED_MASK">SVGA_REG_RED_MASK</dfn> = <var>9</var>,</td></tr>
<tr><th id="140">140</th><td>   <dfn class="enum" id="SVGA_REG_GREEN_MASK" title='SVGA_REG_GREEN_MASK' data-ref="SVGA_REG_GREEN_MASK">SVGA_REG_GREEN_MASK</dfn> = <var>10</var>,</td></tr>
<tr><th id="141">141</th><td>   <dfn class="enum" id="SVGA_REG_BLUE_MASK" title='SVGA_REG_BLUE_MASK' data-ref="SVGA_REG_BLUE_MASK">SVGA_REG_BLUE_MASK</dfn> = <var>11</var>,</td></tr>
<tr><th id="142">142</th><td>   <dfn class="enum" id="SVGA_REG_BYTES_PER_LINE" title='SVGA_REG_BYTES_PER_LINE' data-ref="SVGA_REG_BYTES_PER_LINE">SVGA_REG_BYTES_PER_LINE</dfn> = <var>12</var>,</td></tr>
<tr><th id="143">143</th><td>   <dfn class="enum" id="SVGA_REG_FB_START" title='SVGA_REG_FB_START' data-ref="SVGA_REG_FB_START">SVGA_REG_FB_START</dfn> = <var>13</var>,            <i>/* (Deprecated) */</i></td></tr>
<tr><th id="144">144</th><td>   <dfn class="enum" id="SVGA_REG_FB_OFFSET" title='SVGA_REG_FB_OFFSET' data-ref="SVGA_REG_FB_OFFSET">SVGA_REG_FB_OFFSET</dfn> = <var>14</var>,</td></tr>
<tr><th id="145">145</th><td>   <dfn class="enum" id="SVGA_REG_VRAM_SIZE" title='SVGA_REG_VRAM_SIZE' data-ref="SVGA_REG_VRAM_SIZE">SVGA_REG_VRAM_SIZE</dfn> = <var>15</var>,</td></tr>
<tr><th id="146">146</th><td>   <dfn class="enum" id="SVGA_REG_FB_SIZE" title='SVGA_REG_FB_SIZE' data-ref="SVGA_REG_FB_SIZE">SVGA_REG_FB_SIZE</dfn> = <var>16</var>,</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>   <i>/* ID 0 implementation only had the above registers, then the palette */</i></td></tr>
<tr><th id="149">149</th><td>   <dfn class="enum" id="SVGA_REG_ID_0_TOP" title='SVGA_REG_ID_0_TOP' data-ref="SVGA_REG_ID_0_TOP">SVGA_REG_ID_0_TOP</dfn> = <var>17</var>,</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>   <dfn class="enum" id="SVGA_REG_CAPABILITIES" title='SVGA_REG_CAPABILITIES' data-ref="SVGA_REG_CAPABILITIES">SVGA_REG_CAPABILITIES</dfn> = <var>17</var>,</td></tr>
<tr><th id="152">152</th><td>   <dfn class="enum" id="SVGA_REG_MEM_START" title='SVGA_REG_MEM_START' data-ref="SVGA_REG_MEM_START">SVGA_REG_MEM_START</dfn> = <var>18</var>,           <i>/* (Deprecated) */</i></td></tr>
<tr><th id="153">153</th><td>   <dfn class="enum" id="SVGA_REG_MEM_SIZE" title='SVGA_REG_MEM_SIZE' data-ref="SVGA_REG_MEM_SIZE">SVGA_REG_MEM_SIZE</dfn> = <var>19</var>,</td></tr>
<tr><th id="154">154</th><td>   <dfn class="enum" id="SVGA_REG_CONFIG_DONE" title='SVGA_REG_CONFIG_DONE' data-ref="SVGA_REG_CONFIG_DONE">SVGA_REG_CONFIG_DONE</dfn> = <var>20</var>,         <i>/* Set when memory area configured */</i></td></tr>
<tr><th id="155">155</th><td>   <dfn class="enum" id="SVGA_REG_SYNC" title='SVGA_REG_SYNC' data-ref="SVGA_REG_SYNC">SVGA_REG_SYNC</dfn> = <var>21</var>,                <i>/* See "FIFO Synchronization Registers" */</i></td></tr>
<tr><th id="156">156</th><td>   <dfn class="enum" id="SVGA_REG_BUSY" title='SVGA_REG_BUSY' data-ref="SVGA_REG_BUSY">SVGA_REG_BUSY</dfn> = <var>22</var>,                <i>/* See "FIFO Synchronization Registers" */</i></td></tr>
<tr><th id="157">157</th><td>   <dfn class="enum" id="SVGA_REG_GUEST_ID" title='SVGA_REG_GUEST_ID' data-ref="SVGA_REG_GUEST_ID">SVGA_REG_GUEST_ID</dfn> = <var>23</var>,            <i>/* Set guest OS identifier */</i></td></tr>
<tr><th id="158">158</th><td>   <dfn class="enum" id="SVGA_REG_CURSOR_ID" title='SVGA_REG_CURSOR_ID' data-ref="SVGA_REG_CURSOR_ID">SVGA_REG_CURSOR_ID</dfn> = <var>24</var>,           <i>/* (Deprecated) */</i></td></tr>
<tr><th id="159">159</th><td>   <dfn class="enum" id="SVGA_REG_CURSOR_X" title='SVGA_REG_CURSOR_X' data-ref="SVGA_REG_CURSOR_X">SVGA_REG_CURSOR_X</dfn> = <var>25</var>,            <i>/* (Deprecated) */</i></td></tr>
<tr><th id="160">160</th><td>   <dfn class="enum" id="SVGA_REG_CURSOR_Y" title='SVGA_REG_CURSOR_Y' data-ref="SVGA_REG_CURSOR_Y">SVGA_REG_CURSOR_Y</dfn> = <var>26</var>,            <i>/* (Deprecated) */</i></td></tr>
<tr><th id="161">161</th><td>   <dfn class="enum" id="SVGA_REG_CURSOR_ON" title='SVGA_REG_CURSOR_ON' data-ref="SVGA_REG_CURSOR_ON">SVGA_REG_CURSOR_ON</dfn> = <var>27</var>,           <i>/* (Deprecated) */</i></td></tr>
<tr><th id="162">162</th><td>   <dfn class="enum" id="SVGA_REG_HOST_BITS_PER_PIXEL" title='SVGA_REG_HOST_BITS_PER_PIXEL' data-ref="SVGA_REG_HOST_BITS_PER_PIXEL">SVGA_REG_HOST_BITS_PER_PIXEL</dfn> = <var>28</var>, <i>/* (Deprecated) */</i></td></tr>
<tr><th id="163">163</th><td>   <dfn class="enum" id="SVGA_REG_SCRATCH_SIZE" title='SVGA_REG_SCRATCH_SIZE' data-ref="SVGA_REG_SCRATCH_SIZE">SVGA_REG_SCRATCH_SIZE</dfn> = <var>29</var>,        <i>/* Number of scratch registers */</i></td></tr>
<tr><th id="164">164</th><td>   <dfn class="enum" id="SVGA_REG_MEM_REGS" title='SVGA_REG_MEM_REGS' data-ref="SVGA_REG_MEM_REGS">SVGA_REG_MEM_REGS</dfn> = <var>30</var>,            <i>/* Number of FIFO registers */</i></td></tr>
<tr><th id="165">165</th><td>   <dfn class="enum" id="SVGA_REG_NUM_DISPLAYS" title='SVGA_REG_NUM_DISPLAYS' data-ref="SVGA_REG_NUM_DISPLAYS">SVGA_REG_NUM_DISPLAYS</dfn> = <var>31</var>,        <i>/* (Deprecated) */</i></td></tr>
<tr><th id="166">166</th><td>   <dfn class="enum" id="SVGA_REG_PITCHLOCK" title='SVGA_REG_PITCHLOCK' data-ref="SVGA_REG_PITCHLOCK">SVGA_REG_PITCHLOCK</dfn> = <var>32</var>,           <i>/* Fixed pitch for all modes */</i></td></tr>
<tr><th id="167">167</th><td>   <dfn class="enum" id="SVGA_REG_IRQMASK" title='SVGA_REG_IRQMASK' data-ref="SVGA_REG_IRQMASK">SVGA_REG_IRQMASK</dfn> = <var>33</var>,             <i>/* Interrupt mask */</i></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>   <i>/* Legacy multi-monitor support */</i></td></tr>
<tr><th id="170">170</th><td>   <dfn class="enum" id="SVGA_REG_NUM_GUEST_DISPLAYS" title='SVGA_REG_NUM_GUEST_DISPLAYS' data-ref="SVGA_REG_NUM_GUEST_DISPLAYS">SVGA_REG_NUM_GUEST_DISPLAYS</dfn> = <var>34</var>,<i>/* Number of guest displays in X/Y direction */</i></td></tr>
<tr><th id="171">171</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_ID" title='SVGA_REG_DISPLAY_ID' data-ref="SVGA_REG_DISPLAY_ID">SVGA_REG_DISPLAY_ID</dfn> = <var>35</var>,        <i>/* Display ID for the following display attributes */</i></td></tr>
<tr><th id="172">172</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_IS_PRIMARY" title='SVGA_REG_DISPLAY_IS_PRIMARY' data-ref="SVGA_REG_DISPLAY_IS_PRIMARY">SVGA_REG_DISPLAY_IS_PRIMARY</dfn> = <var>36</var>,<i>/* Whether this is a primary display */</i></td></tr>
<tr><th id="173">173</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_POSITION_X" title='SVGA_REG_DISPLAY_POSITION_X' data-ref="SVGA_REG_DISPLAY_POSITION_X">SVGA_REG_DISPLAY_POSITION_X</dfn> = <var>37</var>,<i>/* The display position x */</i></td></tr>
<tr><th id="174">174</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_POSITION_Y" title='SVGA_REG_DISPLAY_POSITION_Y' data-ref="SVGA_REG_DISPLAY_POSITION_Y">SVGA_REG_DISPLAY_POSITION_Y</dfn> = <var>38</var>,<i>/* The display position y */</i></td></tr>
<tr><th id="175">175</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_WIDTH" title='SVGA_REG_DISPLAY_WIDTH' data-ref="SVGA_REG_DISPLAY_WIDTH">SVGA_REG_DISPLAY_WIDTH</dfn> = <var>39</var>,     <i>/* The display's width */</i></td></tr>
<tr><th id="176">176</th><td>   <dfn class="enum" id="SVGA_REG_DISPLAY_HEIGHT" title='SVGA_REG_DISPLAY_HEIGHT' data-ref="SVGA_REG_DISPLAY_HEIGHT">SVGA_REG_DISPLAY_HEIGHT</dfn> = <var>40</var>,    <i>/* The display's height */</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>   <i>/* See "Guest memory regions" below. */</i></td></tr>
<tr><th id="179">179</th><td>   <dfn class="enum" id="SVGA_REG_GMR_ID" title='SVGA_REG_GMR_ID' data-ref="SVGA_REG_GMR_ID">SVGA_REG_GMR_ID</dfn> = <var>41</var>,</td></tr>
<tr><th id="180">180</th><td>   <dfn class="enum" id="SVGA_REG_GMR_DESCRIPTOR" title='SVGA_REG_GMR_DESCRIPTOR' data-ref="SVGA_REG_GMR_DESCRIPTOR">SVGA_REG_GMR_DESCRIPTOR</dfn> = <var>42</var>,</td></tr>
<tr><th id="181">181</th><td>   <dfn class="enum" id="SVGA_REG_GMR_MAX_IDS" title='SVGA_REG_GMR_MAX_IDS' data-ref="SVGA_REG_GMR_MAX_IDS">SVGA_REG_GMR_MAX_IDS</dfn> = <var>43</var>,</td></tr>
<tr><th id="182">182</th><td>   <dfn class="enum" id="SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH" title='SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH' data-ref="SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH">SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH</dfn> = <var>44</var>,</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>   <dfn class="enum" id="SVGA_REG_TRACES" title='SVGA_REG_TRACES' data-ref="SVGA_REG_TRACES">SVGA_REG_TRACES</dfn> = <var>45</var>,            <i>/* Enable trace-based updates even when FIFO is on */</i></td></tr>
<tr><th id="185">185</th><td>   <dfn class="enum" id="SVGA_REG_GMRS_MAX_PAGES" title='SVGA_REG_GMRS_MAX_PAGES' data-ref="SVGA_REG_GMRS_MAX_PAGES">SVGA_REG_GMRS_MAX_PAGES</dfn> = <var>46</var>,    <i>/* Maximum number of 4KB pages for all GMRs */</i></td></tr>
<tr><th id="186">186</th><td>   <dfn class="enum" id="SVGA_REG_MEMORY_SIZE" title='SVGA_REG_MEMORY_SIZE' data-ref="SVGA_REG_MEMORY_SIZE">SVGA_REG_MEMORY_SIZE</dfn> = <var>47</var>,       <i>/* Total dedicated device memory excluding FIFO */</i></td></tr>
<tr><th id="187">187</th><td>   <dfn class="enum" id="SVGA_REG_COMMAND_LOW" title='SVGA_REG_COMMAND_LOW' data-ref="SVGA_REG_COMMAND_LOW">SVGA_REG_COMMAND_LOW</dfn> = <var>48</var>,       <i>/* Lower 32 bits and submits commands */</i></td></tr>
<tr><th id="188">188</th><td>   <dfn class="enum" id="SVGA_REG_COMMAND_HIGH" title='SVGA_REG_COMMAND_HIGH' data-ref="SVGA_REG_COMMAND_HIGH">SVGA_REG_COMMAND_HIGH</dfn> = <var>49</var>,      <i>/* Upper 32 bits of command buffer PA */</i></td></tr>
<tr><th id="189">189</th><td>   <dfn class="enum" id="SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM" title='SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM' data-ref="SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM">SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM</dfn> = <var>50</var>,   <i>/* Max primary memory */</i></td></tr>
<tr><th id="190">190</th><td>   <dfn class="enum" id="SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB" title='SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB' data-ref="SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB">SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB</dfn> = <var>51</var>, <i>/* Sugested limit on mob mem */</i></td></tr>
<tr><th id="191">191</th><td>   <dfn class="enum" id="SVGA_REG_DEV_CAP" title='SVGA_REG_DEV_CAP' data-ref="SVGA_REG_DEV_CAP">SVGA_REG_DEV_CAP</dfn> = <var>52</var>,           <i>/* Write dev cap index, read value */</i></td></tr>
<tr><th id="192">192</th><td>   <dfn class="enum" id="SVGA_REG_CMD_PREPEND_LOW" title='SVGA_REG_CMD_PREPEND_LOW' data-ref="SVGA_REG_CMD_PREPEND_LOW">SVGA_REG_CMD_PREPEND_LOW</dfn> = <var>53</var>,</td></tr>
<tr><th id="193">193</th><td>   <dfn class="enum" id="SVGA_REG_CMD_PREPEND_HIGH" title='SVGA_REG_CMD_PREPEND_HIGH' data-ref="SVGA_REG_CMD_PREPEND_HIGH">SVGA_REG_CMD_PREPEND_HIGH</dfn> = <var>54</var>,</td></tr>
<tr><th id="194">194</th><td>   <dfn class="enum" id="SVGA_REG_SCREENTARGET_MAX_WIDTH" title='SVGA_REG_SCREENTARGET_MAX_WIDTH' data-ref="SVGA_REG_SCREENTARGET_MAX_WIDTH">SVGA_REG_SCREENTARGET_MAX_WIDTH</dfn> = <var>55</var>,</td></tr>
<tr><th id="195">195</th><td>   <dfn class="enum" id="SVGA_REG_SCREENTARGET_MAX_HEIGHT" title='SVGA_REG_SCREENTARGET_MAX_HEIGHT' data-ref="SVGA_REG_SCREENTARGET_MAX_HEIGHT">SVGA_REG_SCREENTARGET_MAX_HEIGHT</dfn> = <var>56</var>,</td></tr>
<tr><th id="196">196</th><td>   <dfn class="enum" id="SVGA_REG_MOB_MAX_SIZE" title='SVGA_REG_MOB_MAX_SIZE' data-ref="SVGA_REG_MOB_MAX_SIZE">SVGA_REG_MOB_MAX_SIZE</dfn> = <var>57</var>,</td></tr>
<tr><th id="197">197</th><td>   <dfn class="enum" id="SVGA_REG_TOP" title='SVGA_REG_TOP' data-ref="SVGA_REG_TOP">SVGA_REG_TOP</dfn> = <var>58</var>,               <i>/* Must be 1 more than the last register */</i></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>   <dfn class="enum" id="SVGA_PALETTE_BASE" title='SVGA_PALETTE_BASE' data-ref="SVGA_PALETTE_BASE">SVGA_PALETTE_BASE</dfn> = <var>1024</var>,        <i>/* Base of SVGA color map */</i></td></tr>
<tr><th id="200">200</th><td>   <i>/* Next 768 (== 256*3) registers exist for colormap */</i></td></tr>
<tr><th id="201">201</th><td>   <dfn class="enum" id="SVGA_SCRATCH_BASE" title='SVGA_SCRATCH_BASE' data-ref="SVGA_SCRATCH_BASE">SVGA_SCRATCH_BASE</dfn> = <a class="enum" href="#SVGA_PALETTE_BASE" title='SVGA_PALETTE_BASE' data-ref="SVGA_PALETTE_BASE">SVGA_PALETTE_BASE</a> + <a class="macro" href="#86" title="(3 * (1 &lt;&lt; 8))" data-ref="_M/SVGA_NUM_PALETTE_REGS">SVGA_NUM_PALETTE_REGS</a></td></tr>
<tr><th id="202">202</th><td>                                    <i>/* Base of scratch registers */</i></td></tr>
<tr><th id="203">203</th><td>   <i>/* Next reg[SVGA_REG_SCRATCH_SIZE] registers exist for scratch usage:</i></td></tr>
<tr><th id="204">204</th><td><i>      First 4 are reserved for VESA BIOS Extension; any remaining are for</i></td></tr>
<tr><th id="205">205</th><td><i>      the use of the current SVGA driver. */</i></td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*</i></td></tr>
<tr><th id="209">209</th><td><i> * Guest memory regions (GMRs):</i></td></tr>
<tr><th id="210">210</th><td><i> *</i></td></tr>
<tr><th id="211">211</th><td><i> * This is a new memory mapping feature available in SVGA devices</i></td></tr>
<tr><th id="212">212</th><td><i> * which have the SVGA_CAP_GMR bit set. Previously, there were two</i></td></tr>
<tr><th id="213">213</th><td><i> * fixed memory regions available with which to share data between the</i></td></tr>
<tr><th id="214">214</th><td><i> * device and the driver: the FIFO ('MEM') and the framebuffer. GMRs</i></td></tr>
<tr><th id="215">215</th><td><i> * are our name for an extensible way of providing arbitrary DMA</i></td></tr>
<tr><th id="216">216</th><td><i> * buffers for use between the driver and the SVGA device. They are a</i></td></tr>
<tr><th id="217">217</th><td><i> * new alternative to framebuffer memory, usable for both 2D and 3D</i></td></tr>
<tr><th id="218">218</th><td><i> * graphics operations.</i></td></tr>
<tr><th id="219">219</th><td><i> *</i></td></tr>
<tr><th id="220">220</th><td><i> * Since GMR mapping must be done synchronously with guest CPU</i></td></tr>
<tr><th id="221">221</th><td><i> * execution, we use a new pair of SVGA registers:</i></td></tr>
<tr><th id="222">222</th><td><i> *</i></td></tr>
<tr><th id="223">223</th><td><i> *   SVGA_REG_GMR_ID --</i></td></tr>
<tr><th id="224">224</th><td><i> *</i></td></tr>
<tr><th id="225">225</th><td><i> *     Read/write.</i></td></tr>
<tr><th id="226">226</th><td><i> *     This register holds the 32-bit ID (a small positive integer)</i></td></tr>
<tr><th id="227">227</th><td><i> *     of a GMR to create, delete, or redefine. Writing this register</i></td></tr>
<tr><th id="228">228</th><td><i> *     has no side-effects.</i></td></tr>
<tr><th id="229">229</th><td><i> *</i></td></tr>
<tr><th id="230">230</th><td><i> *   SVGA_REG_GMR_DESCRIPTOR --</i></td></tr>
<tr><th id="231">231</th><td><i> *</i></td></tr>
<tr><th id="232">232</th><td><i> *     Write-only.</i></td></tr>
<tr><th id="233">233</th><td><i> *     Writing this register will create, delete, or redefine the GMR</i></td></tr>
<tr><th id="234">234</th><td><i> *     specified by the above ID register. If this register is zero,</i></td></tr>
<tr><th id="235">235</th><td><i> *     the GMR is deleted. Any pointers into this GMR (including those</i></td></tr>
<tr><th id="236">236</th><td><i> *     currently being processed by FIFO commands) will be</i></td></tr>
<tr><th id="237">237</th><td><i> *     synchronously invalidated.</i></td></tr>
<tr><th id="238">238</th><td><i> *</i></td></tr>
<tr><th id="239">239</th><td><i> *     If this register is nonzero, it must be the physical page</i></td></tr>
<tr><th id="240">240</th><td><i> *     number (PPN) of a data structure which describes the physical</i></td></tr>
<tr><th id="241">241</th><td><i> *     layout of the memory region this GMR should describe. The</i></td></tr>
<tr><th id="242">242</th><td><i> *     descriptor structure will be read synchronously by the SVGA</i></td></tr>
<tr><th id="243">243</th><td><i> *     device when this register is written. The descriptor need not</i></td></tr>
<tr><th id="244">244</th><td><i> *     remain allocated for the lifetime of the GMR.</i></td></tr>
<tr><th id="245">245</th><td><i> *</i></td></tr>
<tr><th id="246">246</th><td><i> *     The guest driver should write SVGA_REG_GMR_ID first, then</i></td></tr>
<tr><th id="247">247</th><td><i> *     SVGA_REG_GMR_DESCRIPTOR.</i></td></tr>
<tr><th id="248">248</th><td><i> *</i></td></tr>
<tr><th id="249">249</th><td><i> *   SVGA_REG_GMR_MAX_IDS --</i></td></tr>
<tr><th id="250">250</th><td><i> *</i></td></tr>
<tr><th id="251">251</th><td><i> *     Read-only.</i></td></tr>
<tr><th id="252">252</th><td><i> *     The SVGA device may choose to support a maximum number of</i></td></tr>
<tr><th id="253">253</th><td><i> *     user-defined GMR IDs. This register holds the number of supported</i></td></tr>
<tr><th id="254">254</th><td><i> *     IDs. (The maximum supported ID plus 1)</i></td></tr>
<tr><th id="255">255</th><td><i> *</i></td></tr>
<tr><th id="256">256</th><td><i> *   SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH --</i></td></tr>
<tr><th id="257">257</th><td><i> *</i></td></tr>
<tr><th id="258">258</th><td><i> *     Read-only.</i></td></tr>
<tr><th id="259">259</th><td><i> *     The SVGA device may choose to put a limit on the total number</i></td></tr>
<tr><th id="260">260</th><td><i> *     of SVGAGuestMemDescriptor structures it will read when defining</i></td></tr>
<tr><th id="261">261</th><td><i> *     a single GMR.</i></td></tr>
<tr><th id="262">262</th><td><i> *</i></td></tr>
<tr><th id="263">263</th><td><i> * The descriptor structure is an array of SVGAGuestMemDescriptor</i></td></tr>
<tr><th id="264">264</th><td><i> * structures. Each structure may do one of three things:</i></td></tr>
<tr><th id="265">265</th><td><i> *</i></td></tr>
<tr><th id="266">266</th><td><i> *   - Terminate the GMR descriptor list.</i></td></tr>
<tr><th id="267">267</th><td><i> *     (ppn==0, numPages==0)</i></td></tr>
<tr><th id="268">268</th><td><i> *</i></td></tr>
<tr><th id="269">269</th><td><i> *   - Add a PPN or range of PPNs to the GMR's virtual address space.</i></td></tr>
<tr><th id="270">270</th><td><i> *     (ppn != 0, numPages != 0)</i></td></tr>
<tr><th id="271">271</th><td><i> *</i></td></tr>
<tr><th id="272">272</th><td><i> *   - Provide the PPN of the next SVGAGuestMemDescriptor, in order to</i></td></tr>
<tr><th id="273">273</th><td><i> *     support multi-page GMR descriptor tables without forcing the</i></td></tr>
<tr><th id="274">274</th><td><i> *     driver to allocate physically contiguous memory.</i></td></tr>
<tr><th id="275">275</th><td><i> *     (ppn != 0, numPages == 0)</i></td></tr>
<tr><th id="276">276</th><td><i> *</i></td></tr>
<tr><th id="277">277</th><td><i> * Note that each physical page of SVGAGuestMemDescriptor structures</i></td></tr>
<tr><th id="278">278</th><td><i> * can describe at least 2MB of guest memory. If the driver needs to</i></td></tr>
<tr><th id="279">279</th><td><i> * use more than one page of descriptor structures, it must use one of</i></td></tr>
<tr><th id="280">280</th><td><i> * its SVGAGuestMemDescriptors to point to an additional page.  The</i></td></tr>
<tr><th id="281">281</th><td><i> * device will never automatically cross a page boundary.</i></td></tr>
<tr><th id="282">282</th><td><i> *</i></td></tr>
<tr><th id="283">283</th><td><i> * Once the driver has described a GMR, it is immediately available</i></td></tr>
<tr><th id="284">284</th><td><i> * for use via any FIFO command that uses an SVGAGuestPtr structure.</i></td></tr>
<tr><th id="285">285</th><td><i> * These pointers include a GMR identifier plus an offset into that</i></td></tr>
<tr><th id="286">286</th><td><i> * GMR.</i></td></tr>
<tr><th id="287">287</th><td><i> *</i></td></tr>
<tr><th id="288">288</th><td><i> * The driver must check the SVGA_CAP_GMR bit before using the GMR</i></td></tr>
<tr><th id="289">289</th><td><i> * registers.</i></td></tr>
<tr><th id="290">290</th><td><i> */</i></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/*</i></td></tr>
<tr><th id="293">293</th><td><i> * Special GMR IDs, allowing SVGAGuestPtrs to point to framebuffer</i></td></tr>
<tr><th id="294">294</th><td><i> * memory as well.  In the future, these IDs could even be used to</i></td></tr>
<tr><th id="295">295</th><td><i> * allow legacy memory regions to be redefined by the guest as GMRs.</i></td></tr>
<tr><th id="296">296</th><td><i> *</i></td></tr>
<tr><th id="297">297</th><td><i> * Using the guest framebuffer (GFB) at BAR1 for general purpose DMA</i></td></tr>
<tr><th id="298">298</th><td><i> * is being phased out. Please try to use user-defined GMRs whenever</i></td></tr>
<tr><th id="299">299</th><td><i> * possible.</i></td></tr>
<tr><th id="300">300</th><td><i> */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SVGA_GMR_NULL" data-ref="_M/SVGA_GMR_NULL">SVGA_GMR_NULL</dfn>         ((uint32) -1)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SVGA_GMR_FRAMEBUFFER" data-ref="_M/SVGA_GMR_FRAMEBUFFER">SVGA_GMR_FRAMEBUFFER</dfn>  ((uint32) -2)  /* Guest Framebuffer (GFB) */</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><b>typedef</b></td></tr>
<tr><th id="305">305</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="306">306</th><td><b>struct</b> <dfn class="type def" id="SVGAGuestMemDescriptor" title='SVGAGuestMemDescriptor' data-ref="SVGAGuestMemDescriptor"><a class="type" href="#SVGAGuestMemDescriptor" title='SVGAGuestMemDescriptor' data-ref="SVGAGuestMemDescriptor">SVGAGuestMemDescriptor</a></dfn> {</td></tr>
<tr><th id="307">307</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGuestMemDescriptor::ppn" title='SVGAGuestMemDescriptor::ppn' data-ref="SVGAGuestMemDescriptor::ppn">ppn</dfn>;</td></tr>
<tr><th id="308">308</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGuestMemDescriptor::numPages" title='SVGAGuestMemDescriptor::numPages' data-ref="SVGAGuestMemDescriptor::numPages">numPages</dfn>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="311">311</th><td><dfn class="typedef" id="SVGAGuestMemDescriptor" title='SVGAGuestMemDescriptor' data-type='struct SVGAGuestMemDescriptor' data-ref="SVGAGuestMemDescriptor">SVGAGuestMemDescriptor</dfn>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><b>typedef</b></td></tr>
<tr><th id="314">314</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="315">315</th><td><b>struct</b> <dfn class="type def" id="SVGAGuestPtr" title='SVGAGuestPtr' data-ref="SVGAGuestPtr"><a class="type" href="#SVGAGuestPtr" title='SVGAGuestPtr' data-ref="SVGAGuestPtr">SVGAGuestPtr</a></dfn> {</td></tr>
<tr><th id="316">316</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGuestPtr::gmrId" title='SVGAGuestPtr::gmrId' data-ref="SVGAGuestPtr::gmrId">gmrId</dfn>;</td></tr>
<tr><th id="317">317</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGuestPtr::offset" title='SVGAGuestPtr::offset' data-ref="SVGAGuestPtr::offset">offset</dfn>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="320">320</th><td><dfn class="typedef" id="SVGAGuestPtr" title='SVGAGuestPtr' data-type='struct SVGAGuestPtr' data-ref="SVGAGuestPtr">SVGAGuestPtr</dfn>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/*</i></td></tr>
<tr><th id="323">323</th><td><i> * Register based command buffers --</i></td></tr>
<tr><th id="324">324</th><td><i> *</i></td></tr>
<tr><th id="325">325</th><td><i> * Provide an SVGA device interface that allows the guest to submit</i></td></tr>
<tr><th id="326">326</th><td><i> * command buffers to the SVGA device through an SVGA device register.</i></td></tr>
<tr><th id="327">327</th><td><i> * The metadata for each command buffer is contained in the</i></td></tr>
<tr><th id="328">328</th><td><i> * SVGACBHeader structure along with the return status codes.</i></td></tr>
<tr><th id="329">329</th><td><i> *</i></td></tr>
<tr><th id="330">330</th><td><i> * The SVGA device supports command buffers if</i></td></tr>
<tr><th id="331">331</th><td><i> * SVGA_CAP_COMMAND_BUFFERS is set in the device caps register.  The</i></td></tr>
<tr><th id="332">332</th><td><i> * fifo must be enabled for command buffers to be submitted.</i></td></tr>
<tr><th id="333">333</th><td><i> *</i></td></tr>
<tr><th id="334">334</th><td><i> * Command buffers are submitted when the guest writing the 64 byte</i></td></tr>
<tr><th id="335">335</th><td><i> * aligned physical address into the SVGA_REG_COMMAND_LOW and</i></td></tr>
<tr><th id="336">336</th><td><i> * SVGA_REG_COMMAND_HIGH.  SVGA_REG_COMMAND_HIGH contains the upper 32</i></td></tr>
<tr><th id="337">337</th><td><i> * bits of the physical address.  SVGA_REG_COMMAND_LOW contains the</i></td></tr>
<tr><th id="338">338</th><td><i> * lower 32 bits of the physical address, since the command buffer</i></td></tr>
<tr><th id="339">339</th><td><i> * headers are required to be 64 byte aligned the lower 6 bits are</i></td></tr>
<tr><th id="340">340</th><td><i> * used for the SVGACBContext value.  Writing to SVGA_REG_COMMAND_LOW</i></td></tr>
<tr><th id="341">341</th><td><i> * submits the command buffer to the device and queues it for</i></td></tr>
<tr><th id="342">342</th><td><i> * execution.  The SVGA device supports at least</i></td></tr>
<tr><th id="343">343</th><td><i> * SVGA_CB_MAX_QUEUED_PER_CONTEXT command buffers that can be queued</i></td></tr>
<tr><th id="344">344</th><td><i> * per context and if that limit is reached the device will write the</i></td></tr>
<tr><th id="345">345</th><td><i> * status SVGA_CB_STATUS_QUEUE_FULL to the status value of the command</i></td></tr>
<tr><th id="346">346</th><td><i> * buffer header synchronously and not raise any IRQs.</i></td></tr>
<tr><th id="347">347</th><td><i> *</i></td></tr>
<tr><th id="348">348</th><td><i> * It is invalid to submit a command buffer without a valid physical</i></td></tr>
<tr><th id="349">349</th><td><i> * address and results are undefined.</i></td></tr>
<tr><th id="350">350</th><td><i> *</i></td></tr>
<tr><th id="351">351</th><td><i> * The device guarantees that command buffers of size SVGA_CB_MAX_SIZE</i></td></tr>
<tr><th id="352">352</th><td><i> * will be supported.  If a larger command buffer is submitted results</i></td></tr>
<tr><th id="353">353</th><td><i> * are unspecified and the device will either complete the command</i></td></tr>
<tr><th id="354">354</th><td><i> * buffer or return an error.</i></td></tr>
<tr><th id="355">355</th><td><i> *</i></td></tr>
<tr><th id="356">356</th><td><i> * The device guarantees that any individual command in a command</i></td></tr>
<tr><th id="357">357</th><td><i> * buffer can be up to SVGA_CB_MAX_COMMAND_SIZE in size which is</i></td></tr>
<tr><th id="358">358</th><td><i> * enough to fit a 64x64 color-cursor definition.  If the command is</i></td></tr>
<tr><th id="359">359</th><td><i> * too large the device is allowed to process the command or return an</i></td></tr>
<tr><th id="360">360</th><td><i> * error.</i></td></tr>
<tr><th id="361">361</th><td><i> *</i></td></tr>
<tr><th id="362">362</th><td><i> * The device context is a special SVGACBContext that allows for</i></td></tr>
<tr><th id="363">363</th><td><i> * synchronous register like accesses with the flexibility of</i></td></tr>
<tr><th id="364">364</th><td><i> * commands.  There is a different command set defined by</i></td></tr>
<tr><th id="365">365</th><td><i> * SVGADeviceContextCmdId.  The commands in each command buffer is not</i></td></tr>
<tr><th id="366">366</th><td><i> * allowed to straddle physical pages.</i></td></tr>
<tr><th id="367">367</th><td><i> *</i></td></tr>
<tr><th id="368">368</th><td><i> * The offset field which is available starting with the</i></td></tr>
<tr><th id="369">369</th><td><i> * SVGA_CAP_CMD_BUFFERS_2 cap bit can be set by the guest to bias the</i></td></tr>
<tr><th id="370">370</th><td><i> * start of command processing into the buffer.  If an error is</i></td></tr>
<tr><th id="371">371</th><td><i> * encountered the errorOffset will still be relative to the specific</i></td></tr>
<tr><th id="372">372</th><td><i> * PA, not biased by the offset.  When the command buffer is finished</i></td></tr>
<tr><th id="373">373</th><td><i> * the guest should not read the offset field as there is no guarantee</i></td></tr>
<tr><th id="374">374</th><td><i> * what it will set to.</i></td></tr>
<tr><th id="375">375</th><td><i> */</i></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/SVGA_CB_MAX_SIZE" data-ref="_M/SVGA_CB_MAX_SIZE">SVGA_CB_MAX_SIZE</dfn> (512 * 1024)  /* 512 KB */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SVGA_CB_MAX_QUEUED_PER_CONTEXT" data-ref="_M/SVGA_CB_MAX_QUEUED_PER_CONTEXT">SVGA_CB_MAX_QUEUED_PER_CONTEXT</dfn> 32</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SVGA_CB_MAX_COMMAND_SIZE" data-ref="_M/SVGA_CB_MAX_COMMAND_SIZE">SVGA_CB_MAX_COMMAND_SIZE</dfn> (32 * 1024) /* 32 KB */</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SVGA_CB_CONTEXT_MASK" data-ref="_M/SVGA_CB_CONTEXT_MASK">SVGA_CB_CONTEXT_MASK</dfn> 0x3f</u></td></tr>
<tr><th id="382">382</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="383">383</th><td>   <dfn class="enum" id="SVGA_CB_CONTEXT_DEVICE" title='SVGA_CB_CONTEXT_DEVICE' data-ref="SVGA_CB_CONTEXT_DEVICE">SVGA_CB_CONTEXT_DEVICE</dfn> = <var>0x3f</var>,</td></tr>
<tr><th id="384">384</th><td>   <dfn class="enum" id="SVGA_CB_CONTEXT_0" title='SVGA_CB_CONTEXT_0' data-ref="SVGA_CB_CONTEXT_0">SVGA_CB_CONTEXT_0</dfn>      = <var>0x0</var>,</td></tr>
<tr><th id="385">385</th><td>   <dfn class="enum" id="SVGA_CB_CONTEXT_MAX" title='SVGA_CB_CONTEXT_MAX' data-ref="SVGA_CB_CONTEXT_MAX">SVGA_CB_CONTEXT_MAX</dfn>    = <var>0x1</var>,</td></tr>
<tr><th id="386">386</th><td>} <dfn class="typedef" id="SVGACBContext" title='SVGACBContext' data-type='enum SVGACBContext' data-ref="SVGACBContext">SVGACBContext</dfn>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="390">390</th><td>   <i>/*</i></td></tr>
<tr><th id="391">391</th><td><i>    * The guest is supposed to write SVGA_CB_STATUS_NONE to the status</i></td></tr>
<tr><th id="392">392</th><td><i>    * field before submitting the command buffer header, the host will</i></td></tr>
<tr><th id="393">393</th><td><i>    * change the value when it is done with the command buffer.</i></td></tr>
<tr><th id="394">394</th><td><i>    */</i></td></tr>
<tr><th id="395">395</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_NONE" title='SVGA_CB_STATUS_NONE' data-ref="SVGA_CB_STATUS_NONE">SVGA_CB_STATUS_NONE</dfn>             = <var>0</var>,</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>   <i>/*</i></td></tr>
<tr><th id="398">398</th><td><i>    * Written by the host when a command buffer completes successfully.</i></td></tr>
<tr><th id="399">399</th><td><i>    * The device raises an IRQ with SVGA_IRQFLAG_COMMAND_BUFFER unless</i></td></tr>
<tr><th id="400">400</th><td><i>    * the SVGA_CB_FLAG_NO_IRQ flag is set.</i></td></tr>
<tr><th id="401">401</th><td><i>    */</i></td></tr>
<tr><th id="402">402</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_COMPLETED" title='SVGA_CB_STATUS_COMPLETED' data-ref="SVGA_CB_STATUS_COMPLETED">SVGA_CB_STATUS_COMPLETED</dfn>        = <var>1</var>,</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>   <i>/*</i></td></tr>
<tr><th id="405">405</th><td><i>    * Written by the host synchronously with the command buffer</i></td></tr>
<tr><th id="406">406</th><td><i>    * submission to indicate the command buffer was not submitted.  No</i></td></tr>
<tr><th id="407">407</th><td><i>    * IRQ is raised.</i></td></tr>
<tr><th id="408">408</th><td><i>    */</i></td></tr>
<tr><th id="409">409</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_QUEUE_FULL" title='SVGA_CB_STATUS_QUEUE_FULL' data-ref="SVGA_CB_STATUS_QUEUE_FULL">SVGA_CB_STATUS_QUEUE_FULL</dfn>       = <var>2</var>,</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>   <i>/*</i></td></tr>
<tr><th id="412">412</th><td><i>    * Written by the host when an error was detected parsing a command</i></td></tr>
<tr><th id="413">413</th><td><i>    * in the command buffer, errorOffset is written to contain the</i></td></tr>
<tr><th id="414">414</th><td><i>    * offset to the first byte of the failing command.  The device</i></td></tr>
<tr><th id="415">415</th><td><i>    * raises the IRQ with both SVGA_IRQFLAG_ERROR and</i></td></tr>
<tr><th id="416">416</th><td><i>    * SVGA_IRQFLAG_COMMAND_BUFFER.  Some of the commands may have been</i></td></tr>
<tr><th id="417">417</th><td><i>    * processed.</i></td></tr>
<tr><th id="418">418</th><td><i>    */</i></td></tr>
<tr><th id="419">419</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_COMMAND_ERROR" title='SVGA_CB_STATUS_COMMAND_ERROR' data-ref="SVGA_CB_STATUS_COMMAND_ERROR">SVGA_CB_STATUS_COMMAND_ERROR</dfn>    = <var>3</var>,</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>   <i>/*</i></td></tr>
<tr><th id="422">422</th><td><i>    * Written by the host if there is an error parsing the command</i></td></tr>
<tr><th id="423">423</th><td><i>    * buffer header.  The device raises the IRQ with both</i></td></tr>
<tr><th id="424">424</th><td><i>    * SVGA_IRQFLAG_ERROR and SVGA_IRQFLAG_COMMAND_BUFFER.  The device</i></td></tr>
<tr><th id="425">425</th><td><i>    * did not processes any of the command buffer.</i></td></tr>
<tr><th id="426">426</th><td><i>    */</i></td></tr>
<tr><th id="427">427</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_CB_HEADER_ERROR" title='SVGA_CB_STATUS_CB_HEADER_ERROR' data-ref="SVGA_CB_STATUS_CB_HEADER_ERROR">SVGA_CB_STATUS_CB_HEADER_ERROR</dfn>  = <var>4</var>,</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>   <i>/*</i></td></tr>
<tr><th id="430">430</th><td><i>    * Written by the host if the guest requested the host to preempt</i></td></tr>
<tr><th id="431">431</th><td><i>    * the command buffer.  The device will not raise any IRQs and the</i></td></tr>
<tr><th id="432">432</th><td><i>    * command buffer was not processed.</i></td></tr>
<tr><th id="433">433</th><td><i>    */</i></td></tr>
<tr><th id="434">434</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_PREEMPTED" title='SVGA_CB_STATUS_PREEMPTED' data-ref="SVGA_CB_STATUS_PREEMPTED">SVGA_CB_STATUS_PREEMPTED</dfn>        = <var>5</var>,</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>   <i>/*</i></td></tr>
<tr><th id="437">437</th><td><i>    * Written by the host synchronously with the command buffer</i></td></tr>
<tr><th id="438">438</th><td><i>    * submission to indicate the the command buffer was not submitted</i></td></tr>
<tr><th id="439">439</th><td><i>    * due to an error.  No IRQ is raised.</i></td></tr>
<tr><th id="440">440</th><td><i>    */</i></td></tr>
<tr><th id="441">441</th><td>   <dfn class="enum" id="SVGA_CB_STATUS_SUBMISSION_ERROR" title='SVGA_CB_STATUS_SUBMISSION_ERROR' data-ref="SVGA_CB_STATUS_SUBMISSION_ERROR">SVGA_CB_STATUS_SUBMISSION_ERROR</dfn> = <var>6</var>,</td></tr>
<tr><th id="442">442</th><td>} <dfn class="typedef" id="SVGACBStatus" title='SVGACBStatus' data-type='enum SVGACBStatus' data-ref="SVGACBStatus">SVGACBStatus</dfn>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="445">445</th><td>   <dfn class="enum" id="SVGA_CB_FLAG_NONE" title='SVGA_CB_FLAG_NONE' data-ref="SVGA_CB_FLAG_NONE">SVGA_CB_FLAG_NONE</dfn>       = <var>0</var>,</td></tr>
<tr><th id="446">446</th><td>   <dfn class="enum" id="SVGA_CB_FLAG_NO_IRQ" title='SVGA_CB_FLAG_NO_IRQ' data-ref="SVGA_CB_FLAG_NO_IRQ">SVGA_CB_FLAG_NO_IRQ</dfn>     = <var>1</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="447">447</th><td>   <dfn class="enum" id="SVGA_CB_FLAG_DX_CONTEXT" title='SVGA_CB_FLAG_DX_CONTEXT' data-ref="SVGA_CB_FLAG_DX_CONTEXT">SVGA_CB_FLAG_DX_CONTEXT</dfn> = <var>1</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="448">448</th><td>   <dfn class="enum" id="SVGA_CB_FLAG_MOB" title='SVGA_CB_FLAG_MOB' data-ref="SVGA_CB_FLAG_MOB">SVGA_CB_FLAG_MOB</dfn>        = <var>1</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="449">449</th><td>} <dfn class="typedef" id="SVGACBFlags" title='SVGACBFlags' data-type='enum SVGACBFlags' data-ref="SVGACBFlags">SVGACBFlags</dfn>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><b>typedef</b></td></tr>
<tr><th id="452">452</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="453">453</th><td><b>struct</b> {</td></tr>
<tr><th id="454">454</th><td>   <em>volatile</em> <a class="typedef" href="#SVGACBStatus" title='SVGACBStatus' data-type='enum SVGACBStatus' data-ref="SVGACBStatus">SVGACBStatus</a> <dfn class="decl field" id="(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="455">455</th><td>   <em>volatile</em> <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::errorOffset" title='(anonymous struct)::errorOffset' data-ref="(anonymous)::errorOffset">errorOffset</dfn>;</td></tr>
<tr><th id="456">456</th><td>   <a class="typedef" href="svga_types.h.html#uint64" title='uint64' data-type='u64' data-ref="uint64">uint64</a> <dfn class="decl field" id="(anonymous)::id" title='(anonymous struct)::id' data-ref="(anonymous)::id">id</dfn>;</td></tr>
<tr><th id="457">457</th><td>   <a class="typedef" href="#SVGACBFlags" title='SVGACBFlags' data-type='enum SVGACBFlags' data-ref="SVGACBFlags">SVGACBFlags</a> <dfn class="decl field" id="(anonymous)::flags" title='(anonymous struct)::flags' data-ref="(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="458">458</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::length" title='(anonymous struct)::length' data-ref="(anonymous)::length">length</dfn>;</td></tr>
<tr><th id="459">459</th><td>   <b>union</b> {</td></tr>
<tr><th id="460">460</th><td>      <a class="typedef" href="svga_types.h.html#PA" title='PA' data-type='uint64' data-ref="PA">PA</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::pa" title='(anonymous struct)::(anonymous union)::pa' data-ref="(anonymousstruct)::(anonymous)::pa">pa</dfn>;</td></tr>
<tr><th id="461">461</th><td>      <b>struct</b> {</td></tr>
<tr><th id="462">462</th><td>         <a class="typedef" href="#SVGAMobId" title='SVGAMobId' data-type='uint32' data-ref="SVGAMobId">SVGAMobId</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::mobid" title='(anonymous struct)::(anonymous union)::(anonymous struct)::mobid' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::mobid">mobid</dfn>;</td></tr>
<tr><th id="463">463</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::mobOffset" title='(anonymous struct)::(anonymous union)::(anonymous struct)::mobOffset' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::mobOffset">mobOffset</dfn>;</td></tr>
<tr><th id="464">464</th><td>      } <dfn class="decl field" id="(anonymousstruct)::(anonymous)::mob" title='(anonymous struct)::(anonymous union)::mob' data-ref="(anonymousstruct)::(anonymous)::mob">mob</dfn>;</td></tr>
<tr><th id="465">465</th><td>   } <dfn class="decl field" id="(anonymous)::ptr" title='(anonymous struct)::ptr' data-ref="(anonymous)::ptr">ptr</dfn>;</td></tr>
<tr><th id="466">466</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::offset" title='(anonymous struct)::offset' data-ref="(anonymous)::offset">offset</dfn>; <i>/* Valid if CMD_BUFFERS_2 cap set, must be zero otherwise */</i></td></tr>
<tr><th id="467">467</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::dxContext" title='(anonymous struct)::dxContext' data-ref="(anonymous)::dxContext">dxContext</dfn>; <i>/* Valid if DX_CONTEXT flag set, must be zero otherwise */</i></td></tr>
<tr><th id="468">468</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::mustBeZero" title='(anonymous struct)::mustBeZero' data-ref="(anonymous)::mustBeZero">mustBeZero</dfn>[<var>6</var>];</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="471">471</th><td><dfn class="typedef" id="SVGACBHeader" title='SVGACBHeader' data-type='struct SVGACBHeader' data-ref="SVGACBHeader">SVGACBHeader</dfn>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="474">474</th><td>   <dfn class="enum" id="SVGA_DC_CMD_NOP" title='SVGA_DC_CMD_NOP' data-ref="SVGA_DC_CMD_NOP">SVGA_DC_CMD_NOP</dfn>                   = <var>0</var>,</td></tr>
<tr><th id="475">475</th><td>   <dfn class="enum" id="SVGA_DC_CMD_START_STOP_CONTEXT" title='SVGA_DC_CMD_START_STOP_CONTEXT' data-ref="SVGA_DC_CMD_START_STOP_CONTEXT">SVGA_DC_CMD_START_STOP_CONTEXT</dfn>    = <var>1</var>,</td></tr>
<tr><th id="476">476</th><td>   <dfn class="enum" id="SVGA_DC_CMD_PREEMPT" title='SVGA_DC_CMD_PREEMPT' data-ref="SVGA_DC_CMD_PREEMPT">SVGA_DC_CMD_PREEMPT</dfn>               = <var>2</var>,</td></tr>
<tr><th id="477">477</th><td>   <dfn class="enum" id="SVGA_DC_CMD_MAX" title='SVGA_DC_CMD_MAX' data-ref="SVGA_DC_CMD_MAX">SVGA_DC_CMD_MAX</dfn>                   = <var>3</var>,</td></tr>
<tr><th id="478">478</th><td>   <dfn class="enum" id="SVGA_DC_CMD_FORCE_UINT" title='SVGA_DC_CMD_FORCE_UINT' data-ref="SVGA_DC_CMD_FORCE_UINT">SVGA_DC_CMD_FORCE_UINT</dfn>            = <a class="macro" href="svga_types.h.html#43" title="((u32)~0U)" data-ref="_M/MAX_UINT32">MAX_UINT32</a>,</td></tr>
<tr><th id="479">479</th><td>} <dfn class="typedef" id="SVGADeviceContextCmdId" title='SVGADeviceContextCmdId' data-type='enum SVGADeviceContextCmdId' data-ref="SVGADeviceContextCmdId">SVGADeviceContextCmdId</dfn>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="482">482</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::enable" title='(anonymous struct)::enable' data-ref="(anonymous)::enable">enable</dfn>;</td></tr>
<tr><th id="483">483</th><td>   <a class="typedef" href="#SVGACBContext" title='SVGACBContext' data-type='enum SVGACBContext' data-ref="SVGACBContext">SVGACBContext</a> <dfn class="decl field" id="(anonymous)::context" title='(anonymous struct)::context' data-ref="(anonymous)::context">context</dfn>;</td></tr>
<tr><th id="484">484</th><td>} <dfn class="typedef" id="SVGADCCmdStartStop" title='SVGADCCmdStartStop' data-type='struct SVGADCCmdStartStop' data-ref="SVGADCCmdStartStop">SVGADCCmdStartStop</dfn>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/*</i></td></tr>
<tr><th id="487">487</th><td><i> * SVGADCCmdPreempt --</i></td></tr>
<tr><th id="488">488</th><td><i> *</i></td></tr>
<tr><th id="489">489</th><td><i> * This command allows the guest to request that all command buffers</i></td></tr>
<tr><th id="490">490</th><td><i> * on the specified context be preempted that can be.  After execution</i></td></tr>
<tr><th id="491">491</th><td><i> * of this command all command buffers that were preempted will</i></td></tr>
<tr><th id="492">492</th><td><i> * already have SVGA_CB_STATUS_PREEMPTED written into the status</i></td></tr>
<tr><th id="493">493</th><td><i> * field.  The device might still be processing a command buffer,</i></td></tr>
<tr><th id="494">494</th><td><i> * assuming execution of it started before the preemption request was</i></td></tr>
<tr><th id="495">495</th><td><i> * received.  Specifying the ignoreIDZero flag to TRUE will cause the</i></td></tr>
<tr><th id="496">496</th><td><i> * device to not preempt command buffers with the id field in the</i></td></tr>
<tr><th id="497">497</th><td><i> * command buffer header set to zero.</i></td></tr>
<tr><th id="498">498</th><td><i> */</i></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="501">501</th><td>   <a class="typedef" href="#SVGACBContext" title='SVGACBContext' data-type='enum SVGACBContext' data-ref="SVGACBContext">SVGACBContext</a> <dfn class="decl field" id="(anonymous)::context" title='(anonymous struct)::context' data-ref="(anonymous)::context">context</dfn>;</td></tr>
<tr><th id="502">502</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::ignoreIDZero" title='(anonymous struct)::ignoreIDZero' data-ref="(anonymous)::ignoreIDZero">ignoreIDZero</dfn>;</td></tr>
<tr><th id="503">503</th><td>} <dfn class="typedef" id="SVGADCCmdPreempt" title='SVGADCCmdPreempt' data-type='struct SVGADCCmdPreempt' data-ref="SVGADCCmdPreempt">SVGADCCmdPreempt</dfn>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/*</i></td></tr>
<tr><th id="506">506</th><td><i> * SVGAGMRImageFormat --</i></td></tr>
<tr><th id="507">507</th><td><i> *</i></td></tr>
<tr><th id="508">508</th><td><i> *    This is a packed representation of the source 2D image format</i></td></tr>
<tr><th id="509">509</th><td><i> *    for a GMR-to-screen blit. Currently it is defined as an encoding</i></td></tr>
<tr><th id="510">510</th><td><i> *    of the screen's color depth and bits-per-pixel, however, 16 bits</i></td></tr>
<tr><th id="511">511</th><td><i> *    are reserved for future use to identify other encodings (such as</i></td></tr>
<tr><th id="512">512</th><td><i> *    RGBA or higher-precision images).</i></td></tr>
<tr><th id="513">513</th><td><i> *</i></td></tr>
<tr><th id="514">514</th><td><i> *    Currently supported formats:</i></td></tr>
<tr><th id="515">515</th><td><i> *</i></td></tr>
<tr><th id="516">516</th><td><i> *       bpp depth  Format Name</i></td></tr>
<tr><th id="517">517</th><td><i> *       --- -----  -----------</i></td></tr>
<tr><th id="518">518</th><td><i> *        32    24  32-bit BGRX</i></td></tr>
<tr><th id="519">519</th><td><i> *        24    24  24-bit BGR</i></td></tr>
<tr><th id="520">520</th><td><i> *        16    16  RGB 5-6-5</i></td></tr>
<tr><th id="521">521</th><td><i> *        16    15  RGB 5-5-5</i></td></tr>
<tr><th id="522">522</th><td><i> *</i></td></tr>
<tr><th id="523">523</th><td><i> */</i></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="SVGAGMRImageFormat" title='SVGAGMRImageFormat' data-ref="SVGAGMRImageFormat"><a class="type" href="#SVGAGMRImageFormat" title='SVGAGMRImageFormat' data-ref="SVGAGMRImageFormat">SVGAGMRImageFormat</a></dfn> {</td></tr>
<tr><th id="526">526</th><td>   <b>union</b> {</td></tr>
<tr><th id="527">527</th><td>      <b>struct</b> {</td></tr>
<tr><th id="528">528</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::bitsPerPixel" title='SVGAGMRImageFormat::(anonymous union)::(anonymous struct)::bitsPerPixel' data-ref="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::bitsPerPixel">bitsPerPixel</dfn> : <var>8</var>;</td></tr>
<tr><th id="529">529</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::colorDepth" title='SVGAGMRImageFormat::(anonymous union)::(anonymous struct)::colorDepth' data-ref="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::colorDepth">colorDepth</dfn>   : <var>8</var>;</td></tr>
<tr><th id="530">530</th><td>	 <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::reserved" title='SVGAGMRImageFormat::(anonymous union)::(anonymous struct)::reserved' data-ref="SVGAGMRImageFormat::(anonymousunion)::(anonymous)::reserved">reserved</dfn>     : <var>16</var>;  <i>/* Must be zero */</i></td></tr>
<tr><th id="531">531</th><td>      };</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>      <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGMRImageFormat::(anonymous)::value" title='SVGAGMRImageFormat::(anonymous union)::value' data-ref="SVGAGMRImageFormat::(anonymous)::value">value</dfn>;</td></tr>
<tr><th id="534">534</th><td>   };</td></tr>
<tr><th id="535">535</th><td>} <dfn class="typedef" id="SVGAGMRImageFormat" title='SVGAGMRImageFormat' data-type='struct SVGAGMRImageFormat' data-ref="SVGAGMRImageFormat">SVGAGMRImageFormat</dfn>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><b>typedef</b></td></tr>
<tr><th id="538">538</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="539">539</th><td><b>struct</b> <dfn class="type def" id="SVGAGuestImage" title='SVGAGuestImage' data-ref="SVGAGuestImage"><a class="type" href="#SVGAGuestImage" title='SVGAGuestImage' data-ref="SVGAGuestImage">SVGAGuestImage</a></dfn> {</td></tr>
<tr><th id="540">540</th><td>   <a class="typedef" href="#SVGAGuestPtr" title='SVGAGuestPtr' data-type='struct SVGAGuestPtr' data-ref="SVGAGuestPtr">SVGAGuestPtr</a>         <dfn class="decl field" id="SVGAGuestImage::ptr" title='SVGAGuestImage::ptr' data-ref="SVGAGuestImage::ptr">ptr</dfn>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>   <i>/*</i></td></tr>
<tr><th id="543">543</th><td><i>    * A note on interpretation of pitch: This value of pitch is the</i></td></tr>
<tr><th id="544">544</th><td><i>    * number of bytes between vertically adjacent image</i></td></tr>
<tr><th id="545">545</th><td><i>    * blocks. Normally this is the number of bytes between the first</i></td></tr>
<tr><th id="546">546</th><td><i>    * pixel of two adjacent scanlines. With compressed textures,</i></td></tr>
<tr><th id="547">547</th><td><i>    * however, this may represent the number of bytes between</i></td></tr>
<tr><th id="548">548</th><td><i>    * compression blocks rather than between rows of pixels.</i></td></tr>
<tr><th id="549">549</th><td><i>    *</i></td></tr>
<tr><th id="550">550</th><td><i>    * XXX: Compressed textures currently must be tightly packed in guest memory.</i></td></tr>
<tr><th id="551">551</th><td><i>    *</i></td></tr>
<tr><th id="552">552</th><td><i>    * If the image is 1-dimensional, pitch is ignored.</i></td></tr>
<tr><th id="553">553</th><td><i>    *</i></td></tr>
<tr><th id="554">554</th><td><i>    * If 'pitch' is zero, the SVGA3D device calculates a pitch value</i></td></tr>
<tr><th id="555">555</th><td><i>    * assuming each row of blocks is tightly packed.</i></td></tr>
<tr><th id="556">556</th><td><i>    */</i></td></tr>
<tr><th id="557">557</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAGuestImage::pitch" title='SVGAGuestImage::pitch' data-ref="SVGAGuestImage::pitch">pitch</dfn>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="560">560</th><td><dfn class="typedef" id="SVGAGuestImage" title='SVGAGuestImage' data-type='struct SVGAGuestImage' data-ref="SVGAGuestImage">SVGAGuestImage</dfn>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><i>/*</i></td></tr>
<tr><th id="563">563</th><td><i> * SVGAColorBGRX --</i></td></tr>
<tr><th id="564">564</th><td><i> *</i></td></tr>
<tr><th id="565">565</th><td><i> *    A 24-bit color format (BGRX), which does not depend on the</i></td></tr>
<tr><th id="566">566</th><td><i> *    format of the legacy guest framebuffer (GFB) or the current</i></td></tr>
<tr><th id="567">567</th><td><i> *    GMRFB state.</i></td></tr>
<tr><th id="568">568</th><td><i> */</i></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="SVGAColorBGRX" title='SVGAColorBGRX' data-ref="SVGAColorBGRX"><a class="type" href="#SVGAColorBGRX" title='SVGAColorBGRX' data-ref="SVGAColorBGRX">SVGAColorBGRX</a></dfn> {</td></tr>
<tr><th id="571">571</th><td>   <b>union</b> {</td></tr>
<tr><th id="572">572</th><td>      <b>struct</b> {</td></tr>
<tr><th id="573">573</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAColorBGRX::(anonymousunion)::(anonymous)::b" title='SVGAColorBGRX::(anonymous union)::(anonymous struct)::b' data-ref="SVGAColorBGRX::(anonymousunion)::(anonymous)::b">b</dfn> : <var>8</var>;</td></tr>
<tr><th id="574">574</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAColorBGRX::(anonymousunion)::(anonymous)::g" title='SVGAColorBGRX::(anonymous union)::(anonymous struct)::g' data-ref="SVGAColorBGRX::(anonymousunion)::(anonymous)::g">g</dfn> : <var>8</var>;</td></tr>
<tr><th id="575">575</th><td>         <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAColorBGRX::(anonymousunion)::(anonymous)::r" title='SVGAColorBGRX::(anonymous union)::(anonymous struct)::r' data-ref="SVGAColorBGRX::(anonymousunion)::(anonymous)::r">r</dfn> : <var>8</var>;</td></tr>
<tr><th id="576">576</th><td>	 <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAColorBGRX::(anonymousunion)::(anonymous)::x" title='SVGAColorBGRX::(anonymous union)::(anonymous struct)::x' data-ref="SVGAColorBGRX::(anonymousunion)::(anonymous)::x">x</dfn> : <var>8</var>;  <i>/* Unused */</i></td></tr>
<tr><th id="577">577</th><td>      };</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAColorBGRX::(anonymous)::value" title='SVGAColorBGRX::(anonymous union)::value' data-ref="SVGAColorBGRX::(anonymous)::value">value</dfn>;</td></tr>
<tr><th id="580">580</th><td>   };</td></tr>
<tr><th id="581">581</th><td>} <dfn class="typedef" id="SVGAColorBGRX" title='SVGAColorBGRX' data-type='struct SVGAColorBGRX' data-ref="SVGAColorBGRX">SVGAColorBGRX</dfn>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/*</i></td></tr>
<tr><th id="585">585</th><td><i> * SVGASignedRect --</i></td></tr>
<tr><th id="586">586</th><td><i> * SVGASignedPoint --</i></td></tr>
<tr><th id="587">587</th><td><i> *</i></td></tr>
<tr><th id="588">588</th><td><i> *    Signed rectangle and point primitives. These are used by the new</i></td></tr>
<tr><th id="589">589</th><td><i> *    2D primitives for drawing to Screen Objects, which can occupy a</i></td></tr>
<tr><th id="590">590</th><td><i> *    signed virtual coordinate space.</i></td></tr>
<tr><th id="591">591</th><td><i> *</i></td></tr>
<tr><th id="592">592</th><td><i> *    SVGASignedRect specifies a half-open interval: the (left, top)</i></td></tr>
<tr><th id="593">593</th><td><i> *    pixel is part of the rectangle, but the (right, bottom) pixel is</i></td></tr>
<tr><th id="594">594</th><td><i> *    not.</i></td></tr>
<tr><th id="595">595</th><td><i> */</i></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><b>typedef</b></td></tr>
<tr><th id="598">598</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="599">599</th><td><b>struct</b> {</td></tr>
<tr><th id="600">600</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::left" title='(anonymous struct)::left' data-ref="(anonymous)::left">left</dfn>;</td></tr>
<tr><th id="601">601</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::top" title='(anonymous struct)::top' data-ref="(anonymous)::top">top</dfn>;</td></tr>
<tr><th id="602">602</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::right" title='(anonymous struct)::right' data-ref="(anonymous)::right">right</dfn>;</td></tr>
<tr><th id="603">603</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::bottom" title='(anonymous struct)::bottom' data-ref="(anonymous)::bottom">bottom</dfn>;</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="606">606</th><td><dfn class="typedef" id="SVGASignedRect" title='SVGASignedRect' data-type='struct SVGASignedRect' data-ref="SVGASignedRect">SVGASignedRect</dfn>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><b>typedef</b></td></tr>
<tr><th id="609">609</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="610">610</th><td><b>struct</b> {</td></tr>
<tr><th id="611">611</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::x" title='(anonymous struct)::x' data-ref="(anonymous)::x">x</dfn>;</td></tr>
<tr><th id="612">612</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::y" title='(anonymous struct)::y' data-ref="(anonymous)::y">y</dfn>;</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="615">615</th><td><dfn class="typedef" id="SVGASignedPoint" title='SVGASignedPoint' data-type='struct SVGASignedPoint' data-ref="SVGASignedPoint">SVGASignedPoint</dfn>;</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><i>/*</i></td></tr>
<tr><th id="619">619</th><td><i> * SVGA Device Capabilities</i></td></tr>
<tr><th id="620">620</th><td><i> *</i></td></tr>
<tr><th id="621">621</th><td><i> * Note the holes in the bitfield. Missing bits have been deprecated,</i></td></tr>
<tr><th id="622">622</th><td><i> * and must not be reused. Those capabilities will never be reported</i></td></tr>
<tr><th id="623">623</th><td><i> * by new versions of the SVGA device.</i></td></tr>
<tr><th id="624">624</th><td><i> *</i></td></tr>
<tr><th id="625">625</th><td><i> * XXX: Add longer descriptions for each capability, including a list</i></td></tr>
<tr><th id="626">626</th><td><i> *      of the new features that each capability provides.</i></td></tr>
<tr><th id="627">627</th><td><i> *</i></td></tr>
<tr><th id="628">628</th><td><i> * SVGA_CAP_IRQMASK --</i></td></tr>
<tr><th id="629">629</th><td><i> *    Provides device interrupts.  Adds device register SVGA_REG_IRQMASK</i></td></tr>
<tr><th id="630">630</th><td><i> *    to set interrupt mask and direct I/O port SVGA_IRQSTATUS_PORT to</i></td></tr>
<tr><th id="631">631</th><td><i> *    set/clear pending interrupts.</i></td></tr>
<tr><th id="632">632</th><td><i> *</i></td></tr>
<tr><th id="633">633</th><td><i> * SVGA_CAP_GMR --</i></td></tr>
<tr><th id="634">634</th><td><i> *    Provides synchronous mapping of guest memory regions (GMR).</i></td></tr>
<tr><th id="635">635</th><td><i> *    Adds device registers SVGA_REG_GMR_ID, SVGA_REG_GMR_DESCRIPTOR,</i></td></tr>
<tr><th id="636">636</th><td><i> *    SVGA_REG_GMR_MAX_IDS, and SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH.</i></td></tr>
<tr><th id="637">637</th><td><i> *</i></td></tr>
<tr><th id="638">638</th><td><i> * SVGA_CAP_TRACES --</i></td></tr>
<tr><th id="639">639</th><td><i> *    Allows framebuffer trace-based updates even when FIFO is enabled.</i></td></tr>
<tr><th id="640">640</th><td><i> *    Adds device register SVGA_REG_TRACES.</i></td></tr>
<tr><th id="641">641</th><td><i> *</i></td></tr>
<tr><th id="642">642</th><td><i> * SVGA_CAP_GMR2 --</i></td></tr>
<tr><th id="643">643</th><td><i> *    Provides asynchronous commands to define and remap guest memory</i></td></tr>
<tr><th id="644">644</th><td><i> *    regions.  Adds device registers SVGA_REG_GMRS_MAX_PAGES and</i></td></tr>
<tr><th id="645">645</th><td><i> *    SVGA_REG_MEMORY_SIZE.</i></td></tr>
<tr><th id="646">646</th><td><i> *</i></td></tr>
<tr><th id="647">647</th><td><i> * SVGA_CAP_SCREEN_OBJECT_2 --</i></td></tr>
<tr><th id="648">648</th><td><i> *    Allow screen object support, and require backing stores from the</i></td></tr>
<tr><th id="649">649</th><td><i> *    guest for each screen object.</i></td></tr>
<tr><th id="650">650</th><td><i> *</i></td></tr>
<tr><th id="651">651</th><td><i> * SVGA_CAP_COMMAND_BUFFERS --</i></td></tr>
<tr><th id="652">652</th><td><i> *    Enable register based command buffer submission.</i></td></tr>
<tr><th id="653">653</th><td><i> *</i></td></tr>
<tr><th id="654">654</th><td><i> * SVGA_CAP_DEAD1 --</i></td></tr>
<tr><th id="655">655</th><td><i> *    This cap was incorrectly used by old drivers and should not be</i></td></tr>
<tr><th id="656">656</th><td><i> *    reused.</i></td></tr>
<tr><th id="657">657</th><td><i> *</i></td></tr>
<tr><th id="658">658</th><td><i> * SVGA_CAP_CMD_BUFFERS_2 --</i></td></tr>
<tr><th id="659">659</th><td><i> *    Enable support for the prepend command buffer submision</i></td></tr>
<tr><th id="660">660</th><td><i> *    registers.  SVGA_REG_CMD_PREPEND_LOW and</i></td></tr>
<tr><th id="661">661</th><td><i> *    SVGA_REG_CMD_PREPEND_HIGH.</i></td></tr>
<tr><th id="662">662</th><td><i> *</i></td></tr>
<tr><th id="663">663</th><td><i> * SVGA_CAP_GBOBJECTS --</i></td></tr>
<tr><th id="664">664</th><td><i> *    Enable guest-backed objects and surfaces.</i></td></tr>
<tr><th id="665">665</th><td><i> *</i></td></tr>
<tr><th id="666">666</th><td><i> * SVGA_CAP_CMD_BUFFERS_3 --</i></td></tr>
<tr><th id="667">667</th><td><i> *    Enable support for command buffers in a mob.</i></td></tr>
<tr><th id="668">668</th><td><i> */</i></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_NONE" data-ref="_M/SVGA_CAP_NONE">SVGA_CAP_NONE</dfn>               0x00000000</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_RECT_COPY" data-ref="_M/SVGA_CAP_RECT_COPY">SVGA_CAP_RECT_COPY</dfn>          0x00000002</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_CURSOR" data-ref="_M/SVGA_CAP_CURSOR">SVGA_CAP_CURSOR</dfn>             0x00000020</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_CURSOR_BYPASS" data-ref="_M/SVGA_CAP_CURSOR_BYPASS">SVGA_CAP_CURSOR_BYPASS</dfn>      0x00000040</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_CURSOR_BYPASS_2" data-ref="_M/SVGA_CAP_CURSOR_BYPASS_2">SVGA_CAP_CURSOR_BYPASS_2</dfn>    0x00000080</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_8BIT_EMULATION" data-ref="_M/SVGA_CAP_8BIT_EMULATION">SVGA_CAP_8BIT_EMULATION</dfn>     0x00000100</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_ALPHA_CURSOR" data-ref="_M/SVGA_CAP_ALPHA_CURSOR">SVGA_CAP_ALPHA_CURSOR</dfn>       0x00000200</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_3D" data-ref="_M/SVGA_CAP_3D">SVGA_CAP_3D</dfn>                 0x00004000</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_EXTENDED_FIFO" data-ref="_M/SVGA_CAP_EXTENDED_FIFO">SVGA_CAP_EXTENDED_FIFO</dfn>      0x00008000</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_MULTIMON" data-ref="_M/SVGA_CAP_MULTIMON">SVGA_CAP_MULTIMON</dfn>           0x00010000</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_PITCHLOCK" data-ref="_M/SVGA_CAP_PITCHLOCK">SVGA_CAP_PITCHLOCK</dfn>          0x00020000</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_IRQMASK" data-ref="_M/SVGA_CAP_IRQMASK">SVGA_CAP_IRQMASK</dfn>            0x00040000</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_DISPLAY_TOPOLOGY" data-ref="_M/SVGA_CAP_DISPLAY_TOPOLOGY">SVGA_CAP_DISPLAY_TOPOLOGY</dfn>   0x00080000</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_GMR" data-ref="_M/SVGA_CAP_GMR">SVGA_CAP_GMR</dfn>                0x00100000</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_TRACES" data-ref="_M/SVGA_CAP_TRACES">SVGA_CAP_TRACES</dfn>             0x00200000</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_GMR2" data-ref="_M/SVGA_CAP_GMR2">SVGA_CAP_GMR2</dfn>               0x00400000</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_SCREEN_OBJECT_2" data-ref="_M/SVGA_CAP_SCREEN_OBJECT_2">SVGA_CAP_SCREEN_OBJECT_2</dfn>    0x00800000</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_COMMAND_BUFFERS" data-ref="_M/SVGA_CAP_COMMAND_BUFFERS">SVGA_CAP_COMMAND_BUFFERS</dfn>    0x01000000</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_DEAD1" data-ref="_M/SVGA_CAP_DEAD1">SVGA_CAP_DEAD1</dfn>              0x02000000</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_CMD_BUFFERS_2" data-ref="_M/SVGA_CAP_CMD_BUFFERS_2">SVGA_CAP_CMD_BUFFERS_2</dfn>      0x04000000</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_GBOBJECTS" data-ref="_M/SVGA_CAP_GBOBJECTS">SVGA_CAP_GBOBJECTS</dfn>          0x08000000</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_DX" data-ref="_M/SVGA_CAP_DX">SVGA_CAP_DX</dfn>                 0x10000000</u></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/SVGA_CAP_CMD_RESERVED" data-ref="_M/SVGA_CAP_CMD_RESERVED">SVGA_CAP_CMD_RESERVED</dfn>       0x80000000</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><i>/*</i></td></tr>
<tr><th id="697">697</th><td><i> * The Guest can optionally read some SVGA device capabilities through</i></td></tr>
<tr><th id="698">698</th><td><i> * the backdoor with command BDOOR_CMD_GET_SVGA_CAPABILITIES before</i></td></tr>
<tr><th id="699">699</th><td><i> * the SVGA device is initialized.  The type of capability the guest</i></td></tr>
<tr><th id="700">700</th><td><i> * is requesting from the SVGABackdoorCapType enum should be placed in</i></td></tr>
<tr><th id="701">701</th><td><i> * the upper 16 bits of the backdoor command id (ECX).  On success the</i></td></tr>
<tr><th id="702">702</th><td><i> * the value of EBX will be set to BDOOR_MAGIC and EAX will be set to</i></td></tr>
<tr><th id="703">703</th><td><i> * the requested capability.  If the command is not supported then EBX</i></td></tr>
<tr><th id="704">704</th><td><i> * will be left unchanged and EAX will be set to -1.  Because it is</i></td></tr>
<tr><th id="705">705</th><td><i> * possible that -1 is the value of the requested cap the correct way</i></td></tr>
<tr><th id="706">706</th><td><i> * to check if the command was successful is to check if EBX was changed</i></td></tr>
<tr><th id="707">707</th><td><i> * to BDOOR_MAGIC making sure to initialize the register to something</i></td></tr>
<tr><th id="708">708</th><td><i> * else first.</i></td></tr>
<tr><th id="709">709</th><td><i> */</i></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="712">712</th><td>   <dfn class="enum" id="SVGABackdoorCapDeviceCaps" title='SVGABackdoorCapDeviceCaps' data-ref="SVGABackdoorCapDeviceCaps">SVGABackdoorCapDeviceCaps</dfn> = <var>0</var>,</td></tr>
<tr><th id="713">713</th><td>   <dfn class="enum" id="SVGABackdoorCapFifoCaps" title='SVGABackdoorCapFifoCaps' data-ref="SVGABackdoorCapFifoCaps">SVGABackdoorCapFifoCaps</dfn> = <var>1</var>,</td></tr>
<tr><th id="714">714</th><td>   <dfn class="enum" id="SVGABackdoorCap3dHWVersion" title='SVGABackdoorCap3dHWVersion' data-ref="SVGABackdoorCap3dHWVersion">SVGABackdoorCap3dHWVersion</dfn> = <var>2</var>,</td></tr>
<tr><th id="715">715</th><td>   <dfn class="enum" id="SVGABackdoorCapMax" title='SVGABackdoorCapMax' data-ref="SVGABackdoorCapMax">SVGABackdoorCapMax</dfn> = <var>3</var>,</td></tr>
<tr><th id="716">716</th><td>} <dfn class="typedef" id="SVGABackdoorCapType" title='SVGABackdoorCapType' data-type='enum SVGABackdoorCapType' data-ref="SVGABackdoorCapType">SVGABackdoorCapType</dfn>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><i>/*</i></td></tr>
<tr><th id="720">720</th><td><i> * FIFO register indices.</i></td></tr>
<tr><th id="721">721</th><td><i> *</i></td></tr>
<tr><th id="722">722</th><td><i> * The FIFO is a chunk of device memory mapped into guest physmem.  It</i></td></tr>
<tr><th id="723">723</th><td><i> * is always treated as 32-bit words.</i></td></tr>
<tr><th id="724">724</th><td><i> *</i></td></tr>
<tr><th id="725">725</th><td><i> * The guest driver gets to decide how to partition it between</i></td></tr>
<tr><th id="726">726</th><td><i> * - FIFO registers (there are always at least 4, specifying where the</i></td></tr>
<tr><th id="727">727</th><td><i> *   following data area is and how much data it contains; there may be</i></td></tr>
<tr><th id="728">728</th><td><i> *   more registers following these, depending on the FIFO protocol</i></td></tr>
<tr><th id="729">729</th><td><i> *   version in use)</i></td></tr>
<tr><th id="730">730</th><td><i> * - FIFO data, written by the guest and slurped out by the VMX.</i></td></tr>
<tr><th id="731">731</th><td><i> * These indices are 32-bit word offsets into the FIFO.</i></td></tr>
<tr><th id="732">732</th><td><i> */</i></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><b>enum</b> {</td></tr>
<tr><th id="735">735</th><td>   <i>/*</i></td></tr>
<tr><th id="736">736</th><td><i>    * Block 1 (basic registers): The originally defined FIFO registers.</i></td></tr>
<tr><th id="737">737</th><td><i>    * These exist and are valid for all versions of the FIFO protocol.</i></td></tr>
<tr><th id="738">738</th><td><i>    */</i></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>   <dfn class="enum" id="SVGA_FIFO_MIN" title='SVGA_FIFO_MIN' data-ref="SVGA_FIFO_MIN">SVGA_FIFO_MIN</dfn> = <var>0</var>,</td></tr>
<tr><th id="741">741</th><td>   <dfn class="enum" id="SVGA_FIFO_MAX" title='SVGA_FIFO_MAX' data-ref="SVGA_FIFO_MAX">SVGA_FIFO_MAX</dfn>,       <i>/* The distance from MIN to MAX must be at least 10K */</i></td></tr>
<tr><th id="742">742</th><td>   <dfn class="enum" id="SVGA_FIFO_NEXT_CMD" title='SVGA_FIFO_NEXT_CMD' data-ref="SVGA_FIFO_NEXT_CMD">SVGA_FIFO_NEXT_CMD</dfn>,</td></tr>
<tr><th id="743">743</th><td>   <dfn class="enum" id="SVGA_FIFO_STOP" title='SVGA_FIFO_STOP' data-ref="SVGA_FIFO_STOP">SVGA_FIFO_STOP</dfn>,</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>   <i>/*</i></td></tr>
<tr><th id="746">746</th><td><i>    * Block 2 (extended registers): Mandatory registers for the extended</i></td></tr>
<tr><th id="747">747</th><td><i>    * FIFO.  These exist if the SVGA caps register includes</i></td></tr>
<tr><th id="748">748</th><td><i>    * SVGA_CAP_EXTENDED_FIFO; some of them are valid only if their</i></td></tr>
<tr><th id="749">749</th><td><i>    * associated capability bit is enabled.</i></td></tr>
<tr><th id="750">750</th><td><i>    *</i></td></tr>
<tr><th id="751">751</th><td><i>    * Note that when originally defined, SVGA_CAP_EXTENDED_FIFO implied</i></td></tr>
<tr><th id="752">752</th><td><i>    * support only for (FIFO registers) CAPABILITIES, FLAGS, and FENCE.</i></td></tr>
<tr><th id="753">753</th><td><i>    * This means that the guest has to test individually (in most cases</i></td></tr>
<tr><th id="754">754</th><td><i>    * using FIFO caps) for the presence of registers after this; the VMX</i></td></tr>
<tr><th id="755">755</th><td><i>    * can define "extended FIFO" to mean whatever it wants, and currently</i></td></tr>
<tr><th id="756">756</th><td><i>    * won't enable it unless there's room for that set and much more.</i></td></tr>
<tr><th id="757">757</th><td><i>    */</i></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>   <dfn class="enum" id="SVGA_FIFO_CAPABILITIES" title='SVGA_FIFO_CAPABILITIES' data-ref="SVGA_FIFO_CAPABILITIES">SVGA_FIFO_CAPABILITIES</dfn> = <var>4</var>,</td></tr>
<tr><th id="760">760</th><td>   <dfn class="enum" id="SVGA_FIFO_FLAGS" title='SVGA_FIFO_FLAGS' data-ref="SVGA_FIFO_FLAGS">SVGA_FIFO_FLAGS</dfn>,</td></tr>
<tr><th id="761">761</th><td>   <i>/* Valid with SVGA_FIFO_CAP_FENCE: */</i></td></tr>
<tr><th id="762">762</th><td>   <dfn class="enum" id="SVGA_FIFO_FENCE" title='SVGA_FIFO_FENCE' data-ref="SVGA_FIFO_FENCE">SVGA_FIFO_FENCE</dfn>,</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>   <i>/*</i></td></tr>
<tr><th id="765">765</th><td><i>    * Block 3a (optional extended registers): Additional registers for the</i></td></tr>
<tr><th id="766">766</th><td><i>    * extended FIFO, whose presence isn't actually implied by</i></td></tr>
<tr><th id="767">767</th><td><i>    * SVGA_CAP_EXTENDED_FIFO; these exist if SVGA_FIFO_MIN is high enough to</i></td></tr>
<tr><th id="768">768</th><td><i>    * leave room for them.</i></td></tr>
<tr><th id="769">769</th><td><i>    *</i></td></tr>
<tr><th id="770">770</th><td><i>    * These in block 3a, the VMX currently considers mandatory for the</i></td></tr>
<tr><th id="771">771</th><td><i>    * extended FIFO.</i></td></tr>
<tr><th id="772">772</th><td><i>    */</i></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>   <i>/* Valid if exists (i.e. if extended FIFO enabled): */</i></td></tr>
<tr><th id="775">775</th><td>   <dfn class="enum" id="SVGA_FIFO_3D_HWVERSION" title='SVGA_FIFO_3D_HWVERSION' data-ref="SVGA_FIFO_3D_HWVERSION">SVGA_FIFO_3D_HWVERSION</dfn>,       <i>/* See SVGA3dHardwareVersion in svga3d_reg.h */</i></td></tr>
<tr><th id="776">776</th><td>   <i>/* Valid with SVGA_FIFO_CAP_PITCHLOCK: */</i></td></tr>
<tr><th id="777">777</th><td>   <dfn class="enum" id="SVGA_FIFO_PITCHLOCK" title='SVGA_FIFO_PITCHLOCK' data-ref="SVGA_FIFO_PITCHLOCK">SVGA_FIFO_PITCHLOCK</dfn>,</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>   <i>/* Valid with SVGA_FIFO_CAP_CURSOR_BYPASS_3: */</i></td></tr>
<tr><th id="780">780</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_ON" title='SVGA_FIFO_CURSOR_ON' data-ref="SVGA_FIFO_CURSOR_ON">SVGA_FIFO_CURSOR_ON</dfn>,          <i>/* Cursor bypass 3 show/hide register */</i></td></tr>
<tr><th id="781">781</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_X" title='SVGA_FIFO_CURSOR_X' data-ref="SVGA_FIFO_CURSOR_X">SVGA_FIFO_CURSOR_X</dfn>,           <i>/* Cursor bypass 3 x register */</i></td></tr>
<tr><th id="782">782</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_Y" title='SVGA_FIFO_CURSOR_Y' data-ref="SVGA_FIFO_CURSOR_Y">SVGA_FIFO_CURSOR_Y</dfn>,           <i>/* Cursor bypass 3 y register */</i></td></tr>
<tr><th id="783">783</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_COUNT" title='SVGA_FIFO_CURSOR_COUNT' data-ref="SVGA_FIFO_CURSOR_COUNT">SVGA_FIFO_CURSOR_COUNT</dfn>,       <i>/* Incremented when any of the other 3 change */</i></td></tr>
<tr><th id="784">784</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_LAST_UPDATED" title='SVGA_FIFO_CURSOR_LAST_UPDATED' data-ref="SVGA_FIFO_CURSOR_LAST_UPDATED">SVGA_FIFO_CURSOR_LAST_UPDATED</dfn>,<i>/* Last time the host updated the cursor */</i></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>   <i>/* Valid with SVGA_FIFO_CAP_RESERVE: */</i></td></tr>
<tr><th id="787">787</th><td>   <dfn class="enum" id="SVGA_FIFO_RESERVED" title='SVGA_FIFO_RESERVED' data-ref="SVGA_FIFO_RESERVED">SVGA_FIFO_RESERVED</dfn>,           <i>/* Bytes past NEXT_CMD with real contents */</i></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>   <i>/*</i></td></tr>
<tr><th id="790">790</th><td><i>    * Valid with SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2:</i></td></tr>
<tr><th id="791">791</th><td><i>    *</i></td></tr>
<tr><th id="792">792</th><td><i>    * By default this is SVGA_ID_INVALID, to indicate that the cursor</i></td></tr>
<tr><th id="793">793</th><td><i>    * coordinates are specified relative to the virtual root. If this</i></td></tr>
<tr><th id="794">794</th><td><i>    * is set to a specific screen ID, cursor position is reinterpreted</i></td></tr>
<tr><th id="795">795</th><td><i>    * as a signed offset relative to that screen's origin.</i></td></tr>
<tr><th id="796">796</th><td><i>    */</i></td></tr>
<tr><th id="797">797</th><td>   <dfn class="enum" id="SVGA_FIFO_CURSOR_SCREEN_ID" title='SVGA_FIFO_CURSOR_SCREEN_ID' data-ref="SVGA_FIFO_CURSOR_SCREEN_ID">SVGA_FIFO_CURSOR_SCREEN_ID</dfn>,</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>   <i>/*</i></td></tr>
<tr><th id="800">800</th><td><i>    * Valid with SVGA_FIFO_CAP_DEAD</i></td></tr>
<tr><th id="801">801</th><td><i>    *</i></td></tr>
<tr><th id="802">802</th><td><i>    * An arbitrary value written by the host, drivers should not use it.</i></td></tr>
<tr><th id="803">803</th><td><i>    */</i></td></tr>
<tr><th id="804">804</th><td>   <dfn class="enum" id="SVGA_FIFO_DEAD" title='SVGA_FIFO_DEAD' data-ref="SVGA_FIFO_DEAD">SVGA_FIFO_DEAD</dfn>,</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>   <i>/*</i></td></tr>
<tr><th id="807">807</th><td><i>    * Valid with SVGA_FIFO_CAP_3D_HWVERSION_REVISED:</i></td></tr>
<tr><th id="808">808</th><td><i>    *</i></td></tr>
<tr><th id="809">809</th><td><i>    * Contains 3D HWVERSION (see SVGA3dHardwareVersion in svga3d_reg.h)</i></td></tr>
<tr><th id="810">810</th><td><i>    * on platforms that can enforce graphics resource limits.</i></td></tr>
<tr><th id="811">811</th><td><i>    */</i></td></tr>
<tr><th id="812">812</th><td>   <dfn class="enum" id="SVGA_FIFO_3D_HWVERSION_REVISED" title='SVGA_FIFO_3D_HWVERSION_REVISED' data-ref="SVGA_FIFO_3D_HWVERSION_REVISED">SVGA_FIFO_3D_HWVERSION_REVISED</dfn>,</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>   <i>/*</i></td></tr>
<tr><th id="815">815</th><td><i>    * XXX: The gap here, up until SVGA_FIFO_3D_CAPS, can be used for new</i></td></tr>
<tr><th id="816">816</th><td><i>    * registers, but this must be done carefully and with judicious use of</i></td></tr>
<tr><th id="817">817</th><td><i>    * capability bits, since comparisons based on SVGA_FIFO_MIN aren't</i></td></tr>
<tr><th id="818">818</th><td><i>    * enough to tell you whether the register exists: we've shipped drivers</i></td></tr>
<tr><th id="819">819</th><td><i>    * and products that used SVGA_FIFO_3D_CAPS but didn't know about some of</i></td></tr>
<tr><th id="820">820</th><td><i>    * the earlier ones.  The actual order of introduction was:</i></td></tr>
<tr><th id="821">821</th><td><i>    * - PITCHLOCK</i></td></tr>
<tr><th id="822">822</th><td><i>    * - 3D_CAPS</i></td></tr>
<tr><th id="823">823</th><td><i>    * - CURSOR_* (cursor bypass 3)</i></td></tr>
<tr><th id="824">824</th><td><i>    * - RESERVED</i></td></tr>
<tr><th id="825">825</th><td><i>    * So, code that wants to know whether it can use any of the</i></td></tr>
<tr><th id="826">826</th><td><i>    * aforementioned registers, or anything else added after PITCHLOCK and</i></td></tr>
<tr><th id="827">827</th><td><i>    * before 3D_CAPS, needs to reason about something other than</i></td></tr>
<tr><th id="828">828</th><td><i>    * SVGA_FIFO_MIN.</i></td></tr>
<tr><th id="829">829</th><td><i>    */</i></td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>   <i>/*</i></td></tr>
<tr><th id="832">832</th><td><i>    * 3D caps block space; valid with 3D hardware version &gt;=</i></td></tr>
<tr><th id="833">833</th><td><i>    * SVGA3D_HWVERSION_WS6_B1.</i></td></tr>
<tr><th id="834">834</th><td><i>    */</i></td></tr>
<tr><th id="835">835</th><td>   <dfn class="enum" id="SVGA_FIFO_3D_CAPS" title='SVGA_FIFO_3D_CAPS' data-ref="SVGA_FIFO_3D_CAPS">SVGA_FIFO_3D_CAPS</dfn>      = <var>32</var>,</td></tr>
<tr><th id="836">836</th><td>   <dfn class="enum" id="SVGA_FIFO_3D_CAPS_LAST" title='SVGA_FIFO_3D_CAPS_LAST' data-ref="SVGA_FIFO_3D_CAPS_LAST">SVGA_FIFO_3D_CAPS_LAST</dfn> = <var>32</var> + <var>255</var>,</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>   <i>/*</i></td></tr>
<tr><th id="839">839</th><td><i>    * End of VMX's current definition of "extended-FIFO registers".</i></td></tr>
<tr><th id="840">840</th><td><i>    * Registers before here are always enabled/disabled as a block; either</i></td></tr>
<tr><th id="841">841</th><td><i>    * the extended FIFO is enabled and includes all preceding registers, or</i></td></tr>
<tr><th id="842">842</th><td><i>    * it's disabled entirely.</i></td></tr>
<tr><th id="843">843</th><td><i>    *</i></td></tr>
<tr><th id="844">844</th><td><i>    * Block 3b (truly optional extended registers): Additional registers for</i></td></tr>
<tr><th id="845">845</th><td><i>    * the extended FIFO, which the VMX already knows how to enable and</i></td></tr>
<tr><th id="846">846</th><td><i>    * disable with correct granularity.</i></td></tr>
<tr><th id="847">847</th><td><i>    *</i></td></tr>
<tr><th id="848">848</th><td><i>    * Registers after here exist if and only if the guest SVGA driver</i></td></tr>
<tr><th id="849">849</th><td><i>    * sets SVGA_FIFO_MIN high enough to leave room for them.</i></td></tr>
<tr><th id="850">850</th><td><i>    */</i></td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>   <i>/* Valid if register exists: */</i></td></tr>
<tr><th id="853">853</th><td>   <dfn class="enum" id="SVGA_FIFO_GUEST_3D_HWVERSION" title='SVGA_FIFO_GUEST_3D_HWVERSION' data-ref="SVGA_FIFO_GUEST_3D_HWVERSION">SVGA_FIFO_GUEST_3D_HWVERSION</dfn>, <i>/* Guest driver's 3D version */</i></td></tr>
<tr><th id="854">854</th><td>   <dfn class="enum" id="SVGA_FIFO_FENCE_GOAL" title='SVGA_FIFO_FENCE_GOAL' data-ref="SVGA_FIFO_FENCE_GOAL">SVGA_FIFO_FENCE_GOAL</dfn>,         <i>/* Matching target for SVGA_IRQFLAG_FENCE_GOAL */</i></td></tr>
<tr><th id="855">855</th><td>   <dfn class="enum" id="SVGA_FIFO_BUSY" title='SVGA_FIFO_BUSY' data-ref="SVGA_FIFO_BUSY">SVGA_FIFO_BUSY</dfn>,               <i>/* See "FIFO Synchronization Registers" */</i></td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>   <i>/*</i></td></tr>
<tr><th id="858">858</th><td><i>    * Always keep this last.  This defines the maximum number of</i></td></tr>
<tr><th id="859">859</th><td><i>    * registers we know about.  At power-on, this value is placed in</i></td></tr>
<tr><th id="860">860</th><td><i>    * the SVGA_REG_MEM_REGS register, and we expect the guest driver</i></td></tr>
<tr><th id="861">861</th><td><i>    * to allocate this much space in FIFO memory for registers.</i></td></tr>
<tr><th id="862">862</th><td><i>    */</i></td></tr>
<tr><th id="863">863</th><td>    <dfn class="enum" id="SVGA_FIFO_NUM_REGS" title='SVGA_FIFO_NUM_REGS' data-ref="SVGA_FIFO_NUM_REGS">SVGA_FIFO_NUM_REGS</dfn></td></tr>
<tr><th id="864">864</th><td>};</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><i>/*</i></td></tr>
<tr><th id="868">868</th><td><i> * Definition of registers included in extended FIFO support.</i></td></tr>
<tr><th id="869">869</th><td><i> *</i></td></tr>
<tr><th id="870">870</th><td><i> * The guest SVGA driver gets to allocate the FIFO between registers</i></td></tr>
<tr><th id="871">871</th><td><i> * and data.  It must always allocate at least 4 registers, but old</i></td></tr>
<tr><th id="872">872</th><td><i> * drivers stopped there.</i></td></tr>
<tr><th id="873">873</th><td><i> *</i></td></tr>
<tr><th id="874">874</th><td><i> * The VMX will enable extended FIFO support if and only if the guest</i></td></tr>
<tr><th id="875">875</th><td><i> * left enough room for all registers defined as part of the mandatory</i></td></tr>
<tr><th id="876">876</th><td><i> * set for the extended FIFO.</i></td></tr>
<tr><th id="877">877</th><td><i> *</i></td></tr>
<tr><th id="878">878</th><td><i> * Note that the guest drivers typically allocate the FIFO only at</i></td></tr>
<tr><th id="879">879</th><td><i> * initialization time, not at mode switches, so it's likely that the</i></td></tr>
<tr><th id="880">880</th><td><i> * number of FIFO registers won't change without a reboot.</i></td></tr>
<tr><th id="881">881</th><td><i> *</i></td></tr>
<tr><th id="882">882</th><td><i> * All registers less than this value are guaranteed to be present if</i></td></tr>
<tr><th id="883">883</th><td><i> * svgaUser-&gt;fifo.extended is set. Any later registers must be tested</i></td></tr>
<tr><th id="884">884</th><td><i> * individually for compatibility at each use (in the VMX).</i></td></tr>
<tr><th id="885">885</th><td><i> *</i></td></tr>
<tr><th id="886">886</th><td><i> * This value is used only by the VMX, so it can change without</i></td></tr>
<tr><th id="887">887</th><td><i> * affecting driver compatibility; keep it that way?</i></td></tr>
<tr><th id="888">888</th><td><i> */</i></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_EXTENDED_MANDATORY_REGS" data-ref="_M/SVGA_FIFO_EXTENDED_MANDATORY_REGS">SVGA_FIFO_EXTENDED_MANDATORY_REGS</dfn>  (SVGA_FIFO_3D_CAPS_LAST + 1)</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><i>/*</i></td></tr>
<tr><th id="893">893</th><td><i> * FIFO Synchronization Registers</i></td></tr>
<tr><th id="894">894</th><td><i> *</i></td></tr>
<tr><th id="895">895</th><td><i> *  This explains the relationship between the various FIFO</i></td></tr>
<tr><th id="896">896</th><td><i> *  sync-related registers in IOSpace and in FIFO space.</i></td></tr>
<tr><th id="897">897</th><td><i> *</i></td></tr>
<tr><th id="898">898</th><td><i> *  SVGA_REG_SYNC --</i></td></tr>
<tr><th id="899">899</th><td><i> *</i></td></tr>
<tr><th id="900">900</th><td><i> *       The SYNC register can be used in two different ways by the guest:</i></td></tr>
<tr><th id="901">901</th><td><i> *</i></td></tr>
<tr><th id="902">902</th><td><i> *         1. If the guest wishes to fully sync (drain) the FIFO,</i></td></tr>
<tr><th id="903">903</th><td><i> *            it will write once to SYNC then poll on the BUSY</i></td></tr>
<tr><th id="904">904</th><td><i> *            register. The FIFO is sync'ed once BUSY is zero.</i></td></tr>
<tr><th id="905">905</th><td><i> *</i></td></tr>
<tr><th id="906">906</th><td><i> *         2. If the guest wants to asynchronously wake up the host,</i></td></tr>
<tr><th id="907">907</th><td><i> *            it will write once to SYNC without polling on BUSY.</i></td></tr>
<tr><th id="908">908</th><td><i> *            Ideally it will do this after some new commands have</i></td></tr>
<tr><th id="909">909</th><td><i> *            been placed in the FIFO, and after reading a zero</i></td></tr>
<tr><th id="910">910</th><td><i> *            from SVGA_FIFO_BUSY.</i></td></tr>
<tr><th id="911">911</th><td><i> *</i></td></tr>
<tr><th id="912">912</th><td><i> *       (1) is the original behaviour that SYNC was designed to</i></td></tr>
<tr><th id="913">913</th><td><i> *       support.  Originally, a write to SYNC would implicitly</i></td></tr>
<tr><th id="914">914</th><td><i> *       trigger a read from BUSY. This causes us to synchronously</i></td></tr>
<tr><th id="915">915</th><td><i> *       process the FIFO.</i></td></tr>
<tr><th id="916">916</th><td><i> *</i></td></tr>
<tr><th id="917">917</th><td><i> *       This behaviour has since been changed so that writing SYNC</i></td></tr>
<tr><th id="918">918</th><td><i> *       will *not* implicitly cause a read from BUSY. Instead, it</i></td></tr>
<tr><th id="919">919</th><td><i> *       makes a channel call which asynchronously wakes up the MKS</i></td></tr>
<tr><th id="920">920</th><td><i> *       thread.</i></td></tr>
<tr><th id="921">921</th><td><i> *</i></td></tr>
<tr><th id="922">922</th><td><i> *       New guests can use this new behaviour to implement (2)</i></td></tr>
<tr><th id="923">923</th><td><i> *       efficiently. This lets guests get the host's attention</i></td></tr>
<tr><th id="924">924</th><td><i> *       without waiting for the MKS to poll, which gives us much</i></td></tr>
<tr><th id="925">925</th><td><i> *       better CPU utilization on SMP hosts and on UP hosts while</i></td></tr>
<tr><th id="926">926</th><td><i> *       we're blocked on the host GPU.</i></td></tr>
<tr><th id="927">927</th><td><i> *</i></td></tr>
<tr><th id="928">928</th><td><i> *       Old guests shouldn't notice the behaviour change. SYNC was</i></td></tr>
<tr><th id="929">929</th><td><i> *       never guaranteed to process the entire FIFO, since it was</i></td></tr>
<tr><th id="930">930</th><td><i> *       bounded to a particular number of CPU cycles. Old guests will</i></td></tr>
<tr><th id="931">931</th><td><i> *       still loop on the BUSY register until the FIFO is empty.</i></td></tr>
<tr><th id="932">932</th><td><i> *</i></td></tr>
<tr><th id="933">933</th><td><i> *       Writing to SYNC currently has the following side-effects:</i></td></tr>
<tr><th id="934">934</th><td><i> *</i></td></tr>
<tr><th id="935">935</th><td><i> *         - Sets SVGA_REG_BUSY to TRUE (in the monitor)</i></td></tr>
<tr><th id="936">936</th><td><i> *         - Asynchronously wakes up the MKS thread for FIFO processing</i></td></tr>
<tr><th id="937">937</th><td><i> *         - The value written to SYNC is recorded as a "reason", for</i></td></tr>
<tr><th id="938">938</th><td><i> *           stats purposes.</i></td></tr>
<tr><th id="939">939</th><td><i> *</i></td></tr>
<tr><th id="940">940</th><td><i> *       If SVGA_FIFO_BUSY is available, drivers are advised to only</i></td></tr>
<tr><th id="941">941</th><td><i> *       write to SYNC if SVGA_FIFO_BUSY is FALSE. Drivers should set</i></td></tr>
<tr><th id="942">942</th><td><i> *       SVGA_FIFO_BUSY to TRUE after writing to SYNC. The MKS will</i></td></tr>
<tr><th id="943">943</th><td><i> *       eventually set SVGA_FIFO_BUSY on its own, but this approach</i></td></tr>
<tr><th id="944">944</th><td><i> *       lets the driver avoid sending multiple asynchronous wakeup</i></td></tr>
<tr><th id="945">945</th><td><i> *       messages to the MKS thread.</i></td></tr>
<tr><th id="946">946</th><td><i> *</i></td></tr>
<tr><th id="947">947</th><td><i> *  SVGA_REG_BUSY --</i></td></tr>
<tr><th id="948">948</th><td><i> *</i></td></tr>
<tr><th id="949">949</th><td><i> *       This register is set to TRUE when SVGA_REG_SYNC is written,</i></td></tr>
<tr><th id="950">950</th><td><i> *       and it reads as FALSE when the FIFO has been completely</i></td></tr>
<tr><th id="951">951</th><td><i> *       drained.</i></td></tr>
<tr><th id="952">952</th><td><i> *</i></td></tr>
<tr><th id="953">953</th><td><i> *       Every read from this register causes us to synchronously</i></td></tr>
<tr><th id="954">954</th><td><i> *       process FIFO commands. There is no guarantee as to how many</i></td></tr>
<tr><th id="955">955</th><td><i> *       commands each read will process.</i></td></tr>
<tr><th id="956">956</th><td><i> *</i></td></tr>
<tr><th id="957">957</th><td><i> *       CPU time spent processing FIFO commands will be billed to</i></td></tr>
<tr><th id="958">958</th><td><i> *       the guest.</i></td></tr>
<tr><th id="959">959</th><td><i> *</i></td></tr>
<tr><th id="960">960</th><td><i> *       New drivers should avoid using this register unless they</i></td></tr>
<tr><th id="961">961</th><td><i> *       need to guarantee that the FIFO is completely drained. It</i></td></tr>
<tr><th id="962">962</th><td><i> *       is overkill for performing a sync-to-fence. Older drivers</i></td></tr>
<tr><th id="963">963</th><td><i> *       will use this register for any type of synchronization.</i></td></tr>
<tr><th id="964">964</th><td><i> *</i></td></tr>
<tr><th id="965">965</th><td><i> *  SVGA_FIFO_BUSY --</i></td></tr>
<tr><th id="966">966</th><td><i> *</i></td></tr>
<tr><th id="967">967</th><td><i> *       This register is a fast way for the guest driver to check</i></td></tr>
<tr><th id="968">968</th><td><i> *       whether the FIFO is already being processed. It reads and</i></td></tr>
<tr><th id="969">969</th><td><i> *       writes at normal RAM speeds, with no monitor intervention.</i></td></tr>
<tr><th id="970">970</th><td><i> *</i></td></tr>
<tr><th id="971">971</th><td><i> *       If this register reads as TRUE, the host is guaranteeing that</i></td></tr>
<tr><th id="972">972</th><td><i> *       any new commands written into the FIFO will be noticed before</i></td></tr>
<tr><th id="973">973</th><td><i> *       the MKS goes back to sleep.</i></td></tr>
<tr><th id="974">974</th><td><i> *</i></td></tr>
<tr><th id="975">975</th><td><i> *       If this register reads as FALSE, no such guarantee can be</i></td></tr>
<tr><th id="976">976</th><td><i> *       made.</i></td></tr>
<tr><th id="977">977</th><td><i> *</i></td></tr>
<tr><th id="978">978</th><td><i> *       The guest should use this register to quickly determine</i></td></tr>
<tr><th id="979">979</th><td><i> *       whether or not it needs to wake up the host. If the guest</i></td></tr>
<tr><th id="980">980</th><td><i> *       just wrote a command or group of commands that it would like</i></td></tr>
<tr><th id="981">981</th><td><i> *       the host to begin processing, it should:</i></td></tr>
<tr><th id="982">982</th><td><i> *</i></td></tr>
<tr><th id="983">983</th><td><i> *         1. Read SVGA_FIFO_BUSY. If it reads as TRUE, no further</i></td></tr>
<tr><th id="984">984</th><td><i> *            action is necessary.</i></td></tr>
<tr><th id="985">985</th><td><i> *</i></td></tr>
<tr><th id="986">986</th><td><i> *         2. Write TRUE to SVGA_FIFO_BUSY. This informs future guest</i></td></tr>
<tr><th id="987">987</th><td><i> *            code that we've already sent a SYNC to the host and we</i></td></tr>
<tr><th id="988">988</th><td><i> *            don't need to send a duplicate.</i></td></tr>
<tr><th id="989">989</th><td><i> *</i></td></tr>
<tr><th id="990">990</th><td><i> *         3. Write a reason to SVGA_REG_SYNC. This will send an</i></td></tr>
<tr><th id="991">991</th><td><i> *            asynchronous wakeup to the MKS thread.</i></td></tr>
<tr><th id="992">992</th><td><i> */</i></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><i>/*</i></td></tr>
<tr><th id="996">996</th><td><i> * FIFO Capabilities</i></td></tr>
<tr><th id="997">997</th><td><i> *</i></td></tr>
<tr><th id="998">998</th><td><i> *      Fence -- Fence register and command are supported</i></td></tr>
<tr><th id="999">999</th><td><i> *      Accel Front -- Front buffer only commands are supported</i></td></tr>
<tr><th id="1000">1000</th><td><i> *      Pitch Lock -- Pitch lock register is supported</i></td></tr>
<tr><th id="1001">1001</th><td><i> *      Video -- SVGA Video overlay units are supported</i></td></tr>
<tr><th id="1002">1002</th><td><i> *      Escape -- Escape command is supported</i></td></tr>
<tr><th id="1003">1003</th><td><i> *</i></td></tr>
<tr><th id="1004">1004</th><td><i> * XXX: Add longer descriptions for each capability, including a list</i></td></tr>
<tr><th id="1005">1005</th><td><i> *      of the new features that each capability provides.</i></td></tr>
<tr><th id="1006">1006</th><td><i> *</i></td></tr>
<tr><th id="1007">1007</th><td><i> * SVGA_FIFO_CAP_SCREEN_OBJECT --</i></td></tr>
<tr><th id="1008">1008</th><td><i> *</i></td></tr>
<tr><th id="1009">1009</th><td><i> *    Provides dynamic multi-screen rendering, for improved Unity and</i></td></tr>
<tr><th id="1010">1010</th><td><i> *    multi-monitor modes. With Screen Object, the guest can</i></td></tr>
<tr><th id="1011">1011</th><td><i> *    dynamically create and destroy 'screens', which can represent</i></td></tr>
<tr><th id="1012">1012</th><td><i> *    Unity windows or virtual monitors. Screen Object also provides</i></td></tr>
<tr><th id="1013">1013</th><td><i> *    strong guarantees that DMA operations happen only when</i></td></tr>
<tr><th id="1014">1014</th><td><i> *    guest-initiated. Screen Object deprecates the BAR1 guest</i></td></tr>
<tr><th id="1015">1015</th><td><i> *    framebuffer (GFB) and all commands that work only with the GFB.</i></td></tr>
<tr><th id="1016">1016</th><td><i> *</i></td></tr>
<tr><th id="1017">1017</th><td><i> *    New registers:</i></td></tr>
<tr><th id="1018">1018</th><td><i> *       FIFO_CURSOR_SCREEN_ID, VIDEO_DATA_GMRID, VIDEO_DST_SCREEN_ID</i></td></tr>
<tr><th id="1019">1019</th><td><i> *</i></td></tr>
<tr><th id="1020">1020</th><td><i> *    New 2D commands:</i></td></tr>
<tr><th id="1021">1021</th><td><i> *       DEFINE_SCREEN, DESTROY_SCREEN, DEFINE_GMRFB, BLIT_GMRFB_TO_SCREEN,</i></td></tr>
<tr><th id="1022">1022</th><td><i> *       BLIT_SCREEN_TO_GMRFB, ANNOTATION_FILL, ANNOTATION_COPY</i></td></tr>
<tr><th id="1023">1023</th><td><i> *</i></td></tr>
<tr><th id="1024">1024</th><td><i> *    New 3D commands:</i></td></tr>
<tr><th id="1025">1025</th><td><i> *       BLIT_SURFACE_TO_SCREEN</i></td></tr>
<tr><th id="1026">1026</th><td><i> *</i></td></tr>
<tr><th id="1027">1027</th><td><i> *    New guarantees:</i></td></tr>
<tr><th id="1028">1028</th><td><i> *</i></td></tr>
<tr><th id="1029">1029</th><td><i> *       - The host will not read or write guest memory, including the GFB,</i></td></tr>
<tr><th id="1030">1030</th><td><i> *         except when explicitly initiated by a DMA command.</i></td></tr>
<tr><th id="1031">1031</th><td><i> *</i></td></tr>
<tr><th id="1032">1032</th><td><i> *       - All DMA, including legacy DMA like UPDATE and PRESENT_READBACK,</i></td></tr>
<tr><th id="1033">1033</th><td><i> *         is guaranteed to complete before any subsequent FENCEs.</i></td></tr>
<tr><th id="1034">1034</th><td><i> *</i></td></tr>
<tr><th id="1035">1035</th><td><i> *       - All legacy commands which affect a Screen (UPDATE, PRESENT,</i></td></tr>
<tr><th id="1036">1036</th><td><i> *         PRESENT_READBACK) as well as new Screen blit commands will</i></td></tr>
<tr><th id="1037">1037</th><td><i> *         all behave consistently as blits, and memory will be read</i></td></tr>
<tr><th id="1038">1038</th><td><i> *         or written in FIFO order.</i></td></tr>
<tr><th id="1039">1039</th><td><i> *</i></td></tr>
<tr><th id="1040">1040</th><td><i> *         For example, if you PRESENT from one SVGA3D surface to multiple</i></td></tr>
<tr><th id="1041">1041</th><td><i> *         places on the screen, the data copied will always be from the</i></td></tr>
<tr><th id="1042">1042</th><td><i> *         SVGA3D surface at the time the PRESENT was issued in the FIFO.</i></td></tr>
<tr><th id="1043">1043</th><td><i> *         This was not necessarily true on devices without Screen Object.</i></td></tr>
<tr><th id="1044">1044</th><td><i> *</i></td></tr>
<tr><th id="1045">1045</th><td><i> *         This means that on devices that support Screen Object, the</i></td></tr>
<tr><th id="1046">1046</th><td><i> *         PRESENT_READBACK command should not be necessary unless you</i></td></tr>
<tr><th id="1047">1047</th><td><i> *         actually want to read back the results of 3D rendering into</i></td></tr>
<tr><th id="1048">1048</th><td><i> *         system memory. (And for that, the BLIT_SCREEN_TO_GMRFB</i></td></tr>
<tr><th id="1049">1049</th><td><i> *         command provides a strict superset of functionality.)</i></td></tr>
<tr><th id="1050">1050</th><td><i> *</i></td></tr>
<tr><th id="1051">1051</th><td><i> *       - When a screen is resized, either using Screen Object commands or</i></td></tr>
<tr><th id="1052">1052</th><td><i> *         legacy multimon registers, its contents are preserved.</i></td></tr>
<tr><th id="1053">1053</th><td><i> *</i></td></tr>
<tr><th id="1054">1054</th><td><i> * SVGA_FIFO_CAP_GMR2 --</i></td></tr>
<tr><th id="1055">1055</th><td><i> *</i></td></tr>
<tr><th id="1056">1056</th><td><i> *    Provides new commands to define and remap guest memory regions (GMR).</i></td></tr>
<tr><th id="1057">1057</th><td><i> *</i></td></tr>
<tr><th id="1058">1058</th><td><i> *    New 2D commands:</i></td></tr>
<tr><th id="1059">1059</th><td><i> *       DEFINE_GMR2, REMAP_GMR2.</i></td></tr>
<tr><th id="1060">1060</th><td><i> *</i></td></tr>
<tr><th id="1061">1061</th><td><i> * SVGA_FIFO_CAP_3D_HWVERSION_REVISED --</i></td></tr>
<tr><th id="1062">1062</th><td><i> *</i></td></tr>
<tr><th id="1063">1063</th><td><i> *    Indicates new register SVGA_FIFO_3D_HWVERSION_REVISED exists.</i></td></tr>
<tr><th id="1064">1064</th><td><i> *    This register may replace SVGA_FIFO_3D_HWVERSION on platforms</i></td></tr>
<tr><th id="1065">1065</th><td><i> *    that enforce graphics resource limits.  This allows the platform</i></td></tr>
<tr><th id="1066">1066</th><td><i> *    to clear SVGA_FIFO_3D_HWVERSION and disable 3D in legacy guest</i></td></tr>
<tr><th id="1067">1067</th><td><i> *    drivers that do not limit their resources.</i></td></tr>
<tr><th id="1068">1068</th><td><i> *</i></td></tr>
<tr><th id="1069">1069</th><td><i> *    Note this is an alias to SVGA_FIFO_CAP_GMR2 because these indicators</i></td></tr>
<tr><th id="1070">1070</th><td><i> *    are codependent (and thus we use a single capability bit).</i></td></tr>
<tr><th id="1071">1071</th><td><i> *</i></td></tr>
<tr><th id="1072">1072</th><td><i> * SVGA_FIFO_CAP_SCREEN_OBJECT_2 --</i></td></tr>
<tr><th id="1073">1073</th><td><i> *</i></td></tr>
<tr><th id="1074">1074</th><td><i> *    Modifies the DEFINE_SCREEN command to include a guest provided</i></td></tr>
<tr><th id="1075">1075</th><td><i> *    backing store in GMR memory and the bytesPerLine for the backing</i></td></tr>
<tr><th id="1076">1076</th><td><i> *    store.  This capability requires the use of a backing store when</i></td></tr>
<tr><th id="1077">1077</th><td><i> *    creating screen objects.  However if SVGA_FIFO_CAP_SCREEN_OBJECT</i></td></tr>
<tr><th id="1078">1078</th><td><i> *    is present then backing stores are optional.</i></td></tr>
<tr><th id="1079">1079</th><td><i> *</i></td></tr>
<tr><th id="1080">1080</th><td><i> * SVGA_FIFO_CAP_DEAD --</i></td></tr>
<tr><th id="1081">1081</th><td><i> *</i></td></tr>
<tr><th id="1082">1082</th><td><i> *    Drivers should not use this cap bit.  This cap bit can not be</i></td></tr>
<tr><th id="1083">1083</th><td><i> *    reused since some hosts already expose it.</i></td></tr>
<tr><th id="1084">1084</th><td><i> */</i></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_NONE" data-ref="_M/SVGA_FIFO_CAP_NONE">SVGA_FIFO_CAP_NONE</dfn>                  0</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_FENCE" data-ref="_M/SVGA_FIFO_CAP_FENCE">SVGA_FIFO_CAP_FENCE</dfn>             (1&lt;&lt;0)</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_ACCELFRONT" data-ref="_M/SVGA_FIFO_CAP_ACCELFRONT">SVGA_FIFO_CAP_ACCELFRONT</dfn>        (1&lt;&lt;1)</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_PITCHLOCK" data-ref="_M/SVGA_FIFO_CAP_PITCHLOCK">SVGA_FIFO_CAP_PITCHLOCK</dfn>         (1&lt;&lt;2)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_VIDEO" data-ref="_M/SVGA_FIFO_CAP_VIDEO">SVGA_FIFO_CAP_VIDEO</dfn>             (1&lt;&lt;3)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_CURSOR_BYPASS_3" data-ref="_M/SVGA_FIFO_CAP_CURSOR_BYPASS_3">SVGA_FIFO_CAP_CURSOR_BYPASS_3</dfn>   (1&lt;&lt;4)</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_ESCAPE" data-ref="_M/SVGA_FIFO_CAP_ESCAPE">SVGA_FIFO_CAP_ESCAPE</dfn>            (1&lt;&lt;5)</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_RESERVE" data-ref="_M/SVGA_FIFO_CAP_RESERVE">SVGA_FIFO_CAP_RESERVE</dfn>           (1&lt;&lt;6)</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_SCREEN_OBJECT" data-ref="_M/SVGA_FIFO_CAP_SCREEN_OBJECT">SVGA_FIFO_CAP_SCREEN_OBJECT</dfn>     (1&lt;&lt;7)</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_GMR2" data-ref="_M/SVGA_FIFO_CAP_GMR2">SVGA_FIFO_CAP_GMR2</dfn>              (1&lt;&lt;8)</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_3D_HWVERSION_REVISED" data-ref="_M/SVGA_FIFO_CAP_3D_HWVERSION_REVISED">SVGA_FIFO_CAP_3D_HWVERSION_REVISED</dfn>  SVGA_FIFO_CAP_GMR2</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_SCREEN_OBJECT_2" data-ref="_M/SVGA_FIFO_CAP_SCREEN_OBJECT_2">SVGA_FIFO_CAP_SCREEN_OBJECT_2</dfn>   (1&lt;&lt;9)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_CAP_DEAD" data-ref="_M/SVGA_FIFO_CAP_DEAD">SVGA_FIFO_CAP_DEAD</dfn>              (1&lt;&lt;10)</u></td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i>/*</i></td></tr>
<tr><th id="1102">1102</th><td><i> * FIFO Flags</i></td></tr>
<tr><th id="1103">1103</th><td><i> *</i></td></tr>
<tr><th id="1104">1104</th><td><i> *      Accel Front -- Driver should use front buffer only commands</i></td></tr>
<tr><th id="1105">1105</th><td><i> */</i></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_FLAG_NONE" data-ref="_M/SVGA_FIFO_FLAG_NONE">SVGA_FIFO_FLAG_NONE</dfn>                 0</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_FLAG_ACCELFRONT" data-ref="_M/SVGA_FIFO_FLAG_ACCELFRONT">SVGA_FIFO_FLAG_ACCELFRONT</dfn>       (1&lt;&lt;0)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_FLAG_RESERVED" data-ref="_M/SVGA_FIFO_FLAG_RESERVED">SVGA_FIFO_FLAG_RESERVED</dfn>        (1&lt;&lt;31) /* Internal use only */</u></td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><i>/*</i></td></tr>
<tr><th id="1112">1112</th><td><i> * FIFO reservation sentinel value</i></td></tr>
<tr><th id="1113">1113</th><td><i> */</i></td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_RESERVED_UNKNOWN" data-ref="_M/SVGA_FIFO_RESERVED_UNKNOWN">SVGA_FIFO_RESERVED_UNKNOWN</dfn>      0xffffffff</u></td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><i>/*</i></td></tr>
<tr><th id="1119">1119</th><td><i> * Video overlay support</i></td></tr>
<tr><th id="1120">1120</th><td><i> */</i></td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/SVGA_NUM_OVERLAY_UNITS" data-ref="_M/SVGA_NUM_OVERLAY_UNITS">SVGA_NUM_OVERLAY_UNITS</dfn> 32</u></td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><i>/*</i></td></tr>
<tr><th id="1126">1126</th><td><i> * Video capabilities that the guest is currently using</i></td></tr>
<tr><th id="1127">1127</th><td><i> */</i></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/SVGA_VIDEO_FLAG_COLORKEY" data-ref="_M/SVGA_VIDEO_FLAG_COLORKEY">SVGA_VIDEO_FLAG_COLORKEY</dfn>        0x0001</u></td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><i>/*</i></td></tr>
<tr><th id="1133">1133</th><td><i> * Offsets for the video overlay registers</i></td></tr>
<tr><th id="1134">1134</th><td><i> */</i></td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td><b>enum</b> {</td></tr>
<tr><th id="1137">1137</th><td>   <dfn class="enum" id="SVGA_VIDEO_ENABLED" title='SVGA_VIDEO_ENABLED' data-ref="SVGA_VIDEO_ENABLED">SVGA_VIDEO_ENABLED</dfn> = <var>0</var>,</td></tr>
<tr><th id="1138">1138</th><td>   <dfn class="enum" id="SVGA_VIDEO_FLAGS" title='SVGA_VIDEO_FLAGS' data-ref="SVGA_VIDEO_FLAGS">SVGA_VIDEO_FLAGS</dfn>,</td></tr>
<tr><th id="1139">1139</th><td>   <dfn class="enum" id="SVGA_VIDEO_DATA_OFFSET" title='SVGA_VIDEO_DATA_OFFSET' data-ref="SVGA_VIDEO_DATA_OFFSET">SVGA_VIDEO_DATA_OFFSET</dfn>,</td></tr>
<tr><th id="1140">1140</th><td>   <dfn class="enum" id="SVGA_VIDEO_FORMAT" title='SVGA_VIDEO_FORMAT' data-ref="SVGA_VIDEO_FORMAT">SVGA_VIDEO_FORMAT</dfn>,</td></tr>
<tr><th id="1141">1141</th><td>   <dfn class="enum" id="SVGA_VIDEO_COLORKEY" title='SVGA_VIDEO_COLORKEY' data-ref="SVGA_VIDEO_COLORKEY">SVGA_VIDEO_COLORKEY</dfn>,</td></tr>
<tr><th id="1142">1142</th><td>   <dfn class="enum" id="SVGA_VIDEO_SIZE" title='SVGA_VIDEO_SIZE' data-ref="SVGA_VIDEO_SIZE">SVGA_VIDEO_SIZE</dfn>,          <i>/* Deprecated */</i></td></tr>
<tr><th id="1143">1143</th><td>   <dfn class="enum" id="SVGA_VIDEO_WIDTH" title='SVGA_VIDEO_WIDTH' data-ref="SVGA_VIDEO_WIDTH">SVGA_VIDEO_WIDTH</dfn>,</td></tr>
<tr><th id="1144">1144</th><td>   <dfn class="enum" id="SVGA_VIDEO_HEIGHT" title='SVGA_VIDEO_HEIGHT' data-ref="SVGA_VIDEO_HEIGHT">SVGA_VIDEO_HEIGHT</dfn>,</td></tr>
<tr><th id="1145">1145</th><td>   <dfn class="enum" id="SVGA_VIDEO_SRC_X" title='SVGA_VIDEO_SRC_X' data-ref="SVGA_VIDEO_SRC_X">SVGA_VIDEO_SRC_X</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>   <dfn class="enum" id="SVGA_VIDEO_SRC_Y" title='SVGA_VIDEO_SRC_Y' data-ref="SVGA_VIDEO_SRC_Y">SVGA_VIDEO_SRC_Y</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>   <dfn class="enum" id="SVGA_VIDEO_SRC_WIDTH" title='SVGA_VIDEO_SRC_WIDTH' data-ref="SVGA_VIDEO_SRC_WIDTH">SVGA_VIDEO_SRC_WIDTH</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>   <dfn class="enum" id="SVGA_VIDEO_SRC_HEIGHT" title='SVGA_VIDEO_SRC_HEIGHT' data-ref="SVGA_VIDEO_SRC_HEIGHT">SVGA_VIDEO_SRC_HEIGHT</dfn>,</td></tr>
<tr><th id="1149">1149</th><td>   <dfn class="enum" id="SVGA_VIDEO_DST_X" title='SVGA_VIDEO_DST_X' data-ref="SVGA_VIDEO_DST_X">SVGA_VIDEO_DST_X</dfn>,         <i>/* Signed int32 */</i></td></tr>
<tr><th id="1150">1150</th><td>   <dfn class="enum" id="SVGA_VIDEO_DST_Y" title='SVGA_VIDEO_DST_Y' data-ref="SVGA_VIDEO_DST_Y">SVGA_VIDEO_DST_Y</dfn>,         <i>/* Signed int32 */</i></td></tr>
<tr><th id="1151">1151</th><td>   <dfn class="enum" id="SVGA_VIDEO_DST_WIDTH" title='SVGA_VIDEO_DST_WIDTH' data-ref="SVGA_VIDEO_DST_WIDTH">SVGA_VIDEO_DST_WIDTH</dfn>,</td></tr>
<tr><th id="1152">1152</th><td>   <dfn class="enum" id="SVGA_VIDEO_DST_HEIGHT" title='SVGA_VIDEO_DST_HEIGHT' data-ref="SVGA_VIDEO_DST_HEIGHT">SVGA_VIDEO_DST_HEIGHT</dfn>,</td></tr>
<tr><th id="1153">1153</th><td>   <dfn class="enum" id="SVGA_VIDEO_PITCH_1" title='SVGA_VIDEO_PITCH_1' data-ref="SVGA_VIDEO_PITCH_1">SVGA_VIDEO_PITCH_1</dfn>,</td></tr>
<tr><th id="1154">1154</th><td>   <dfn class="enum" id="SVGA_VIDEO_PITCH_2" title='SVGA_VIDEO_PITCH_2' data-ref="SVGA_VIDEO_PITCH_2">SVGA_VIDEO_PITCH_2</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>   <dfn class="enum" id="SVGA_VIDEO_PITCH_3" title='SVGA_VIDEO_PITCH_3' data-ref="SVGA_VIDEO_PITCH_3">SVGA_VIDEO_PITCH_3</dfn>,</td></tr>
<tr><th id="1156">1156</th><td>   <dfn class="enum" id="SVGA_VIDEO_DATA_GMRID" title='SVGA_VIDEO_DATA_GMRID' data-ref="SVGA_VIDEO_DATA_GMRID">SVGA_VIDEO_DATA_GMRID</dfn>,    <i>/* Optional, defaults to SVGA_GMR_FRAMEBUFFER */</i></td></tr>
<tr><th id="1157">1157</th><td>   <dfn class="enum" id="SVGA_VIDEO_DST_SCREEN_ID" title='SVGA_VIDEO_DST_SCREEN_ID' data-ref="SVGA_VIDEO_DST_SCREEN_ID">SVGA_VIDEO_DST_SCREEN_ID</dfn>, <i>/* Optional, defaults to virtual coords */</i></td></tr>
<tr><th id="1158">1158</th><td>                             <i>/* (SVGA_ID_INVALID) */</i></td></tr>
<tr><th id="1159">1159</th><td>   <dfn class="enum" id="SVGA_VIDEO_NUM_REGS" title='SVGA_VIDEO_NUM_REGS' data-ref="SVGA_VIDEO_NUM_REGS">SVGA_VIDEO_NUM_REGS</dfn></td></tr>
<tr><th id="1160">1160</th><td>};</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><i>/*</i></td></tr>
<tr><th id="1164">1164</th><td><i> * SVGA Overlay Units</i></td></tr>
<tr><th id="1165">1165</th><td><i> *</i></td></tr>
<tr><th id="1166">1166</th><td><i> *      width and height relate to the entire source video frame.</i></td></tr>
<tr><th id="1167">1167</th><td><i> *      srcX, srcY, srcWidth and srcHeight represent subset of the source</i></td></tr>
<tr><th id="1168">1168</th><td><i> *      video frame to be displayed.</i></td></tr>
<tr><th id="1169">1169</th><td><i> */</i></td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><b>typedef</b></td></tr>
<tr><th id="1172">1172</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1173">1173</th><td><b>struct</b> <dfn class="type def" id="SVGAOverlayUnit" title='SVGAOverlayUnit' data-ref="SVGAOverlayUnit"><a class="type" href="#SVGAOverlayUnit" title='SVGAOverlayUnit' data-ref="SVGAOverlayUnit">SVGAOverlayUnit</a></dfn> {</td></tr>
<tr><th id="1174">1174</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::enabled" title='SVGAOverlayUnit::enabled' data-ref="SVGAOverlayUnit::enabled">enabled</dfn>;</td></tr>
<tr><th id="1175">1175</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::flags" title='SVGAOverlayUnit::flags' data-ref="SVGAOverlayUnit::flags">flags</dfn>;</td></tr>
<tr><th id="1176">1176</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::dataOffset" title='SVGAOverlayUnit::dataOffset' data-ref="SVGAOverlayUnit::dataOffset">dataOffset</dfn>;</td></tr>
<tr><th id="1177">1177</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::format" title='SVGAOverlayUnit::format' data-ref="SVGAOverlayUnit::format">format</dfn>;</td></tr>
<tr><th id="1178">1178</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::colorKey" title='SVGAOverlayUnit::colorKey' data-ref="SVGAOverlayUnit::colorKey">colorKey</dfn>;</td></tr>
<tr><th id="1179">1179</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::size" title='SVGAOverlayUnit::size' data-ref="SVGAOverlayUnit::size">size</dfn>;</td></tr>
<tr><th id="1180">1180</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::width" title='SVGAOverlayUnit::width' data-ref="SVGAOverlayUnit::width">width</dfn>;</td></tr>
<tr><th id="1181">1181</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::height" title='SVGAOverlayUnit::height' data-ref="SVGAOverlayUnit::height">height</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::srcX" title='SVGAOverlayUnit::srcX' data-ref="SVGAOverlayUnit::srcX">srcX</dfn>;</td></tr>
<tr><th id="1183">1183</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::srcY" title='SVGAOverlayUnit::srcY' data-ref="SVGAOverlayUnit::srcY">srcY</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::srcWidth" title='SVGAOverlayUnit::srcWidth' data-ref="SVGAOverlayUnit::srcWidth">srcWidth</dfn>;</td></tr>
<tr><th id="1185">1185</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::srcHeight" title='SVGAOverlayUnit::srcHeight' data-ref="SVGAOverlayUnit::srcHeight">srcHeight</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="SVGAOverlayUnit::dstX" title='SVGAOverlayUnit::dstX' data-ref="SVGAOverlayUnit::dstX">dstX</dfn>;</td></tr>
<tr><th id="1187">1187</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="SVGAOverlayUnit::dstY" title='SVGAOverlayUnit::dstY' data-ref="SVGAOverlayUnit::dstY">dstY</dfn>;</td></tr>
<tr><th id="1188">1188</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::dstWidth" title='SVGAOverlayUnit::dstWidth' data-ref="SVGAOverlayUnit::dstWidth">dstWidth</dfn>;</td></tr>
<tr><th id="1189">1189</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::dstHeight" title='SVGAOverlayUnit::dstHeight' data-ref="SVGAOverlayUnit::dstHeight">dstHeight</dfn>;</td></tr>
<tr><th id="1190">1190</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::pitches" title='SVGAOverlayUnit::pitches' data-ref="SVGAOverlayUnit::pitches">pitches</dfn>[<var>3</var>];</td></tr>
<tr><th id="1191">1191</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::dataGMRId" title='SVGAOverlayUnit::dataGMRId' data-ref="SVGAOverlayUnit::dataGMRId">dataGMRId</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGAOverlayUnit::dstScreenId" title='SVGAOverlayUnit::dstScreenId' data-ref="SVGAOverlayUnit::dstScreenId">dstScreenId</dfn>;</td></tr>
<tr><th id="1193">1193</th><td>}</td></tr>
<tr><th id="1194">1194</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1195">1195</th><td><dfn class="typedef" id="SVGAOverlayUnit" title='SVGAOverlayUnit' data-type='struct SVGAOverlayUnit' data-ref="SVGAOverlayUnit">SVGAOverlayUnit</dfn>;</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><i>/*</i></td></tr>
<tr><th id="1199">1199</th><td><i> * Guest display topology</i></td></tr>
<tr><th id="1200">1200</th><td><i> *</i></td></tr>
<tr><th id="1201">1201</th><td><i> * XXX: This structure is not part of the SVGA device's interface, and</i></td></tr>
<tr><th id="1202">1202</th><td><i> * doesn't really belong here.</i></td></tr>
<tr><th id="1203">1203</th><td><i> */</i></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/SVGA_INVALID_DISPLAY_ID" data-ref="_M/SVGA_INVALID_DISPLAY_ID">SVGA_INVALID_DISPLAY_ID</dfn> ((uint32)-1)</u></td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="SVGADisplayTopology" title='SVGADisplayTopology' data-ref="SVGADisplayTopology"><a class="type" href="#SVGADisplayTopology" title='SVGADisplayTopology' data-ref="SVGADisplayTopology">SVGADisplayTopology</a></dfn> {</td></tr>
<tr><th id="1207">1207</th><td>   <a class="typedef" href="svga_types.h.html#uint16" title='uint16' data-type='u16' data-ref="uint16">uint16</a> <dfn class="decl field" id="SVGADisplayTopology::displayId" title='SVGADisplayTopology::displayId' data-ref="SVGADisplayTopology::displayId">displayId</dfn>;</td></tr>
<tr><th id="1208">1208</th><td>   <a class="typedef" href="svga_types.h.html#uint16" title='uint16' data-type='u16' data-ref="uint16">uint16</a> <dfn class="decl field" id="SVGADisplayTopology::isPrimary" title='SVGADisplayTopology::isPrimary' data-ref="SVGADisplayTopology::isPrimary">isPrimary</dfn>;</td></tr>
<tr><th id="1209">1209</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGADisplayTopology::width" title='SVGADisplayTopology::width' data-ref="SVGADisplayTopology::width">width</dfn>;</td></tr>
<tr><th id="1210">1210</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGADisplayTopology::height" title='SVGADisplayTopology::height' data-ref="SVGADisplayTopology::height">height</dfn>;</td></tr>
<tr><th id="1211">1211</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGADisplayTopology::positionX" title='SVGADisplayTopology::positionX' data-ref="SVGADisplayTopology::positionX">positionX</dfn>;</td></tr>
<tr><th id="1212">1212</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="SVGADisplayTopology::positionY" title='SVGADisplayTopology::positionY' data-ref="SVGADisplayTopology::positionY">positionY</dfn>;</td></tr>
<tr><th id="1213">1213</th><td>} <dfn class="typedef" id="SVGADisplayTopology" title='SVGADisplayTopology' data-type='struct SVGADisplayTopology' data-ref="SVGADisplayTopology">SVGADisplayTopology</dfn>;</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i>/*</i></td></tr>
<tr><th id="1217">1217</th><td><i> * SVGAScreenObject --</i></td></tr>
<tr><th id="1218">1218</th><td><i> *</i></td></tr>
<tr><th id="1219">1219</th><td><i> *    This is a new way to represent a guest's multi-monitor screen or</i></td></tr>
<tr><th id="1220">1220</th><td><i> *    Unity window. Screen objects are only supported if the</i></td></tr>
<tr><th id="1221">1221</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT capability bit is set.</i></td></tr>
<tr><th id="1222">1222</th><td><i> *</i></td></tr>
<tr><th id="1223">1223</th><td><i> *    If Screen Objects are supported, they can be used to fully</i></td></tr>
<tr><th id="1224">1224</th><td><i> *    replace the functionality provided by the framebuffer registers</i></td></tr>
<tr><th id="1225">1225</th><td><i> *    (SVGA_REG_WIDTH, HEIGHT, etc.) and by SVGA_CAP_DISPLAY_TOPOLOGY.</i></td></tr>
<tr><th id="1226">1226</th><td><i> *</i></td></tr>
<tr><th id="1227">1227</th><td><i> *    The screen object is a struct with guaranteed binary</i></td></tr>
<tr><th id="1228">1228</th><td><i> *    compatibility. New flags can be added, and the struct may grow,</i></td></tr>
<tr><th id="1229">1229</th><td><i> *    but existing fields must retain their meaning.</i></td></tr>
<tr><th id="1230">1230</th><td><i> *</i></td></tr>
<tr><th id="1231">1231</th><td><i> *    Added with SVGA_FIFO_CAP_SCREEN_OBJECT_2 are required fields of</i></td></tr>
<tr><th id="1232">1232</th><td><i> *    a SVGAGuestPtr that is used to back the screen contents.  This</i></td></tr>
<tr><th id="1233">1233</th><td><i> *    memory must come from the GFB.  The guest is not allowed to</i></td></tr>
<tr><th id="1234">1234</th><td><i> *    access the memory and doing so will have undefined results.  The</i></td></tr>
<tr><th id="1235">1235</th><td><i> *    backing store is required to be page aligned and the size is</i></td></tr>
<tr><th id="1236">1236</th><td><i> *    padded to the next page boundry.  The number of pages is:</i></td></tr>
<tr><th id="1237">1237</th><td><i> *       (bytesPerLine * size.width * 4 + PAGE_SIZE - 1) / PAGE_SIZE</i></td></tr>
<tr><th id="1238">1238</th><td><i> *</i></td></tr>
<tr><th id="1239">1239</th><td><i> *    The pitch in the backingStore is required to be at least large</i></td></tr>
<tr><th id="1240">1240</th><td><i> *    enough to hold a 32bbp scanline.  It is recommended that the</i></td></tr>
<tr><th id="1241">1241</th><td><i> *    driver pad bytesPerLine for a potential performance win.</i></td></tr>
<tr><th id="1242">1242</th><td><i> *</i></td></tr>
<tr><th id="1243">1243</th><td><i> *    The cloneCount field is treated as a hint from the guest that</i></td></tr>
<tr><th id="1244">1244</th><td><i> *    the user wants this display to be cloned, countCount times.  A</i></td></tr>
<tr><th id="1245">1245</th><td><i> *    value of zero means no cloning should happen.</i></td></tr>
<tr><th id="1246">1246</th><td><i> */</i></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_MUST_BE_SET" data-ref="_M/SVGA_SCREEN_MUST_BE_SET">SVGA_SCREEN_MUST_BE_SET</dfn>     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_HAS_ROOT" data-ref="_M/SVGA_SCREEN_HAS_ROOT">SVGA_SCREEN_HAS_ROOT</dfn> SVGA_SCREEN_MUST_BE_SET /* Deprecated */</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_IS_PRIMARY" data-ref="_M/SVGA_SCREEN_IS_PRIMARY">SVGA_SCREEN_IS_PRIMARY</dfn>      (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_FULLSCREEN_HINT" data-ref="_M/SVGA_SCREEN_FULLSCREEN_HINT">SVGA_SCREEN_FULLSCREEN_HINT</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><i>/*</i></td></tr>
<tr><th id="1254">1254</th><td><i> * Added with SVGA_FIFO_CAP_SCREEN_OBJECT_2.  When the screen is</i></td></tr>
<tr><th id="1255">1255</th><td><i> * deactivated the base layer is defined to lose all contents and</i></td></tr>
<tr><th id="1256">1256</th><td><i> * become black.  When a screen is deactivated the backing store is</i></td></tr>
<tr><th id="1257">1257</th><td><i> * optional.  When set backingPtr and bytesPerLine will be ignored.</i></td></tr>
<tr><th id="1258">1258</th><td><i> */</i></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_DEACTIVATE" data-ref="_M/SVGA_SCREEN_DEACTIVATE">SVGA_SCREEN_DEACTIVATE</dfn>  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><i>/*</i></td></tr>
<tr><th id="1262">1262</th><td><i> * Added with SVGA_FIFO_CAP_SCREEN_OBJECT_2.  When this flag is set</i></td></tr>
<tr><th id="1263">1263</th><td><i> * the screen contents will be outputted as all black to the user</i></td></tr>
<tr><th id="1264">1264</th><td><i> * though the base layer contents is preserved.  The screen base layer</i></td></tr>
<tr><th id="1265">1265</th><td><i> * can still be read and written to like normal though the no visible</i></td></tr>
<tr><th id="1266">1266</th><td><i> * effect will be seen by the user.  When the flag is changed the</i></td></tr>
<tr><th id="1267">1267</th><td><i> * screen will be blanked or redrawn to the current contents as needed</i></td></tr>
<tr><th id="1268">1268</th><td><i> * without any extra commands from the driver.  This flag only has an</i></td></tr>
<tr><th id="1269">1269</th><td><i> * effect when the screen is not deactivated.</i></td></tr>
<tr><th id="1270">1270</th><td><i> */</i></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/SVGA_SCREEN_BLANKING" data-ref="_M/SVGA_SCREEN_BLANKING">SVGA_SCREEN_BLANKING</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><b>typedef</b></td></tr>
<tr><th id="1274">1274</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1275">1275</th><td><b>struct</b> {</td></tr>
<tr><th id="1276">1276</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::structSize" title='(anonymous struct)::structSize' data-ref="(anonymous)::structSize">structSize</dfn>;   <i>/* sizeof(SVGAScreenObject) */</i></td></tr>
<tr><th id="1277">1277</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::id" title='(anonymous struct)::id' data-ref="(anonymous)::id">id</dfn>;</td></tr>
<tr><th id="1278">1278</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::flags" title='(anonymous struct)::flags' data-ref="(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>   <b>struct</b> {</td></tr>
<tr><th id="1280">1280</th><td>      <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::width" title='(anonymous struct)::(anonymous struct)::width' data-ref="(anonymousstruct)::(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>      <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::height" title='(anonymous struct)::(anonymous struct)::height' data-ref="(anonymousstruct)::(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>   } <dfn class="decl field" id="(anonymous)::size" title='(anonymous struct)::size' data-ref="(anonymous)::size">size</dfn>;</td></tr>
<tr><th id="1283">1283</th><td>   <b>struct</b> {</td></tr>
<tr><th id="1284">1284</th><td>      <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::x" title='(anonymous struct)::(anonymous struct)::x' data-ref="(anonymousstruct)::(anonymous)::x">x</dfn>;</td></tr>
<tr><th id="1285">1285</th><td>      <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::y" title='(anonymous struct)::(anonymous struct)::y' data-ref="(anonymousstruct)::(anonymous)::y">y</dfn>;</td></tr>
<tr><th id="1286">1286</th><td>   } <dfn class="decl field" id="(anonymous)::root" title='(anonymous struct)::root' data-ref="(anonymous)::root">root</dfn>;</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>   <i>/*</i></td></tr>
<tr><th id="1289">1289</th><td><i>    * Added and required by SVGA_FIFO_CAP_SCREEN_OBJECT_2, optional</i></td></tr>
<tr><th id="1290">1290</th><td><i>    * with SVGA_FIFO_CAP_SCREEN_OBJECT.</i></td></tr>
<tr><th id="1291">1291</th><td><i>    */</i></td></tr>
<tr><th id="1292">1292</th><td>   <a class="typedef" href="#SVGAGuestImage" title='SVGAGuestImage' data-type='struct SVGAGuestImage' data-ref="SVGAGuestImage">SVGAGuestImage</a> <dfn class="decl field" id="(anonymous)::backingStore" title='(anonymous struct)::backingStore' data-ref="(anonymous)::backingStore">backingStore</dfn>;</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>   <i>/*</i></td></tr>
<tr><th id="1295">1295</th><td><i>    * The cloneCount field is treated as a hint from the guest that</i></td></tr>
<tr><th id="1296">1296</th><td><i>    * the user wants this display to be cloned, cloneCount times.</i></td></tr>
<tr><th id="1297">1297</th><td><i>    *</i></td></tr>
<tr><th id="1298">1298</th><td><i>    * A value of zero means no cloning should happen.</i></td></tr>
<tr><th id="1299">1299</th><td><i>    */</i></td></tr>
<tr><th id="1300">1300</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::cloneCount" title='(anonymous struct)::cloneCount' data-ref="(anonymous)::cloneCount">cloneCount</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>}</td></tr>
<tr><th id="1302">1302</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1303">1303</th><td><dfn class="typedef" id="SVGAScreenObject" title='SVGAScreenObject' data-type='struct SVGAScreenObject' data-ref="SVGAScreenObject">SVGAScreenObject</dfn>;</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td><i>/*</i></td></tr>
<tr><th id="1307">1307</th><td><i> *  Commands in the command FIFO:</i></td></tr>
<tr><th id="1308">1308</th><td><i> *</i></td></tr>
<tr><th id="1309">1309</th><td><i> *  Command IDs defined below are used for the traditional 2D FIFO</i></td></tr>
<tr><th id="1310">1310</th><td><i> *  communication (not all commands are available for all versions of the</i></td></tr>
<tr><th id="1311">1311</th><td><i> *  SVGA FIFO protocol).</i></td></tr>
<tr><th id="1312">1312</th><td><i> *</i></td></tr>
<tr><th id="1313">1313</th><td><i> *  Note the holes in the command ID numbers: These commands have been</i></td></tr>
<tr><th id="1314">1314</th><td><i> *  deprecated, and the old IDs must not be reused.</i></td></tr>
<tr><th id="1315">1315</th><td><i> *</i></td></tr>
<tr><th id="1316">1316</th><td><i> *  Command IDs from 1000 to 2999 are reserved for use by the SVGA3D</i></td></tr>
<tr><th id="1317">1317</th><td><i> *  protocol.</i></td></tr>
<tr><th id="1318">1318</th><td><i> *</i></td></tr>
<tr><th id="1319">1319</th><td><i> *  Each command's parameters are described by the comments and</i></td></tr>
<tr><th id="1320">1320</th><td><i> *  structs below.</i></td></tr>
<tr><th id="1321">1321</th><td><i> */</i></td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="1324">1324</th><td>   <dfn class="enum" id="SVGA_CMD_INVALID_CMD" title='SVGA_CMD_INVALID_CMD' data-ref="SVGA_CMD_INVALID_CMD">SVGA_CMD_INVALID_CMD</dfn>           = <var>0</var>,</td></tr>
<tr><th id="1325">1325</th><td>   <dfn class="enum" id="SVGA_CMD_UPDATE" title='SVGA_CMD_UPDATE' data-ref="SVGA_CMD_UPDATE">SVGA_CMD_UPDATE</dfn>                = <var>1</var>,</td></tr>
<tr><th id="1326">1326</th><td>   <dfn class="enum" id="SVGA_CMD_RECT_COPY" title='SVGA_CMD_RECT_COPY' data-ref="SVGA_CMD_RECT_COPY">SVGA_CMD_RECT_COPY</dfn>             = <var>3</var>,</td></tr>
<tr><th id="1327">1327</th><td>   <dfn class="enum" id="SVGA_CMD_RECT_ROP_COPY" title='SVGA_CMD_RECT_ROP_COPY' data-ref="SVGA_CMD_RECT_ROP_COPY">SVGA_CMD_RECT_ROP_COPY</dfn>         = <var>14</var>,</td></tr>
<tr><th id="1328">1328</th><td>   <dfn class="enum" id="SVGA_CMD_DEFINE_CURSOR" title='SVGA_CMD_DEFINE_CURSOR' data-ref="SVGA_CMD_DEFINE_CURSOR">SVGA_CMD_DEFINE_CURSOR</dfn>         = <var>19</var>,</td></tr>
<tr><th id="1329">1329</th><td>   <dfn class="enum" id="SVGA_CMD_DEFINE_ALPHA_CURSOR" title='SVGA_CMD_DEFINE_ALPHA_CURSOR' data-ref="SVGA_CMD_DEFINE_ALPHA_CURSOR">SVGA_CMD_DEFINE_ALPHA_CURSOR</dfn>   = <var>22</var>,</td></tr>
<tr><th id="1330">1330</th><td>   <dfn class="enum" id="SVGA_CMD_UPDATE_VERBOSE" title='SVGA_CMD_UPDATE_VERBOSE' data-ref="SVGA_CMD_UPDATE_VERBOSE">SVGA_CMD_UPDATE_VERBOSE</dfn>        = <var>25</var>,</td></tr>
<tr><th id="1331">1331</th><td>   <dfn class="enum" id="SVGA_CMD_FRONT_ROP_FILL" title='SVGA_CMD_FRONT_ROP_FILL' data-ref="SVGA_CMD_FRONT_ROP_FILL">SVGA_CMD_FRONT_ROP_FILL</dfn>        = <var>29</var>,</td></tr>
<tr><th id="1332">1332</th><td>   <dfn class="enum" id="SVGA_CMD_FENCE" title='SVGA_CMD_FENCE' data-ref="SVGA_CMD_FENCE">SVGA_CMD_FENCE</dfn>                 = <var>30</var>,</td></tr>
<tr><th id="1333">1333</th><td>   <dfn class="enum" id="SVGA_CMD_ESCAPE" title='SVGA_CMD_ESCAPE' data-ref="SVGA_CMD_ESCAPE">SVGA_CMD_ESCAPE</dfn>                = <var>33</var>,</td></tr>
<tr><th id="1334">1334</th><td>   <dfn class="enum" id="SVGA_CMD_DEFINE_SCREEN" title='SVGA_CMD_DEFINE_SCREEN' data-ref="SVGA_CMD_DEFINE_SCREEN">SVGA_CMD_DEFINE_SCREEN</dfn>         = <var>34</var>,</td></tr>
<tr><th id="1335">1335</th><td>   <dfn class="enum" id="SVGA_CMD_DESTROY_SCREEN" title='SVGA_CMD_DESTROY_SCREEN' data-ref="SVGA_CMD_DESTROY_SCREEN">SVGA_CMD_DESTROY_SCREEN</dfn>        = <var>35</var>,</td></tr>
<tr><th id="1336">1336</th><td>   <dfn class="enum" id="SVGA_CMD_DEFINE_GMRFB" title='SVGA_CMD_DEFINE_GMRFB' data-ref="SVGA_CMD_DEFINE_GMRFB">SVGA_CMD_DEFINE_GMRFB</dfn>          = <var>36</var>,</td></tr>
<tr><th id="1337">1337</th><td>   <dfn class="enum" id="SVGA_CMD_BLIT_GMRFB_TO_SCREEN" title='SVGA_CMD_BLIT_GMRFB_TO_SCREEN' data-ref="SVGA_CMD_BLIT_GMRFB_TO_SCREEN">SVGA_CMD_BLIT_GMRFB_TO_SCREEN</dfn>  = <var>37</var>,</td></tr>
<tr><th id="1338">1338</th><td>   <dfn class="enum" id="SVGA_CMD_BLIT_SCREEN_TO_GMRFB" title='SVGA_CMD_BLIT_SCREEN_TO_GMRFB' data-ref="SVGA_CMD_BLIT_SCREEN_TO_GMRFB">SVGA_CMD_BLIT_SCREEN_TO_GMRFB</dfn>  = <var>38</var>,</td></tr>
<tr><th id="1339">1339</th><td>   <dfn class="enum" id="SVGA_CMD_ANNOTATION_FILL" title='SVGA_CMD_ANNOTATION_FILL' data-ref="SVGA_CMD_ANNOTATION_FILL">SVGA_CMD_ANNOTATION_FILL</dfn>       = <var>39</var>,</td></tr>
<tr><th id="1340">1340</th><td>   <dfn class="enum" id="SVGA_CMD_ANNOTATION_COPY" title='SVGA_CMD_ANNOTATION_COPY' data-ref="SVGA_CMD_ANNOTATION_COPY">SVGA_CMD_ANNOTATION_COPY</dfn>       = <var>40</var>,</td></tr>
<tr><th id="1341">1341</th><td>   <dfn class="enum" id="SVGA_CMD_DEFINE_GMR2" title='SVGA_CMD_DEFINE_GMR2' data-ref="SVGA_CMD_DEFINE_GMR2">SVGA_CMD_DEFINE_GMR2</dfn>           = <var>41</var>,</td></tr>
<tr><th id="1342">1342</th><td>   <dfn class="enum" id="SVGA_CMD_REMAP_GMR2" title='SVGA_CMD_REMAP_GMR2' data-ref="SVGA_CMD_REMAP_GMR2">SVGA_CMD_REMAP_GMR2</dfn>            = <var>42</var>,</td></tr>
<tr><th id="1343">1343</th><td>   <dfn class="enum" id="SVGA_CMD_DEAD" title='SVGA_CMD_DEAD' data-ref="SVGA_CMD_DEAD">SVGA_CMD_DEAD</dfn>                  = <var>43</var>,</td></tr>
<tr><th id="1344">1344</th><td>   <dfn class="enum" id="SVGA_CMD_DEAD_2" title='SVGA_CMD_DEAD_2' data-ref="SVGA_CMD_DEAD_2">SVGA_CMD_DEAD_2</dfn>                = <var>44</var>,</td></tr>
<tr><th id="1345">1345</th><td>   <dfn class="enum" id="SVGA_CMD_NOP" title='SVGA_CMD_NOP' data-ref="SVGA_CMD_NOP">SVGA_CMD_NOP</dfn>                   = <var>45</var>,</td></tr>
<tr><th id="1346">1346</th><td>   <dfn class="enum" id="SVGA_CMD_NOP_ERROR" title='SVGA_CMD_NOP_ERROR' data-ref="SVGA_CMD_NOP_ERROR">SVGA_CMD_NOP_ERROR</dfn>             = <var>46</var>,</td></tr>
<tr><th id="1347">1347</th><td>   <dfn class="enum" id="SVGA_CMD_MAX" title='SVGA_CMD_MAX' data-ref="SVGA_CMD_MAX">SVGA_CMD_MAX</dfn></td></tr>
<tr><th id="1348">1348</th><td>} <dfn class="typedef" id="SVGAFifoCmdId" title='SVGAFifoCmdId' data-type='enum SVGAFifoCmdId' data-ref="SVGAFifoCmdId">SVGAFifoCmdId</dfn>;</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/SVGA_CMD_MAX_DATASIZE" data-ref="_M/SVGA_CMD_MAX_DATASIZE">SVGA_CMD_MAX_DATASIZE</dfn>       (256 * 1024)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/SVGA_CMD_MAX_ARGS" data-ref="_M/SVGA_CMD_MAX_ARGS">SVGA_CMD_MAX_ARGS</dfn>           64</u></td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><i>/*</i></td></tr>
<tr><th id="1355">1355</th><td><i> * SVGA_CMD_UPDATE --</i></td></tr>
<tr><th id="1356">1356</th><td><i> *</i></td></tr>
<tr><th id="1357">1357</th><td><i> *    This is a DMA transfer which copies from the Guest Framebuffer</i></td></tr>
<tr><th id="1358">1358</th><td><i> *    (GFB) at BAR1 + SVGA_REG_FB_OFFSET to any screens which</i></td></tr>
<tr><th id="1359">1359</th><td><i> *    intersect with the provided virtual rectangle.</i></td></tr>
<tr><th id="1360">1360</th><td><i> *</i></td></tr>
<tr><th id="1361">1361</th><td><i> *    This command does not support using arbitrary guest memory as a</i></td></tr>
<tr><th id="1362">1362</th><td><i> *    data source- it only works with the pre-defined GFB memory.</i></td></tr>
<tr><th id="1363">1363</th><td><i> *    This command also does not support signed virtual coordinates.</i></td></tr>
<tr><th id="1364">1364</th><td><i> *    If you have defined screens (using SVGA_CMD_DEFINE_SCREEN) with</i></td></tr>
<tr><th id="1365">1365</th><td><i> *    negative root x/y coordinates, the negative portion of those</i></td></tr>
<tr><th id="1366">1366</th><td><i> *    screens will not be reachable by this command.</i></td></tr>
<tr><th id="1367">1367</th><td><i> *</i></td></tr>
<tr><th id="1368">1368</th><td><i> *    This command is not necessary when using framebuffer</i></td></tr>
<tr><th id="1369">1369</th><td><i> *    traces. Traces are automatically enabled if the SVGA FIFO is</i></td></tr>
<tr><th id="1370">1370</th><td><i> *    disabled, and you may explicitly enable/disable traces using</i></td></tr>
<tr><th id="1371">1371</th><td><i> *    SVGA_REG_TRACES. With traces enabled, any write to the GFB will</i></td></tr>
<tr><th id="1372">1372</th><td><i> *    automatically act as if a subsequent SVGA_CMD_UPDATE was issued.</i></td></tr>
<tr><th id="1373">1373</th><td><i> *</i></td></tr>
<tr><th id="1374">1374</th><td><i> *    Traces and SVGA_CMD_UPDATE are the only supported ways to render</i></td></tr>
<tr><th id="1375">1375</th><td><i> *    pseudocolor screen updates. The newer Screen Object commands</i></td></tr>
<tr><th id="1376">1376</th><td><i> *    only support true color formats.</i></td></tr>
<tr><th id="1377">1377</th><td><i> *</i></td></tr>
<tr><th id="1378">1378</th><td><i> * Availability:</i></td></tr>
<tr><th id="1379">1379</th><td><i> *    Always available.</i></td></tr>
<tr><th id="1380">1380</th><td><i> */</i></td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td><b>typedef</b></td></tr>
<tr><th id="1383">1383</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1384">1384</th><td><b>struct</b> {</td></tr>
<tr><th id="1385">1385</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::x" title='(anonymous struct)::x' data-ref="(anonymous)::x">x</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::y" title='(anonymous struct)::y' data-ref="(anonymous)::y">y</dfn>;</td></tr>
<tr><th id="1387">1387</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1388">1388</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1389">1389</th><td>}</td></tr>
<tr><th id="1390">1390</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1391">1391</th><td><dfn class="typedef" id="SVGAFifoCmdUpdate" title='SVGAFifoCmdUpdate' data-type='struct SVGAFifoCmdUpdate' data-ref="SVGAFifoCmdUpdate">SVGAFifoCmdUpdate</dfn>;</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><i>/*</i></td></tr>
<tr><th id="1395">1395</th><td><i> * SVGA_CMD_RECT_COPY --</i></td></tr>
<tr><th id="1396">1396</th><td><i> *</i></td></tr>
<tr><th id="1397">1397</th><td><i> *    Perform a rectangular DMA transfer from one area of the GFB to</i></td></tr>
<tr><th id="1398">1398</th><td><i> *    another, and copy the result to any screens which intersect it.</i></td></tr>
<tr><th id="1399">1399</th><td><i> *</i></td></tr>
<tr><th id="1400">1400</th><td><i> * Availability:</i></td></tr>
<tr><th id="1401">1401</th><td><i> *    SVGA_CAP_RECT_COPY</i></td></tr>
<tr><th id="1402">1402</th><td><i> */</i></td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td><b>typedef</b></td></tr>
<tr><th id="1405">1405</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1406">1406</th><td><b>struct</b> {</td></tr>
<tr><th id="1407">1407</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::srcX" title='(anonymous struct)::srcX' data-ref="(anonymous)::srcX">srcX</dfn>;</td></tr>
<tr><th id="1408">1408</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::srcY" title='(anonymous struct)::srcY' data-ref="(anonymous)::srcY">srcY</dfn>;</td></tr>
<tr><th id="1409">1409</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::destX" title='(anonymous struct)::destX' data-ref="(anonymous)::destX">destX</dfn>;</td></tr>
<tr><th id="1410">1410</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::destY" title='(anonymous struct)::destY' data-ref="(anonymous)::destY">destY</dfn>;</td></tr>
<tr><th id="1411">1411</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1412">1412</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1413">1413</th><td>}</td></tr>
<tr><th id="1414">1414</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1415">1415</th><td><dfn class="typedef" id="SVGAFifoCmdRectCopy" title='SVGAFifoCmdRectCopy' data-type='struct SVGAFifoCmdRectCopy' data-ref="SVGAFifoCmdRectCopy">SVGAFifoCmdRectCopy</dfn>;</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td><i>/*</i></td></tr>
<tr><th id="1419">1419</th><td><i> * SVGA_CMD_RECT_ROP_COPY --</i></td></tr>
<tr><th id="1420">1420</th><td><i> *</i></td></tr>
<tr><th id="1421">1421</th><td><i> *    Perform a rectangular DMA transfer from one area of the GFB to</i></td></tr>
<tr><th id="1422">1422</th><td><i> *    another, and copy the result to any screens which intersect it.</i></td></tr>
<tr><th id="1423">1423</th><td><i> *    The value of ROP may only be SVGA_ROP_COPY, and this command is</i></td></tr>
<tr><th id="1424">1424</th><td><i> *    only supported for backwards compatibility reasons.</i></td></tr>
<tr><th id="1425">1425</th><td><i> *</i></td></tr>
<tr><th id="1426">1426</th><td><i> * Availability:</i></td></tr>
<tr><th id="1427">1427</th><td><i> *    SVGA_CAP_RECT_COPY</i></td></tr>
<tr><th id="1428">1428</th><td><i> */</i></td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><b>typedef</b></td></tr>
<tr><th id="1431">1431</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1432">1432</th><td><b>struct</b> {</td></tr>
<tr><th id="1433">1433</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::srcX" title='(anonymous struct)::srcX' data-ref="(anonymous)::srcX">srcX</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::srcY" title='(anonymous struct)::srcY' data-ref="(anonymous)::srcY">srcY</dfn>;</td></tr>
<tr><th id="1435">1435</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::destX" title='(anonymous struct)::destX' data-ref="(anonymous)::destX">destX</dfn>;</td></tr>
<tr><th id="1436">1436</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::destY" title='(anonymous struct)::destY' data-ref="(anonymous)::destY">destY</dfn>;</td></tr>
<tr><th id="1437">1437</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1438">1438</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1439">1439</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::rop" title='(anonymous struct)::rop' data-ref="(anonymous)::rop">rop</dfn>;</td></tr>
<tr><th id="1440">1440</th><td>}</td></tr>
<tr><th id="1441">1441</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1442">1442</th><td><dfn class="typedef" id="SVGAFifoCmdRectRopCopy" title='SVGAFifoCmdRectRopCopy' data-type='struct SVGAFifoCmdRectRopCopy' data-ref="SVGAFifoCmdRectRopCopy">SVGAFifoCmdRectRopCopy</dfn>;</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><i>/*</i></td></tr>
<tr><th id="1446">1446</th><td><i> * SVGA_CMD_DEFINE_CURSOR --</i></td></tr>
<tr><th id="1447">1447</th><td><i> *</i></td></tr>
<tr><th id="1448">1448</th><td><i> *    Provide a new cursor image, as an AND/XOR mask.</i></td></tr>
<tr><th id="1449">1449</th><td><i> *</i></td></tr>
<tr><th id="1450">1450</th><td><i> *    The recommended way to position the cursor overlay is by using</i></td></tr>
<tr><th id="1451">1451</th><td><i> *    the SVGA_FIFO_CURSOR_* registers, supported by the</i></td></tr>
<tr><th id="1452">1452</th><td><i> *    SVGA_FIFO_CAP_CURSOR_BYPASS_3 capability.</i></td></tr>
<tr><th id="1453">1453</th><td><i> *</i></td></tr>
<tr><th id="1454">1454</th><td><i> * Availability:</i></td></tr>
<tr><th id="1455">1455</th><td><i> *    SVGA_CAP_CURSOR</i></td></tr>
<tr><th id="1456">1456</th><td><i> */</i></td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><b>typedef</b></td></tr>
<tr><th id="1459">1459</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1460">1460</th><td><b>struct</b> {</td></tr>
<tr><th id="1461">1461</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::id" title='(anonymous struct)::id' data-ref="(anonymous)::id">id</dfn>;             <i>/* Reserved, must be zero. */</i></td></tr>
<tr><th id="1462">1462</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::hotspotX" title='(anonymous struct)::hotspotX' data-ref="(anonymous)::hotspotX">hotspotX</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::hotspotY" title='(anonymous struct)::hotspotY' data-ref="(anonymous)::hotspotY">hotspotY</dfn>;</td></tr>
<tr><th id="1464">1464</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1465">1465</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1466">1466</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::andMaskDepth" title='(anonymous struct)::andMaskDepth' data-ref="(anonymous)::andMaskDepth">andMaskDepth</dfn>;   <i>/* Value must be 1 or equal to BITS_PER_PIXEL */</i></td></tr>
<tr><th id="1467">1467</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::xorMaskDepth" title='(anonymous struct)::xorMaskDepth' data-ref="(anonymous)::xorMaskDepth">xorMaskDepth</dfn>;   <i>/* Value must be 1 or equal to BITS_PER_PIXEL */</i></td></tr>
<tr><th id="1468">1468</th><td>   <i>/*</i></td></tr>
<tr><th id="1469">1469</th><td><i>    * Followed by scanline data for AND mask, then XOR mask.</i></td></tr>
<tr><th id="1470">1470</th><td><i>    * Each scanline is padded to a 32-bit boundary.</i></td></tr>
<tr><th id="1471">1471</th><td><i>   */</i></td></tr>
<tr><th id="1472">1472</th><td>}</td></tr>
<tr><th id="1473">1473</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1474">1474</th><td><dfn class="typedef" id="SVGAFifoCmdDefineCursor" title='SVGAFifoCmdDefineCursor' data-type='struct SVGAFifoCmdDefineCursor' data-ref="SVGAFifoCmdDefineCursor">SVGAFifoCmdDefineCursor</dfn>;</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td><i>/*</i></td></tr>
<tr><th id="1478">1478</th><td><i> * SVGA_CMD_DEFINE_ALPHA_CURSOR --</i></td></tr>
<tr><th id="1479">1479</th><td><i> *</i></td></tr>
<tr><th id="1480">1480</th><td><i> *    Provide a new cursor image, in 32-bit BGRA format.</i></td></tr>
<tr><th id="1481">1481</th><td><i> *</i></td></tr>
<tr><th id="1482">1482</th><td><i> *    The recommended way to position the cursor overlay is by using</i></td></tr>
<tr><th id="1483">1483</th><td><i> *    the SVGA_FIFO_CURSOR_* registers, supported by the</i></td></tr>
<tr><th id="1484">1484</th><td><i> *    SVGA_FIFO_CAP_CURSOR_BYPASS_3 capability.</i></td></tr>
<tr><th id="1485">1485</th><td><i> *</i></td></tr>
<tr><th id="1486">1486</th><td><i> * Availability:</i></td></tr>
<tr><th id="1487">1487</th><td><i> *    SVGA_CAP_ALPHA_CURSOR</i></td></tr>
<tr><th id="1488">1488</th><td><i> */</i></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><b>typedef</b></td></tr>
<tr><th id="1491">1491</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1492">1492</th><td><b>struct</b> {</td></tr>
<tr><th id="1493">1493</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::id" title='(anonymous struct)::id' data-ref="(anonymous)::id">id</dfn>;             <i>/* Reserved, must be zero. */</i></td></tr>
<tr><th id="1494">1494</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::hotspotX" title='(anonymous struct)::hotspotX' data-ref="(anonymous)::hotspotX">hotspotX</dfn>;</td></tr>
<tr><th id="1495">1495</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::hotspotY" title='(anonymous struct)::hotspotY' data-ref="(anonymous)::hotspotY">hotspotY</dfn>;</td></tr>
<tr><th id="1496">1496</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1498">1498</th><td>   <i>/* Followed by scanline data */</i></td></tr>
<tr><th id="1499">1499</th><td>}</td></tr>
<tr><th id="1500">1500</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1501">1501</th><td><dfn class="typedef" id="SVGAFifoCmdDefineAlphaCursor" title='SVGAFifoCmdDefineAlphaCursor' data-type='struct SVGAFifoCmdDefineAlphaCursor' data-ref="SVGAFifoCmdDefineAlphaCursor">SVGAFifoCmdDefineAlphaCursor</dfn>;</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><i>/*</i></td></tr>
<tr><th id="1505">1505</th><td><i> * SVGA_CMD_UPDATE_VERBOSE --</i></td></tr>
<tr><th id="1506">1506</th><td><i> *</i></td></tr>
<tr><th id="1507">1507</th><td><i> *    Just like SVGA_CMD_UPDATE, but also provide a per-rectangle</i></td></tr>
<tr><th id="1508">1508</th><td><i> *    'reason' value, an opaque cookie which is used by internal</i></td></tr>
<tr><th id="1509">1509</th><td><i> *    debugging tools. Third party drivers should not use this</i></td></tr>
<tr><th id="1510">1510</th><td><i> *    command.</i></td></tr>
<tr><th id="1511">1511</th><td><i> *</i></td></tr>
<tr><th id="1512">1512</th><td><i> * Availability:</i></td></tr>
<tr><th id="1513">1513</th><td><i> *    SVGA_CAP_EXTENDED_FIFO</i></td></tr>
<tr><th id="1514">1514</th><td><i> */</i></td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td><b>typedef</b></td></tr>
<tr><th id="1517">1517</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1518">1518</th><td><b>struct</b> {</td></tr>
<tr><th id="1519">1519</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::x" title='(anonymous struct)::x' data-ref="(anonymous)::x">x</dfn>;</td></tr>
<tr><th id="1520">1520</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::y" title='(anonymous struct)::y' data-ref="(anonymous)::y">y</dfn>;</td></tr>
<tr><th id="1521">1521</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1522">1522</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1523">1523</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::reason" title='(anonymous struct)::reason' data-ref="(anonymous)::reason">reason</dfn>;</td></tr>
<tr><th id="1524">1524</th><td>}</td></tr>
<tr><th id="1525">1525</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1526">1526</th><td><dfn class="typedef" id="SVGAFifoCmdUpdateVerbose" title='SVGAFifoCmdUpdateVerbose' data-type='struct SVGAFifoCmdUpdateVerbose' data-ref="SVGAFifoCmdUpdateVerbose">SVGAFifoCmdUpdateVerbose</dfn>;</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><i>/*</i></td></tr>
<tr><th id="1530">1530</th><td><i> * SVGA_CMD_FRONT_ROP_FILL --</i></td></tr>
<tr><th id="1531">1531</th><td><i> *</i></td></tr>
<tr><th id="1532">1532</th><td><i> *    This is a hint which tells the SVGA device that the driver has</i></td></tr>
<tr><th id="1533">1533</th><td><i> *    just filled a rectangular region of the GFB with a solid</i></td></tr>
<tr><th id="1534">1534</th><td><i> *    color. Instead of reading these pixels from the GFB, the device</i></td></tr>
<tr><th id="1535">1535</th><td><i> *    can assume that they all equal 'color'. This is primarily used</i></td></tr>
<tr><th id="1536">1536</th><td><i> *    for remote desktop protocols.</i></td></tr>
<tr><th id="1537">1537</th><td><i> *</i></td></tr>
<tr><th id="1538">1538</th><td><i> * Availability:</i></td></tr>
<tr><th id="1539">1539</th><td><i> *    SVGA_FIFO_CAP_ACCELFRONT</i></td></tr>
<tr><th id="1540">1540</th><td><i> */</i></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><u>#define  <dfn class="macro" id="_M/SVGA_ROP_COPY" data-ref="_M/SVGA_ROP_COPY">SVGA_ROP_COPY</dfn>                    0x03</u></td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><b>typedef</b></td></tr>
<tr><th id="1545">1545</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1546">1546</th><td><b>struct</b> {</td></tr>
<tr><th id="1547">1547</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::color" title='(anonymous struct)::color' data-ref="(anonymous)::color">color</dfn>;     <i>/* In the same format as the GFB */</i></td></tr>
<tr><th id="1548">1548</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::x" title='(anonymous struct)::x' data-ref="(anonymous)::x">x</dfn>;</td></tr>
<tr><th id="1549">1549</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::y" title='(anonymous struct)::y' data-ref="(anonymous)::y">y</dfn>;</td></tr>
<tr><th id="1550">1550</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::width" title='(anonymous struct)::width' data-ref="(anonymous)::width">width</dfn>;</td></tr>
<tr><th id="1551">1551</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::height" title='(anonymous struct)::height' data-ref="(anonymous)::height">height</dfn>;</td></tr>
<tr><th id="1552">1552</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::rop" title='(anonymous struct)::rop' data-ref="(anonymous)::rop">rop</dfn>;       <i>/* Must be SVGA_ROP_COPY */</i></td></tr>
<tr><th id="1553">1553</th><td>}</td></tr>
<tr><th id="1554">1554</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1555">1555</th><td><dfn class="typedef" id="SVGAFifoCmdFrontRopFill" title='SVGAFifoCmdFrontRopFill' data-type='struct SVGAFifoCmdFrontRopFill' data-ref="SVGAFifoCmdFrontRopFill">SVGAFifoCmdFrontRopFill</dfn>;</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><i>/*</i></td></tr>
<tr><th id="1559">1559</th><td><i> * SVGA_CMD_FENCE --</i></td></tr>
<tr><th id="1560">1560</th><td><i> *</i></td></tr>
<tr><th id="1561">1561</th><td><i> *    Insert a synchronization fence.  When the SVGA device reaches</i></td></tr>
<tr><th id="1562">1562</th><td><i> *    this command, it will copy the 'fence' value into the</i></td></tr>
<tr><th id="1563">1563</th><td><i> *    SVGA_FIFO_FENCE register. It will also compare the fence against</i></td></tr>
<tr><th id="1564">1564</th><td><i> *    SVGA_FIFO_FENCE_GOAL. If the fence matches the goal and the</i></td></tr>
<tr><th id="1565">1565</th><td><i> *    SVGA_IRQFLAG_FENCE_GOAL interrupt is enabled, the device will</i></td></tr>
<tr><th id="1566">1566</th><td><i> *    raise this interrupt.</i></td></tr>
<tr><th id="1567">1567</th><td><i> *</i></td></tr>
<tr><th id="1568">1568</th><td><i> * Availability:</i></td></tr>
<tr><th id="1569">1569</th><td><i> *    SVGA_FIFO_FENCE for this command,</i></td></tr>
<tr><th id="1570">1570</th><td><i> *    SVGA_CAP_IRQMASK for SVGA_FIFO_FENCE_GOAL.</i></td></tr>
<tr><th id="1571">1571</th><td><i> */</i></td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><b>typedef</b></td></tr>
<tr><th id="1574">1574</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1575">1575</th><td><b>struct</b> {</td></tr>
<tr><th id="1576">1576</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::fence" title='(anonymous struct)::fence' data-ref="(anonymous)::fence">fence</dfn>;</td></tr>
<tr><th id="1577">1577</th><td>}</td></tr>
<tr><th id="1578">1578</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1579">1579</th><td><dfn class="typedef" id="SVGAFifoCmdFence" title='SVGAFifoCmdFence' data-type='struct SVGAFifoCmdFence' data-ref="SVGAFifoCmdFence">SVGAFifoCmdFence</dfn>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><i>/*</i></td></tr>
<tr><th id="1583">1583</th><td><i> * SVGA_CMD_ESCAPE --</i></td></tr>
<tr><th id="1584">1584</th><td><i> *</i></td></tr>
<tr><th id="1585">1585</th><td><i> *    Send an extended or vendor-specific variable length command.</i></td></tr>
<tr><th id="1586">1586</th><td><i> *    This is used for video overlay, third party plugins, and</i></td></tr>
<tr><th id="1587">1587</th><td><i> *    internal debugging tools. See svga_escape.h</i></td></tr>
<tr><th id="1588">1588</th><td><i> *</i></td></tr>
<tr><th id="1589">1589</th><td><i> * Availability:</i></td></tr>
<tr><th id="1590">1590</th><td><i> *    SVGA_FIFO_CAP_ESCAPE</i></td></tr>
<tr><th id="1591">1591</th><td><i> */</i></td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td><b>typedef</b></td></tr>
<tr><th id="1594">1594</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1595">1595</th><td><b>struct</b> {</td></tr>
<tr><th id="1596">1596</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::nsid" title='(anonymous struct)::nsid' data-ref="(anonymous)::nsid">nsid</dfn>;</td></tr>
<tr><th id="1597">1597</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::size" title='(anonymous struct)::size' data-ref="(anonymous)::size">size</dfn>;</td></tr>
<tr><th id="1598">1598</th><td>   <i>/* followed by 'size' bytes of data */</i></td></tr>
<tr><th id="1599">1599</th><td>}</td></tr>
<tr><th id="1600">1600</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1601">1601</th><td><dfn class="typedef" id="SVGAFifoCmdEscape" title='SVGAFifoCmdEscape' data-type='struct SVGAFifoCmdEscape' data-ref="SVGAFifoCmdEscape">SVGAFifoCmdEscape</dfn>;</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><i>/*</i></td></tr>
<tr><th id="1605">1605</th><td><i> * SVGA_CMD_DEFINE_SCREEN --</i></td></tr>
<tr><th id="1606">1606</th><td><i> *</i></td></tr>
<tr><th id="1607">1607</th><td><i> *    Define or redefine an SVGAScreenObject. See the description of</i></td></tr>
<tr><th id="1608">1608</th><td><i> *    SVGAScreenObject above.  The video driver is responsible for</i></td></tr>
<tr><th id="1609">1609</th><td><i> *    generating new screen IDs. They should be small positive</i></td></tr>
<tr><th id="1610">1610</th><td><i> *    integers. The virtual device will have an implementation</i></td></tr>
<tr><th id="1611">1611</th><td><i> *    specific upper limit on the number of screen IDs</i></td></tr>
<tr><th id="1612">1612</th><td><i> *    supported. Drivers are responsible for recycling IDs. The first</i></td></tr>
<tr><th id="1613">1613</th><td><i> *    valid ID is zero.</i></td></tr>
<tr><th id="1614">1614</th><td><i> *</i></td></tr>
<tr><th id="1615">1615</th><td><i> *    - Interaction with other registers:</i></td></tr>
<tr><th id="1616">1616</th><td><i> *</i></td></tr>
<tr><th id="1617">1617</th><td><i> *    For backwards compatibility, when the GFB mode registers (WIDTH,</i></td></tr>
<tr><th id="1618">1618</th><td><i> *    HEIGHT, PITCHLOCK, BITS_PER_PIXEL) are modified, the SVGA device</i></td></tr>
<tr><th id="1619">1619</th><td><i> *    deletes all screens other than screen #0, and redefines screen</i></td></tr>
<tr><th id="1620">1620</th><td><i> *    #0 according to the specified mode. Drivers that use</i></td></tr>
<tr><th id="1621">1621</th><td><i> *    SVGA_CMD_DEFINE_SCREEN should destroy or redefine screen #0.</i></td></tr>
<tr><th id="1622">1622</th><td><i> *</i></td></tr>
<tr><th id="1623">1623</th><td><i> *    If you use screen objects, do not use the legacy multi-mon</i></td></tr>
<tr><th id="1624">1624</th><td><i> *    registers (SVGA_REG_NUM_GUEST_DISPLAYS, SVGA_REG_DISPLAY_*).</i></td></tr>
<tr><th id="1625">1625</th><td><i> *</i></td></tr>
<tr><th id="1626">1626</th><td><i> * Availability:</i></td></tr>
<tr><th id="1627">1627</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1628">1628</th><td><i> */</i></td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><b>typedef</b></td></tr>
<tr><th id="1631">1631</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1632">1632</th><td><b>struct</b> {</td></tr>
<tr><th id="1633">1633</th><td>   <a class="typedef" href="#SVGAScreenObject" title='SVGAScreenObject' data-type='struct SVGAScreenObject' data-ref="SVGAScreenObject">SVGAScreenObject</a> <dfn class="decl field" id="(anonymous)::screen" title='(anonymous struct)::screen' data-ref="(anonymous)::screen">screen</dfn>;   <i>/* Variable-length according to version */</i></td></tr>
<tr><th id="1634">1634</th><td>}</td></tr>
<tr><th id="1635">1635</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1636">1636</th><td><dfn class="typedef" id="SVGAFifoCmdDefineScreen" title='SVGAFifoCmdDefineScreen' data-type='struct SVGAFifoCmdDefineScreen' data-ref="SVGAFifoCmdDefineScreen">SVGAFifoCmdDefineScreen</dfn>;</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td><i>/*</i></td></tr>
<tr><th id="1640">1640</th><td><i> * SVGA_CMD_DESTROY_SCREEN --</i></td></tr>
<tr><th id="1641">1641</th><td><i> *</i></td></tr>
<tr><th id="1642">1642</th><td><i> *    Destroy an SVGAScreenObject. Its ID is immediately available for</i></td></tr>
<tr><th id="1643">1643</th><td><i> *    re-use.</i></td></tr>
<tr><th id="1644">1644</th><td><i> *</i></td></tr>
<tr><th id="1645">1645</th><td><i> * Availability:</i></td></tr>
<tr><th id="1646">1646</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1647">1647</th><td><i> */</i></td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><b>typedef</b></td></tr>
<tr><th id="1650">1650</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1651">1651</th><td><b>struct</b> {</td></tr>
<tr><th id="1652">1652</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::screenId" title='(anonymous struct)::screenId' data-ref="(anonymous)::screenId">screenId</dfn>;</td></tr>
<tr><th id="1653">1653</th><td>}</td></tr>
<tr><th id="1654">1654</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1655">1655</th><td><dfn class="typedef" id="SVGAFifoCmdDestroyScreen" title='SVGAFifoCmdDestroyScreen' data-type='struct SVGAFifoCmdDestroyScreen' data-ref="SVGAFifoCmdDestroyScreen">SVGAFifoCmdDestroyScreen</dfn>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td><i>/*</i></td></tr>
<tr><th id="1659">1659</th><td><i> * SVGA_CMD_DEFINE_GMRFB --</i></td></tr>
<tr><th id="1660">1660</th><td><i> *</i></td></tr>
<tr><th id="1661">1661</th><td><i> *    This command sets a piece of SVGA device state called the</i></td></tr>
<tr><th id="1662">1662</th><td><i> *    Guest Memory Region Framebuffer, or GMRFB. The GMRFB is a</i></td></tr>
<tr><th id="1663">1663</th><td><i> *    piece of light-weight state which identifies the location and</i></td></tr>
<tr><th id="1664">1664</th><td><i> *    format of an image in guest memory or in BAR1. The GMRFB has</i></td></tr>
<tr><th id="1665">1665</th><td><i> *    an arbitrary size, and it doesn't need to match the geometry</i></td></tr>
<tr><th id="1666">1666</th><td><i> *    of the GFB or any screen object.</i></td></tr>
<tr><th id="1667">1667</th><td><i> *</i></td></tr>
<tr><th id="1668">1668</th><td><i> *    The GMRFB can be redefined as often as you like. You could</i></td></tr>
<tr><th id="1669">1669</th><td><i> *    always use the same GMRFB, you could redefine it before</i></td></tr>
<tr><th id="1670">1670</th><td><i> *    rendering from a different guest screen, or you could even</i></td></tr>
<tr><th id="1671">1671</th><td><i> *    redefine it before every blit.</i></td></tr>
<tr><th id="1672">1672</th><td><i> *</i></td></tr>
<tr><th id="1673">1673</th><td><i> *    There are multiple ways to use this command. The simplest way is</i></td></tr>
<tr><th id="1674">1674</th><td><i> *    to use it to move the framebuffer either to elsewhere in the GFB</i></td></tr>
<tr><th id="1675">1675</th><td><i> *    (BAR1) memory region, or to a user-defined GMR. This lets a</i></td></tr>
<tr><th id="1676">1676</th><td><i> *    driver use a framebuffer allocated entirely out of normal system</i></td></tr>
<tr><th id="1677">1677</th><td><i> *    memory, which we encourage.</i></td></tr>
<tr><th id="1678">1678</th><td><i> *</i></td></tr>
<tr><th id="1679">1679</th><td><i> *    Another way to use this command is to set up a ring buffer of</i></td></tr>
<tr><th id="1680">1680</th><td><i> *    updates in GFB memory. If a driver wants to ensure that no</i></td></tr>
<tr><th id="1681">1681</th><td><i> *    frames are skipped by the SVGA device, it is important that the</i></td></tr>
<tr><th id="1682">1682</th><td><i> *    driver not modify the source data for a blit until the device is</i></td></tr>
<tr><th id="1683">1683</th><td><i> *    done processing the command. One efficient way to accomplish</i></td></tr>
<tr><th id="1684">1684</th><td><i> *    this is to use a ring of small DMA buffers. Each buffer is used</i></td></tr>
<tr><th id="1685">1685</th><td><i> *    for one blit, then we move on to the next buffer in the</i></td></tr>
<tr><th id="1686">1686</th><td><i> *    ring. The FENCE mechanism is used to protect each buffer from</i></td></tr>
<tr><th id="1687">1687</th><td><i> *    re-use until the device is finished with that buffer's</i></td></tr>
<tr><th id="1688">1688</th><td><i> *    corresponding blit.</i></td></tr>
<tr><th id="1689">1689</th><td><i> *</i></td></tr>
<tr><th id="1690">1690</th><td><i> *    This command does not affect the meaning of SVGA_CMD_UPDATE.</i></td></tr>
<tr><th id="1691">1691</th><td><i> *    UPDATEs always occur from the legacy GFB memory area. This</i></td></tr>
<tr><th id="1692">1692</th><td><i> *    command has no support for pseudocolor GMRFBs. Currently only</i></td></tr>
<tr><th id="1693">1693</th><td><i> *    true-color 15, 16, and 24-bit depths are supported. Future</i></td></tr>
<tr><th id="1694">1694</th><td><i> *    devices may expose capabilities for additional framebuffer</i></td></tr>
<tr><th id="1695">1695</th><td><i> *    formats.</i></td></tr>
<tr><th id="1696">1696</th><td><i> *</i></td></tr>
<tr><th id="1697">1697</th><td><i> *    The default GMRFB value is undefined. Drivers must always send</i></td></tr>
<tr><th id="1698">1698</th><td><i> *    this command at least once before performing any blit from the</i></td></tr>
<tr><th id="1699">1699</th><td><i> *    GMRFB.</i></td></tr>
<tr><th id="1700">1700</th><td><i> *</i></td></tr>
<tr><th id="1701">1701</th><td><i> * Availability:</i></td></tr>
<tr><th id="1702">1702</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1703">1703</th><td><i> */</i></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><b>typedef</b></td></tr>
<tr><th id="1706">1706</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1707">1707</th><td><b>struct</b> {</td></tr>
<tr><th id="1708">1708</th><td>   <a class="typedef" href="#SVGAGuestPtr" title='SVGAGuestPtr' data-type='struct SVGAGuestPtr' data-ref="SVGAGuestPtr">SVGAGuestPtr</a>        <dfn class="decl field" id="(anonymous)::ptr" title='(anonymous struct)::ptr' data-ref="(anonymous)::ptr">ptr</dfn>;</td></tr>
<tr><th id="1709">1709</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a>              <dfn class="decl field" id="(anonymous)::bytesPerLine" title='(anonymous struct)::bytesPerLine' data-ref="(anonymous)::bytesPerLine">bytesPerLine</dfn>;</td></tr>
<tr><th id="1710">1710</th><td>   <a class="typedef" href="#SVGAGMRImageFormat" title='SVGAGMRImageFormat' data-type='struct SVGAGMRImageFormat' data-ref="SVGAGMRImageFormat">SVGAGMRImageFormat</a>  <dfn class="decl field" id="(anonymous)::format" title='(anonymous struct)::format' data-ref="(anonymous)::format">format</dfn>;</td></tr>
<tr><th id="1711">1711</th><td>}</td></tr>
<tr><th id="1712">1712</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1713">1713</th><td><dfn class="typedef" id="SVGAFifoCmdDefineGMRFB" title='SVGAFifoCmdDefineGMRFB' data-type='struct SVGAFifoCmdDefineGMRFB' data-ref="SVGAFifoCmdDefineGMRFB">SVGAFifoCmdDefineGMRFB</dfn>;</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td><i>/*</i></td></tr>
<tr><th id="1717">1717</th><td><i> * SVGA_CMD_BLIT_GMRFB_TO_SCREEN --</i></td></tr>
<tr><th id="1718">1718</th><td><i> *</i></td></tr>
<tr><th id="1719">1719</th><td><i> *    This is a guest-to-host blit. It performs a DMA operation to</i></td></tr>
<tr><th id="1720">1720</th><td><i> *    copy a rectangular region of pixels from the current GMRFB to</i></td></tr>
<tr><th id="1721">1721</th><td><i> *    a ScreenObject.</i></td></tr>
<tr><th id="1722">1722</th><td><i> *</i></td></tr>
<tr><th id="1723">1723</th><td><i> *    The destination coordinate may be specified relative to a</i></td></tr>
<tr><th id="1724">1724</th><td><i> *    screen's origin.  The provided screen ID must be valid.</i></td></tr>
<tr><th id="1725">1725</th><td><i> *</i></td></tr>
<tr><th id="1726">1726</th><td><i> *    The SVGA device is guaranteed to finish reading from the GMRFB</i></td></tr>
<tr><th id="1727">1727</th><td><i> *    by the time any subsequent FENCE commands are reached.</i></td></tr>
<tr><th id="1728">1728</th><td><i> *</i></td></tr>
<tr><th id="1729">1729</th><td><i> *    This command consumes an annotation. See the</i></td></tr>
<tr><th id="1730">1730</th><td><i> *    SVGA_CMD_ANNOTATION_* commands for details.</i></td></tr>
<tr><th id="1731">1731</th><td><i> *</i></td></tr>
<tr><th id="1732">1732</th><td><i> * Availability:</i></td></tr>
<tr><th id="1733">1733</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1734">1734</th><td><i> */</i></td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td><b>typedef</b></td></tr>
<tr><th id="1737">1737</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1738">1738</th><td><b>struct</b> {</td></tr>
<tr><th id="1739">1739</th><td>   <a class="typedef" href="#SVGASignedPoint" title='SVGASignedPoint' data-type='struct SVGASignedPoint' data-ref="SVGASignedPoint">SVGASignedPoint</a>  <dfn class="decl field" id="(anonymous)::srcOrigin" title='(anonymous struct)::srcOrigin' data-ref="(anonymous)::srcOrigin">srcOrigin</dfn>;</td></tr>
<tr><th id="1740">1740</th><td>   <a class="typedef" href="#SVGASignedRect" title='SVGASignedRect' data-type='struct SVGASignedRect' data-ref="SVGASignedRect">SVGASignedRect</a>   <dfn class="decl field" id="(anonymous)::destRect" title='(anonymous struct)::destRect' data-ref="(anonymous)::destRect">destRect</dfn>;</td></tr>
<tr><th id="1741">1741</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a>           <dfn class="decl field" id="(anonymous)::destScreenId" title='(anonymous struct)::destScreenId' data-ref="(anonymous)::destScreenId">destScreenId</dfn>;</td></tr>
<tr><th id="1742">1742</th><td>}</td></tr>
<tr><th id="1743">1743</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1744">1744</th><td><dfn class="typedef" id="SVGAFifoCmdBlitGMRFBToScreen" title='SVGAFifoCmdBlitGMRFBToScreen' data-type='struct SVGAFifoCmdBlitGMRFBToScreen' data-ref="SVGAFifoCmdBlitGMRFBToScreen">SVGAFifoCmdBlitGMRFBToScreen</dfn>;</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><i>/*</i></td></tr>
<tr><th id="1748">1748</th><td><i> * SVGA_CMD_BLIT_SCREEN_TO_GMRFB --</i></td></tr>
<tr><th id="1749">1749</th><td><i> *</i></td></tr>
<tr><th id="1750">1750</th><td><i> *    This is a host-to-guest blit. It performs a DMA operation to</i></td></tr>
<tr><th id="1751">1751</th><td><i> *    copy a rectangular region of pixels from a single ScreenObject</i></td></tr>
<tr><th id="1752">1752</th><td><i> *    back to the current GMRFB.</i></td></tr>
<tr><th id="1753">1753</th><td><i> *</i></td></tr>
<tr><th id="1754">1754</th><td><i> *    The source coordinate is specified relative to a screen's</i></td></tr>
<tr><th id="1755">1755</th><td><i> *    origin.  The provided screen ID must be valid. If any parameters</i></td></tr>
<tr><th id="1756">1756</th><td><i> *    are invalid, the resulting pixel values are undefined.</i></td></tr>
<tr><th id="1757">1757</th><td><i> *</i></td></tr>
<tr><th id="1758">1758</th><td><i> *    The SVGA device is guaranteed to finish writing to the GMRFB by</i></td></tr>
<tr><th id="1759">1759</th><td><i> *    the time any subsequent FENCE commands are reached.</i></td></tr>
<tr><th id="1760">1760</th><td><i> *</i></td></tr>
<tr><th id="1761">1761</th><td><i> * Availability:</i></td></tr>
<tr><th id="1762">1762</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1763">1763</th><td><i> */</i></td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td><b>typedef</b></td></tr>
<tr><th id="1766">1766</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1767">1767</th><td><b>struct</b> {</td></tr>
<tr><th id="1768">1768</th><td>   <a class="typedef" href="#SVGASignedPoint" title='SVGASignedPoint' data-type='struct SVGASignedPoint' data-ref="SVGASignedPoint">SVGASignedPoint</a>  <dfn class="decl field" id="(anonymous)::destOrigin" title='(anonymous struct)::destOrigin' data-ref="(anonymous)::destOrigin">destOrigin</dfn>;</td></tr>
<tr><th id="1769">1769</th><td>   <a class="typedef" href="#SVGASignedRect" title='SVGASignedRect' data-type='struct SVGASignedRect' data-ref="SVGASignedRect">SVGASignedRect</a>   <dfn class="decl field" id="(anonymous)::srcRect" title='(anonymous struct)::srcRect' data-ref="(anonymous)::srcRect">srcRect</dfn>;</td></tr>
<tr><th id="1770">1770</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a>           <dfn class="decl field" id="(anonymous)::srcScreenId" title='(anonymous struct)::srcScreenId' data-ref="(anonymous)::srcScreenId">srcScreenId</dfn>;</td></tr>
<tr><th id="1771">1771</th><td>}</td></tr>
<tr><th id="1772">1772</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1773">1773</th><td><dfn class="typedef" id="SVGAFifoCmdBlitScreenToGMRFB" title='SVGAFifoCmdBlitScreenToGMRFB' data-type='struct SVGAFifoCmdBlitScreenToGMRFB' data-ref="SVGAFifoCmdBlitScreenToGMRFB">SVGAFifoCmdBlitScreenToGMRFB</dfn>;</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><i>/*</i></td></tr>
<tr><th id="1777">1777</th><td><i> * SVGA_CMD_ANNOTATION_FILL --</i></td></tr>
<tr><th id="1778">1778</th><td><i> *</i></td></tr>
<tr><th id="1779">1779</th><td><i> *    The annotation commands have been deprecated, should not be used</i></td></tr>
<tr><th id="1780">1780</th><td><i> *    by new drivers.  They used to provide performance hints to the SVGA</i></td></tr>
<tr><th id="1781">1781</th><td><i> *    device about the content of screen updates, but newer SVGA devices</i></td></tr>
<tr><th id="1782">1782</th><td><i> *    ignore these.</i></td></tr>
<tr><th id="1783">1783</th><td><i> *</i></td></tr>
<tr><th id="1784">1784</th><td><i> * Availability:</i></td></tr>
<tr><th id="1785">1785</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1786">1786</th><td><i> */</i></td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td><b>typedef</b></td></tr>
<tr><th id="1789">1789</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1790">1790</th><td><b>struct</b> {</td></tr>
<tr><th id="1791">1791</th><td>   <a class="typedef" href="#SVGAColorBGRX" title='SVGAColorBGRX' data-type='struct SVGAColorBGRX' data-ref="SVGAColorBGRX">SVGAColorBGRX</a>  <dfn class="decl field" id="(anonymous)::color" title='(anonymous struct)::color' data-ref="(anonymous)::color">color</dfn>;</td></tr>
<tr><th id="1792">1792</th><td>}</td></tr>
<tr><th id="1793">1793</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1794">1794</th><td><dfn class="typedef" id="SVGAFifoCmdAnnotationFill" title='SVGAFifoCmdAnnotationFill' data-type='struct SVGAFifoCmdAnnotationFill' data-ref="SVGAFifoCmdAnnotationFill">SVGAFifoCmdAnnotationFill</dfn>;</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td><i>/*</i></td></tr>
<tr><th id="1798">1798</th><td><i> * SVGA_CMD_ANNOTATION_COPY --</i></td></tr>
<tr><th id="1799">1799</th><td><i> *</i></td></tr>
<tr><th id="1800">1800</th><td><i> *    The annotation commands have been deprecated, should not be used</i></td></tr>
<tr><th id="1801">1801</th><td><i> *    by new drivers.  They used to provide performance hints to the SVGA</i></td></tr>
<tr><th id="1802">1802</th><td><i> *    device about the content of screen updates, but newer SVGA devices</i></td></tr>
<tr><th id="1803">1803</th><td><i> *    ignore these.</i></td></tr>
<tr><th id="1804">1804</th><td><i> *</i></td></tr>
<tr><th id="1805">1805</th><td><i> * Availability:</i></td></tr>
<tr><th id="1806">1806</th><td><i> *    SVGA_FIFO_CAP_SCREEN_OBJECT or SVGA_FIFO_CAP_SCREEN_OBJECT_2</i></td></tr>
<tr><th id="1807">1807</th><td><i> */</i></td></tr>
<tr><th id="1808">1808</th><td></td></tr>
<tr><th id="1809">1809</th><td><b>typedef</b></td></tr>
<tr><th id="1810">1810</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1811">1811</th><td><b>struct</b> {</td></tr>
<tr><th id="1812">1812</th><td>   <a class="typedef" href="#SVGASignedPoint" title='SVGASignedPoint' data-type='struct SVGASignedPoint' data-ref="SVGASignedPoint">SVGASignedPoint</a>  <dfn class="decl field" id="(anonymous)::srcOrigin" title='(anonymous struct)::srcOrigin' data-ref="(anonymous)::srcOrigin">srcOrigin</dfn>;</td></tr>
<tr><th id="1813">1813</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a>           <dfn class="decl field" id="(anonymous)::srcScreenId" title='(anonymous struct)::srcScreenId' data-ref="(anonymous)::srcScreenId">srcScreenId</dfn>;</td></tr>
<tr><th id="1814">1814</th><td>}</td></tr>
<tr><th id="1815">1815</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1816">1816</th><td><dfn class="typedef" id="SVGAFifoCmdAnnotationCopy" title='SVGAFifoCmdAnnotationCopy' data-type='struct SVGAFifoCmdAnnotationCopy' data-ref="SVGAFifoCmdAnnotationCopy">SVGAFifoCmdAnnotationCopy</dfn>;</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td><i>/*</i></td></tr>
<tr><th id="1820">1820</th><td><i> * SVGA_CMD_DEFINE_GMR2 --</i></td></tr>
<tr><th id="1821">1821</th><td><i> *</i></td></tr>
<tr><th id="1822">1822</th><td><i> *    Define guest memory region v2.  See the description of GMRs above.</i></td></tr>
<tr><th id="1823">1823</th><td><i> *</i></td></tr>
<tr><th id="1824">1824</th><td><i> * Availability:</i></td></tr>
<tr><th id="1825">1825</th><td><i> *    SVGA_CAP_GMR2</i></td></tr>
<tr><th id="1826">1826</th><td><i> */</i></td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td><b>typedef</b></td></tr>
<tr><th id="1829">1829</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1830">1830</th><td><b>struct</b> {</td></tr>
<tr><th id="1831">1831</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::gmrId" title='(anonymous struct)::gmrId' data-ref="(anonymous)::gmrId">gmrId</dfn>;</td></tr>
<tr><th id="1832">1832</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::numPages" title='(anonymous struct)::numPages' data-ref="(anonymous)::numPages">numPages</dfn>;</td></tr>
<tr><th id="1833">1833</th><td>}</td></tr>
<tr><th id="1834">1834</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1835">1835</th><td><dfn class="typedef" id="SVGAFifoCmdDefineGMR2" title='SVGAFifoCmdDefineGMR2' data-type='struct SVGAFifoCmdDefineGMR2' data-ref="SVGAFifoCmdDefineGMR2">SVGAFifoCmdDefineGMR2</dfn>;</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td><i>/*</i></td></tr>
<tr><th id="1839">1839</th><td><i> * SVGA_CMD_REMAP_GMR2 --</i></td></tr>
<tr><th id="1840">1840</th><td><i> *</i></td></tr>
<tr><th id="1841">1841</th><td><i> *    Remap guest memory region v2.  See the description of GMRs above.</i></td></tr>
<tr><th id="1842">1842</th><td><i> *</i></td></tr>
<tr><th id="1843">1843</th><td><i> *    This command allows guest to modify a portion of an existing GMR by</i></td></tr>
<tr><th id="1844">1844</th><td><i> *    invalidating it or reassigning it to different guest physical pages.</i></td></tr>
<tr><th id="1845">1845</th><td><i> *    The pages are identified by physical page number (PPN).  The pages</i></td></tr>
<tr><th id="1846">1846</th><td><i> *    are assumed to be pinned and valid for DMA operations.</i></td></tr>
<tr><th id="1847">1847</th><td><i> *</i></td></tr>
<tr><th id="1848">1848</th><td><i> *    Description of command flags:</i></td></tr>
<tr><th id="1849">1849</th><td><i> *</i></td></tr>
<tr><th id="1850">1850</th><td><i> *    SVGA_REMAP_GMR2_VIA_GMR: If enabled, references a PPN list in a GMR.</i></td></tr>
<tr><th id="1851">1851</th><td><i> *       The PPN list must not overlap with the remap region (this can be</i></td></tr>
<tr><th id="1852">1852</th><td><i> *       handled trivially by referencing a separate GMR).  If flag is</i></td></tr>
<tr><th id="1853">1853</th><td><i> *       disabled, PPN list is appended to SVGARemapGMR command.</i></td></tr>
<tr><th id="1854">1854</th><td><i> *</i></td></tr>
<tr><th id="1855">1855</th><td><i> *    SVGA_REMAP_GMR2_PPN64: If set, PPN list is in PPN64 format, otherwise</i></td></tr>
<tr><th id="1856">1856</th><td><i> *       it is in PPN32 format.</i></td></tr>
<tr><th id="1857">1857</th><td><i> *</i></td></tr>
<tr><th id="1858">1858</th><td><i> *    SVGA_REMAP_GMR2_SINGLE_PPN: If set, PPN list contains a single entry.</i></td></tr>
<tr><th id="1859">1859</th><td><i> *       A single PPN can be used to invalidate a portion of a GMR or</i></td></tr>
<tr><th id="1860">1860</th><td><i> *       map it to to a single guest scratch page.</i></td></tr>
<tr><th id="1861">1861</th><td><i> *</i></td></tr>
<tr><th id="1862">1862</th><td><i> * Availability:</i></td></tr>
<tr><th id="1863">1863</th><td><i> *    SVGA_CAP_GMR2</i></td></tr>
<tr><th id="1864">1864</th><td><i> */</i></td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="1867">1867</th><td>   <dfn class="enum" id="SVGA_REMAP_GMR2_PPN32" title='SVGA_REMAP_GMR2_PPN32' data-ref="SVGA_REMAP_GMR2_PPN32">SVGA_REMAP_GMR2_PPN32</dfn>         = <var>0</var>,</td></tr>
<tr><th id="1868">1868</th><td>   <dfn class="enum" id="SVGA_REMAP_GMR2_VIA_GMR" title='SVGA_REMAP_GMR2_VIA_GMR' data-ref="SVGA_REMAP_GMR2_VIA_GMR">SVGA_REMAP_GMR2_VIA_GMR</dfn>       = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="1869">1869</th><td>   <dfn class="enum" id="SVGA_REMAP_GMR2_PPN64" title='SVGA_REMAP_GMR2_PPN64' data-ref="SVGA_REMAP_GMR2_PPN64">SVGA_REMAP_GMR2_PPN64</dfn>         = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="1870">1870</th><td>   <dfn class="enum" id="SVGA_REMAP_GMR2_SINGLE_PPN" title='SVGA_REMAP_GMR2_SINGLE_PPN' data-ref="SVGA_REMAP_GMR2_SINGLE_PPN">SVGA_REMAP_GMR2_SINGLE_PPN</dfn>    = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="1871">1871</th><td>} <dfn class="typedef" id="SVGARemapGMR2Flags" title='SVGARemapGMR2Flags' data-type='enum SVGARemapGMR2Flags' data-ref="SVGARemapGMR2Flags">SVGARemapGMR2Flags</dfn>;</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td><b>typedef</b></td></tr>
<tr><th id="1874">1874</th><td><u>#include <a href="vmware_pack_begin.h.html">"vmware_pack_begin.h"</a></u></td></tr>
<tr><th id="1875">1875</th><td><b>struct</b> {</td></tr>
<tr><th id="1876">1876</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::gmrId" title='(anonymous struct)::gmrId' data-ref="(anonymous)::gmrId">gmrId</dfn>;</td></tr>
<tr><th id="1877">1877</th><td>   <a class="typedef" href="#SVGARemapGMR2Flags" title='SVGARemapGMR2Flags' data-type='enum SVGARemapGMR2Flags' data-ref="SVGARemapGMR2Flags">SVGARemapGMR2Flags</a> <dfn class="decl field" id="(anonymous)::flags" title='(anonymous struct)::flags' data-ref="(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="1878">1878</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::offsetPages" title='(anonymous struct)::offsetPages' data-ref="(anonymous)::offsetPages">offsetPages</dfn>; <i>/* offset in pages to begin remap */</i></td></tr>
<tr><th id="1879">1879</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::numPages" title='(anonymous struct)::numPages' data-ref="(anonymous)::numPages">numPages</dfn>; <i>/* number of pages to remap */</i></td></tr>
<tr><th id="1880">1880</th><td>   <i>/*</i></td></tr>
<tr><th id="1881">1881</th><td><i>    * Followed by additional data depending on SVGARemapGMR2Flags.</i></td></tr>
<tr><th id="1882">1882</th><td><i>    *</i></td></tr>
<tr><th id="1883">1883</th><td><i>    * If flag SVGA_REMAP_GMR2_VIA_GMR is set, single SVGAGuestPtr follows.</i></td></tr>
<tr><th id="1884">1884</th><td><i>    * Otherwise an array of page descriptors in PPN32 or PPN64 format</i></td></tr>
<tr><th id="1885">1885</th><td><i>    * (according to flag SVGA_REMAP_GMR2_PPN64) follows.  If flag</i></td></tr>
<tr><th id="1886">1886</th><td><i>    * SVGA_REMAP_GMR2_SINGLE_PPN is set, array contains a single entry.</i></td></tr>
<tr><th id="1887">1887</th><td><i>    */</i></td></tr>
<tr><th id="1888">1888</th><td>}</td></tr>
<tr><th id="1889">1889</th><td><u>#include <a href="vmware_pack_end.h.html">"vmware_pack_end.h"</a></u></td></tr>
<tr><th id="1890">1890</th><td><dfn class="typedef" id="SVGAFifoCmdRemapGMR2" title='SVGAFifoCmdRemapGMR2' data-type='struct SVGAFifoCmdRemapGMR2' data-ref="SVGAFifoCmdRemapGMR2">SVGAFifoCmdRemapGMR2</dfn>;</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td><i>/*</i></td></tr>
<tr><th id="1894">1894</th><td><i> * Size of SVGA device memory such as frame buffer and FIFO.</i></td></tr>
<tr><th id="1895">1895</th><td><i> */</i></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_MIN_SIZE" data-ref="_M/SVGA_VRAM_MIN_SIZE">SVGA_VRAM_MIN_SIZE</dfn>             (4 * 640 * 480) /* bytes */</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_MIN_SIZE_3D" data-ref="_M/SVGA_VRAM_MIN_SIZE_3D">SVGA_VRAM_MIN_SIZE_3D</dfn>       (16 * 1024 * 1024)</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_MAX_SIZE" data-ref="_M/SVGA_VRAM_MAX_SIZE">SVGA_VRAM_MAX_SIZE</dfn>         (128 * 1024 * 1024)</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/SVGA_MEMORY_SIZE_MAX" data-ref="_M/SVGA_MEMORY_SIZE_MAX">SVGA_MEMORY_SIZE_MAX</dfn>      (1024 * 1024 * 1024)</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_SIZE_MAX" data-ref="_M/SVGA_FIFO_SIZE_MAX">SVGA_FIFO_SIZE_MAX</dfn>           (2 * 1024 * 1024)</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/SVGA_GRAPHICS_MEMORY_KB_MIN" data-ref="_M/SVGA_GRAPHICS_MEMORY_KB_MIN">SVGA_GRAPHICS_MEMORY_KB_MIN</dfn>       (32 * 1024)</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/SVGA_GRAPHICS_MEMORY_KB_MAX" data-ref="_M/SVGA_GRAPHICS_MEMORY_KB_MAX">SVGA_GRAPHICS_MEMORY_KB_MAX</dfn>       (2 * 1024 * 1024)</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/SVGA_GRAPHICS_MEMORY_KB_DEFAULT" data-ref="_M/SVGA_GRAPHICS_MEMORY_KB_DEFAULT">SVGA_GRAPHICS_MEMORY_KB_DEFAULT</dfn>   (256 * 1024)</u></td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_SIZE_W2K" data-ref="_M/SVGA_VRAM_SIZE_W2K">SVGA_VRAM_SIZE_W2K</dfn>          (64 * 1024 * 1024) /* 64 MB */</u></td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td><i>/*</i></td></tr>
<tr><th id="1908">1908</th><td><i> * To simplify autoDetect display configuration, support a minimum of</i></td></tr>
<tr><th id="1909">1909</th><td><i> * two 1920x1200 monitors, 32bpp, side-by-side, optionally rotated:</i></td></tr>
<tr><th id="1910">1910</th><td><i> *   numDisplays = 2</i></td></tr>
<tr><th id="1911">1911</th><td><i> *   maxWidth = numDisplay * 1920 = 3840</i></td></tr>
<tr><th id="1912">1912</th><td><i> *   maxHeight = rotated width of single monitor = 1920</i></td></tr>
<tr><th id="1913">1913</th><td><i> *   vramSize = maxWidth * maxHeight * 4 = 29491200</i></td></tr>
<tr><th id="1914">1914</th><td><i> */</i></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_SIZE_AUTODETECT" data-ref="_M/SVGA_VRAM_SIZE_AUTODETECT">SVGA_VRAM_SIZE_AUTODETECT</dfn>   (32 * 1024 * 1024)</u></td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td><u>#<span data-ppcond="1917">if</span> defined(<span class="macro" data-ref="_M/VMX86_SERVER">VMX86_SERVER</span>)</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define SVGA_VRAM_SIZE               (4 * 1024 * 1024)</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define SVGA_VRAM_SIZE_3D           (64 * 1024 * 1024)</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define SVGA_FIFO_SIZE                    (256 * 1024)</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define SVGA_FIFO_SIZE_3D                 (516 * 1024)</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define SVGA_MEMORY_SIZE_DEFAULT   (160 * 1024 * 1024)</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define SVGA_AUTODETECT_DEFAULT                  FALSE</u></td></tr>
<tr><th id="1924">1924</th><td><u>#<span data-ppcond="1917">else</span></u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_SIZE" data-ref="_M/SVGA_VRAM_SIZE">SVGA_VRAM_SIZE</dfn>              (16 * 1024 * 1024)</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_SIZE_3D" data-ref="_M/SVGA_VRAM_SIZE_3D">SVGA_VRAM_SIZE_3D</dfn>           SVGA_VRAM_MAX_SIZE</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_SIZE" data-ref="_M/SVGA_FIFO_SIZE">SVGA_FIFO_SIZE</dfn>               (2 * 1024 * 1024)</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_SIZE_3D" data-ref="_M/SVGA_FIFO_SIZE_3D">SVGA_FIFO_SIZE_3D</dfn>               SVGA_FIFO_SIZE</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/SVGA_MEMORY_SIZE_DEFAULT" data-ref="_M/SVGA_MEMORY_SIZE_DEFAULT">SVGA_MEMORY_SIZE_DEFAULT</dfn>   (768 * 1024 * 1024)</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/SVGA_AUTODETECT_DEFAULT" data-ref="_M/SVGA_AUTODETECT_DEFAULT">SVGA_AUTODETECT_DEFAULT</dfn>                   TRUE</u></td></tr>
<tr><th id="1931">1931</th><td><u>#<span data-ppcond="1917">endif</span></u></td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/SVGA_FIFO_SIZE_GBOBJECTS" data-ref="_M/SVGA_FIFO_SIZE_GBOBJECTS">SVGA_FIFO_SIZE_GBOBJECTS</dfn>          (256 * 1024)</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/SVGA_VRAM_SIZE_GBOBJECTS" data-ref="_M/SVGA_VRAM_SIZE_GBOBJECTS">SVGA_VRAM_SIZE_GBOBJECTS</dfn>     (4 * 1024 * 1024)</u></td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td><u>#<span data-ppcond="32">endif</span></u></td></tr>
<tr><th id="1937">1937</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../vmwgfx_binding.c.html'>linux-4.14.y/drivers/gpu/drm/vmwgfx/vmwgfx_binding.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
