$date
	Wed Feb 18 15:57:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_lab3 $end
$var wire 3 ! s [2:0] $end
$var wire 1 " co $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$scope module UUT $end
$var wire 3 % a [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 3 ' s [2:0] $end
$var wire 1 " co $end
$var wire 4 ( c [3:0] $end
$scope module adders[0] $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c_in $end
$var wire 1 , c_out $end
$var wire 1 - s $end
$upscope $end
$scope module adders[1] $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 c_in $end
$var wire 1 1 c_out $end
$var wire 1 2 s $end
$upscope $end
$scope module adders[2] $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c_in $end
$var wire 1 6 c_out $end
$var wire 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1000
b1 !
b1 '
1-
1)
b1 #
b1 %
#3000
12
10
b10 (
1,
b10 !
b10 '
0-
1*
b1 $
b1 &
#4000
00
07
05
0,
1-
b11 !
b11 '
12
b0 (
01
0)
1.
b10 #
b10 %
#6000
17
15
b100 (
11
0-
b100 !
b100 '
02
0*
1/
b10 $
b10 &
#7000
b101 !
b101 '
1-
1)
b11 #
b11 %
#9000
12
10
b110 (
1,
b110 !
b110 '
0-
1*
b11 $
b11 &
#10000
05
01
00
0,
0"
1-
12
b111 !
b111 '
17
b0 (
06
0)
0.
13
b100 #
b100 %
#12000
1"
b1000 (
16
0-
02
b0 !
b0 '
07
0*
0/
14
b100 $
b100 &
#13000
b1 !
b1 '
1-
1)
b101 #
b101 %
#15000
12
10
b1010 (
1,
b10 !
b10 '
0-
1*
b101 $
b101 &
#16000
00
07
05
0,
1-
b11 !
b11 '
12
b1000 (
01
0)
1.
b110 #
b110 %
#17000
