// Seed: 1989468112
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    input supply1 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    output tri1 id_8
);
  always_latch @(posedge {1, 1});
  module_0(
      id_3, id_1, id_4, id_8, id_5, id_3, id_7, id_1, id_0, id_2, id_1, id_0, id_5, id_1, id_1
  );
endmodule
