#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 12:12:04 2025
# Process ID         : 25228
# Current directory  : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2
# Command line       : vivado.exe -mode batch -source TEMPORARY_converters.tcl
# Log file           : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/vivado.log
# Journal file       : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 18253 MB
# Total Virtual      : 51989 MB
# Available Virtual  : 22021 MB
#-----------------------------------------------------------
source TEMPORARY_converters.tcl
# create_project hft_proj ./src/hft_proj -part xc7z020-clg400-1 -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 620.137 ; gain = 191.309
# set_property ip_repo_paths [list \
#     [file normalize ./src/fast_hls] \
#     [file normalize ./src/order_book_hls] \
#     [file normalize ./src/threshold_hls] \
#     [file normalize ./src/microblaze_to_switch_hls] \
#     [file normalize ./src/udp_hls] \
# ] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
# source [file normalize ./pynq_block_design.tcl]   
## create_bd_design design_1
Wrote  : <C:\Users\ruuud\spring2025\cse145\WORKINGPROJECTIDEA\HFT_PYNQZ1-Z2\src\hft_proj\hft_proj.srcs\sources_1\bd\design_1\design_1.bd> 
## set_property board_part "www.digilentinc.com:pynq-z1:part0:1.0" [current_project]
## create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
## apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 \
##   -config {\
##     make_external "FIXED_IO DDR" \
##     apply_board_preset "1" \
##     Master "Disable" \
##     Slave  "Disable"\
##   } [get_bd_cells processing_system7_0]
## set ps7 [get_bd_cells processing_system7_0]
## set_property -dict [list \
##   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ   {100}    \
##   CONFIG.PCW_USE_S_AXI_HP0               {1}      \
##   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE     {1}      \
##   CONFIG.PCW_ENET0_ENET0_IO              {MIO 16 .. 27} \
##   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE       {1}      \
##   CONFIG.PCW_ENET0_GRP_MDIO_IO           {MIO 52 .. 53} \
##   CONFIG.PCW_ENET0_RESET_ENABLE          {0} \
##   CONFIG.PCW_ENET_RESET_ENABLE           {0} \
##   CONFIG.PCW_USE_S_AXI_GP0               {0} \
## ] $ps7
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
## create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
## set_property -dict [list CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
## connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
## create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
## connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
## connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
## set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/S00_ACLK]
## connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp0_interconnect
## set_property -dict [list \
##     CONFIG.NUM_SI {3} \
##     CONFIG.NUM_MI {1} \
##     CONFIG.S00_DATA_WIDTH {32} \
##     CONFIG.S01_DATA_WIDTH {32} \
##     CONFIG.S02_DATA_WIDTH {32} \
##     CONFIG.M00_DATA_WIDTH {64} \
##     CONFIG.STRATEGY {1} \
## ] [get_bd_cells axi_hp0_interconnect]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter M00_DATA_WIDTH on /axi_hp0_interconnect. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter S00_DATA_WIDTH on /axi_hp0_interconnect. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter S01_DATA_WIDTH on /axi_hp0_interconnect. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter S02_DATA_WIDTH on /axi_hp0_interconnect. It is read-only.
## set_property -dict [list \
##     CONFIG.S00_HAS_REGSLICE {0} \
##     CONFIG.S01_HAS_REGSLICE {0} \
##     CONFIG.S02_HAS_REGSLICE {0} \
##     CONFIG.M00_HAS_REGSLICE {0} \
## ] [get_bd_cells axi_hp0_interconnect]
## create_bd_cell -type ip -vlnv xilinx.com:hls:fast_protocol:1.0 fast_protocol_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins fast_protocol_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins fast_protocol_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:order_book:1.0 order_book_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins order_book_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins order_book_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:simple_threshold:1.0 simple_threshold_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins simple_threshold_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins simple_threshold_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:hls:MicroblazeToSwitch:1.0 MicroblazeToSwitch_0
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins MicroblazeToSwitch_0/ap_clk]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins MicroblazeToSwitch_0/ap_rst_n]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 order_data_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 top_bid_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 top_ask_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 meta_converter
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 time_converter_in
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 time_converter_out
## foreach conv {order_data_converter top_bid_converter top_ask_converter \
##               meta_converter time_converter_in time_converter_out} {
##   connect_bd_net \
##     [get_bd_pins clk_wiz_0/clk_out1] \
##     [get_bd_pins ${conv}/aclk]
## 
##   connect_bd_net \
##     [get_bd_pins proc_sys_reset_0/peripheral_aresetn] \
##     [get_bd_pins ${conv}/aresetn]
## }
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells top_bid_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells top_ask_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {16} \
##   CONFIG.M_TDATA_NUM_BYTES {12} \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells meta_converter]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {4}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells time_converter_in]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {4}  \
##   CONFIG.M_TDATA_NUM_BYTES {8}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells time_converter_out]
## set_property -dict [list \
##   CONFIG.S_TDATA_NUM_BYTES {8}  \
##   CONFIG.M_TDATA_NUM_BYTES {8}  \
##   CONFIG.HAS_TLAST         {1}  \
##   CONFIG.HAS_TKEEP         {0}  \
##   CONFIG.HAS_TSTRB         {0}  \
## ] [get_bd_cells order_data_converter]
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 order_fifo
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 meta_fifo
## create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 time_fifo
## foreach fifo {order_fifo meta_fifo time_fifo} {
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $fifo/s_axis_aclk]
##     connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $fifo/s_axis_aresetn]
## }
## foreach fifo {order_fifo meta_fifo time_fifo} {
##     set_property -dict [list \
##         CONFIG.FIFO_MEMORY_TYPE  {Distributed RAM} \
##         CONFIG.FIFO_DEPTH        {32} \
##         CONFIG.FIFO_MODE         {1} \
##         CONFIG.HAS_TLAST         {1} \
##         CONFIG.HAS_TKEEP         {0} \
##         CONFIG.HAS_TSTRB         {0} \
##         CONFIG.TDATA_NUM_BYTES   {8} \
##         CONFIG.TUSER_WIDTH       {0} \
##     ] [get_bd_cells $fifo]
## }
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_order
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_meta
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_time
## foreach dma {axi_dma_order axi_dma_meta axi_dma_time} {
##     set_property -dict [list \
##         CONFIG.c_include_sg {0} \
##         CONFIG.c_include_mm2s {0} \
##         CONFIG.c_sg_include_stscntrl_strm {0} \
##         CONFIG.c_sg_length_width {8} \
##         CONFIG.c_s2mm_burst_size {16} \
##         CONFIG.c_micro_dma {1} \
##         CONFIG.c_addr_width {32} \
##     ] [get_bd_cells $dma]
##     
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $dma/s_axi_lite_aclk]
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins $dma/m_axi_s2mm_aclk]
##     connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $dma/axi_resetn]
## }
## create_bd_port -dir O -from 3 -to 0 led_l
## create_bd_port -dir I user_sw_l
## create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
## set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
## connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_ports led_l]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins xlconcat_0/In0]
## connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins xlconcat_0/In1]
## connect_bd_net [get_bd_ports user_sw_l] [get_bd_pins xlconcat_0/In2]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins xlconcat_0/In3]
## connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
## connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins order_book_0/s_axi_control]
## connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins MicroblazeToSwitch_0/s_axi_control]
## connect_bd_intf_net [get_bd_intf_pins axi_dma_order/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
## connect_bd_intf_net [get_bd_intf_pins axi_dma_meta/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
## connect_bd_intf_net [get_bd_intf_pins axi_dma_time/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
## for {set i 0} {$i < 5} {incr i} {
##     connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/M0${i}_ACLK]
##     connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M0${i}_ARESETN]
## }
## connect_bd_intf_net [get_bd_intf_pins axi_dma_order/M_AXI_S2MM] [get_bd_intf_pins axi_hp0_interconnect/S00_AXI]
## connect_bd_intf_net [get_bd_intf_pins axi_dma_meta/M_AXI_S2MM] [get_bd_intf_pins axi_hp0_interconnect/S01_AXI] 
## connect_bd_intf_net [get_bd_intf_pins axi_dma_time/M_AXI_S2MM] [get_bd_intf_pins axi_hp0_interconnect/S02_AXI]
## connect_bd_intf_net [get_bd_intf_pins axi_hp0_interconnect/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_hp0_interconnect/ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_hp0_interconnect/S00_ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_hp0_interconnect/S01_ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_hp0_interconnect/S02_ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_hp0_interconnect/M00_ACLK]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
## connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_hp0_interconnect/ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_hp0_interconnect/S00_ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_hp0_interconnect/S01_ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_hp0_interconnect/S02_ARESETN]
## connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_hp0_interconnect/M00_ARESETN]
## connect_bd_intf_net [get_bd_intf_pins fast_protocol_0/order_to_book] [get_bd_intf_pins order_data_converter/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins order_data_converter/M_AXIS] [get_bd_intf_pins order_book_0/order_stream]
## connect_bd_intf_net [get_bd_intf_pins fast_protocol_0/metadata_to_book] [get_bd_intf_pins order_book_0/incoming_meta]
## connect_bd_intf_net [get_bd_intf_pins fast_protocol_0/time_to_book] [get_bd_intf_pins time_converter_in/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins time_converter_in/M_AXIS] [get_bd_intf_pins order_book_0/incoming_time]
## connect_bd_intf_net [get_bd_intf_pins order_book_0/outgoing_meta] [get_bd_intf_pins meta_converter/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins meta_converter/M_AXIS] [get_bd_intf_pins simple_threshold_0/incoming_meta]
## connect_bd_intf_net [get_bd_intf_pins order_book_0/top_bid] [get_bd_intf_pins top_bid_converter/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins top_bid_converter/M_AXIS] [get_bd_intf_pins simple_threshold_0/top_bid]
## connect_bd_intf_net [get_bd_intf_pins order_book_0/top_ask] [get_bd_intf_pins top_ask_converter/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins top_ask_converter/M_AXIS] [get_bd_intf_pins simple_threshold_0/top_ask]
## connect_bd_intf_net [get_bd_intf_pins order_book_0/outgoing_time] [get_bd_intf_pins time_converter_out/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins time_converter_out/M_AXIS] [get_bd_intf_pins simple_threshold_0/incoming_time]
## connect_bd_intf_net [get_bd_intf_pins simple_threshold_0/outgoing_order] [get_bd_intf_pins order_fifo/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins simple_threshold_0/outgoing_meta] [get_bd_intf_pins meta_fifo/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins simple_threshold_0/outgoing_time] [get_bd_intf_pins time_fifo/S_AXIS]
## connect_bd_intf_net [get_bd_intf_pins order_fifo/M_AXIS] [get_bd_intf_pins axi_dma_order/S_AXIS_S2MM]
## connect_bd_intf_net [get_bd_intf_pins meta_fifo/M_AXIS] [get_bd_intf_pins axi_dma_meta/S_AXIS_S2MM]
## connect_bd_intf_net [get_bd_intf_pins time_fifo/M_AXIS] [get_bd_intf_pins axi_dma_time/S_AXIS_S2MM]
## create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 tvalid_const
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
## set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells tvalid_const]
## foreach fifo {order_fifo meta_fifo time_fifo} {
##     set_property -dict [list CONFIG.TDATA_NUM_BYTES {8}] [get_bd_cells $fifo]
## }
## set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells top_bid_converter]
## set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells top_ask_converter]
## set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells meta_converter]
## foreach dma {axi_dma_order axi_dma_meta axi_dma_time} {
##     # correct property name (must be 32 or 64)
##     set_property CONFIG.C_M_AXIS_S2MM_DATA_WIDTH 64 [get_bd_cells $dma]
## }
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter C_M_AXIS_S2MM_DATA_WIDTH on /axi_dma_order. Parameter does not exist
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter C_M_AXIS_S2MM_DATA_WIDTH on /axi_dma_meta. Parameter does not exist
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter C_M_AXIS_S2MM_DATA_WIDTH on /axi_dma_time. Parameter does not exist
## foreach p {lbRxDataIn_TVALID lbRxMetadataIn_TVALID lbPortOpenReplyIn_TVALID \
##            tagsIn_TVALID metadata_from_book_TVALID time_from_book_TVALID \
##            order_from_book_TVALID} {
##     connect_bd_net [get_bd_pins tvalid_const/dout] [get_bd_pins fast_protocol_0/$p]
## }
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/lbRxDataIn_TVALID> is being overridden by the user with net <tvalid_const_dout>. This pin will not be connected as a part of interface connection <lbRxDataIn>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/lbRxMetadataIn_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <lbRxMetadataIn>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/lbPortOpenReplyIn_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <lbPortOpenReplyIn>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/tagsIn_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <tagsIn>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/metadata_from_book_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <metadata_from_book>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/time_from_book_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <time_from_book>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </fast_protocol_0/order_from_book_TVALID> is being overridden by the user with net </tvalid_const_dout>. This pin will not be connected as a part of interface connection <order_from_book>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
## assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_meta/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_order/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_time/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/MicroblazeToSwitch_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_dma_meta/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
Slave segment '/axi_dma_order/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
Slave segment '/axi_dma_time/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E2_0000 [ 64K ]>.
Slave segment '/order_book_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
## validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /meta_fifo/S_AXIS(8) and /simple_threshold_0/outgoing_meta(12)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_threshold_0/top_bid(12) and /top_bid_converter/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /simple_threshold_0/incoming_meta(12) and /meta_converter/M_AXIS(8)
## save_bd_design
Wrote  : <C:\Users\ruuud\spring2025\cse145\WORKINGPROJECTIDEA\HFT_PYNQZ1-Z2\src\hft_proj\hft_proj.srcs\sources_1\bd\design_1\design_1.bd> 
# open_bd_design ./src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/design_1.bd
# current_bd_design design_1
# after 200
# puts "==== All BD Cells ===="
==== All BD Cells ====
# foreach c [get_bd_cells] {
#     puts $c
# }
/MicroblazeToSwitch_0
/axi_dma_meta
/axi_dma_order
/axi_dma_time
/axi_hp0_interconnect
/axi_interconnect_0
/clk_wiz_0
/fast_protocol_0
/meta_converter
/meta_fifo
/order_book_0
/order_data_converter
/order_fifo
/proc_sys_reset_0
/processing_system7_0
/simple_threshold_0
/time_converter_in
/time_converter_out
/time_fifo
/top_ask_converter
/top_bid_converter
/tvalid_const
/xlconcat_0
# puts "==== Pins on order_data_converter ===="
==== Pins on order_data_converter ====
# set order_converter [get_bd_cells order_data_converter]
# if { $order_converter ne "" } {
#     foreach p [get_bd_pins $order_converter] {
#         puts $p
#     }
# } else {
#     puts "order_data_converter not found"
# }
WARNING: [BD 5-235] No pins matched 'get_bd_pins /order_data_converter'
# open_bd_design design_1
# puts "\n=== order_data_converter ports ==="

=== order_data_converter ports ===
# get_bd_pins [get_bd_cells order_data_converter]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /order_data_converter'
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 12:12:24 2025...
