Determining the location of the ModelSim executable...

Using: /opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off alu -c alu --vector_source="/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/Waveform1.vwf" --testbench_file="/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Wed Sep  6 22:04:12 2017Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off alu -c alu --vector_source=/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/Waveform1.vwf --testbench_file=/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/Waveform1.vwf.vhtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/" alu -c alu

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Wed Sep  6 22:04:13 2017Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/ alu -c aluWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file alu_6_1200mv_85c_slow.vho in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_6_1200mv_0c_slow.vho in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_min_1200mv_0c_fast.vho in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu.vho in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_6_1200mv_85c_vhd_slow.sdo in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_6_1200mv_0c_vhd_slow.sdo in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_min_1200mv_0c_vhd_fast.sdo in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file alu_vhd.sdo in folder "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1051 megabytes    Info: Processing ended: Wed Sep  6 22:04:14 2017    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/alu.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem//vsim -c -do alu.do

Reading pref.tcl
# 10.5b
# do alu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:18 on Sep 06,2017# vcom -work work alu.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block# -- Compiling entity alu
# -- Compiling architecture structure of alu
# End time: 22:04:18 on Sep 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:18 on Sep 06,2017# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Compiling entity alu_vhd_vec_tst# -- Compiling architecture alu_arch of alu_vhd_vec_tst
# End time: 22:04:18 on Sep 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -sdfmax alu_vhd_vec_tst/i1=alu_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.alu_vhd_vec_tst # Start time: 22:04:18 on Sep 06,2017# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.alu_vhd_vec_tst(alu_arch)# SDF 10.5b Compiler 2016.10 Oct  5 2016# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.alu(structure)# Loading work.hard_block(structure)# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)# Loading cycloneive.cycloneive_io_ibuf(arch)# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)# Loading cycloneive.cycloneive_ena_reg(behave)# Loading instances from alu_vhd.sdo# Loading timing data from alu_vhd.sdo# ** Warning: Design size of 24142 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /alu_vhd_vec_tst File: Waveform1.vwf.vht
# after#31
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 22:04:19 on Sep 06,2017, Elapsed time: 0:00:01# Errors: 0, Warnings: 2
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/Waveform1.vwf...

Reading /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/alu.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/simulation/qsim/alu_20170906220419.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.