Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6f451993918458fb27aa5680d0765db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_TB_behav xil_defaultlib.Test_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_cont_pkg
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_buffer [fifo_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_cont [ram_cont_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.Test_UART [test_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.test_tb
Built simulation snapshot Test_TB_behav
