# Advanced-Digital-System-Design-Generation

This repository contains my digital design projects. Each folder contains the problem statement and the reports for the projects. The projects are in System Verilog codes for ASIC design. Refer Project Handouts for detailed descriptions.

Copyright (c) 2017 Aswinnatesh | All Rights Reserved
