<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>ProcessorModule</title>		</HEAD><!-- start of header --><!--#include virtual="/includes/framesetheader"--><!-- end of header --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="../Images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <b>&gt;</b> Power Mac G4 Developer Note                </FONT></TD>        </TR></TABLE><!-- end of path --><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="Uni_N_Bridg__Controller.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF103"></a><h2><font face="Lucida Grande,Helvetica,Arial">ProcessorModule</font></h2><!-- apple_doc: pageHeadingEnd --><p><font face="Geneva,Helvetica,Arial" size="2">The processor module is a separate logic board that containsone or two G4 microprocessors and their external memory caches (ifany). </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The processor module is connected to the main logic boardby way of a 300-pin connector. To achieve the required level ofperformance, the signal lines that connect the processor moduleand the main logic board are carefully matched in length, loading,and impedance. </font></p><br><a name = "TPXREF104"></a><h3><font face="Lucida Grande,Helvetica,Arial">PowerPCG4 Microprocessor</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The PowerPC G4 microprocessor used in the Power Mac G4 computerhas many powerful features, including a pipelined system bus, calledMaxBus, that is more efficient than the system bus on the PowerPCG3 microprocessors. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The PowerPC G4 used in the Power Mac G4 computer has the followingfeatures:</font></p><ul><li><font face="Geneva,Helvetica,Arial" size="2">32-bit PowerPCimplementation </font></li><li><font face="Geneva,Helvetica,Arial" size="2">superscalar PowerPC core </font></li><li><font face="Geneva,Helvetica,Arial" size="2">Velocity Engine (AltiVec technology): 128-bit-wide vectorexecution unit </font></li><li><font face="Geneva,Helvetica,Arial" size="2">high bandwidth MaxBus </font></li><li><font face="Geneva,Helvetica,Arial" size="2">fully symmetric multiprocessing capability </font></li><li><font face="Geneva,Helvetica,Arial" size="2">dual 32 KB instruction and data caches (level one)</font></li><li><font face="Geneva,Helvetica,Arial" size="2">built-in 256 KB backside L2 cache</font></li><li><font face="Geneva,Helvetica,Arial" size="2">support for up to 2 MB backside L3 cache </font></li><li><font face="Geneva,Helvetica,Arial" size="2">on-chip L3 tag storage </font></li></ul><p><font face="Geneva,Helvetica,Arial" size="2">To find more information, see the reference at  <a sector="mod" href="../aReferences/iPowerPC_G4_Microprocessor.html" target="_top">"PowerPC G4 Microprocessor"</a>. </font></p><br><a name = "TPXREF105"></a><h3><font face="Lucida Grande,Helvetica,Arial">CacheMemory</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The G4 microprocessors in all models have a built-in 256-KBL2 cache. The 800 and 867-MHz models also have an external level3 (L3) backside cache. The L3 cache consists of 2 MB of high-speedSRAM. The speed ratio of the microprocessor and cache is 4:1, as shownin Table 2-1. </font></p><br><table border = "1"><a name = "TPXREF128"></a><p><b>Table2-1 Speed ratio of L3 cache clock </b></p><br><font face="Palatino"><b><tr><td scope="row">Microprocessor clock frequency </td><td>L3 cache clock frequency</td></tr></b></font><tr><td scope="row">800 MHz</td><td>200 Mhz (4:1 ratio)</td></tr><tr><td scope="row">867 MHz</td><td>217 Mhz (4:1 ratio)</td></tr></table><br><br><table border = "0" BGCOLOR="#E6E6E6"><tr><td scope="row"><b>Note: </b>ThePower Mac G4 computer does not use jumpers to control the clockspeeds of the processor and cache. </td></tr></table><br><br><a name = "TPXREF106"></a><h3><font face="Lucida Grande,Helvetica,Arial">DualProcessors</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">Some configurations of the Power Mac G4 have a processor cardthat contains two Power PC G4 processors, each with its own externalcache. The dual-processor configuration allows applications thatsupport multitasking to about double their performance. For more information,see  <a sector="mod" href="../1Introduction/iSystem_Software.html" target="_top">"Dual Processors and Mac OS 9"</a>. </font></p><br>    <br><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="Uni_N_Bridg__Controller.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<HR>Copyright &#169; 2001 Apple Computer, Inc.  (Last Updated July 18, 2001)<P><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>