Running: c:\XilinxISE\bin\nt\unwrapped\fuse.exe -intstyle ise --timeprecision_vhdl 1ps -incremental -o vigenere_isim -prj vigenere_isim.prj testbench 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "../../fpga/vigenere.vhd" into library work
Parsing VHDL file "../../fpga/sim/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 73356 KB
Fuse CPU Usage: 110 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity vigenere [vigenere_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable vigenere_isim.exe
Fuse Memory Usage: 78992 KB
Fuse CPU Usage: 120 ms
