config sn74lvc2g00;
design my_logic.sn74lvc2g00:sch_1;
liblist most25_lib, standard, discrete_niitp, fpga_niitp, multiplexor_niitp, my_lib_lib, transceiver_niitp, my_format_niitp, memory_niitp, supervisor_niitp, leds_niitp, my_dcdc_converter, my_connector, my_discret, my_logic, my_power, my_supervisor, \_!!!!_ , my_transceiver, my_bus_switch;
viewlist awb_dev, vhdla, vloga, spectrehdl, spice_1, sch_1, entity;
stoplist awb_dev, vhdla, vloga, spectrehdl;
endconfig
