
*** Running vivado
    with args -log Scaler_Streamer_Top_Block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Scaler_Streamer_Top_Block.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Scaler_Streamer_Top_Block.tcl -notrace
Command: synth_design -top Scaler_Streamer_Top_Block -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 356.801 ; gain = 95.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Scaler_Streamer_Top_Block' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
WARNING: [Synth 8-350] instance 'clkDiv' of module 'clk_wiz_0' requires 5 connections, but only 4 given [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:41]
INFO: [Synth 8-638] synthesizing module 'TempImgCreator' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:23]
INFO: [Synth 8-256] done synthesizing module 'TempImgCreator' (6#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:23]
INFO: [Synth 8-638] synthesizing module 'Sync_245_Controller' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PRE_RD_START bound to: 1 - type: integer 
	Parameter RD_START bound to: 2 - type: integer 
	Parameter READ_DATA bound to: 3 - type: integer 
	Parameter RD_STOP bound to: 4 - type: integer 
	Parameter WR_START bound to: 5 - type: integer 
	Parameter WR_START_POST bound to: 6 - type: integer 
	Parameter WRITE_DATA bound to: 7 - type: integer 
	Parameter WR_STOP bound to: 8 - type: integer 
	Parameter WR_POST_2 bound to: 9 - type: integer 
	Parameter WR_START_PRE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:29]
	Parameter datawidth bound to: 8 - type: integer 
	Parameter DATADEPTH bound to: 128 - type: integer 
	Parameter addresswidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'graycounter' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:22]
	Parameter counterwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'graycounter' (7#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (8#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:29]
INFO: [Synth 8-256] done synthesizing module 'Sync_245_Controller' (9#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:23]
WARNING: [Synth 8-350] instance 'controller' of module 'Sync_245_Controller' requires 14 connections, but only 7 given [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3848] Net global_rst in module/entity Scaler_Streamer_Top_Block does not have driver. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:39]
INFO: [Synth 8-256] done synthesizing module 'Scaler_Streamer_Top_Block' (10#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.883 ; gain = 137.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clkDiv:reset to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:41]
WARNING: [Synth 8-3295] tying undriven pin imgStreamer:reset to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:50]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[7] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[6] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[5] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[4] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[3] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[2] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[1] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputData[0] to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputClock to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:inputDataGood to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:outputClock to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:readData to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
WARNING: [Synth 8-3295] tying undriven pin controller:reset to constant 0 [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 398.883 ; gain = 137.398
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkDiv/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkDiv/inst'
Parsing XDC File [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkDiv/inst'
Finished Parsing XDC File [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkDiv/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]
Finished Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 723.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clkDiv/inst. (constraint file  C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for clkDiv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element scaler_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:37]
WARNING: [Synth 8-6014] Unused sequential element binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'OE_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'sendData_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'recvData_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TempImgCreator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module graycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Sync_245_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element imgStreamer/dataOut_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:38]
WARNING: [Synth 8-6014] Unused sequential element imgStreamer/scaler_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:37]
WARNING: [Synth 8-6014] Unused sequential element controller/dataTxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataTxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "controller/dataTxFifo/memory_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/outputData_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:60]
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/memory_reg was removed. 
WARNING: [Synth 8-5730] RAM controller/dataRxFifo/memory_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/binary_count_reg_inferred /\controller/dataRxFifo/pRead_counter/binary_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataRxFifo/pRead_counter/graycount_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/binary_count_reg_inferred /\controller/dataTxFifo/pWrite_counter/binary_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/dataTxFifo/pWrite_counter/graycount_reg[6] )
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[6]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[5]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[4]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/graycount_reg[0]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[6]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[5]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[4]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/graycount_reg[0]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/empty_reg) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[6]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[5]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[4]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/pWrite_counter/binary_count_reg[0]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[6]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[5]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[4]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (controller/dataRxFifo/pRead_counter/binary_count_reg[0]) is unused and will be removed from module Scaler_Streamer_Top_Block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo: | memory_reg | 128 x 8(NO_CHANGE)     | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo: | memory_reg | 128 x 8(NO_CHANGE)     | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (controller/dataTxFifo/full_reg) is unused and will be removed from module Scaler_Streamer_Top_Block.
INFO: [Synth 8-3886] merging instance 'controller/dataRxFifo/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataRxFifo/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataTxFifo/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataTxFifo/pRead_counter/graycount_reg[0]'
INFO: [Synth 8-4480] The timing for the instance controller/dataTxFifo/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin clkDiv:reset to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |LUT1      |     3|
|3     |LUT2      |    20|
|4     |LUT3      |     9|
|5     |LUT4      |    11|
|6     |LUT5      |     4|
|7     |LUT6      |     8|
|8     |PLLE2_ADV |     1|
|9     |RAMB18E1  |     1|
|10    |FDRE      |    32|
|11    |LD        |     5|
|12    |LDC       |     2|
|13    |IBUF      |     4|
|14    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |   115|
|2     |  clkDiv             |clk_wiz_0           |     5|
|3     |    inst             |clk_wiz_0_clk_wiz   |     5|
|4     |  controller         |Sync_245_Controller |    94|
|5     |    dataRxFifo       |async_fifo          |    37|
|6     |      pWrite_counter |graycounter_1       |    31|
|7     |    dataTxFifo       |async_fifo_0        |    38|
|8     |      pRead_counter  |graycounter         |    31|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 723.137 ; gain = 461.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 723.137 ; gain = 137.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 723.137 ; gain = 461.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 66 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 723.137 ; gain = 470.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/Scaler_Streamer_Top_Block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Scaler_Streamer_Top_Block_utilization_synth.rpt -pb Scaler_Streamer_Top_Block_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 723.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:01:24 2018...
