/**
 * @file clock.c
 * @brief Cortex-M4 (STM32F4) Clock HAL Implementation.
 *
 * Provides functions to initialize and retrieve clock frequencies
 * including SYSCLK, AHB, APB1, and APB2 clocks.
 *
 * This implementation supports HSI, HSE, and PLL clock sources.
 *
 * @author Ashutosh Vishwakarma
 * @date 2025-07-21
 */

#include "navhal_port_clock.h"
#include "family/flash_reg.h"
#include "family/rcc_reg.h"
#include <stdint.h>

/* Internal clock-source toggle helpers (file-local). */
static void _toggle_hse_clock(uint8_t state) {
  if (state) {
    RCC->CR |= RCC_CR_HSEON;
  } else
    RCC->CR &= ~RCC_CR_HSEON;
  while (((RCC->CR & RCC_CR_HSERDY) != 0) != (state))
    ;
}
static void _toggle_hsi_clock(uint8_t state) {
  if (state)
    RCC->CR |= RCC_CR_HSION;
  else
    RCC->CR &= ~RCC_CR_HSION;
  while (((RCC->CR & RCC_CR_HSIRDY) != 0) != (state))
    ;
}
static void _toggle_pll_clock(uint8_t state) {
  if (state)
    RCC->CR |= RCC_CR_PLLON;
  else
    RCC->CR &= ~RCC_CR_PLLON;
  while (((RCC->CR & RCC_CR_PLLRDY) != 0) != (state))
    ;
}

/*
 * @brief Initialize system clocks based on the provided configuration.
 * (API doc lives in common/hal_clock.h; this is an implementation note.)
 *
 * Enables and waits for the selected clock source (HSI, HSE, or PLL).
 * If PLL is selected, configures PLL parameters and switches system clock
 * source to PLL output.
 *
 * @param cfg     Clock configuration specifying the source; must not be NULL.
 * @param pll_cfg PLL configuration; must not be NULL when the source is PLL.
 * @return ::HAL_OK on success, ::HAL_ERR_INVALID_ARG on a missing argument.
 */
hal_status_t hal_clock_init(const hal_clock_config_t *cfg,
                            const hal_pll_config_t *pll_cfg) {
  if (cfg == NULL)
    return HAL_ERR_INVALID_ARG;
  if (cfg->source == HAL_CLOCK_SOURCE_PLL && pll_cfg == NULL)
    return HAL_ERR_INVALID_ARG;

  // Enable and wait for selected clock source
  if (cfg->source == HAL_CLOCK_SOURCE_HSE) {
    _toggle_hse_clock(RCC_ON);
  } else if (cfg->source == HAL_CLOCK_SOURCE_HSI) {
    _toggle_hsi_clock(RCC_ON);
  }

  // PLL configuration and enabling (if PLL is selected)
  else if (cfg->source == HAL_CLOCK_SOURCE_PLL) {
    // Enable PLL input source clock and wait for readiness
    if (pll_cfg->input_src == HAL_CLOCK_SOURCE_HSE)
      _toggle_hse_clock(RCC_ON);
    else if (pll_cfg->input_src == HAL_CLOCK_SOURCE_HSI)
      _toggle_hsi_clock(RCC_ON);

    _toggle_pll_clock(RCC_OFF);
    RCC->PLLCFGR = 0;
    // Set PLL source (HSI=0, HSE=1)
    if (pll_cfg->input_src == HAL_CLOCK_SOURCE_HSI) {
      RCC->PLLCFGR &= ~RCC_PLLCFGR_SRC;
    } else {
      RCC->PLLCFGR |= RCC_PLLCFGR_SRC;
    }

    // Set PLL dividers and multipliers
    RCC->PLLCFGR |=
        RCC_PLLCFGR_PLLM(pll_cfg->pll_m) | RCC_PLLCFGR_PLLN(pll_cfg->pll_n) |
        RCC_PLLCFGR_PLLP(pll_cfg->pll_p) | RCC_PLLCFGR_PLLQ(pll_cfg->pll_q);

    _toggle_pll_clock(RCC_ON);
  }

  // Configure flash latency based on target clock
  volatile uint32_t *const FLASH_ACR =
      (volatile uint32_t *)(FLASH_INTERFACE_REGISTER);

  // When increasing frequency (switching to PLL), increase wait states FIRST
  if (cfg->source == HAL_CLOCK_SOURCE_PLL) {
    (*FLASH_ACR) &= ~(0x7 << FLASH_ACR_LATENCY_BIT);
    (*FLASH_ACR) |= (2 << FLASH_ACR_LATENCY_BIT);
  }

  // Configure AHB, APB1, APB2 prescalers
  (RCC->CFGR) &=
      ~(RCC_CFGR_HPRE_MASK | RCC_CFGR_PPRE1_MASK | RCC_CFGR_PPRE2_MASK);

  (RCC->CFGR) |= (RCC_CFGR_HPRE_DIV1 << RCC_CFGR_HPRE_BIT); // AHB prescaler = 1
  (RCC->CFGR) |=
      (RCC_CFGR_PPRE_DIV2 << RCC_CFGR_PPRE1_BIT); // APB1 prescaler = 2
  (RCC->CFGR) |=
      (RCC_CFGR_PPRE_DIV2 << RCC_CFGR_PPRE2_BIT); // APB2 prescaler = 2

  // Switch system clock source
  if (cfg->source == HAL_CLOCK_SOURCE_HSI) {
    (RCC->CFGR) &= ~(0x3 << RCC_CFGR_SW_BIT); // Select HSI
    while ((((RCC->CFGR) >> RCC_CFGR_SWS_BIT) & 0x3) != 0)
      ;
  } else if (cfg->source == HAL_CLOCK_SOURCE_HSE) {
    (RCC->CFGR) &= ~(0x3 << RCC_CFGR_SW_BIT);
    (RCC->CFGR) |= (1 << RCC_CFGR_SW_BIT); // Select HSE
    while ((((RCC->CFGR) >> RCC_CFGR_SWS_BIT) & 0x3) != 1)
      ;
  } else if (cfg->source == HAL_CLOCK_SOURCE_PLL) {
    (RCC->CFGR) &= ~(0x3 << RCC_CFGR_SW_BIT);
    (RCC->CFGR) |= (2 << RCC_CFGR_SW_BIT); // Select PLL
    while ((((RCC->CFGR) >> RCC_CFGR_SWS_BIT) & 0x3) != 2)
      ;
  }

  // When decreasing frequency (switching from PLL to HSI/HSE), decrease wait
  // states AFTER
  if (cfg->source != HAL_CLOCK_SOURCE_PLL) {
    (*FLASH_ACR) &= ~(0x7 << FLASH_ACR_LATENCY_BIT);
    (*FLASH_ACR) |= (0 << FLASH_ACR_LATENCY_BIT);
  }

  return HAL_OK;
}

/**
 * @brief Get the current system clock frequency in Hz.
 *
 * Detects the current SYSCLK source and calculates frequency based on
 * configured clock source and PLL parameters.
 *
 * @return SYSCLK frequency in Hertz.
 */
uint32_t hal_clock_get_sysclk(void) {
  uint32_t sysclk;
  uint8_t sws = ((RCC->CFGR) >> RCC_CFGR_SWS_BIT) & 0x3;

  switch (sws) {
  case 0:              // HSI selected
    sysclk = 16000000; // Internal HSI clock frequency
    break;
  case 1:             // HSE selected
    sysclk = 8000000; // External crystal frequency (should be configurable)
    break;
  case 2: // PLL selected
  {
    uint32_t pll_m = (RCC->PLLCFGR >> RCC_PLLCFGR_PLLM_BIT) & 0x3F;
    uint32_t pll_n = (RCC->PLLCFGR >> RCC_PLLCFGR_PLLN_BIT) & 0x1FF;
    uint32_t pll_p = (((RCC->PLLCFGR >> RCC_PLLCFGR_PLLP_BIT) & 0x3) + 1) * 2;

    uint32_t pll_src = (RCC->PLLCFGR >> RCC_PLLCFGR_SRC_BIT) & 0x1;
    uint32_t vco_in =
        pll_src ? 8000000 : 16000000; // 8MHz for HSE, 16MHz for HSI

    sysclk = (vco_in / pll_m) * pll_n / pll_p;
    break;
  }
  default:
    sysclk = 0; // Unknown clock source/error
    break;
  }

  return sysclk;
}

/**
 * @brief Decode AHB prescaler register value to division factor.
 *
 * @param val 4-bit prescaler value from RCC_CFGR register.
 * @return Division factor (1, 2, 4, 8, 16, 64, 128, 256, 512).
 */
static uint32_t _decode_prescaler(uint32_t val) {
  switch (val) {
  case 0x0:
    return 1;
  case 0x8:
    return 2;
  case 0x9:
    return 4;
  case 0xA:
    return 8;
  case 0xB:
    return 16;
  case 0xC:
    return 64;
  case 0xD:
    return 128;
  case 0xE:
    return 256;
  case 0xF:
    return 512;
  default:
    return 1;
  }
}

/**
 * @brief Decode APB prescaler register value to division factor.
 *
 * @param val 3-bit prescaler value from RCC_CFGR register.
 * @return Division factor (1, 2, 4, 8, 16).
 */
static uint32_t _decode_apb_prescaler(uint32_t val) {
  switch (val) {
  case 0x0:
    return 1;
  case 0x4:
    return 2;
  case 0x5:
    return 4;
  case 0x6:
    return 8;
  case 0x7:
    return 16;
  default:
    return 1;
  }
}

/**
 * @brief Get the current AHB clock frequency.
 *
 * Calculated as SYSCLK divided by AHB prescaler.
 *
 * @return AHB bus clock frequency in Hertz.
 */
uint32_t hal_clock_get_ahbclk(void) {
  uint32_t prescaler = ((RCC->CFGR) >> RCC_CFGR_HPRE_BIT) & 0xF;
  return hal_clock_get_sysclk() / _decode_prescaler(prescaler);
}

/**
 * @brief Get the current APB1 clock frequency.
 *
 * Calculated as SYSCLK divided by APB1 prescaler.
 *
 * @return APB1 bus clock frequency in Hertz.
 */
uint32_t hal_clock_get_apb1clk(void) {
  uint32_t prescaler = ((RCC->CFGR) >> RCC_CFGR_PPRE1_BIT) & 0x7;
  return hal_clock_get_sysclk() / _decode_apb_prescaler(prescaler);
}

/**
 * @brief Get the current APB2 clock frequency.
 *
 * Calculated as SYSCLK divided by APB2 prescaler.
 *
 * @return APB2 bus clock frequency in Hertz.
 */
uint32_t hal_clock_get_apb2clk(void) {
  uint32_t prescaler = ((RCC->CFGR) >> RCC_CFGR_PPRE2_BIT) & 0x7;
  return hal_clock_get_sysclk() / _decode_apb_prescaler(prescaler);
}
