<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\mega138K\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer20K_LUT-Network\mega138K\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer20K_LUT-Network\mega138K\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar  3 01:11:23 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>33673</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>27605</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6222</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>785</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>77.160</td>
<td>12.960
<td>0.000</td>
<td>38.580</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.698</td>
<td>175.500
<td>0.000</td>
<td>2.849</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>28.490</td>
<td>35.100
<td>0.000</td>
<td>14.245</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>mem_clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>81.384(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>482.073(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">70.148(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>12.960(MHz)</td>
<td>156.334(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>35.100(MHz)</td>
<td>74.175(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>119.238(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>-1285.739</td>
<td>739</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.749</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.224</td>
</tr>
<tr>
<td>2</td>
<td>25.036</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.030</td>
<td>11.967</td>
</tr>
<tr>
<td>3</td>
<td>25.254</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.010</td>
<td>11.709</td>
</tr>
<tr>
<td>4</td>
<td>26.071</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.002</td>
<td>10.904</td>
</tr>
<tr>
<td>5</td>
<td>26.370</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.010</td>
<td>10.592</td>
</tr>
<tr>
<td>6</td>
<td>26.603</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.017</td>
<td>10.387</td>
</tr>
<tr>
<td>7</td>
<td>26.609</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.030</td>
<td>10.395</td>
</tr>
<tr>
<td>8</td>
<td>26.712</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.002</td>
<td>10.262</td>
</tr>
<tr>
<td>9</td>
<td>28.746</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>7.989</td>
</tr>
<tr>
<td>10</td>
<td>29.196</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>7.786</td>
</tr>
<tr>
<td>11</td>
<td>29.482</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.019</td>
<td>7.510</td>
</tr>
<tr>
<td>12</td>
<td>30.313</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.413</td>
</tr>
<tr>
<td>13</td>
<td>30.406</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>6.301</td>
</tr>
<tr>
<td>14</td>
<td>31.114</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.040</td>
<td>5.572</td>
</tr>
<tr>
<td>15</td>
<td>31.114</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_2_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.040</td>
<td>5.572</td>
</tr>
<tr>
<td>16</td>
<td>31.114</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_4_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.040</td>
<td>5.572</td>
</tr>
<tr>
<td>17</td>
<td>31.114</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_6_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.040</td>
<td>5.572</td>
</tr>
<tr>
<td>18</td>
<td>31.123</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_3_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.572</td>
</tr>
<tr>
<td>19</td>
<td>31.123</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_5_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.572</td>
</tr>
<tr>
<td>20</td>
<td>31.186</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_7_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.509</td>
</tr>
<tr>
<td>21</td>
<td>31.186</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_8_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.509</td>
</tr>
<tr>
<td>22</td>
<td>31.186</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
<td>i2c_config_m0/lut_index_9_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.509</td>
</tr>
<tr>
<td>23</td>
<td>31.281</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.693</td>
</tr>
<tr>
<td>24</td>
<td>31.366</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>5.589</td>
</tr>
<tr>
<td>25</td>
<td>31.413</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.560</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>7</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>8</td>
<td>0.378</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>9</td>
<td>0.378</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>10</td>
<td>0.378</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>11</td>
<td>0.378</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>12</td>
<td>0.378</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>13</td>
<td>0.381</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>14</td>
<td>0.381</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>15</td>
<td>0.389</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>16</td>
<td>0.393</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.394</td>
</tr>
<tr>
<td>17</td>
<td>0.440</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>18</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>19</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>20</td>
<td>0.444</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>21</td>
<td>0.447</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>22</td>
<td>0.449</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>23</td>
<td>0.449</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>25</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.094</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.943</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.937</td>
<td>7.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.061</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.953</td>
<td>7.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.061</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.953</td>
<td>7.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.061</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.953</td>
<td>7.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.061</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.953</td>
<td>7.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.957</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.936</td>
<td>7.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.957</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.936</td>
<td>7.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.948</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.927</td>
<td>7.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.948</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.927</td>
<td>7.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.948</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.927</td>
<td>7.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.617</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.946</td>
<td>7.290</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.617</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.946</td>
<td>7.290</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.593</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.947</td>
<td>7.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.593</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>1.947</td>
<td>7.265</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>2</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>3</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>4</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>5</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>6</td>
<td>1.074</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.870</td>
</tr>
<tr>
<td>7</td>
<td>1.079</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.870</td>
</tr>
<tr>
<td>8</td>
<td>1.079</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.870</td>
</tr>
<tr>
<td>9</td>
<td>1.079</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.870</td>
</tr>
<tr>
<td>10</td>
<td>1.079</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.870</td>
</tr>
<tr>
<td>11</td>
<td>1.079</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.870</td>
</tr>
<tr>
<td>12</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>13</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>14</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>15</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>16</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>17</td>
<td>1.180</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.982</td>
</tr>
<tr>
<td>18</td>
<td>1.185</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.982</td>
</tr>
<tr>
<td>19</td>
<td>1.185</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.982</td>
</tr>
<tr>
<td>20</td>
<td>1.196</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.992</td>
</tr>
<tr>
<td>21</td>
<td>1.196</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.992</td>
</tr>
<tr>
<td>22</td>
<td>1.196</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.992</td>
</tr>
<tr>
<td>23</td>
<td>1.196</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.992</td>
</tr>
<tr>
<td>24</td>
<td>1.204</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.995</td>
</tr>
<tr>
<td>25</td>
<td>1.204</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.995</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.334</td>
<td>2.334</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>1.334</td>
<td>2.334</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td>3</td>
<td>1.338</td>
<td>2.338</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>1.338</td>
<td>2.338</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>1.338</td>
<td>2.338</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td>6</td>
<td>1.338</td>
<td>2.338</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td>7</td>
<td>1.343</td>
<td>2.343</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>8</td>
<td>1.343</td>
<td>2.343</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td>9</td>
<td>1.631</td>
<td>2.631</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>1.631</td>
<td>2.631</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>7.072</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R70C107[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>8.888</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C109[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s58/I2</td>
</tr>
<tr>
<td>9.344</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R61C109[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s58/F</td>
</tr>
<tr>
<td>11.482</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s89/I2</td>
</tr>
<tr>
<td>11.938</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R69C113[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s89/F</td>
</tr>
<tr>
<td>14.154</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C107[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s40/I0</td>
</tr>
<tr>
<td>14.722</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C107[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s40/F</td>
</tr>
<tr>
<td>16.648</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C104[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s25/I3</td>
</tr>
<tr>
<td>16.937</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C104[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s25/F</td>
</tr>
<tr>
<td>17.318</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s12/I3</td>
</tr>
<tr>
<td>17.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C103[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s12/F</td>
</tr>
<tr>
<td>17.899</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s7/I2</td>
</tr>
<tr>
<td>18.467</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s7/F</td>
</tr>
<tr>
<td>18.639</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I0</td>
</tr>
<tr>
<td>18.928</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>18.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.741</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>43.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 26.209%; route: 8.653, 70.784%; tC2Q: 0.368, 3.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>9.178</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[3][A]</td>
<td>i2c_config_m0/n74_s3/I0</td>
</tr>
<tr>
<td>9.726</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R60C107[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][B]</td>
<td>i2c_config_m0/n124_s16/I3</td>
</tr>
<tr>
<td>11.938</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C108[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>13.791</td>
<td>1.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C102[1][B]</td>
<td>i2c_config_m0/n124_s15/I1</td>
</tr>
<tr>
<td>14.369</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C102[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s15/F</td>
</tr>
<tr>
<td>14.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s20/I0</td>
</tr>
<tr>
<td>15.126</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C102[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s20/F</td>
</tr>
<tr>
<td>15.277</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s10/I1</td>
</tr>
<tr>
<td>15.844</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s10/F</td>
</tr>
<tr>
<td>17.594</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s10/I3</td>
</tr>
<tr>
<td>18.102</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C113[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s10/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>18.672</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>18.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.771</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>43.708</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.895, 32.546%; route: 7.690, 64.257%; tC2Q: 0.382, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.714</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>8.263</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I0</td>
</tr>
<tr>
<td>8.841</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R62C104[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>11.144</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s49/I3</td>
</tr>
<tr>
<td>11.435</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R69C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s49/F</td>
</tr>
<tr>
<td>14.094</td>
<td>2.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s28/I1</td>
</tr>
<tr>
<td>14.668</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C109[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s28/F</td>
</tr>
<tr>
<td>16.178</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s24/I1</td>
</tr>
<tr>
<td>16.756</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C114[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s24/F</td>
</tr>
<tr>
<td>16.759</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s12/I2</td>
</tr>
<tr>
<td>17.048</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C114[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s12/F</td>
</tr>
<tr>
<td>17.220</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s7/I1</td>
</tr>
<tr>
<td>17.794</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C113[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s7/F</td>
</tr>
<tr>
<td>17.966</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I0</td>
</tr>
<tr>
<td>18.423</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>18.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.740</td>
<td>6.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>43.677</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.341, 28.536%; route: 7.985, 68.197%; tC2Q: 0.382, 3.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.181%; route: 6.021, 89.819%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R70C107[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>8.882</td>
<td>1.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C105[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R61C105[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>11.254</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s48/I0</td>
</tr>
<tr>
<td>11.833</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R68C112[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s48/F</td>
</tr>
<tr>
<td>13.352</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s43/I1</td>
</tr>
<tr>
<td>13.899</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s43/F</td>
</tr>
<tr>
<td>15.033</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C104[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s29/I3</td>
</tr>
<tr>
<td>15.601</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C104[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s29/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C104[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s13/I3</td>
</tr>
<tr>
<td>16.177</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C104[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s13/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s8/I3</td>
</tr>
<tr>
<td>16.857</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C103[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I1</td>
</tr>
<tr>
<td>17.608</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>17.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.743</td>
<td>6.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>43.679</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.861, 35.412%; route: 6.660, 61.080%; tC2Q: 0.382, 3.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.178%; route: 6.023, 89.822%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.714</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>8.263</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I0</td>
</tr>
<tr>
<td>8.841</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R62C104[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>11.324</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C109[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s76/I0</td>
</tr>
<tr>
<td>11.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R69C109[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s76/F</td>
</tr>
<tr>
<td>14.005</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C107[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s70/I2</td>
</tr>
<tr>
<td>14.513</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C107[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s70/F</td>
</tr>
<tr>
<td>14.515</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C107[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s39/I1</td>
</tr>
<tr>
<td>15.089</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C107[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s39/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s18/I3</td>
</tr>
<tr>
<td>16.121</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C107[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s18/F</td>
</tr>
<tr>
<td>16.278</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s10/I1</td>
</tr>
<tr>
<td>16.566</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C106[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s10/F</td>
</tr>
<tr>
<td>16.739</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I3</td>
</tr>
<tr>
<td>17.306</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>17.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.740</td>
<td>6.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>43.677</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.402, 32.122%; route: 6.807, 64.267%; tC2Q: 0.382, 3.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.181%; route: 6.021, 89.819%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R70C107[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>11.597</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s11/I0</td>
</tr>
<tr>
<td>12.170</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C115[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s11/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s71/I2</td>
</tr>
<tr>
<td>14.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C108[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s71/F</td>
</tr>
<tr>
<td>14.183</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s24/I0</td>
</tr>
<tr>
<td>14.730</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C108[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s24/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s11/I3</td>
</tr>
<tr>
<td>15.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s11/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s7/I1</td>
</tr>
<tr>
<td>16.352</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>16.524</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I0</td>
</tr>
<tr>
<td>17.092</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.758</td>
<td>6.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>43.694</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.124, 30.073%; route: 6.881, 66.244%; tC2Q: 0.382, 3.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.154%; route: 6.039, 89.846%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R70C107[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>11.597</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s11/I0</td>
</tr>
<tr>
<td>12.170</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C115[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s11/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s71/I2</td>
</tr>
<tr>
<td>14.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C108[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s71/F</td>
</tr>
<tr>
<td>14.183</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s24/I0</td>
</tr>
<tr>
<td>14.730</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C108[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s24/F</td>
</tr>
<tr>
<td>15.730</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s13/I2</td>
</tr>
<tr>
<td>16.309</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C110[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s13/F</td>
</tr>
<tr>
<td>16.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s7/I3</td>
</tr>
<tr>
<td>16.600</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I0</td>
</tr>
<tr>
<td>17.099</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C109[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.771</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>43.708</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C109[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.856, 27.478%; route: 7.156, 68.842%; tC2Q: 0.382, 3.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>9.859</td>
<td>2.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s21/I2</td>
</tr>
<tr>
<td>10.407</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s21/F</td>
</tr>
<tr>
<td>10.964</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s25/I2</td>
</tr>
<tr>
<td>11.538</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C106[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s25/F</td>
</tr>
<tr>
<td>13.072</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C109[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s63/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C109[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s63/F</td>
</tr>
<tr>
<td>13.582</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C109[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s35/I3</td>
</tr>
<tr>
<td>14.089</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C109[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s35/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s14/I3</td>
</tr>
<tr>
<td>15.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s14/F</td>
</tr>
<tr>
<td>15.242</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s8/I0</td>
</tr>
<tr>
<td>15.809</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C105[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s8/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s6/I1</td>
</tr>
<tr>
<td>16.967</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s6/F</td>
</tr>
<tr>
<td>16.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.743</td>
<td>6.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>43.679</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.850, 37.515%; route: 6.030, 58.758%; tC2Q: 0.382, 3.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.178%; route: 6.023, 89.822%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>9.178</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[3][A]</td>
<td>i2c_config_m0/n74_s3/I0</td>
</tr>
<tr>
<td>9.726</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R60C107[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][B]</td>
<td>i2c_config_m0/n124_s16/I3</td>
</tr>
<tr>
<td>11.938</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C108[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[3][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.692</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R70C105[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>13.707</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[3][B]</td>
<td>i2c_config_m0/i2c_write_req_s4/I0</td>
</tr>
<tr>
<td>14.163</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>14.693</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[3][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C104[3][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.870, 23.408%; route: 5.736, 71.804%; tC2Q: 0.382, 4.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>9.178</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[3][A]</td>
<td>i2c_config_m0/n74_s3/I0</td>
</tr>
<tr>
<td>9.726</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R60C107[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][B]</td>
<td>i2c_config_m0/n124_s16/I3</td>
</tr>
<tr>
<td>11.938</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C108[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[3][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.664</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C105[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[3][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.687</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C104[3][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 17.804%; route: 6.017, 77.284%; tC2Q: 0.382, 4.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.704</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>9.178</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[3][A]</td>
<td>i2c_config_m0/n74_s3/I0</td>
</tr>
<tr>
<td>9.726</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R60C107[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C108[3][B]</td>
<td>i2c_config_m0/n124_s16/I3</td>
</tr>
<tr>
<td>11.938</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C108[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[3][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.692</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R70C105[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>13.707</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/n100_s7/I0</td>
</tr>
<tr>
<td>14.214</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s7/F</td>
</tr>
<tr>
<td>14.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.760</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>43.696</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 25.583%; route: 5.206, 69.324%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.734</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>7.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R63C101[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.696</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C104[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>8.452</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/I2</td>
</tr>
<tr>
<td>9.019</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/F</td>
</tr>
<tr>
<td>9.199</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>9.518</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R63C102[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C104[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>10.463</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R62C104[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>11.034</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>11.602</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>11.964</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I2</td>
</tr>
<tr>
<td>12.253</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C104[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.428</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C105[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I0</td>
</tr>
<tr>
<td>12.996</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C105[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>13.147</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.771</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>43.460</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.436, 53.587%; route: 2.594, 40.448%; tC2Q: 0.382, 5.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.734</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>7.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R63C101[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.696</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C104[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>8.452</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/I2</td>
</tr>
<tr>
<td>9.019</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/F</td>
</tr>
<tr>
<td>9.199</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>9.518</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R63C102[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C104[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>10.463</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R62C104[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>11.034</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>11.602</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>11.964</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I2</td>
</tr>
<tr>
<td>12.253</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C104[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.428</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I0</td>
</tr>
<tr>
<td>12.884</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C103[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>13.036</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.753</td>
<td>6.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.441</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.325, 52.767%; route: 2.594, 41.162%; tC2Q: 0.382, 6.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.163%; route: 6.033, 89.837%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.741</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>43.430</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C107[0][B]</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.741</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>43.430</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C107[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.741</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>43.430</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.741</td>
<td>6.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>43.430</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C107[1][B]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.180%; route: 6.022, 89.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C108[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.316</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C108[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.510%; route: 3.489, 62.625%; tC2Q: 0.382, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.254</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.856%; route: 3.427, 62.201%; tC2Q: 0.382, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.254</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.856%; route: 3.427, 62.201%; tC2Q: 0.382, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.744</td>
<td>6.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>7.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R59C104[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/Q</td>
</tr>
<tr>
<td>9.756</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_0_s32/I2</td>
</tr>
<tr>
<td>10.304</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_0_s32/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][B]</td>
<td>i2c_config_m0/state_1_s5/I1</td>
</tr>
<tr>
<td>11.305</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R70C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s5/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[3][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>12.097</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C106[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>12.254</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>43.439</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C106[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.120%; route: 6.062, 89.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 30.856%; route: 3.427, 62.201%; tC2Q: 0.382, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.725</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>7.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C106[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2/I0</td>
</tr>
<tr>
<td>8.399</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C104[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/I1</td>
</tr>
<tr>
<td>9.191</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C102[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/F</td>
</tr>
<tr>
<td>9.371</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I3</td>
</tr>
<tr>
<td>9.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>10.169</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I2</td>
</tr>
<tr>
<td>10.488</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R63C104[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C103[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1/I2</td>
</tr>
<tr>
<td>11.206</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C103[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1/F</td>
</tr>
<tr>
<td>12.129</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/I1</td>
</tr>
<tr>
<td>12.417</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/F</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.762</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/CLK</td>
</tr>
<tr>
<td>43.698</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 50.242%; route: 2.450, 43.039%; tC2Q: 0.382, 6.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.734</td>
<td>6.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>7.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R63C101[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.696</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C104[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>8.452</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/I2</td>
</tr>
<tr>
<td>9.019</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/F</td>
</tr>
<tr>
<td>9.199</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>9.518</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R63C102[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C104[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>10.463</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R62C104[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>11.034</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>11.602</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>11.816</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I3</td>
</tr>
<tr>
<td>12.323</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.753</td>
<td>6.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.689</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.135%; route: 6.052, 89.865%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.087, 55.245%; route: 2.119, 37.911%; tC2Q: 0.382, 6.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.163%; route: 6.033, 89.837%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.725</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>7.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C106[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2/I0</td>
</tr>
<tr>
<td>8.399</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C104[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/I1</td>
</tr>
<tr>
<td>9.191</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C102[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/F</td>
</tr>
<tr>
<td>9.371</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I3</td>
</tr>
<tr>
<td>9.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>10.169</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C104[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I2</td>
</tr>
<tr>
<td>10.488</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R63C104[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C103[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1/I2</td>
</tr>
<tr>
<td>11.206</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C103[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/I3</td>
</tr>
<tr>
<td>12.285</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.762</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>43.698</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C106[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.079, 55.373%; route: 2.099, 37.747%; tC2Q: 0.382, 6.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.678</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.854</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I1</td>
</tr>
<tr>
<td>4.053</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.678</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.679</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.368%; route: 3.002, 81.632%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.368%; route: 3.002, 81.632%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.854</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>4.045</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>4.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.664</td>
<td>2.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.840</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R62C100[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3/I0</td>
</tr>
<tr>
<td>4.039</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3/F</td>
</tr>
<tr>
<td>4.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.664</td>
<td>2.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.665</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.435%; route: 2.989, 81.565%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.435%; route: 2.989, 81.565%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.664</td>
<td>2.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.840</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>4.039</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>4.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.664</td>
<td>2.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.665</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.435%; route: 2.989, 81.565%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.435%; route: 2.989, 81.565%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C106[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R61C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>3.854</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C106[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>4.045</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C106[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>4.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C106[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C106[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>3.844</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>4.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>3.669</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.675</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>3.851</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R59C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
</tr>
<tr>
<td>3.859</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C104[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s8/I1</td>
</tr>
<tr>
<td>4.050</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C104[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s8/F</td>
</tr>
<tr>
<td>4.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.675</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C104[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.382%; route: 2.999, 81.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.382%; route: 2.999, 81.618%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
<tr>
<td>3.827</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C72[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/Q</td>
</tr>
<tr>
<td>3.838</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C72[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11/I2</td>
</tr>
<tr>
<td>4.029</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C72[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C72[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C72[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C74[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>3.827</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R69C74[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/Q</td>
</tr>
<tr>
<td>3.838</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C74[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n47_s4/I0</td>
</tr>
<tr>
<td>4.029</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C74[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n47_s4/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C74[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C74[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C74[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>3.827</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R69C72[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
</tr>
<tr>
<td>3.838</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C72[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C72[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C72[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.650</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C72[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C72[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.504%; route: 2.975, 81.496%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R61C102[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>3.858</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/I0</td>
</tr>
<tr>
<td>4.049</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/F</td>
</tr>
<tr>
<td>4.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.663</td>
<td>2.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>3.839</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R63C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/I0</td>
</tr>
<tr>
<td>4.042</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/F</td>
</tr>
<tr>
<td>4.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.663</td>
<td>2.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.441%; route: 2.987, 81.559%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.441%; route: 2.987, 81.559%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.640</td>
<td>2.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C74[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>3.817</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R67C74[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C74[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s1/I2</td>
</tr>
<tr>
<td>4.023</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C74[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s1/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C74[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.640</td>
<td>2.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C74[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>3.642</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C74[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.555%; route: 2.965, 81.445%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.555%; route: 2.965, 81.445%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.651</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.827</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>3.842</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/n74_s5/I0</td>
</tr>
<tr>
<td>4.033</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s5/F</td>
</tr>
<tr>
<td>4.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.651</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.503%; route: 2.975, 81.497%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.503%; route: 2.975, 81.497%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.651</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.831</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R70C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/n73_s1/I2</td>
</tr>
<tr>
<td>4.041</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.651</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C106[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.503%; route: 2.975, 81.497%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.503%; route: 2.975, 81.497%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.646</td>
<td>2.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>3.826</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>85</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/n77_s3/I0</td>
</tr>
<tr>
<td>4.040</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s3/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.646</td>
<td>2.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>3.647</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C107[0][A]</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.528%; route: 2.970, 81.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 48.571%; route: 0.023, 5.714%; tC2Q: 0.180, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.528%; route: 2.970, 81.472%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.655</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C73[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C73[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C73[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s1/I2</td>
</tr>
<tr>
<td>4.097</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C73[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s1/F</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C73[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.655</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C73[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.657</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C73[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.479%; route: 2.980, 81.521%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.479%; route: 2.980, 81.521%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C102[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.854</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/I2</td>
</tr>
<tr>
<td>4.112</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/F</td>
</tr>
<tr>
<td>4.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.670</td>
<td>2.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.403%; route: 2.995, 81.597%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>3.844</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C107[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/start_s5/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C107[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s6/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C107[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s6/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C107[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/start_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>3.669</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C107[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.669</td>
<td>2.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.845</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C101[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>3.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>4.114</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>4.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.669</td>
<td>2.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.410%; route: 2.994, 81.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.410%; route: 2.994, 81.590%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.844</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R60C103[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.859</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_1_s30/I2</td>
</tr>
<tr>
<td>4.116</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_1_s30/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.668</td>
<td>2.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.669</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.382%; route: 0.015, 3.343%; tC2Q: 0.176, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.418%; route: 2.992, 81.582%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.640</td>
<td>2.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C72[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>3.817</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C72[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/Q</td>
</tr>
<tr>
<td>4.090</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C72[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.640</td>
<td>2.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C72[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLK</td>
</tr>
<tr>
<td>3.642</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C72[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.555%; route: 2.965, 81.445%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.555%; route: 2.965, 81.445%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.654</td>
<td>2.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.830</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C58[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/Q</td>
</tr>
<tr>
<td>4.104</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.654</td>
<td>2.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.655</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.488%; route: 2.978, 81.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.488%; route: 2.978, 81.512%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.658</td>
<td>2.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/CLK</td>
</tr>
<tr>
<td>3.834</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C100[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.658</td>
<td>2.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/CLK</td>
</tr>
<tr>
<td>3.659</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.466%; route: 2.982, 81.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.466%; route: 2.982, 81.534%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.658</td>
<td>2.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/CLK</td>
</tr>
<tr>
<td>3.834</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C100[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.658</td>
<td>2.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/CLK</td>
</tr>
<tr>
<td>3.659</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 18.466%; route: 2.982, 81.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 18.466%; route: 2.982, 81.534%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.821</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.786</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td>1004.439</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.533</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.827</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1004.792</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1004.445</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.102%; route: 7.068, 90.975%; tC2Q: 0.382, 4.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.491</td>
<td>2.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C48[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.812</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C48[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1004.777</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1004.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C48[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.953</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.125%; route: 7.026, 90.925%; tC2Q: 0.382, 4.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.491</td>
<td>2.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C48[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.812</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C48[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1004.777</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1004.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C48[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.953</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.125%; route: 7.026, 90.925%; tC2Q: 0.382, 4.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.491</td>
<td>2.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C48[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.812</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C48[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1004.777</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>1004.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C48[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.953</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.125%; route: 7.026, 90.925%; tC2Q: 0.382, 4.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.491</td>
<td>2.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C48[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.812</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C48[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.777</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>1004.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C48[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.953</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.125%; route: 7.026, 90.925%; tC2Q: 0.382, 4.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.403</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C48[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.828</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C48[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1004.793</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1004.446</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C48[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.172%; route: 6.938, 90.821%; tC2Q: 0.382, 5.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.403</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C48[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.828</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C48[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1004.793</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>1004.446</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C48[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.172%; route: 6.938, 90.821%; tC2Q: 0.382, 5.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.403</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C47[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.838</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1004.803</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>1004.455</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.927</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.172%; route: 6.938, 90.821%; tC2Q: 0.382, 5.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.403</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C47[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.838</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1004.803</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>1004.455</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C47[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.927</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.172%; route: 6.938, 90.821%; tC2Q: 0.382, 5.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.403</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C47[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.838</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1004.803</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>1004.455</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.927</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.172%; route: 6.938, 90.821%; tC2Q: 0.382, 5.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.053</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C49[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.819</td>
<td>2.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C49[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1004.784</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>1004.436</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C49[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.373%; route: 6.588, 90.380%; tC2Q: 0.382, 5.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.919, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.053</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C49[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.819</td>
<td>2.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C49[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1004.784</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>1004.436</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C49[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.373%; route: 6.588, 90.380%; tC2Q: 0.382, 5.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.919, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.028</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C48[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.818</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C48[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1004.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1004.435</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C48[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.947</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.388%; route: 6.563, 90.347%; tC2Q: 0.382, 5.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.763</td>
<td>6.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C58[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.146</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5158</td>
<td>R53C58[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.272</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.591</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.028</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C48[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1001.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1004.818</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C48[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1004.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1004.435</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C48[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.947</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.090%; route: 6.082, 89.910%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 4.388%; route: 6.563, 90.347%; tC2Q: 0.382, 5.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C52[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C53[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C53[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C53[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C53[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.356%; route: 0.365, 41.954%; tC2Q: 0.180, 20.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.174</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C52[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C52[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C53[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C53[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.079%; route: 0.477, 48.601%; tC2Q: 0.180, 18.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.175</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.746%; route: 0.487, 49.118%; tC2Q: 0.180, 18.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.175</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C54[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.746%; route: 0.487, 49.118%; tC2Q: 0.180, 18.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.175</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C54[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.746%; route: 0.487, 49.118%; tC2Q: 0.180, 18.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.175</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.168</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C54[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.746%; route: 0.487, 49.118%; tC2Q: 0.180, 18.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.663%; route: 0.490, 49.246%; tC2Q: 0.180, 18.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C51[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.580</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C51[3][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.905</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R67C51[3][B]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.900</td>
<td>1.900</td>
<td>tCL</td>
<td>RR</td>
<td>6032</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.163</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C52[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.663%; route: 0.490, 49.246%; tC2Q: 0.180, 18.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.513</td>
<td>5.513</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.847</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.513</td>
<td>5.513</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.847</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.504</td>
<td>5.504</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.504</td>
<td>5.504</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.504</td>
<td>5.504</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.504</td>
<td>5.504</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.495</td>
<td>5.495</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.837</td>
<td>2.838</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.495</td>
<td>5.495</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.837</td>
<td>2.838</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>5.920</td>
<td>5.920</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.551</td>
<td>3.551</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>5.920</td>
<td>5.920</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.551</td>
<td>3.551</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6032</td>
<td>dma_clk</td>
<td>-10.014</td>
<td>2.979</td>
</tr>
<tr>
<td>5158</td>
<td>ddr_rst</td>
<td>-10.094</td>
<td>4.137</td>
</tr>
<tr>
<td>932</td>
<td>cmos_16bit_clk</td>
<td>-4.256</td>
<td>5.954</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-13.326</td>
<td>2.831</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>70.764</td>
<td>5.684</td>
</tr>
<tr>
<td>784</td>
<td>n7705_4</td>
<td>-13.326</td>
<td>5.375</td>
</tr>
<tr>
<td>398</td>
<td>dvi_y[4]</td>
<td>16.044</td>
<td>3.830</td>
</tr>
<tr>
<td>347</td>
<td>eye_calib_start_rr</td>
<td>5.056</td>
<td>3.821</td>
</tr>
<tr>
<td>343</td>
<td>ddr_init_internal_rr</td>
<td>4.092</td>
<td>4.774</td>
</tr>
<tr>
<td>323</td>
<td>eye_calib_start_rr[0]</td>
<td>4.113</td>
<td>4.845</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R50C126</td>
<td>76.39%</td>
</tr>
<tr>
<td>R49C133</td>
<td>75.00%</td>
</tr>
<tr>
<td>R42C129</td>
<td>72.22%</td>
</tr>
<tr>
<td>R46C126</td>
<td>72.22%</td>
</tr>
<tr>
<td>R60C131</td>
<td>72.22%</td>
</tr>
<tr>
<td>R58C131</td>
<td>72.22%</td>
</tr>
<tr>
<td>R47C110</td>
<td>72.22%</td>
</tr>
<tr>
<td>R57C129</td>
<td>72.22%</td>
</tr>
<tr>
<td>R57C131</td>
<td>72.22%</td>
</tr>
<tr>
<td>R50C127</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
