

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100619|   121519|  0.503 ms|  0.608 ms|  100620|  121520|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70                  |main_Pipeline_VITIS_LOOP_17_1                  |      204|      204|  1.020 us|  1.020 us|     204|     204|       no|
        |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82  |main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1  |   100011|   100011|  0.500 ms|  0.500 ms|  100011|  100011|       no|
        |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91                  |main_Pipeline_VITIS_LOOP_32_4                  |      209|      209|  1.045 us|  1.045 us|     209|     209|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3  |      400|    21300|   4 ~ 213|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    4|    1147|   1138|    0|
|Memory           |        7|    -|       3|      5|    0|
|Multiplexer      |        -|    -|       -|    326|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    4|    1179|   1510|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82  |main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1  |        0|   3|  578|  452|    0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70                  |main_Pipeline_VITIS_LOOP_17_1                  |        0|   1|   93|  336|    0|
    |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91                  |main_Pipeline_VITIS_LOOP_32_4                  |        1|   0|  476|  350|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        1|   4| 1147| 1138|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |az_U      |az_RAM_AUTO_1R1W    |        0|  3|   5|    0|    100|    3|     1|          300|
    |data_U    |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |data_1_U  |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |data_2_U  |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |w_U       |w_ROM_AUTO_1R       |        4|  0|   0|    0|  10000|    4|     1|        40000|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                    |        7|  3|   5|    0|  10301|  103|     5|        46732|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_115_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_109_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln31_fu_126_p2              |      icmp|   0|  0|  11|           3|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  41|          18|           9|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  48|          9|    1|          9|
    |az_address0      |  14|          3|    7|         21|
    |az_ce0           |  14|          3|    1|          3|
    |az_we0           |   9|          2|    1|          2|
    |data_1_address0  |  20|          4|    7|         28|
    |data_1_ce0       |  20|          4|    1|          4|
    |data_1_d0        |  14|          3|   32|         96|
    |data_1_we0       |  14|          3|    1|          3|
    |data_2_address0  |  20|          4|    7|         28|
    |data_2_ce0       |  20|          4|    1|          4|
    |data_2_d0        |  14|          3|   32|         96|
    |data_2_we0       |  14|          3|    1|          3|
    |data_address0    |  20|          4|    7|         28|
    |data_ce0         |  20|          4|    1|          4|
    |data_d0          |  14|          3|   32|         96|
    |data_we0         |  14|          3|    1|          3|
    |j_fu_38          |   9|          2|    7|         14|
    |w_address0       |  14|          3|   14|         42|
    |w_ce0            |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 326|         67|  155|        487|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln29_reg_148                                                      |  7|   0|    7|          0|
    |ap_CS_fsm                                                             |  8|   0|    8|          0|
    |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg                  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg                  |  1|   0|    1|          0|
    |icmp_ln31_reg_163                                                     |  1|   0|    1|          0|
    |j_fu_38                                                               |  7|   0|    7|          0|
    |temp_reg_158                                                          |  3|   0|    3|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 29|   0|   29|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

