Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jan 29 06:42:30 2016
| Host         : athena running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 171 register/latch pins with no clock driven by root clock pin: top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 379 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.990        0.000                      0                 1363        0.066        0.000                      0                 1363        0.970        0.000                       0                   677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
CLK_320                     {0.000 1.562}        3.125           320.000         
CLK_40                      {0.000 12.500}       25.000          40.000          
clk_fpga_0                  {0.000 12.500}       25.000          40.000          
clk_fpga_1                  {0.000 12.500}       25.000          40.000          
  clk_out1_top_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
  clk_out2_top_clk_wiz_0_0  {0.000 1.562}        3.125           320.000         
  clkfbout_top_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
s00_axi_aclk                {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_320                                                                                                                                                                       1.458        0.000                       0                     3  
CLK_40                                                                                                                                                                       23.333        0.000                       0                     2  
clk_fpga_0                       17.990        0.000                      0                 1017        0.066        0.000                      0                 1017       11.520        0.000                       0                   544  
clk_fpga_1                                                                                                                                                                    7.500        0.000                       0                     2  
  clk_out1_top_clk_wiz_0_0                                                                                                                                                   22.845        0.000                       0                     3  
  clk_out2_top_clk_wiz_0_0                                                                                                                                                    0.970        0.000                       0                     2  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                   22.845        0.000                       0                     3  
s00_axi_aclk                     20.884        0.000                      0                  118        0.216        0.000                      0                  118       12.000        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s00_axi_aclk  clk_fpga_0         18.854        0.000                      0                  237        0.178        0.000                      0                  237  
clk_fpga_0    s00_axi_aclk       18.406        0.000                      0                  313        0.282        0.000                      0                  313  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_320
  To Clock:  CLK_320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_320
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { top_i/zed_channel_0/U0/CLK_320 }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.125       1.458      ILOGIC_X1Y90  top_i/zed_channel_0/U0/selectio_deserializer/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.125       1.458      ILOGIC_X1Y90  top_i/zed_channel_0/U0/selectio_deserializer/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     OSERDESE2/CLK   n/a            1.667         3.125       1.458      OLOGIC_X1Y72  top_i/zed_channel_0/U0/selectio_serializer/inst/pins[0].oserdese2_master/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_40
  To Clock:  CLK_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/zed_channel_0/U0/CLK_40 }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLKDIV  n/a            1.667         25.000      23.333     ILOGIC_X1Y90  top_i/zed_channel_0/U0/selectio_deserializer/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y72  top_i/zed_channel_0/U0/selectio_serializer/inst/pins[0].oserdese2_master/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.828ns (13.622%)  route 5.250ns (86.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     7.713    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     9.072    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.129    27.963    
                         clock uncertainty           -0.377    27.586    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    27.062    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.828ns (13.622%)  route 5.250ns (86.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     7.713    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     9.072    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    27.963    
                         clock uncertainty           -0.377    27.586    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    27.062    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.828ns (13.622%)  route 5.250ns (86.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     7.713    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     9.072    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.129    27.963    
                         clock uncertainty           -0.377    27.586    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    27.062    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.828ns (13.622%)  route 5.250ns (86.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     7.713    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     9.072    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.129    27.963    
                         clock uncertainty           -0.377    27.586    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    27.062    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.952ns (14.570%)  route 5.582ns (85.430%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 27.659 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     7.484    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.608 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.796     9.404    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.528 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     9.528    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    27.659    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.229    27.888    
                         clock uncertainty           -0.377    27.511    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.077    27.588    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         27.588    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.077ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.976ns (14.883%)  route 5.582ns (85.117%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 27.659 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     7.484    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.608 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.796     9.404    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.148     9.552 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     9.552    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    27.659    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.229    27.888    
                         clock uncertainty           -0.377    27.511    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    27.629    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         27.629    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                 18.077    

Slack (MET) :             18.563ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.952ns (16.727%)  route 4.740ns (83.273%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 27.660 - 25.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.892     3.186    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          1.966     5.608    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[35]
    SLICE_X34Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.732 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2/O
                         net (fo=1, routed)           0.796     6.528    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.652 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_1/O
                         net (fo=5, routed)           1.302     7.954    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][1]
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.676     8.754    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[2]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.878 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.878    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X35Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.481    27.660    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.129    27.789    
                         clock uncertainty           -0.377    27.412    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.029    27.441    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 18.563    

Slack (MET) :             18.581ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 0.980ns (17.134%)  route 4.740ns (82.866%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 27.660 - 25.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.892     3.186    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          1.966     5.608    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[35]
    SLICE_X34Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.732 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2/O
                         net (fo=1, routed)           0.796     6.528    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_2_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.652 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[3]_i_1/O
                         net (fo=5, routed)           1.302     7.954    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][1]
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.676     8.754    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[2]
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.152     8.906 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.906    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X35Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.481    27.660    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.129    27.789    
                         clock uncertainty           -0.377    27.412    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.075    27.487    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         27.487    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 18.581    

Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.828ns (14.355%)  route 4.940ns (85.645%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 27.833 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     7.484    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.608 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.154     8.762    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_i
    SLICE_X32Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.654    27.833    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism              0.129    27.962    
                         clock uncertainty           -0.377    27.585    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)       -0.045    27.540    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         27.540    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.854ns (16.262%)  route 4.397ns (83.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 27.660 - 25.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.700     2.994    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.968     4.418    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][14]
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.542 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.679     5.221    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     7.713    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT4 (Prop_lut4_I3_O)        0.150     7.863 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=4, routed)           0.382     8.245    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/E[0]
    SLICE_X35Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.481    27.660    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism              0.229    27.889    
                         clock uncertainty           -0.377    27.512    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.409    27.103    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.103    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 18.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.782%)  route 0.321ns (66.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.573     0.909    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=5, routed)           0.321     1.394    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X31Y102        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.931     1.297    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.066     1.328    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    top_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.885     1.251    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.232%)  route 0.191ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.191     1.347    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y98         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     1.210    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.267%)  route 0.233ns (58.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.233     1.389    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y98         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     1.210    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.112%)  route 0.235ns (58.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.235     1.391    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     1.210    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.573     0.909    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.162    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     1.210    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.446%)  route 0.189ns (53.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.189     1.345    top_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.885     1.251    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.216    top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.573     0.909    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.087     1.137    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.048     1.185 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.185    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X26Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     1.209    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131     1.053    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.656     0.992    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.089     1.222    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.049     1.271 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.271    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.930     1.296    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.136    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.573     0.909    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.089     1.139    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.049     1.188 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.188    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[20]_i_1__1_n_0
    SLICE_X26Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     1.209    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131     1.053    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y90    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y90    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X29Y88    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X27Y92    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X29Y94    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[11]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X26Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X26Y92    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y91    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y93    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y89    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X26Y92    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X26Y92    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y95    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X26Y97    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y93    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y95    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y93    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y93    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y98    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y98    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y82    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y83    top_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X30Y93    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X32Y92    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   top_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_0_0
  To Clock:  clk_out1_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y74     top_i/hgc_zed_common_0/U0/ref_clk_inst/inst_ODDR_clk_out/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_clk_wiz_0_0
  To Clock:  clk_out2_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_top_clk_wiz_0_0
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y1    top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.125       1.876      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       20.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.149ns (30.479%)  route 2.621ns (69.521%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     5.469    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.035    26.558    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.353    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         26.353    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.149ns (30.479%)  route 2.621ns (69.521%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     5.469    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.035    26.558    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.353    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         26.353    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.149ns (30.479%)  route 2.621ns (69.521%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     5.469    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.035    26.558    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.353    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         26.353    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.149ns (30.479%)  route 2.621ns (69.521%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     5.469    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.035    26.558    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.353    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         26.353    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             21.035ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.149ns (31.742%)  route 2.471ns (68.258%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     5.319    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.035    26.559    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.354    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         26.354    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 21.035    

Slack (MET) :             21.035ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.149ns (31.742%)  route 2.471ns (68.258%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     5.319    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.035    26.559    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.354    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         26.354    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 21.035    

Slack (MET) :             21.035ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.149ns (31.742%)  route 2.471ns (68.258%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     5.319    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.035    26.559    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.354    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         26.354    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 21.035    

Slack (MET) :             21.035ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.149ns (31.742%)  route 2.471ns (68.258%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     4.228    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.576 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     5.319    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.035    26.559    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.354    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         26.354    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 21.035    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.704ns (18.632%)  route 3.074ns (81.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 25.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.696     1.696    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDSE (Prop_fdse_C_Q)         0.456     2.152 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          2.023     4.175    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_araddr[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.124     4.299 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           1.052     5.350    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_packet_length32_FF_reg[5]
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.474 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     5.474    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.524    26.524    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.149    26.673    
                         clock uncertainty           -0.035    26.638    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.029    26.667    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         26.667    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.245ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.149ns (33.723%)  route 2.258ns (66.277%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     2.177 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.904     3.081    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.404 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.436     3.840    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     4.188 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[5]_i_1/O
                         net (fo=5, routed)           0.918     5.106    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[5]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.478    26.478    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.114    26.592    
                         clock uncertainty           -0.035    26.557    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205    26.352    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         26.352    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 21.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.583%)  route 0.168ns (47.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.574     0.574    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=51, routed)          0.168     0.882    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.927    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     0.843    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.252     0.591    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.121     0.712    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.558     0.558    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=2, routed)           0.124     0.823    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[15]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.868 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.868    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.825     0.825    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.650    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.576     0.576    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=5, routed)           0.145     0.862    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr[3]
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.907 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.907    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     0.844    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.092     0.668    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.574     0.574    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=51, routed)          0.180     0.895    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I1_O)        0.042     0.937 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     0.937    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.268     0.574    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.107     0.681    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.574     0.574    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDSE (Prop_fdse_C_Q)         0.141     0.715 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.168     0.883    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[0]
    SLICE_X31Y88         LUT4 (Prop_lut4_I3_O)        0.045     0.928 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.268     0.574    
    SLICE_X31Y88         FDSE (Hold_fdse_C_D)         0.091     0.665    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.574     0.574    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDSE (Prop_fdse_C_Q)         0.164     0.738 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.175     0.913    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[1]
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.045     0.958 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.958    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X30Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.268     0.574    
    SLICE_X30Y88         FDSE (Hold_fdse_C_D)         0.120     0.694    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.558     0.558    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.170     0.869    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[10]
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.914    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.825     0.825    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     0.649    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.557     0.557    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.170     0.868    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[12]
    SLICE_X35Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.913    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     0.824    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091     0.648    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.558     0.558    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.170     0.869    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[13]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.914    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.825     0.825    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.091     0.649    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=2, routed)           0.170     0.886    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[19]
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.931    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[19]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     0.843    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.268     0.575    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.091     0.666    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { top_i/zed_channel_0/U0/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X33Y88  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X30Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X31Y89  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X33Y88  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X33Y88  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X30Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y89  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X33Y88  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X33Y88  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X29Y92  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X31Y91  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.854ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.058ns (15.221%)  route 5.893ns (84.779%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 27.698 - 25.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.697     1.697    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=51, routed)          2.887     5.040    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.150     5.190 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=7, routed)           2.074     7.265    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_reg
    SLICE_X29Y83         LUT5 (Prop_lut5_I1_O)        0.328     7.593 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.931     8.524    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_next_pending
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.648 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000     8.648    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X31Y84         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.519    27.698    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X31Y84         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.149    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.031    27.501    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         27.501    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 18.854    

Slack (MET) :             18.870ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.086ns (15.561%)  route 5.893ns (84.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 27.698 - 25.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.697     1.697    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=51, routed)          2.887     5.040    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.150     5.190 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=7, routed)           2.074     7.265    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_reg
    SLICE_X29Y83         LUT5 (Prop_lut5_I1_O)        0.328     7.593 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.931     8.524    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_next_pending
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.152     8.676 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     8.676    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X31Y84         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.519    27.698    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X31Y84         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.149    27.847    
                         clock uncertainty           -0.377    27.470    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.075    27.545    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         27.545    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 18.870    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.842ns (14.349%)  route 5.026ns (85.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     6.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.332 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     7.567    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.014    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    26.948    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.948    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.842ns (14.349%)  route 5.026ns (85.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     6.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.332 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     7.567    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.014    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    26.948    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.948    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.842ns (14.349%)  route 5.026ns (85.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     6.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.332 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     7.567    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.014    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    26.948    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.948    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.842ns (14.349%)  route 5.026ns (85.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 27.834 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.368     6.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.332 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.235     7.567    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_0
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.655    27.834    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.014    27.848    
                         clock uncertainty           -0.377    27.472    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    26.948    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.948    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.451ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.966ns (15.276%)  route 5.357ns (84.724%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 27.659 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 f  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     5.978    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.102 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.796     7.898    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.124     8.022 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     8.022    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    27.659    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.114    27.773    
                         clock uncertainty           -0.377    27.396    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.077    27.473    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 19.451    

Slack (MET) :             19.468ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.990ns (15.597%)  route 5.357ns (84.403%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 27.659 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 f  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     5.978    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.102 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.796     7.898    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.148     8.046 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     8.046    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    27.659    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.114    27.773    
                         clock uncertainty           -0.377    27.396    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    27.514    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         27.514    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 19.468    

Slack (MET) :             19.908ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.934ns (15.842%)  route 4.962ns (84.158%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 27.697 - 25.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.697     1.697    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     2.153 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=51, routed)          2.887     5.040    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.150     5.190 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=7, routed)           2.074     7.265    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_reg
    SLICE_X29Y83         LUT5 (Prop_lut5_I1_O)        0.328     7.593 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.000     7.593    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X29Y83         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.518    27.697    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y83         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
                         clock pessimism              0.149    27.846    
                         clock uncertainty           -0.377    27.469    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)        0.031    27.500    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         27.500    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 19.908    

Slack (MET) :             20.169ns  (required time - arrival time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.842ns (15.150%)  route 4.716ns (84.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 27.833 - 25.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.699     1.699    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419     2.118 f  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=11, routed)          1.423     3.541    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.299     3.840 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=18, routed)          2.138     5.978    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.102 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, routed)           1.154     7.257    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_i
    SLICE_X32Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.654    27.833    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y100        FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism              0.014    27.847    
                         clock uncertainty           -0.377    27.471    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)       -0.045    27.426    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         27.426    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 20.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.980%)  route 0.945ns (87.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.558     0.558    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=2, routed)           0.945     1.644    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X26Y94         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     1.209    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.234     0.975    
                         clock uncertainty            0.377     1.351    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.466    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.141ns (13.190%)  route 0.928ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=2, routed)           0.928     1.644    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     1.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.234     0.974    
                         clock uncertainty            0.377     1.350    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.465    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.141ns (13.035%)  route 0.941ns (86.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.557     0.557    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.941     1.638    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     1.190    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.234     0.956    
                         clock uncertainty            0.377     1.332    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.447    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.017%)  route 0.928ns (84.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=2, routed)           0.928     1.667    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     1.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.234     0.974    
                         clock uncertainty            0.377     1.350    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.467    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.141ns (12.914%)  route 0.951ns (87.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.557     0.557    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.951     1.649    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     1.190    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.234     0.956    
                         clock uncertainty            0.377     1.332    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.441    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.076%)  route 1.027ns (87.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=2, routed)           1.027     1.742    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     1.208    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.234     0.974    
                         clock uncertainty            0.377     1.350    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.533    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.141ns (12.999%)  route 0.944ns (87.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.558     0.558    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.944     1.642    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     1.190    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.251     0.939    
                         clock uncertainty            0.377     1.315    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.432    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.141ns (13.098%)  route 0.935ns (86.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=2, routed)           0.935     1.651    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y91         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.843     1.209    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.255     0.954    
                         clock uncertainty            0.377     1.330    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.439    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.019%)  route 0.928ns (84.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.575     0.575    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=2, routed)           0.928     1.667    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X30Y93         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     1.210    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.252     0.958    
                         clock uncertainty            0.377     1.334    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.449    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.141ns (11.990%)  route 1.035ns (88.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.557     0.557    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=2, routed)           1.035     1.733    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y88         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.823     1.189    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.234     0.955    
                         clock uncertainty            0.377     1.331    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.514    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       18.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.832ns (40.045%)  route 2.743ns (59.955%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     7.606    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.377    26.216    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.011    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.832ns (40.045%)  route 2.743ns (59.955%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     7.606    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.377    26.216    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.011    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.832ns (40.045%)  route 2.743ns (59.955%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     7.606    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.377    26.216    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.011    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.832ns (40.045%)  route 2.743ns (59.955%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.893     7.606    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.479    26.479    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.114    26.593    
                         clock uncertainty           -0.377    26.216    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    26.011    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.832ns (41.402%)  route 2.593ns (58.598%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     7.456    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.377    26.217    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.012    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.832ns (41.402%)  route 2.593ns (58.598%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     7.456    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.377    26.217    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.012    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.832ns (41.402%)  route 2.593ns (58.598%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     7.456    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.377    26.217    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.012    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.832ns (41.402%)  route 2.593ns (58.598%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.026     5.391    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.150     5.541 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2/O
                         net (fo=2, routed)           0.824     6.365    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.348     6.713 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.743     7.456    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.480    26.480    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.114    26.594    
                         clock uncertainty           -0.377    26.217    
    SLICE_X35Y95         FDRE (Setup_fdre_C_CE)      -0.205    26.012    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.642ns (15.471%)  route 3.508ns (84.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.644     2.938    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.325     4.781    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.905 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=118, routed)         2.183     7.088    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.478    26.478    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.148    26.626    
                         clock uncertainty           -0.377    26.249    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.524    25.725    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         25.725    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 18.638    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.642ns (15.471%)  route 3.508ns (84.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.644     2.938    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          1.325     4.781    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.905 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=118, routed)         2.183     7.088    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         1.478    26.478    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.148    26.626    
                         clock uncertainty           -0.377    26.249    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.524    25.725    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         25.725    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 18.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.283%)  route 0.243ns (53.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.243     1.295    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.340 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.340    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     0.824    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.234     0.590    
                         clock uncertainty            0.377     0.966    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.092     1.058    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.485%)  route 0.261ns (55.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.261     1.313    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.358 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.358    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.823     0.823    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.251     0.572    
                         clock uncertainty            0.377     0.948    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092     1.040    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.337%)  route 0.336ns (61.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.336     1.389    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.434 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.434    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1_n_0
    SLICE_X34Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     0.824    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.234     0.590    
                         clock uncertainty            0.377     0.966    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120     1.086    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.844%)  route 0.273ns (54.156%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.572     0.908    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y84         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=2, routed)           0.117     1.166    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_incr_reg[2]
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.211 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=1, routed)           0.156     1.366    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.411    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.252     0.590    
                         clock uncertainty            0.377     0.966    
    SLICE_X31Y88         FDSE (Hold_fdse_C_D)         0.091     1.057    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.232ns (44.957%)  route 0.284ns (55.043%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.574     0.910    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.141     1.051 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=5, routed)           0.149     1.200    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.245 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=1, routed)           0.135     1.380    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rready
    SLICE_X29Y89         LUT4 (Prop_lut4_I0_O)        0.046     1.426 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.426    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y89         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.255     0.587    
                         clock uncertainty            0.377     0.963    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.107     1.070    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.042%)  route 0.306ns (56.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.577     0.913    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.141     1.054 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/Q
                         net (fo=7, routed)           0.164     1.218    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.263 f  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=1, routed)           0.141     1.404    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_bready
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.449 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.449    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.844     0.844    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.252     0.592    
                         clock uncertainty            0.377     0.968    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.120     1.088    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.763%)  route 0.330ns (61.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.330     1.383    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.428 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.428    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.824     0.824    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.234     0.590    
                         clock uncertainty            0.377     0.966    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.092     1.058    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.254ns (45.200%)  route 0.308ns (54.800%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.572     0.908    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X30Y85         FDRE                                         r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=14, routed)          0.097     1.168    top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.213 r  top_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.211     1.425    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_arvalid
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.470 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.470    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X30Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.842     0.842    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y88         FDSE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.252     0.590    
                         clock uncertainty            0.377     0.966    
    SLICE_X30Y88         FDSE (Hold_fdse_C_D)         0.120     1.086    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.325%)  route 0.400ns (65.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.400     1.452    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.497 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.497    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.823     0.823    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.251     0.572    
                         clock uncertainty            0.377     0.948    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.091     1.039    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.212%)  route 0.402ns (65.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.553     0.889    top_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  top_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          0.402     1.454    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.499 r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.499    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=662, routed)         0.823     0.823    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.251     0.572    
                         clock uncertainty            0.377     0.948    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092     1.040    top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.459    





