[2025-09-17 02:40:42] START suite=qualcomm_srv trace=srv36_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv36_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2667978 heartbeat IPC: 3.748 cumulative IPC: 3.748 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5099802 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5099802 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5099803 heartbeat IPC: 4.112 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14156380 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23210627 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32281656 heartbeat IPC: 1.102 cumulative IPC: 1.104 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41347021 heartbeat IPC: 1.103 cumulative IPC: 1.104 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50293494 heartbeat IPC: 1.118 cumulative IPC: 1.106 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59420723 heartbeat IPC: 1.096 cumulative IPC: 1.105 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv36_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 68478498 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 77639026 heartbeat IPC: 1.092 cumulative IPC: 1.103 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 86691049 heartbeat IPC: 1.105 cumulative IPC: 1.103 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90558008 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90558008 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv36_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.104 instructions: 100000001 cycles: 90558008
CPU 0 Branch Prediction Accuracy: 92.41% MPKI: 13.64 Average ROB Occupancy at Mispredict: 27.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1259
BRANCH_INDIRECT: 0.3634
BRANCH_CONDITIONAL: 11.74
BRANCH_DIRECT_CALL: 0.4671
BRANCH_INDIRECT_CALL: 0.5282
BRANCH_RETURN: 0.4162


====Backend Stall Breakdown====
ROB_STALL: 92723
LQ_STALL: 0
SQ_STALL: 350474


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 22.002415
REPLAY_LOAD: 41.56854
NON_REPLAY_LOAD: 6.3708053

== Total ==
ADDR_TRANS: 9109
REPLAY_LOAD: 18498
NON_REPLAY_LOAD: 65116

== Counts ==
ADDR_TRANS: 414
REPLAY_LOAD: 445
NON_REPLAY_LOAD: 10221

cpu0->cpu0_STLB TOTAL        ACCESS:    2080689 HIT:    2067390 MISS:      13299 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2080689 HIT:    2067390 MISS:      13299 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 79.76 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9680687 HIT:    8104390 MISS:    1576297 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7893240 HIT:    6493604 MISS:    1399636 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600591 HIT:     454082 MISS:     146509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164777 HIT:    1146014 MISS:      18763 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22079 HIT:      10690 MISS:      11389 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15446604 HIT:    7950669 MISS:    7495935 MSHR_MERGE:    1778612
cpu0->cpu0_L1I LOAD         ACCESS:   15446604 HIT:    7950669 MISS:    7495935 MSHR_MERGE:    1778612
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29929130 HIT:   25397541 MISS:    4531589 MSHR_MERGE:    1732995
cpu0->cpu0_L1D LOAD         ACCESS:   16683216 HIT:   14004682 MISS:    2678534 MSHR_MERGE:     502614
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13219093 HIT:   11388249 MISS:    1830844 MSHR_MERGE:    1230249
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26821 HIT:       4610 MISS:      22211 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12661594 HIT:   10542382 MISS:    2119212 MSHR_MERGE:    1065259
cpu0->cpu0_ITLB LOAD         ACCESS:   12661594 HIT:   10542382 MISS:    2119212 MSHR_MERGE:    1065259
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.298 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28492101 HIT:   27110342 MISS:    1381759 MSHR_MERGE:     355023
cpu0->cpu0_DTLB LOAD         ACCESS:   28492101 HIT:   27110342 MISS:    1381759 MSHR_MERGE:     355023
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.709 cycles
cpu0->LLC TOTAL        ACCESS:    1818463 HIT:    1793992 MISS:      24471 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1399636 HIT:    1381855 MISS:      17781 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     146509 HIT:     142623 MISS:       3886 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     260929 HIT:     260840 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11389 HIT:       8674 MISS:       2715 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        254
  ROW_BUFFER_MISS:      24109
  AVG DBUS CONGESTED CYCLE: 3.318
Channel 0 WQ ROW_BUFFER_HIT:        151
  ROW_BUFFER_MISS:       2961
  FULL:          0
Channel 0 REFRESHES ISSUED:       7547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524177       520251       130396         2088
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           48         2111         1116          242
  STLB miss resolved @ L2C                0         1027         1608         1048          129
  STLB miss resolved @ LLC                0         1534         2113         3338          738
  STLB miss resolved @ MEM                0            1          585         2011         1180

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187522        53340      1342017       215905          232
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1194          377           31
  STLB miss resolved @ L2C                0         1151         6832         1978            2
  STLB miss resolved @ LLC                0          181         2265         1168           46
  STLB miss resolved @ MEM                0            0           79          151           85
[2025-09-17 02:53:30] END   suite=qualcomm_srv trace=srv36_ap (rc=0)
