

================================================================
== Vitis HLS Report for 'msm_arr'
================================================================
* Date:           Wed Jul 27 12:00:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.127 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_bucket_unit_csim_sr_fu_430  |bucket_unit_csim_sr  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_1   |      128|      128|         2|          1|          1|   128|       yes|
        |- VITIS_LOOP_108_2  |      129|      129|         3|          1|          1|   128|       yes|
        |- VITIS_LOOP_117_3  |       15|       15|         2|          1|          1|    15|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        2|     -|      153|       97|    -|
|Instance             |        0|    23|     6245|    12672|    -|
|Memory               |        2|     -|       20|       26|    -|
|Multiplexer          |        -|     -|        -|      349|    -|
|Register             |        -|     -|      165|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    23|     6583|    13359|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |grp_bucket_unit_csim_sr_fu_430  |bucket_unit_csim_sr  |        0|  23|  6245|  12672|    0|
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |Total                           |                     |        0|  23|  6245|  12672|    0|
    +--------------------------------+---------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |GBUFF_K_V_U  |GBUFF_K_V  |        0|   4|   9|    0|   128|    4|     1|          512|
    |GBUFF_P_V_U  |GBUFF_P_V  |        2|   0|   0|    0|   128|   39|     1|         4992|
    |count_B_V_U  |count_B_V  |        0|  16|  17|    0|    16|   13|     1|          208|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        2|  20|  26|    0|   272|   56|     3|         5712|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |BFIFO_1_fifo_U  |        2|  153|   0|    -|   128|   43|     5504|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |        2|  153|   0|    0|   128|   43|     5504|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_498_p2                              |         +|   0|  0|  15|           8|           1|
    |add_ln117_fu_570_p2                              |         +|   0|  0|  12|           5|           1|
    |add_ln691_1_fu_587_p2                            |         +|   0|  0|  17|          13|           2|
    |add_ln691_fu_544_p2                              |         +|   0|  0|  20|          13|           1|
    |add_ln98_fu_440_p2                               |         +|   0|  0|  15|           8|           1|
    |num_padd_ops_V_1_fu_593_p2                       |         +|   0|  0|  17|          13|          13|
    |ap_block_pp1_stage0_01001                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage0_iter2                |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_523_p2                               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln108_fu_504_p2                             |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln117_fu_564_p2                             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln874_fu_581_p2                             |      icmp|   0|  0|  12|          13|           1|
    |icmp_ln98_fu_446_p2                              |      icmp|   0|  0|  11|           8|           9|
    |ap_sync_grp_bucket_unit_csim_sr_fu_430_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_bucket_unit_csim_sr_fu_430_ap_ready  |        or|   0|  0|   2|           1|           1|
    |num_padd_ops_V_2_fu_599_p3                       |    select|   0|  0|  13|           1|          13|
    |reuse_select_fu_537_p3                           |    select|   0|  0|  13|           1|          13|
    |ap_enable_pp0                                    |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                                    |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                                    |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                          |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                          |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                          |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0| 215|         173|         147|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |BFIFO_1_read             |   9|          2|    1|          2|
    |GBUFF_K_V_address0       |  14|          3|    7|         21|
    |GBUFF_P_V_address0       |  14|          3|    7|         21|
    |ap_NS_fsm                |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |  14|          3|    1|          3|
    |count_B_V_address0       |  65|         12|    4|         48|
    |count_B_V_address1       |  54|         10|    4|         40|
    |count_B_V_ce0            |  14|          3|    1|          3|
    |count_B_V_d0             |  14|          3|   13|         39|
    |i_1_reg_396              |   9|          2|    8|         16|
    |i_2_reg_407              |   9|          2|    5|         10|
    |i_reg_385                |   9|          2|    8|         16|
    |num_padd_ops_V_reg_418   |   9|          2|   13|         26|
    |reuse_addr_reg_fu_110    |   9|          2|   64|        128|
    |reuse_reg_fu_114         |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 349|         74|  153|        422|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_692                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_bucket_unit_csim_sr_fu_430_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_bucket_unit_csim_sr_fu_430_ap_ready  |   1|   0|    1|          0|
    |count_B_V_addr_16_reg_686                            |   4|   0|    4|          0|
    |grp_bucket_unit_csim_sr_fu_430_ap_start_reg          |   1|   0|    1|          0|
    |i_1_reg_396                                          |   8|   0|    8|          0|
    |i_2_reg_407                                          |   5|   0|    5|          0|
    |i_reg_385                                            |   8|   0|    8|          0|
    |icmp_ln108_reg_667                                   |   1|   0|    1|          0|
    |icmp_ln108_reg_667_pp1_iter1_reg                     |   1|   0|    1|          0|
    |icmp_ln117_reg_702                                   |   1|   0|    1|          0|
    |icmp_ln98_reg_632                                    |   1|   0|    1|          0|
    |num_padd_ops_V_reg_418                               |  13|   0|   13|          0|
    |p_Val2_s_reg_681                                     |   4|   0|    4|          0|
    |reuse_addr_reg_fu_110                                |  64|   0|   64|          0|
    |reuse_reg_fu_114                                     |  13|   0|   13|          0|
    |zext_ln108_reg_671                                   |   8|   0|   64|         56|
    |zext_ln98_reg_636                                    |   8|   0|   64|         56|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 165|   0|  277|        112|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|P_arr_x_address0  |  out|    7|   ap_memory|       P_arr_x|         array|
|P_arr_x_ce0       |  out|    1|   ap_memory|       P_arr_x|         array|
|P_arr_x_q0        |   in|   16|   ap_memory|       P_arr_x|         array|
|P_arr_y_address0  |  out|    7|   ap_memory|       P_arr_y|         array|
|P_arr_y_ce0       |  out|    1|   ap_memory|       P_arr_y|         array|
|P_arr_y_q0        |   in|   16|   ap_memory|       P_arr_y|         array|
|P_arr_z_address0  |  out|    7|   ap_memory|       P_arr_z|         array|
|P_arr_z_ce0       |  out|    1|   ap_memory|       P_arr_z|         array|
|P_arr_z_q0        |   in|   16|   ap_memory|       P_arr_z|         array|
|K_arr_address0    |  out|    7|   ap_memory|         K_arr|         array|
|K_arr_ce0         |  out|    1|   ap_memory|         K_arr|         array|
|K_arr_q0          |   in|   16|   ap_memory|         K_arr|         array|
|B_i_address0      |  out|    5|   ap_memory|           B_i|         array|
|B_i_ce0           |  out|    1|   ap_memory|           B_i|         array|
|B_i_we0           |  out|    1|   ap_memory|           B_i|         array|
|B_i_d0            |  out|   32|   ap_memory|           B_i|         array|
|B_i_address1      |  out|    5|   ap_memory|           B_i|         array|
|B_i_ce1           |  out|    1|   ap_memory|           B_i|         array|
|B_i_we1           |  out|    1|   ap_memory|           B_i|         array|
|B_i_d1            |  out|   32|   ap_memory|           B_i|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 1, D = 2, States = { 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%BFIFO_1 = alloca i64 1" [src/msm.cpp:86]   --->   Operation 22 'alloca' 'BFIFO_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_1 : Operation 23 [1/1] (1.20ns)   --->   "%GBUFF_P_V = alloca i64 1" [src/msm.cpp:89]   --->   Operation 23 'alloca' 'GBUFF_P_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_1 : Operation 24 [1/1] (0.55ns)   --->   "%GBUFF_K_V = alloca i64 1" [src/msm.cpp:90]   --->   Operation 24 'alloca' 'GBUFF_K_V' <Predicate = true> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_1 : Operation 25 [1/1] (0.68ns)   --->   "%count_B_V = alloca i64 1" [src/msm.cpp:91]   --->   Operation 25 'alloca' 'count_B_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%count_B_V_addr = getelementptr i13 %count_B_V, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'count_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr"   --->   Operation 27 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%count_B_V_addr_1 = getelementptr i13 %count_B_V, i64 0, i64 1"   --->   Operation 28 'getelementptr' 'count_B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_1"   --->   Operation 29 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%count_B_V_addr_2 = getelementptr i13 %count_B_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'count_B_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_2"   --->   Operation 31 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%count_B_V_addr_3 = getelementptr i13 %count_B_V, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'count_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_3"   --->   Operation 33 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.68>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%count_B_V_addr_4 = getelementptr i13 %count_B_V, i64 0, i64 4"   --->   Operation 34 'getelementptr' 'count_B_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_4"   --->   Operation 35 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%count_B_V_addr_5 = getelementptr i13 %count_B_V, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'count_B_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_5"   --->   Operation 37 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 0.68>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%count_B_V_addr_6 = getelementptr i13 %count_B_V, i64 0, i64 6"   --->   Operation 38 'getelementptr' 'count_B_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_6"   --->   Operation 39 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%count_B_V_addr_7 = getelementptr i13 %count_B_V, i64 0, i64 7"   --->   Operation 40 'getelementptr' 'count_B_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_7"   --->   Operation 41 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%count_B_V_addr_8 = getelementptr i13 %count_B_V, i64 0, i64 8"   --->   Operation 42 'getelementptr' 'count_B_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_8"   --->   Operation 43 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%count_B_V_addr_9 = getelementptr i13 %count_B_V, i64 0, i64 9"   --->   Operation 44 'getelementptr' 'count_B_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_9"   --->   Operation 45 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.68>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%count_B_V_addr_10 = getelementptr i13 %count_B_V, i64 0, i64 10"   --->   Operation 46 'getelementptr' 'count_B_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_10"   --->   Operation 47 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%count_B_V_addr_11 = getelementptr i13 %count_B_V, i64 0, i64 11"   --->   Operation 48 'getelementptr' 'count_B_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_11"   --->   Operation 49 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%count_B_V_addr_12 = getelementptr i13 %count_B_V, i64 0, i64 12"   --->   Operation 50 'getelementptr' 'count_B_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_12"   --->   Operation 51 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%count_B_V_addr_13 = getelementptr i13 %count_B_V, i64 0, i64 13"   --->   Operation 52 'getelementptr' 'count_B_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_13"   --->   Operation 53 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_x, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_x"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_y, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_y"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_z, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_z"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K_arr, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K_arr"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_i, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_i"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @BFIFO_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i43 %BFIFO_1, i43 %BFIFO_1"   --->   Operation 65 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%count_B_V_addr_14 = getelementptr i13 %count_B_V, i64 0, i64 14"   --->   Operation 67 'getelementptr' 'count_B_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_14"   --->   Operation 68 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%count_B_V_addr_15 = getelementptr i13 %count_B_V, i64 0, i64 15"   --->   Operation 69 'getelementptr' 'count_B_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_15"   --->   Operation 70 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [src/msm.cpp:98]   --->   Operation 71 'br' 'br_ln98' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln98, void %.split9, i8 0, void" [src/msm.cpp:98]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln98 = add i8 %i, i8 1" [src/msm.cpp:98]   --->   Operation 73 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.58ns)   --->   "%icmp_ln98 = icmp_eq  i8 %i, i8 128" [src/msm.cpp:98]   --->   Operation 74 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 75 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split9, void %.preheader1.preheader" [src/msm.cpp:98]   --->   Operation 76 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %i" [src/msm.cpp:98]   --->   Operation 77 'zext' 'zext_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%P_arr_z_addr = getelementptr i16 %P_arr_z, i64 0, i64 %zext_ln98"   --->   Operation 78 'getelementptr' 'P_arr_z_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (0.58ns)   --->   "%P_arr_z_load = load i7 %P_arr_z_addr"   --->   Operation 79 'load' 'P_arr_z_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%P_arr_y_addr = getelementptr i16 %P_arr_y, i64 0, i64 %zext_ln98"   --->   Operation 80 'getelementptr' 'P_arr_y_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (0.58ns)   --->   "%P_arr_y_load = load i7 %P_arr_y_addr"   --->   Operation 81 'load' 'P_arr_y_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%P_arr_x_addr = getelementptr i16 %P_arr_x, i64 0, i64 %zext_ln98"   --->   Operation 82 'getelementptr' 'P_arr_x_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.58ns)   --->   "%P_arr_x_load = load i7 %P_arr_x_addr"   --->   Operation 83 'load' 'P_arr_x_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%K_arr_addr = getelementptr i16 %K_arr, i64 0, i64 %zext_ln98" [src/msm.cpp:103]   --->   Operation 84 'getelementptr' 'K_arr_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (0.58ns)   --->   "%K_arr_load = load i7 %K_arr_addr" [src/msm.cpp:103]   --->   Operation 85 'load' 'K_arr_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:98]   --->   Operation 86 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/msm.cpp:98]   --->   Operation 87 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.58ns)   --->   "%P_arr_z_load = load i7 %P_arr_z_addr"   --->   Operation 88 'load' 'P_arr_z_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%v2_V = trunc i16 %P_arr_z_load"   --->   Operation 89 'trunc' 'v2_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (0.58ns)   --->   "%P_arr_y_load = load i7 %P_arr_y_addr"   --->   Operation 90 'load' 'P_arr_y_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%v2_V_2 = trunc i16 %P_arr_y_load"   --->   Operation 91 'trunc' 'v2_V_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (0.58ns)   --->   "%P_arr_x_load = load i7 %P_arr_x_addr"   --->   Operation 92 'load' 'P_arr_x_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%v1_V = trunc i16 %P_arr_x_load"   --->   Operation 93 'trunc' 'v1_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i13.i13.i13, i13 %v1_V, i13 %v2_V_2, i13 %v2_V"   --->   Operation 94 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%GBUFF_P_V_addr = getelementptr i39 %GBUFF_P_V, i64 0, i64 %zext_ln98" [src/msm.cpp:100]   --->   Operation 95 'getelementptr' 'GBUFF_P_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.20ns)   --->   "%store_ln100 = store i39 %p_Result_s, i7 %GBUFF_P_V_addr" [src/msm.cpp:100]   --->   Operation 96 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%GBUFF_K_V_addr = getelementptr i4 %GBUFF_K_V, i64 0, i64 %zext_ln98" [src/msm.cpp:103]   --->   Operation 97 'getelementptr' 'GBUFF_K_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 98 [1/2] (0.58ns)   --->   "%K_arr_load = load i7 %K_arr_addr" [src/msm.cpp:103]   --->   Operation 98 'load' 'K_arr_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %K_arr_load" [src/msm.cpp:103]   --->   Operation 99 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.55ns)   --->   "%store_ln103 = store i4 %trunc_ln103, i7 %GBUFF_K_V_addr" [src/msm.cpp:103]   --->   Operation 100 'store' 'store_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.38>
ST_11 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %reuse_reg"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln108 = br void %.preheader1" [src/msm.cpp:108]   --->   Operation 104 'br' 'br_ln108' <Predicate = true> <Delay = 0.38>

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln108, void %.split7, i8 0, void %.preheader1.preheader" [src/msm.cpp:108]   --->   Operation 105 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln108 = add i8 %i_1, i8 1" [src/msm.cpp:108]   --->   Operation 106 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.58ns)   --->   "%icmp_ln108 = icmp_eq  i8 %i_1, i8 128" [src/msm.cpp:108]   --->   Operation 107 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 108 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split7, void %.preheader.preheader" [src/msm.cpp:108]   --->   Operation 109 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %i_1" [src/msm.cpp:108]   --->   Operation 110 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%GBUFF_K_V_addr_1 = getelementptr i4 %GBUFF_K_V, i64 0, i64 %zext_ln108"   --->   Operation 111 'getelementptr' 'GBUFF_K_V_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (0.55ns)   --->   "%p_Val2_s = load i7 %GBUFF_K_V_addr_1"   --->   Operation 112 'load' 'p_Val2_s' <Predicate = (!icmp_ln108)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>

State 13 <SV = 11> <Delay = 1.61>
ST_13 : Operation 113 [1/2] (0.55ns)   --->   "%p_Val2_s = load i7 %GBUFF_K_V_addr_1"   --->   Operation 113 'load' 'p_Val2_s' <Predicate = (!icmp_ln108)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i4 %p_Val2_s"   --->   Operation 114 'zext' 'zext_ln534' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%count_B_V_addr_16 = getelementptr i13 %count_B_V, i64 0, i64 %zext_ln534"   --->   Operation 115 'getelementptr' 'count_B_V_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 116 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (0.68ns)   --->   "%count_B_V_load = load i4 %count_B_V_addr_16"   --->   Operation 117 'load' 'count_B_V_load' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln534"   --->   Operation 118 'icmp' 'addr_cmp' <Predicate = (!icmp_ln108)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln534 = store i64 %zext_ln534, i64 %reuse_addr_reg"   --->   Operation 119 'store' 'store_ln534' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%GBUFF_P_V_addr_1 = getelementptr i39 %GBUFF_P_V, i64 0, i64 %zext_ln108" [src/msm.cpp:112]   --->   Operation 120 'getelementptr' 'GBUFF_P_V_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.20ns)   --->   "%v2_V_3 = load i7 %GBUFF_P_V_addr_1"   --->   Operation 121 'load' 'v2_V_3' <Predicate = (!icmp_ln108)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>

State 14 <SV = 12> <Delay = 2.46>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:108]   --->   Operation 122 'specpipeline' 'specpipeline_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/msm.cpp:108]   --->   Operation 123 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i13 %reuse_reg"   --->   Operation 124 'load' 'reuse_reg_load' <Predicate = (!icmp_ln108 & addr_cmp)> <Delay = 0.00>
ST_14 : Operation 125 [1/2] (0.68ns)   --->   "%count_B_V_load = load i4 %count_B_V_addr_16"   --->   Operation 125 'load' 'count_B_V_load' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%reuse_select = select i1 %addr_cmp, i13 %reuse_reg_load, i13 %count_B_V_load"   --->   Operation 126 'select' 'reuse_select' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln691 = add i13 %reuse_select, i13 1"   --->   Operation 127 'add' 'add_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.68ns)   --->   "%store_ln691 = store i13 %add_ln691, i4 %count_B_V_addr_16"   --->   Operation 128 'store' 'store_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln691 = store i13 %add_ln691, i13 %reuse_reg"   --->   Operation 129 'store' 'store_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_14 : Operation 130 [1/2] (1.20ns)   --->   "%v2_V_3 = load i7 %GBUFF_P_V_addr_1"   --->   Operation 130 'load' 'v2_V_3' <Predicate = (!icmp_ln108)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i4.i39, i4 %p_Val2_s, i39 %v2_V_3"   --->   Operation 131 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.26ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i43P0A, i43 %BFIFO_1, i43 %p_Result_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln108)> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.38>
ST_15 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln117 = br void %.preheader" [src/msm.cpp:117]   --->   Operation 134 'br' 'br_ln117' <Predicate = true> <Delay = 0.38>

State 16 <SV = 12> <Delay = 0.70>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln117, void %.split_ifconv, i5 1, void %.preheader.preheader" [src/msm.cpp:117]   --->   Operation 135 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%num_padd_ops_V = phi i13 %num_padd_ops_V_2, void %.split_ifconv, i13 0, void %.preheader.preheader"   --->   Operation 136 'phi' 'num_padd_ops_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.63ns)   --->   "%icmp_ln117 = icmp_eq  i5 %i_2, i5 16" [src/msm.cpp:117]   --->   Operation 137 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 138 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split_ifconv, void" [src/msm.cpp:117]   --->   Operation 139 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln117 = add i5 %i_2, i5 1" [src/msm.cpp:117]   --->   Operation 140 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %i_2" [src/msm.cpp:117]   --->   Operation 141 'zext' 'zext_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%count_B_V_addr_17 = getelementptr i13 %count_B_V, i64 0, i64 %zext_ln117"   --->   Operation 142 'getelementptr' 'count_B_V_addr_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 143 [2/2] (0.68ns)   --->   "%count_B_V_load_1 = load i4 %count_B_V_addr_17"   --->   Operation 143 'load' 'count_B_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 17 <SV = 13> <Delay = 1.73>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:93]   --->   Operation 144 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/msm.cpp:93]   --->   Operation 145 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 146 [1/2] (0.68ns)   --->   "%count_B_V_load_1 = load i4 %count_B_V_addr_17"   --->   Operation 146 'load' 'count_B_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_17 : Operation 147 [1/1] (0.64ns)   --->   "%icmp_ln874 = icmp_eq  i13 %count_B_V_load_1, i13 0"   --->   Operation 147 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln117)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_1 = add i13 %num_padd_ops_V, i13 8191"   --->   Operation 148 'add' 'add_ln691_1' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%num_padd_ops_V_1 = add i13 %add_ln691_1, i13 %count_B_V_load_1"   --->   Operation 149 'add' 'num_padd_ops_V_1' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 150 [1/1] (0.32ns)   --->   "%num_padd_ops_V_2 = select i1 %icmp_ln874, i13 %num_padd_ops_V, i13 %num_padd_ops_V_1"   --->   Operation 150 'select' 'num_padd_ops_V_2' <Predicate = (!icmp_ln117)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 1.34>
ST_18 : Operation 152 [2/2] (1.34ns)   --->   "%call_ln125 = call void @bucket_unit_csim_sr, i43 %BFIFO_1, i32 %B_i, i13 %num_padd_ops_V, i13 %count_B_V" [src/msm.cpp:125]   --->   Operation 152 'call' 'call_ln125' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln125 = call void @bucket_unit_csim_sr, i43 %BFIFO_1, i32 %B_i, i13 %num_padd_ops_V, i13 %count_B_V" [src/msm.cpp:125]   --->   Operation 153 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [src/msm.cpp:129]   --->   Operation 154 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P_arr_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ P_arr_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ P_arr_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 00111111111111100000]
reuse_reg           (alloca           ) [ 00111111111111100000]
BFIFO_1             (alloca           ) [ 00111111111111111111]
GBUFF_P_V           (alloca           ) [ 00111111111111100000]
GBUFF_K_V           (alloca           ) [ 00111111111111100000]
count_B_V           (alloca           ) [ 00111111111111111111]
count_B_V_addr      (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_1    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_2    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_3    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_4    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_5    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_6    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_7    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_8    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_9    (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_10   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_11   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_12   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_13   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
empty               (specchannel      ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
count_B_V_addr_14   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
count_B_V_addr_15   (getelementptr    ) [ 00000000000000000000]
store_ln301         (store            ) [ 00000000000000000000]
br_ln98             (br               ) [ 00000000111000000000]
i                   (phi              ) [ 00000000010000000000]
add_ln98            (add              ) [ 00000000111000000000]
icmp_ln98           (icmp             ) [ 00000000011000000000]
empty_24            (speclooptripcount) [ 00000000000000000000]
br_ln98             (br               ) [ 00000000000000000000]
zext_ln98           (zext             ) [ 00000000011000000000]
P_arr_z_addr        (getelementptr    ) [ 00000000011000000000]
P_arr_y_addr        (getelementptr    ) [ 00000000011000000000]
P_arr_x_addr        (getelementptr    ) [ 00000000011000000000]
K_arr_addr          (getelementptr    ) [ 00000000011000000000]
specpipeline_ln98   (specpipeline     ) [ 00000000000000000000]
specloopname_ln98   (specloopname     ) [ 00000000000000000000]
P_arr_z_load        (load             ) [ 00000000000000000000]
v2_V                (trunc            ) [ 00000000000000000000]
P_arr_y_load        (load             ) [ 00000000000000000000]
v2_V_2              (trunc            ) [ 00000000000000000000]
P_arr_x_load        (load             ) [ 00000000000000000000]
v1_V                (trunc            ) [ 00000000000000000000]
p_Result_s          (bitconcatenate   ) [ 00000000000000000000]
GBUFF_P_V_addr      (getelementptr    ) [ 00000000000000000000]
store_ln100         (store            ) [ 00000000000000000000]
GBUFF_K_V_addr      (getelementptr    ) [ 00000000000000000000]
K_arr_load          (load             ) [ 00000000000000000000]
trunc_ln103         (trunc            ) [ 00000000000000000000]
store_ln103         (store            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000111000000000]
store_ln0           (store            ) [ 00000000000000000000]
store_ln0           (store            ) [ 00000000000000000000]
br_ln108            (br               ) [ 00000000000111100000]
i_1                 (phi              ) [ 00000000000010000000]
add_ln108           (add              ) [ 00000000000111100000]
icmp_ln108          (icmp             ) [ 00000000000011100000]
empty_25            (speclooptripcount) [ 00000000000000000000]
br_ln108            (br               ) [ 00000000000000000000]
zext_ln108          (zext             ) [ 00000000000011000000]
GBUFF_K_V_addr_1    (getelementptr    ) [ 00000000000011000000]
p_Val2_s            (load             ) [ 00000000000010100000]
zext_ln534          (zext             ) [ 00000000000000000000]
count_B_V_addr_16   (getelementptr    ) [ 00000000000010100000]
reuse_addr_reg_load (load             ) [ 00000000000000000000]
addr_cmp            (icmp             ) [ 00000000000010100000]
store_ln534         (store            ) [ 00000000000000000000]
GBUFF_P_V_addr_1    (getelementptr    ) [ 00000000000010100000]
specpipeline_ln108  (specpipeline     ) [ 00000000000000000000]
specloopname_ln108  (specloopname     ) [ 00000000000000000000]
reuse_reg_load      (load             ) [ 00000000000000000000]
count_B_V_load      (load             ) [ 00000000000000000000]
reuse_select        (select           ) [ 00000000000000000000]
add_ln691           (add              ) [ 00000000000000000000]
store_ln691         (store            ) [ 00000000000000000000]
store_ln691         (store            ) [ 00000000000000000000]
v2_V_3              (load             ) [ 00000000000000000000]
p_Result_1          (bitconcatenate   ) [ 00000000000000000000]
write_ln174         (write            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000000111100000]
br_ln117            (br               ) [ 00000000000000011100]
i_2                 (phi              ) [ 00000000000000001000]
num_padd_ops_V      (phi              ) [ 00000000000000001111]
icmp_ln117          (icmp             ) [ 00000000000000001100]
empty_26            (speclooptripcount) [ 00000000000000000000]
br_ln117            (br               ) [ 00000000000000000000]
add_ln117           (add              ) [ 00000000000000011100]
zext_ln117          (zext             ) [ 00000000000000000000]
count_B_V_addr_17   (getelementptr    ) [ 00000000000000001100]
specpipeline_ln93   (specpipeline     ) [ 00000000000000000000]
specloopname_ln93   (specloopname     ) [ 00000000000000000000]
count_B_V_load_1    (load             ) [ 00000000000000000000]
icmp_ln874          (icmp             ) [ 00000000000000000000]
add_ln691_1         (add              ) [ 00000000000000000000]
num_padd_ops_V_1    (add              ) [ 00000000000000000000]
num_padd_ops_V_2    (select           ) [ 00000000000000011100]
br_ln0              (br               ) [ 00000000000000011100]
call_ln125          (call             ) [ 00000000000000000000]
ret_ln129           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P_arr_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_arr_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P_arr_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_arr_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_arr_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_arr_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K_arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_i"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BFIFO_1_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i13.i13.i13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i4.i39"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i43P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_unit_csim_sr"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="reuse_addr_reg_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reuse_reg_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="BFIFO_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="43" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="BFIFO_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="GBUFF_P_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="39" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="GBUFF_P_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="GBUFF_K_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="GBUFF_K_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="count_B_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_B_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="43" slack="12"/>
<pin id="137" dir="0" index="2" bw="43" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="count_B_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="13" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="4" slack="0"/>
<pin id="154" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
<pin id="156" dir="1" index="7" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln301/1 store_ln301/1 store_ln301/2 store_ln301/2 store_ln301/3 store_ln301/3 store_ln301/4 store_ln301/4 store_ln301/5 store_ln301/5 store_ln301/6 store_ln301/6 store_ln301/7 store_ln301/7 store_ln301/8 store_ln301/8 count_B_V_load/13 store_ln691/14 count_B_V_load_1/16 "/>
</bind>
</comp>

<comp id="159" class="1004" name="count_B_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="count_B_V_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="count_B_V_addr_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_3/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="count_B_V_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_4/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="count_B_V_addr_5_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_5/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="count_B_V_addr_6_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_6/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="count_B_V_addr_7_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_7/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="count_B_V_addr_8_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_8/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="count_B_V_addr_9_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_9/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="count_B_V_addr_10_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_10/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="count_B_V_addr_11_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_11/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="count_B_V_addr_12_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_12/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="count_B_V_addr_13_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_13/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="count_B_V_addr_14_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_14/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="count_B_V_addr_15_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_15/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="P_arr_z_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_arr_z_addr/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_arr_z_load/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="P_arr_y_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_arr_y_addr/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_arr_y_load/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="P_arr_x_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_arr_x_addr/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_arr_x_load/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="K_arr_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_arr_addr/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_arr_load/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="GBUFF_P_V_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="39" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="1"/>
<pin id="337" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GBUFF_P_V_addr/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="39" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln100/10 v2_V_3/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="GBUFF_K_V_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="1"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GBUFF_K_V_addr/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln103/10 p_Val2_s/12 "/>
</bind>
</comp>

<comp id="357" class="1004" name="GBUFF_K_V_addr_1_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GBUFF_K_V_addr_1/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="count_B_V_addr_16_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_16/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="GBUFF_P_V_addr_1_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="39" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="1"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GBUFF_P_V_addr_1/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="count_B_V_addr_17_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_B_V_addr_17/16 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_1_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_2_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="418" class="1005" name="num_padd_ops_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="1"/>
<pin id="420" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="num_padd_ops_V (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="num_padd_ops_V_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_padd_ops_V/16 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_bucket_unit_csim_sr_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="43" slack="13"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="0" index="3" bw="13" slack="1"/>
<pin id="435" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="436" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/18 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln98_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln98_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln98_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="v2_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v2_V/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="v2_V_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v2_V_2/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="v1_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v1_V/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_s_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="39" slack="0"/>
<pin id="474" dir="0" index="1" bw="13" slack="0"/>
<pin id="475" dir="0" index="2" bw="13" slack="0"/>
<pin id="476" dir="0" index="3" bw="13" slack="0"/>
<pin id="477" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln103_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln0_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="13" slack="9"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln0_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="9"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln108_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln108_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln108_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln534_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/13 "/>
</bind>
</comp>

<comp id="520" class="1004" name="reuse_addr_reg_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="11"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/13 "/>
</bind>
</comp>

<comp id="523" class="1004" name="addr_cmp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln534_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="11"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln534/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="reuse_reg_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="12"/>
<pin id="536" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="reuse_select_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="13" slack="0"/>
<pin id="540" dir="0" index="2" bw="13" slack="0"/>
<pin id="541" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln691_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln691_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="13" slack="12"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/14 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_Result_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="43" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="1"/>
<pin id="559" dir="0" index="2" bw="39" slack="0"/>
<pin id="560" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln117_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln117_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/16 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln117_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln874_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="0"/>
<pin id="583" dir="0" index="1" bw="13" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/17 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln691_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="13" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1/17 "/>
</bind>
</comp>

<comp id="593" class="1004" name="num_padd_ops_V_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="0"/>
<pin id="595" dir="0" index="1" bw="13" slack="0"/>
<pin id="596" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_padd_ops_V_1/17 "/>
</bind>
</comp>

<comp id="599" class="1004" name="num_padd_ops_V_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="13" slack="1"/>
<pin id="602" dir="0" index="2" bw="13" slack="0"/>
<pin id="603" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_padd_ops_V_2/17 "/>
</bind>
</comp>

<comp id="607" class="1005" name="reuse_addr_reg_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="9"/>
<pin id="609" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="614" class="1005" name="reuse_reg_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="9"/>
<pin id="616" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="621" class="1005" name="BFIFO_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="43" slack="7"/>
<pin id="623" dir="1" index="1" bw="43" slack="12"/>
</pin_list>
<bind>
<opset="BFIFO_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln98_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="632" class="1005" name="icmp_ln98_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="636" class="1005" name="zext_ln98_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="642" class="1005" name="P_arr_z_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_arr_z_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="P_arr_y_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="1"/>
<pin id="649" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_arr_y_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="P_arr_x_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_arr_x_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="K_arr_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="1"/>
<pin id="659" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="K_arr_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln108_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln108_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="671" class="1005" name="zext_ln108_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln108 "/>
</bind>
</comp>

<comp id="676" class="1005" name="GBUFF_K_V_addr_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="1"/>
<pin id="678" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="GBUFF_K_V_addr_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="p_Val2_s_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="686" class="1005" name="count_B_V_addr_16_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count_B_V_addr_16 "/>
</bind>
</comp>

<comp id="692" class="1005" name="addr_cmp_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="697" class="1005" name="GBUFF_P_V_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="1"/>
<pin id="699" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="GBUFF_P_V_addr_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln117_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln117_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="711" class="1005" name="count_B_V_addr_17_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="1"/>
<pin id="713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count_B_V_addr_17 "/>
</bind>
</comp>

<comp id="716" class="1005" name="num_padd_ops_V_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="1"/>
<pin id="718" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="num_padd_ops_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="98" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="130" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="130" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="168"><net_src comp="159" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="2" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="100" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="437"><net_src comp="108" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="8" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="418" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="389" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="389" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="389" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="463"><net_src comp="288" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="301" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="314" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="464" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="460" pin="1"/><net_sink comp="472" pin=3"/></net>

<net id="482"><net_src comp="472" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="486"><net_src comp="327" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="90" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="400" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="400" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="400" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="518"><net_src comp="351" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="515" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="148" pin="7"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="94" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="339" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="563"><net_src comp="556" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="568"><net_src comp="411" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="102" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="411" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="411" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="585"><net_src comp="148" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="16" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="418" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="106" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="148" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="581" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="418" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="110" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="617"><net_src comp="114" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="624"><net_src comp="118" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="630"><net_src comp="440" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="635"><net_src comp="446" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="452" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="645"><net_src comp="281" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="650"><net_src comp="294" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="655"><net_src comp="307" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="660"><net_src comp="320" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="665"><net_src comp="498" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="670"><net_src comp="504" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="510" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="679"><net_src comp="357" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="684"><net_src comp="351" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="689"><net_src comp="364" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="695"><net_src comp="523" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="700"><net_src comp="371" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="705"><net_src comp="564" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="570" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="714"><net_src comp="378" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="719"><net_src comp="599" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="422" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_i | {18 19 }
 - Input state : 
	Port: msm_arr : P_arr_x | {9 10 }
	Port: msm_arr : P_arr_y | {9 10 }
	Port: msm_arr : P_arr_z | {9 10 }
	Port: msm_arr : K_arr | {9 10 }
  - Chain level:
	State 1
		count_B_V_addr : 1
		store_ln301 : 2
		count_B_V_addr_1 : 1
		store_ln301 : 2
	State 2
		store_ln301 : 1
		store_ln301 : 1
	State 3
		store_ln301 : 1
		store_ln301 : 1
	State 4
		store_ln301 : 1
		store_ln301 : 1
	State 5
		store_ln301 : 1
		store_ln301 : 1
	State 6
		store_ln301 : 1
		store_ln301 : 1
	State 7
		store_ln301 : 1
		store_ln301 : 1
	State 8
		store_ln301 : 1
		store_ln301 : 1
	State 9
		add_ln98 : 1
		icmp_ln98 : 1
		br_ln98 : 2
		zext_ln98 : 1
		P_arr_z_addr : 2
		P_arr_z_load : 3
		P_arr_y_addr : 2
		P_arr_y_load : 3
		P_arr_x_addr : 2
		P_arr_x_load : 3
		K_arr_addr : 2
		K_arr_load : 3
	State 10
		v2_V : 1
		v2_V_2 : 1
		v1_V : 1
		p_Result_s : 2
		store_ln100 : 3
		trunc_ln103 : 1
		store_ln103 : 2
	State 11
	State 12
		add_ln108 : 1
		icmp_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		GBUFF_K_V_addr_1 : 2
		p_Val2_s : 3
	State 13
		zext_ln534 : 1
		count_B_V_addr_16 : 2
		count_B_V_load : 3
		addr_cmp : 2
		store_ln534 : 2
		v2_V_3 : 1
	State 14
		reuse_select : 1
		add_ln691 : 2
		store_ln691 : 3
		store_ln691 : 3
		p_Result_1 : 1
		write_ln174 : 2
	State 15
	State 16
		icmp_ln117 : 1
		br_ln117 : 2
		add_ln117 : 1
		zext_ln117 : 1
		count_B_V_addr_17 : 2
		count_B_V_load_1 : 3
	State 17
		icmp_ln874 : 1
		num_padd_ops_V_1 : 1
		num_padd_ops_V_2 : 2
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_bucket_unit_csim_sr_fu_430 |    0    |    23   |  29.043 |   4597  |  11145  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |         add_ln98_fu_440        |    0    |    0    |    0    |    0    |    15   |
|          |        add_ln108_fu_498        |    0    |    0    |    0    |    0    |    15   |
|    add   |        add_ln691_fu_544        |    0    |    0    |    0    |    0    |    20   |
|          |        add_ln117_fu_570        |    0    |    0    |    0    |    0    |    12   |
|          |       add_ln691_1_fu_587       |    0    |    0    |    0    |    0    |    17   |
|          |     num_padd_ops_V_1_fu_593    |    0    |    0    |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln98_fu_446        |    0    |    0    |    0    |    0    |    11   |
|          |        icmp_ln108_fu_504       |    0    |    0    |    0    |    0    |    11   |
|   icmp   |         addr_cmp_fu_523        |    0    |    0    |    0    |    0    |    29   |
|          |        icmp_ln117_fu_564       |    0    |    0    |    0    |    0    |    9    |
|          |        icmp_ln874_fu_581       |    0    |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |       reuse_select_fu_537      |    0    |    0    |    0    |    0    |    13   |
|          |     num_padd_ops_V_2_fu_599    |    0    |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   write  |    write_ln174_write_fu_134    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln98_fu_452        |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln108_fu_510       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln534_fu_515       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln117_fu_576       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           v2_V_fu_460          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          v2_V_2_fu_464         |    0    |    0    |    0    |    0    |    0    |
|          |           v1_V_fu_468          |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln103_fu_483       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|        p_Result_s_fu_472       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_556       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    23   |  29.043 |   4597  |  11339  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|GBUFF_K_V|    0   |    4   |    9   |
|GBUFF_P_V|    2   |    0   |    0   |
|count_B_V|    0   |   16   |   17   |
+---------+--------+--------+--------+
|  Total  |    2   |   20   |   26   |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     BFIFO_1_reg_621     |   43   |
| GBUFF_K_V_addr_1_reg_676|    7   |
| GBUFF_P_V_addr_1_reg_697|    7   |
|    K_arr_addr_reg_657   |    7   |
|   P_arr_x_addr_reg_652  |    7   |
|   P_arr_y_addr_reg_647  |    7   |
|   P_arr_z_addr_reg_642  |    7   |
|    add_ln108_reg_662    |    8   |
|    add_ln117_reg_706    |    5   |
|     add_ln98_reg_627    |    8   |
|     addr_cmp_reg_692    |    1   |
|count_B_V_addr_16_reg_686|    4   |
|count_B_V_addr_17_reg_711|    4   |
|       i_1_reg_396       |    8   |
|       i_2_reg_407       |    5   |
|        i_reg_385        |    8   |
|    icmp_ln108_reg_667   |    1   |
|    icmp_ln117_reg_702   |    1   |
|    icmp_ln98_reg_632    |    1   |
| num_padd_ops_V_2_reg_716|   13   |
|  num_padd_ops_V_reg_418 |   13   |
|     p_Val2_s_reg_681    |    4   |
|  reuse_addr_reg_reg_607 |   64   |
|    reuse_reg_reg_614    |   13   |
|    zext_ln108_reg_671   |   64   |
|    zext_ln98_reg_636    |   64   |
+-------------------------+--------+
|          Total          |   374  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_148   |  p0  |  11  |   4  |   44   ||    59   |
|    grp_access_fu_148   |  p1  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_148   |  p2  |  10  |   0  |    0   ||    54   |
|    grp_access_fu_288   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_301   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_314   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_327   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_339   |  p0  |   3  |   7  |   21   ||    14   |
|    grp_access_fu_351   |  p0  |   3  |   7  |   21   ||    14   |
| num_padd_ops_V_reg_418 |  p0  |   2  |  13  |   26   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   194  || 4.39671 ||   195   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   23   |   29   |  4597  |  11339 |
|   Memory  |    2   |    -   |    -   |   20   |   26   |
|Multiplexer|    -   |    -   |    4   |    -   |   195  |
|  Register |    -   |    -   |    -   |   374  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   23   |   33   |  4991  |  11560 |
+-----------+--------+--------+--------+--------+--------+
