library IEEE; 
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;

ENTITY addsub_tb IS
END;

ARCHITECTURE TB IS

COMPONENT AddSub IS 
PORT(	CLK				:	IN STD_LOGIC;
		Tall_a, Tall_b	:	IN	UNSIGNED(31 DOWNTO 0);
		Tall_s			:	OUT UNSIGNED(31 DOWNTO 0));
END COMPONENT;

SIGNAL CLK	:	STD_LOGIC;
SIGNAL Tall_a, Tall_b, Tall_s : UNSIGNED(31 DOWNTO 0);
BEGIN

PROCESS
BEGIN
	
	Tall_a <= x"3f800000"; Tall_b <= x"00000000"; --1+0
	Wait for 2 ns;
	Tall_a <= x"3f800000"; Tall_b <= x"3f800000"; --1+1
	Wait for 2 ns;
	Tall_a <= x"40000000"; Tall_b <= x"c0000000";-- 2+2
	Wait for 2 ns;
	Tall_a <= x"40000000"; Tall_b <= x"40800000";-- 2+4
	Wait for 2 ns;
	Tall_a <= x"41100000"; Tall_b <= x"40400000"; --9+3
	Wait for 2 ns;
	Tall_a <= x"41100000"; Tall_b <= x"c0400000";-- 9-3
	Wait for 2 ns;
	Tall_a <= x"c0000000"; Tall_b <= x"00000000";-- -2+0
	Wait for 2 ns;
	Tall_a <= x"c0000000"; Tall_b <= x"c0000000"; -- -2-2
	Wait for 2 ns;
	Tall_a <= x"c0000000"; Tall_b <= x"c0a00000";-- -2-5
	Wait for 2 ns;
	Tall_a <= x"41000000"; Tall_b <= x"c0800000"; -- 8-4
	Wait for 2 ns;
	Tall_a <= x"7f800000"; Tall_b <= x"80000000";-- inf-0
	Wait for 2 ns;
	Tall_a <= x"7fc00000"; Tall_b <= x"40000000"; --Nan+2
	Wait for 2 ns;
	
	
	Wait;

END PROCESS;

test:	addsub PORT MAP(CLK, Tall_a, Tall_b, Tall_s);