Warning (10268): Verilog HDL information at House.v(109): always construct contains both blocking and non-blocking assignments File: C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v Line: 109
