---
layout: post
title: Verilog使用
category: 用
date: 2018-12-03 16:38 +0800
create: 2018-12-03 16:34:44 +0800
tags:
  - verilog
  - FPGA
---

- TOC
{:toc}

## 一些技巧

```verilog
// 打印
$display ("At time %t - ", $time, " something");
```

```verilog
// 赋值、延时
{out3,out2,out1,out0} = #4 'b0001;
assign #3 result = (sel) ? A : B;
```

```verilog
// 寄存器
output res_out;
wire res;
always @ (posedge clk or negedge rst_n)
  if (~rst_n)
    res_out <= 0;
  else
    res_out <= res;
```
