<h1 id="id-2018-10-15HW-SymphonyProgress-HighLights"><u>HighLights</u></h1><ul><li> </li></ul><h1 id="id-2018-10-15HW-SymphonyProgress-Results"><u>Results</u></h1><ul><li> </li></ul><h1 id="id-2018-10-15HW-SymphonyProgress-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Reviewed UN2N protocol proposed by Benoit.<ul><li>Benoit to write full spec.</li></ul></li><li>Revisiting common layer interface specification.<ul><li>Present definition prevents AXI write data from flowing ahead of AXI write commands or vice versa.</li><li>Fix has been identified and proposal written up for review.</li></ul></li></ul><h1 id="id-2018-10-15HW-SymphonyProgress-ArchitecturalPlans"><u>Architectural Plans</u></h1><ul><li>Complete Buffered VC switch architectural definition.</li></ul><h1 id="id-2018-10-15HW-SymphonyProgress-EngineeringProgress"><u>Engineering Progress</u></h1><ul><li>Ncore Dry Run has entered execution phase.<ul><li>Iterating on TACHL interface definition with SW.</li><li>Began work to create Ncore top level wrapper into gen_wrapper.</li></ul></li><li> Starting planing for Presto 1.0<br/><ul><li>Need an architectural definition for the buffered pipelined switch.</li></ul></li><li>AXI ATU 11x8 multi-width debug continues<ul><li>Cleaned up all issues with unaligned addresses</li></ul></li></ul><h1 id="id-2018-10-15HW-SymphonyProgress-EngineeringPlans"><u>Engineering Plans</u></h1><ul><li>Removed request size and write byte constraints in AXI ATU 11x8 multi-width Test Bench.</li><li>Implement an example of Ncore top RTL wrapper in generic_wrapper.</li><li>Complete TACHL interface work.</li></ul>