// Seed: 1409952657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_9;
  always_comb id_8 = id_5;
  assign id_8 = 1;
  assign id_8 = id_9;
  assign id_2 = id_1 | 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6
);
  wor  id_8;
  tri1 id_9 = id_3;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  assign id_8 = 1;
  wire id_10;
  or (id_2, id_8, id_5);
endmodule
