# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Aluno\Documents\TRABALHOFINAL-LUCASBRUNOHELLEN\fabrica.csv
# Generated on: Tue Nov 25 17:23:48 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
B_reg[3],Output,,,,PIN_C12,,,,
B_reg[2],Output,,,,PIN_B14,,,,
B_reg[1],Output,,,,PIN_A14,,,,
B_reg[0],Output,,,,PIN_B11,,,,
bcd1[6],Output,PIN_V13,8,B8_N0,PIN_G16,,,,
bcd1[5],Output,PIN_V14,8,B8_N0,PIN_B18,,,,
bcd1[4],Output,PIN_AE10,8,B8_N0,PIN_F16,,,,
bcd1[3],Output,PIN_AD11,8,B8_N0,PIN_F15,,,,
bcd1[2],Output,PIN_AC12,8,B8_N0,PIN_G15,,,,
bcd1[1],Output,PIN_AB12,8,B8_N0,PIN_A17,,,,
bcd1[0],Output,PIN_AF9,8,B8_N0,PIN_A18,,,,
bcd2[6],Output,PIN_AB24,6,B6_N1,PIN_G6,,,,
bcd2[5],Output,PIN_AA23,6,B6_N1,PIN_C6,,,,
bcd2[4],Output,PIN_AA24,6,B6_N1,PIN_F6,,,,
bcd2[3],Output,PIN_Y22,6,B6_N1,PIN_G5,,,,
bcd2[2],Output,PIN_W21,6,B6_N1,PIN_C3,,,,
bcd2[1],Output,PIN_V21,6,B6_N1,PIN_D1,,,,
bcd2[0],Output,PIN_V20,6,B6_N1,PIN_F4,,,,
bcd3[6],Output,PIN_Y24,6,B6_N1,PIN_G10,,,,
bcd3[5],Output,PIN_AB25,6,B6_N1,PIN_A7,,,,
bcd3[4],Output,PIN_AB26,6,B6_N1,PIN_D9,,,,
bcd3[3],Output,PIN_AC26,6,B6_N1,PIN_B7,,,,
bcd3[2],Output,PIN_AC25,6,B6_N1,PIN_D8,,,,
bcd3[1],Output,PIN_V22,6,B6_N1,PIN_D6,,,,
bcd3[0],Output,PIN_AB23,6,B6_N1,PIN_C8,,,,
bcd4[6],Output,PIN_W24,6,B6_N1,PIN_F17,,,,
bcd4[5],Output,PIN_U22,6,B6_N1,PIN_J17,,,,
bcd4[4],Output,PIN_Y25,6,B6_N1,PIN_H17,,,,
bcd4[3],Output,PIN_Y26,6,B6_N1,PIN_G17,,,,
bcd4[2],Output,PIN_AA26,6,B6_N1,PIN_J11,,,,
bcd4[1],Output,PIN_AA25,6,B6_N1,PIN_J10,,,,
bcd4[0],Output,PIN_Y23,6,B6_N1,PIN_F12,,,,
bcd5[6],Output,PIN_T3,1,B1_N0,PIN_C15,,,,
bcd5[5],Output,PIN_R6,1,B1_N0,PIN_F13,,,,
bcd5[4],Output,PIN_R7,1,B1_N0,PIN_D15,,,,
bcd5[3],Output,PIN_T4,1,B1_N0,PIN_C16,,,,
bcd5[2],Output,PIN_U2,1,B1_N0,PIN_B16,,,,
bcd5[1],Output,PIN_U1,1,B1_N0,PIN_D16,,,,
bcd5[0],Output,PIN_U9,1,B1_N0,PIN_B15,,,,
bcd6[6],Output,PIN_R3,1,B1_N0,PIN_E20,,,,
bcd6[5],Output,PIN_R4,1,B1_N0,PIN_A19,,,,
bcd6[4],Output,PIN_R5,1,B1_N0,PIN_B19,,,,
bcd6[3],Output,PIN_T9,1,B1_N0,PIN_J21,,,,
bcd6[2],Output,PIN_P7,1,B1_N0,PIN_A20,,,,
bcd6[1],Output,PIN_P6,1,B1_N0,PIN_C19,,,,
bcd6[0],Output,PIN_T2,1,B1_N0,PIN_F24,,,,
btn_edge,Input,PIN_V2,1,B1_N0,PIN_B12,,,,
C_reg[3],Output,,,,PIN_C11,,,,
C_reg[2],Output,,,,PIN_G12,,,,
C_reg[1],Output,,,,PIN_A9,,,,
C_reg[0],Output,,,,PIN_B9,,,,
clk,Input,PIN_N25,5,B5_N1,PIN_P2,,,,
E1_reg[3],Output,,,,PIN_E15,,,,
E1_reg[2],Output,,,,PIN_H16,,,,
E1_reg[1],Output,,,,PIN_B17,,,,
E1_reg[0],Output,,,,PIN_H15,,,,
E2_reg[3],Output,,,,PIN_C2,,,,
E2_reg[2],Output,,,,PIN_B2,,,,
E2_reg[1],Output,,,,PIN_E5,,,,
E2_reg[0],Output,,,,PIN_B3,,,,
E3_reg[3],Output,,,,PIN_F10,,,,
E3_reg[2],Output,,,,PIN_C9,,,,
E3_reg[1],Output,,,,PIN_C7,,,,
E3_reg[0],Output,,,,PIN_B8,,,,
E4_reg[3],Output,,,,PIN_D18,,,,
E4_reg[2],Output,,,,PIN_D17,,,,
E4_reg[1],Output,,,,PIN_C17,,,,
E4_reg[0],Output,,,,PIN_E18,,,,
E5_reg[3],Output,,,,PIN_F14,,,,
E5_reg[2],Output,,,,PIN_G13,,,,
E5_reg[1],Output,,,,PIN_D14,,,,
E5_reg[0],Output,,,,PIN_G14,,,,
E6_reg[3],Output,,,,PIN_B20,,,,
E6_reg[2],Output,,,,PIN_D19,,,,
E6_reg[1],Output,,,,PIN_J20,,,,
E6_reg[0],Output,,,,PIN_F23,,,,
L_reg[5],Output,,,,PIN_E10,,,,
L_reg[4],Output,,,,PIN_J14,,,,
L_reg[3],Output,,,,PIN_F11,,,,
L_reg[2],Output,,,,PIN_J13,,,,
L_reg[1],Output,,,,PIN_G11,,,,
L_reg[0],Output,,,,PIN_D11,,,,
P_reg[5],Output,,,,PIN_F26,,,,
P_reg[4],Output,,,,PIN_J22,,,,
P_reg[3],Output,,,,PIN_D25,,,,
P_reg[2],Output,,,,PIN_P18,,,,
P_reg[1],Output,,,,PIN_F25,,,,
P_reg[0],Output,,,,PIN_N18,,,,
Q_reg[3],Output,,,,PIN_G18,,,,
Q_reg[2],Output,,,,PIN_D20,,,,
Q_reg[1],Output,,,,PIN_B21,,,,
Q_reg[0],Output,,,,PIN_E25,,,,
switches_in[6],Input,PIN_U4,1,B1_N0,PIN_H12,,,,
switches_in[5],Input,PIN_U3,1,B1_N0,PIN_H11,,,,
switches_in[4],Input,PIN_T7,1,B1_N0,PIN_F18,,,,
switches_in[3],Input,PIN_P2,1,B1_N0,PIN_J16,,,,
switches_in[2],Input,PIN_P1,1,B1_N0,PIN_K16,,,,
switches_in[1],Input,PIN_N1,2,B2_N1,PIN_D13,,,,
switches_in[0],Input,PIN_A13,4,B4_N1,PIN_C13,,,,
V_reg[6],Output,,,,PIN_A10,,,,
V_reg[5],Output,,,,PIN_D12,,,,
V_reg[4],Output,,,,PIN_B10,,,,
V_reg[3],Output,,,,PIN_E12,,,,
V_reg[2],Output,,,,PIN_D10,,,,
V_reg[1],Output,,,,PIN_A8,,,,
V_reg[0],Output,,,,PIN_C10,,,,
