
---------- Begin Simulation Statistics ----------
final_tick                                66117645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 394539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664672                       # Number of bytes of host memory used
host_op_rate                                   431748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   253.46                       # Real time elapsed on the host
host_tick_rate                              260859522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066118                       # Number of seconds simulated
sim_ticks                                 66117645500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.322353                       # CPI: cycles per instruction
system.cpu.discardedOps                        373600                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14710312                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.756228                       # IPC: instructions per cycle
system.cpu.numCycles                        132235291                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954997     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534325     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       117524979                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        96287                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1124989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2250677                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            173                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20343734                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16281058                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53741                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734306                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732857                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983410                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050441                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                322                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134215                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1060                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34748639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34748639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34751914                       # number of overall hits
system.cpu.dcache.overall_hits::total        34751914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        83291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83377                       # number of overall misses
system.cpu.dcache.overall_misses::total         83377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3108046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3108046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3108046500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3108046500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34831930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34831930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34835291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34835291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002391                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002391                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002393                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002393                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37315.514281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37315.514281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37277.024839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37277.024839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47234                       # number of writebacks
system.cpu.dcache.writebacks::total             47234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        62719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        62763                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62763                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2300624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2300624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2301685500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2301685500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001802                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001802                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36681.460164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36681.460164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36672.649491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36672.649491                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62270                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20578300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20578300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    646763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    646763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20622246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20622246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14717.232513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14717.232513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        36951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    496246500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    496246500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13429.853049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13429.853049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14170339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14170339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2461283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2461283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62556.436650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62556.436650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1804378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1804378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70023.983235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70023.983235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1061000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1061000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24113.636364                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24113.636364                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000213                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000213                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 15947.368421                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15947.368421                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           19                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 14947.368421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14947.368421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.493394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34992854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             62782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            557.370807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.493394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35076250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35076250                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48956092                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17099808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758845                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25504977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25504977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25504977                       # number of overall hits
system.cpu.icache.overall_hits::total        25504977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1062912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1062912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1062912                       # number of overall misses
system.cpu.icache.overall_misses::total       1062912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14130812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14130812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14130812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14130812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26567889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26567889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26567889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26567889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13294.433123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13294.433123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13294.433123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13294.433123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1062713                       # number of writebacks
system.cpu.icache.writebacks::total           1062713                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1062912                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1062912                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1062912                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1062912                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13067900500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13067900500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13067900500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13067900500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12294.433123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12294.433123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12294.433123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12294.433123                       # average overall mshr miss latency
system.cpu.icache.replacements                1062713                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25504977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25504977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1062912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1062912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14130812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14130812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26567889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26567889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13294.433123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13294.433123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1062912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1062912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13067900500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13067900500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12294.433123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12294.433123                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           198.946720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26567889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1062912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.995380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.946720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.777136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.777136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27630801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27630801                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  66117645500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1062576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43025                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1105601                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1062576                       # number of overall hits
system.l2.overall_hits::.cpu.data               43025                       # number of overall hits
system.l2.overall_hits::total                 1105601                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19757                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data             19757                       # number of overall misses
system.l2.overall_misses::total                 20093                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1714377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1742166000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27788500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1714377500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1742166000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1062912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1125694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1062912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1125694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.314692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017849                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.314692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017849                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82703.869048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86773.169003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86705.121186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82703.869048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86773.169003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86705.121186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3373                       # number of writebacks
system.l2.writebacks::total                      3373                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20091                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20091                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1516680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1541109000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1516680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1541109000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.314660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.314660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72703.869048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76774.512782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76706.435717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72703.869048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76774.512782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76706.435717                       # average overall mshr miss latency
system.l2.replacements                           3709                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47234                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47234                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       971044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           971044                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       971044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       971044                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1682331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1682331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.753415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.753415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86655.583599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86655.583599                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1488191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1488191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.753415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.753415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76655.583599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76655.583599                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1062576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1062576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1062912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1062912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82703.869048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82703.869048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72703.869048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72703.869048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93428.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93428.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     28489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83545.454545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83545.454545                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13281.479470                       # Cycle average of tags in use
system.l2.tags.total_refs                     2154388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    107.220823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.706574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.250705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13054.522191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810637                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17255213                       # Number of tag accesses
system.l2.tags.data_accesses                 17255213                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013684751500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3373                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40182                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6746                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40182                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6746                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.680965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.808833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1613.749067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          372     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.012783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.154962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              370     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.27%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2571648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               431744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   66114951000                       # Total gap between requests
system.mem_ctrls.avgGap                    2817718.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2528320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       430016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 650476.883663378423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 38239716.204050250351                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6503800.865080714226                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6746                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19598000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1309234000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 648633541000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29163.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33136.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  96150836.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2528640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2571648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       431744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       431744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20091                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3373                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3373                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       650477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     38244556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38895033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       650477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       650477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6529936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6529936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6529936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       650477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     38244556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45424969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40177                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6719                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          454                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               575513250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200885000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1328832000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14324.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33074.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29829                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5717                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   264.447617                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.392285                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.644164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           67      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6345     55.91%     56.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2655     23.39%     79.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          576      5.08%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          404      3.56%     88.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          368      3.24%     91.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          332      2.93%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          340      3.00%     97.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          262      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2571328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             430016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.890193                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.503801                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41226360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21908535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      142864260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17669700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5218908240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11245547670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15919241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32607366045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.171918                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  41272687000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2207660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22637298500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        39812640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21160920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143999520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17403480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5218908240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  11063748450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16072335360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32577368610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.718220                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  41671947500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2207660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22238038000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3373                       # Transaction distribution
system.membus.trans_dist::CleanEvict              163                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43718                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43718                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3003392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3003392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20091                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            55829500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          188387500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1099926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1062713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1062912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3188537                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       187834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3376371                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    272080000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14082048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              286162048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3709                       # Total snoops (count)
system.tol2bus.snoopTraffic                    431744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1129403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085413                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1032937     91.46%     91.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96466      8.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1129403                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66117645500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3345232500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2657281996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157042325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
