# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RAM16x8.srcs/sources_1/new/RAMController.vhd" \
"../../../../RAM16x8.srcs/sources_1/new/RAM16x8.vhd" \
"../../../../RAM16x8.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../RAM16x8.ip_user_files/bd/design_1/ip/design_1_RAMController_0_1/sim/design_1_RAMController_0_1.vhd" \
"../../../../RAM16x8.ip_user_files/bd/design_1/ip/design_1_RAM16x8_0_1/sim/design_1_RAM16x8_0_1.vhd" \
"../../../../RAM16x8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
