41 83 95 95 95 95 1 2 0 16
00 | 0000 0 track:0
00 | 0001 0
00 | 0002 0
00 | 0003 0
00 | 0004 0 track:1
00 | 0005 0
00 | 0006 0
00 | 0007 0
00 | 0008 0000 wClock:0
00 | 0009 0001
00 | 0010 0002
00 | 0011 0003
00 | 0012 0004
00 | 0013 0005
00 | 0014 0006
00 | 0015 0007
00 | 0016 0008 wClock:1
00 | 0017 0009
00 | 0018 0010
00 | 0019 0011
00 | 0020 0012
00 | 0021 0013
00 | 0022 0014
00 | 0023 0015
00 | 0024 0016 TEMP gate(s) = 0
00 | 0025 0017 PHOTO gate(s) = 0
00 | 0026 0018 VOLTS gate(s) = 0
00 | 0027 0019 SEND_DONE gate(s) = 0
00 | 0028 0020 SEND_DONE_ACK gate(s) = 0
00 | 0029 0021 RECEIVE gate(s) = 0
00 | 0030 0022 Q_READY gate(s) = 0
00 | 0031 0023 PORT_A gate(s) = 0
00 | 0032 0024 PORT_B gate(s) = 0
00 | 0033 0025 INT_A gate(s) = 0
00 | 0034 0026 INT_B gate(s) = 0
00 | 0035 0027 CUSTOM_A gate(s) = 0
00 | 0036 0028 $ret
00 | 0037 0029 
00 | 0038 0030 nodeId
00 | 0039 0031 
00 | 0040 0032 x
68 | 0041 68 memclr 0 28                   | clear all gates
00 | 0042 00 
1c | 0043 1c 
91 | 0044 91 outevtx_v 0 2 u16 30          | emit INIT len=2 var=nodeId
00 | 0045 00 
02 | 0046 02 
1e | 0047 1e 
a0 | 0048 a0 set_c u8 32 10                | x = 10
20 | 0049 20 
0a | 0050 0a 
8c | 0051 8c outevtx_c 3 1 1               | emit LED1 len=1 const=1
03 | 0052 03 
01 | 0053 01 
01 | 0054 01 
d0 | 0055 d0 clken_v 0 2 u8 32 15          | clock enable Awake_x_15 32s
00 | 0056 00 
02 | 0057 02 
00 | 0058 00 
20 | 0059 20 
0f | 0060 0f 
01 | 0061 01 end                           | end
8c | 0062 8c outevtx_c 3 1 0               | emit LED1 len=1 const=0
03 | 0063 03 
01 | 0064 01 
00 | 0065 00 
c1 | 0066 c1 clken_c 1 1000 18             | clock enable Awake_1000000_18 1000msec
01 | 0067 01 
03 | 0068 03 
e8 | 0069 e8 
12 | 0070 12 
01 | 0071 01 end                           | end
7c | 0072 7c exec 9                        | goto u8 9
09 | 0073 09 
68 | 0074 68 memclr 0 16                   | clear WClocks gates from 0 to 2
00 | 0075 00 
10 | 0076 10 
01 | 0077 01 end                           | end
68 | 0078 68 memclr 0 16                   | clear WClocks gates from 0 to 2
00 | 0079 00 
10 | 0080 10 
02 | 0081 02 return                        | return
01 | 0082 01 end                           | end
01 | 0083 01 L1(0x01) => 41 (0x29)
29 | 0084 29 
0b | 0085 0b L11(0x0b) => 74 (0x4a)
4a | 0086 4a 
0f | 0087 0f L15(0x0f) => 62 (0x3e)
3e | 0088 3e 
12 | 0089 12 L18(0x12) => 72 (0x48)
48 | 0090 48 
09 | 0091 09 L9(0x09) => 51 (0x33)
33 | 0092 33 
03 | 0093 03 L3(0x03) => 78 (0x4e)
4e | 0094 4e 
