{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1620649096780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1620649096780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 15:18:15 2021 " "Processing started: Mon May 10 15:18:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1620649096780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1620649096780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1620649096780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1620649097515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float32librtlsrc/float32div.v 1 1 " "Found 1 design units, including 1 entities, in source file float32librtlsrc/float32div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float32Div " "Found entity 1: Float32Div" {  } { { "Float32LibRtlSrc/Float32Div.v" "" { Text "E:/VKRproj/top_reset/Float32LibRtlSrc/Float32Div.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float32librtlsrc/float32mul.v 1 1 " "Found 1 design units, including 1 entities, in source file float32librtlsrc/float32mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float32Mul " "Found entity 1: Float32Mul" {  } { { "Float32LibRtlSrc/Float32Mul.v" "" { Text "E:/VKRproj/top_reset/Float32LibRtlSrc/Float32Mul.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float32librtlsrc/float32add.v 1 1 " "Found 1 design units, including 1 entities, in source file float32librtlsrc/float32add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float32Add " "Found entity 1: Float32Add" {  } { { "Float32LibRtlSrc/Float32Add.v" "" { Text "E:/VKRproj/top_reset/Float32LibRtlSrc/Float32Add.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start top.sv(456) " "Verilog HDL Declaration information at top.sv(456): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 456 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1620649097583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start start top.sv(582) " "Verilog HDL Declaration information at top.sv(582): object \"Start\" differs only in case from object \"start\" in the same scope" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 582 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1620649097583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 7 7 " "Found 7 design units, including 7 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "2 exp_test_bench " "Found entity 2: exp_test_bench" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_bench " "Found entity 3: test_bench" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "4 trapezoidal_filter " "Found entity 4: trapezoidal_filter" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "5 measure_pulse_height " "Found entity 5: measure_pulse_height" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "6 Send_Data_via_USB " "Found entity 6: Send_Data_via_USB" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""} { "Info" "ISGN_ENTITY_NAME" "7 Receive_Start_via_USB " "Found entity 7: Receive_Start_via_USB" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_to_int_converter.v 3 3 " "Found 3 design units, including 3 entities, in source file float_to_int_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_to_int_converter_altbarrel_shift_puf " "Found entity 1: float_to_int_converter_altbarrel_shift_puf" {  } { { "float_to_int_converter.v" "" { Text "E:/VKRproj/top_reset/float_to_int_converter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097632 ""} { "Info" "ISGN_ENTITY_NAME" "2 float_to_int_converter_altfp_convert_c0n " "Found entity 2: float_to_int_converter_altfp_convert_c0n" {  } { { "float_to_int_converter.v" "" { Text "E:/VKRproj/top_reset/float_to_int_converter.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097632 ""} { "Info" "ISGN_ENTITY_NAME" "3 float_to_int_converter " "Found entity 3: float_to_int_converter" {  } { { "float_to_int_converter.v" "" { Text "E:/VKRproj/top_reset/float_to_int_converter.v" 906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_float_converter.v 12 12 " "Found 12 design units, including 12 entities, in source file int_to_float_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_to_float_converter_altbarrel_shift_kuf " "Found entity 1: int_to_float_converter_altbarrel_shift_kuf" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "2 int_to_float_converter_altpriority_encoder_3e8 " "Found entity 2: int_to_float_converter_altpriority_encoder_3e8" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "3 int_to_float_converter_altpriority_encoder_6e8 " "Found entity 3: int_to_float_converter_altpriority_encoder_6e8" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "4 int_to_float_converter_altpriority_encoder_be8 " "Found entity 4: int_to_float_converter_altpriority_encoder_be8" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "5 int_to_float_converter_altpriority_encoder_rf8 " "Found entity 5: int_to_float_converter_altpriority_encoder_rf8" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "6 int_to_float_converter_altpriority_encoder_3v7 " "Found entity 6: int_to_float_converter_altpriority_encoder_3v7" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "7 int_to_float_converter_altpriority_encoder_6v7 " "Found entity 7: int_to_float_converter_altpriority_encoder_6v7" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "8 int_to_float_converter_altpriority_encoder_bv7 " "Found entity 8: int_to_float_converter_altpriority_encoder_bv7" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "9 int_to_float_converter_altpriority_encoder_r08 " "Found entity 9: int_to_float_converter_altpriority_encoder_r08" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "10 int_to_float_converter_altpriority_encoder_qb6 " "Found entity 10: int_to_float_converter_altpriority_encoder_qb6" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "11 int_to_float_converter_altfp_convert_c0n " "Found entity 11: int_to_float_converter_altfp_convert_c0n" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""} { "Info" "ISGN_ENTITY_NAME" "12 int_to_float_converter " "Found entity 12: int_to_float_converter" {  } { { "int_to_float_converter.v" "" { Text "E:/VKRproj/top_reset/int_to_float_converter.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.v" "" { Text "E:/VKRproj/top_reset/down_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_config.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_config " "Found entity 1: pll_config" {  } { { "pll_config.v" "" { Text "E:/VKRproj/top_reset/pll_config.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620649097686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620649097686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.sv(5) " "Verilog HDL Parameter Declaration warning at top.sv(5): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(198) " "Verilog HDL Parameter Declaration warning at top.sv(198): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 198 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(199) " "Verilog HDL Parameter Declaration warning at top.sv(199): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 199 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(202) " "Verilog HDL Parameter Declaration warning at top.sv(202): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(203) " "Verilog HDL Parameter Declaration warning at top.sv(203): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(204) " "Verilog HDL Parameter Declaration warning at top.sv(204): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(205) " "Verilog HDL Parameter Declaration warning at top.sv(205): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(206) " "Verilog HDL Parameter Declaration warning at top.sv(206): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 206 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(207) " "Verilog HDL Parameter Declaration warning at top.sv(207): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(208) " "Verilog HDL Parameter Declaration warning at top.sv(208): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 208 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(209) " "Verilog HDL Parameter Declaration warning at top.sv(209): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 209 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(210) " "Verilog HDL Parameter Declaration warning at top.sv(210): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(211) " "Verilog HDL Parameter Declaration warning at top.sv(211): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 211 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(212) " "Verilog HDL Parameter Declaration warning at top.sv(212): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 212 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(213) " "Verilog HDL Parameter Declaration warning at top.sv(213): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 213 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(214) " "Verilog HDL Parameter Declaration warning at top.sv(214): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 214 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097699 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(215) " "Verilog HDL Parameter Declaration warning at top.sv(215): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 215 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097700 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trapezoidal_filter top.sv(218) " "Verilog HDL Parameter Declaration warning at top.sv(218): Parameter Declaration in module \"trapezoidal_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 218 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097700 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "measure_pulse_height top.sv(458) " "Verilog HDL Parameter Declaration warning at top.sv(458): Parameter Declaration in module \"measure_pulse_height\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 458 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097705 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "measure_pulse_height top.sv(459) " "Verilog HDL Parameter Declaration warning at top.sv(459): Parameter Declaration in module \"measure_pulse_height\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 459 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097705 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "measure_pulse_height top.sv(460) " "Verilog HDL Parameter Declaration warning at top.sv(460): Parameter Declaration in module \"measure_pulse_height\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 460 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097705 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "exp_test_bench top.sv(81) " "Verilog HDL Parameter Declaration warning at top.sv(81): Parameter Declaration in module \"exp_test_bench\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097706 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "exp_test_bench top.sv(82) " "Verilog HDL Parameter Declaration warning at top.sv(82): Parameter Declaration in module \"exp_test_bench\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1620649097706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1620649097800 ""}
{ "Error" "EVRFX_VERI_BIG_MEM_ERROR" "28 top.sv(228) " "Verilog HDL Declaration error at top.sv(228): array has more than 2**28 bits" {  } { { "top.sv" "" { Text "E:/VKRproj/top_reset/top.sv" 228 0 0 } }  } 0 10205 "Verilog HDL Declaration error at %2!s!: array has more than 2**%1!d! bits" 0 0 "" 0 -1 1620649097802 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1620649097802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/VKRproj/top_reset/output_files/top.map.smsg " "Generated suppressed messages file E:/VKRproj/top_reset/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1620649097838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1620649097881 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 10 15:18:17 2021 " "Processing ended: Mon May 10 15:18:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1620649097881 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1620649097881 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1620649097881 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1620649097881 ""}
