#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 16 14:09:46 2021
# Process ID: 14164
# Current directory: C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.runs/synth_1
# Command line: vivado.exe -log Clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock.tcl
# Log file: C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.runs/synth_1/Clock.vds
# Journal file: C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Clock.tcl -notrace
Command: synth_design -top Clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 357.289 ; gain = 98.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:45]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/sSegDisplay.vhd:39' bound to instance 'decoder' of component 'sSegDisplay' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:89]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (1#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/sSegDisplay.vhd:46]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk1' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:90]
INFO: [Synth 8-638] synthesizing module 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopJK' (2#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:42]
INFO: [Synth 8-3491] module 'Counter_MOD12_BCD' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd:34' bound to instance 'hrs' of component 'Counter_MOD12_BCD' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Counter_MOD12_BCD' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd:41]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'hrs_dc' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd:64]
INFO: [Synth 8-3491] module 'Counter_MOD10' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:34' bound to instance 'hrs_un' of component 'Counter_MOD10' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Counter_MOD10' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:40]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk1' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:53]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk2' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:54]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk3' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:55]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk4' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Counter_MOD10' (3#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Counter_MOD12_BCD' (4#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd:41]
INFO: [Synth 8-3491] module 'Counter_MOD60_BCD' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:35' bound to instance 'min' of component 'Counter_MOD60_BCD' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Counter_MOD60_BCD' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:41]
INFO: [Synth 8-3491] module 'Counter_MOD10' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD10.vhd:34' bound to instance 'un' of component 'Counter_MOD10' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:58]
INFO: [Synth 8-3491] module 'Counter_MOD6' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:34' bound to instance 'dc' of component 'Counter_MOD6' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Counter_MOD6' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:39]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk1' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:52]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk2' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:53]
INFO: [Synth 8-3491] module 'FlipFlopJK' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/FlipFlopJK.vhd:34' bound to instance 'jk3' of component 'FlipFlopJK' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Counter_MOD6' (5#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD6.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Counter_MOD60_BCD' (6#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:41]
INFO: [Synth 8-3491] module 'Counter_MOD60_BCD' declared at 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd:35' bound to instance 'sec' of component 'Counter_MOD60_BCD' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:93]
WARNING: [Synth 8-614] signal 'div_clock' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
WARNING: [Synth 8-614] signal 'sec_counter' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
WARNING: [Synth 8-614] signal 'dc_hrs_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
WARNING: [Synth 8-614] signal 'un_hrs_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
WARNING: [Synth 8-614] signal 'dc_min_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
WARNING: [Synth 8-614] signal 'un_min_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Clock' (7#1) [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.449 ; gain = 153.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.449 ; gain = 153.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.449 ; gain = 153.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 751.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.781 ; gain = 492.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.781 ; gain = 492.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.781 ; gain = 492.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clock_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_dc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sec_counter_reg' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'div_clock_reg' [C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.srcs/sources_1/new/Clock.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.781 ; gain = 492.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sSegDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module FlipFlopJK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Counter_MOD12_BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_MOD6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_MOD60_BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 751.781 ; gain = 492.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 754.855 ; gain = 496.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 755.004 ; gain = 496.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    12|
|4     |LUT2   |     8|
|5     |LUT3   |    30|
|6     |LUT4   |    16|
|7     |LUT5   |    11|
|8     |LUT6   |    11|
|9     |FDCE   |    51|
|10    |FDRE   |    21|
|11    |LD     |     2|
|12    |IBUF   |     1|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------------+------+
|      |Instance   |Module              |Cells |
+------+-----------+--------------------+------+
|1     |top        |                    |   199|
|2     |  decoder  |sSegDisplay         |    42|
|3     |  hrs      |Counter_MOD12_BCD   |    21|
|4     |    hrs_dc |FlipFlopJK_17       |     2|
|5     |    hrs_un |Counter_MOD10_18    |    19|
|6     |      jk1  |FlipFlopJK_19       |     6|
|7     |      jk2  |FlipFlopJK_20       |     2|
|8     |      jk3  |FlipFlopJK_21       |     3|
|9     |      jk4  |FlipFlopJK_22       |     8|
|10    |  jk1      |FlipFlopJK          |     2|
|11    |  min      |Counter_MOD60_BCD   |    34|
|12    |    dc     |Counter_MOD6_8      |    15|
|13    |      jk1  |FlipFlopJK_14       |     7|
|14    |      jk2  |FlipFlopJK_15       |     4|
|15    |      jk3  |FlipFlopJK_16       |     4|
|16    |    un     |Counter_MOD10_9     |    19|
|17    |      jk1  |FlipFlopJK_10       |     6|
|18    |      jk2  |FlipFlopJK_11       |     4|
|19    |      jk3  |FlipFlopJK_12       |     3|
|20    |      jk4  |FlipFlopJK_13       |     6|
|21    |  sec      |Counter_MOD60_BCD_0 |    20|
|22    |    dc     |Counter_MOD6        |    10|
|23    |      jk1  |FlipFlopJK_5        |     6|
|24    |      jk2  |FlipFlopJK_6        |     2|
|25    |      jk3  |FlipFlopJK_7        |     2|
|26    |    un     |Counter_MOD10       |    10|
|27    |      jk1  |FlipFlopJK_1        |     5|
|28    |      jk2  |FlipFlopJK_2        |     2|
|29    |      jk3  |FlipFlopJK_3        |     2|
|30    |      jk4  |FlipFlopJK_4        |     1|
+------+-----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 765.105 ; gain = 166.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 765.105 ; gain = 506.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 779.191 ; gain = 533.227
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/A01039835/Desktop/LabDigitales5-master_05/LabDigitales5-master/P5.runs/synth_1/Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_utilization_synth.rpt -pb Clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 779.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 16 14:10:16 2021...
