mkdir -p /data/usr/xuemy/try/cache_v1/icache_v1_1008_release//work/rtl_sim
cd /data/usr/xuemy/try/cache_v1/icache_v1_1008_release//work/rtl_sim; vcs -sverilog -lca -kdb +v2k -debug_access+all -debug_all -full64 -timescale=1ns/1ns -l com.log -f /data/usr/xuemy/try/cache_v1/icache_v1_1008_release//icache_filelist.f -R +WAVE +testname=sanity

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug_all' are being used together.
  For better performance, consider using only '-debug_access'.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri Dec 20 18:09:50 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/toy_pack.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_lead_one.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_onehot2bin.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/mem/toy_mem_model_bit.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_onehot2bin2.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_req_arbiter.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_tag_array_ctrl.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_mshr_entry.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_mshr_file.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_data_array_ctrl.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/pre_allocate.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/vrp_arb.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/v_en_decode.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_real_mux_onehot.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/arb_vrp.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/arb_fp.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_cfg.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_ref_mem_model.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_transaction.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_transaction.sv, 2
$unit, "icache_up_transaction"
  There is an import statement directly within the class 
  icache_up_transaction. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.


Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_transaction.sv, 52
$unit, "pld_packet"
  There is an import statement directly within the class pld_packet. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_base_sequence.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_base_sequence.sv, 2
$unit, "icache_up_base_sequence"
  There is an import statement directly within the class 
  icache_up_base_sequence. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_trace_sequence.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_driver.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_driver.sv, 2
$unit, "icache_upstream_driver"
  There is an import statement directly within the class 
  icache_upstream_driver. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_monitor.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_up_component/icache_up_agent.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_transaction.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_transaction.sv, 2
$unit, "icache_down_transaction"
  There is an import statement directly within the class 
  icache_down_transaction. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_sequence.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_driver.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_driver.sv, 2
$unit, "icache_down_driver"
  There is an import statement directly within the class icache_down_driver. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_monitor.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_monitor.sv, 2
$unit, "icache_down_monitor"
  There is an import statement directly within the class icache_down_monitor. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_down_component/icache_down_agent.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/scoreboard.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/scoreboard.sv, 2
$unit, "icache_scoreboard"
  There is an import statement directly within the class icache_scoreboard. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_interface.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_env.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/test.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_tb_top.sv'
Top Level Modules:
       toy_mem_model_bit
       icache_tb_top
TimeScale is 1 ns / 1 ns

Warning-[TFIPC] Too few instance port connections
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv, 133
icache_top, "icache_tag_array_ctrl u_icache_tag_array_ctrl( .clk (clk),  .rst_n (rst_n),  .dataram_rd_rdy (dataram_rd_rdy),  .tag_req_vld (tag_req_vld),  .tag_req_rdy (tag_req_rdy),  .tag_req_pld (tag_req_pld),  .tag_req_index (tag_req_idnex),  .tag_miss (tag_miss),  .tag_hit (tag_hit),  .tag_way0_hit (tag_way0_hit),  .tag_way1_hit (tag_way1_hit),  .lru_pick (lru_pick),  .mshr_update_en (mshr_update_en),  .mshr_update_pld (mshr_update_pld),  .pre_tag_req_vld (pre_tag_req_vld),  .pre_tag_req_pld (pre_tag_req_pld),  .cre_tag_req_vld (cre_tag_req_vld),  .entry_release_done_index (entry_release_done_index),  .v_linefill_done (v_linefill_done),  .v_hit_entry_done (v_hit_entry_done),  .index_way_checkpass (index_way_checkpass),  .v_mshr_entry_array (v_mshr_entry_array),   ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv, 219
icache_top, "icache_data_array_ctrl u_data_array_ctrl( .clk (clk),  .rst_n (rst_n),  .dataram_rd_vld (dataram_rd_vld),  .dataram_rd_rdy (dataram_rd_rdy),  .dataram_rd_way (dataram_rd_way),  .dataram_rd_index (dataram_rd_index),  .dataram_rd_txnid (dataram_rd_txnid),  .mshr_entry_array_msg (v_mshr_entry_array),  .linefill_ack_entry_idx (linefill_ack_entry_idx),  .linefill_done (linefill_done),  .downstream_rxdat_vld (downstream_rxdat_vld),  .downstream_rxdat_rdy (downstream_rxdat_rdy),  .downstream_rxdat_pld (downstream_rxdat_pld),  .upstream_txdat_data (upstream_txdat_data),  .upstream_txdat_vld (upstream_txdat_vld),  .upstream_txdat_txnid (upstream_txdat_txnid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_tb_top.sv, 6
icache_tb_top, "icache_up_if up_vif(clk);"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_tb_top.sv, 7
icache_tb_top, "icache_down_if down_vif(clk);"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_tb_top.sv, 36
icache_tb_top, "icache_top dut( .clk (clk),  .rst_n (rst_n),  .prefetch_enable (up_vif.prefetch_enable),  .upstream_txdat_data (up_vif.upstream_txdat_data),  .upstream_txdat_vld (up_vif.upstream_txdat_vld),  .upstream_txdat_txnid (up_vif.upstream_txdat_txnid),  .upstream_rxreq_vld (up_vif.upstream_rxreq_vld),  .upstream_rxreq_rdy (up_vif.upstream_rxreq_rdy),  .upstream_rxreq_pld (up_vif.upstream_rxreq_pld),  .downstream_rxsnp_vld (down_vif.downstream_rxsnp_vld),  .downstream_rxsnp_rdy (down_vif.downstream_rxsnp_rdy),  .downstream_rxsnp_pld (down_vif.downstream_rxsnp_pld),  .downstream_txreq_vld (down_vif.downstream_txreq_vld),  .downstream_txreq_rdy (down_vif.downstream_txreq_rdy),  .downstream_txreq_pld (down_vif.downstream_txreq_pld),  .downstream_txreq_entry_id (dow ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv, 133
"icache_tag_array_ctrl u_icache_tag_array_ctrl( .clk (clk),  .rst_n (rst_n),  .dataram_rd_rdy (dataram_rd_rdy),  .tag_req_vld (tag_req_vld),  .tag_req_rdy (tag_req_rdy),  .tag_req_pld (tag_req_pld),  .tag_req_index (tag_req_idnex),  .tag_miss (tag_miss),  .tag_hit (tag_hit),  .tag_way0_hit (tag_way0_hit),  .tag_way1_hit (tag_way1_hit),  .lru_pick (lru_pick),  .mshr_update_en (mshr_update_en),  .mshr_update_pld (mshr_update_pld),  .pre_tag_req_vld (pre_tag_req_vld),  .pre_tag_req_pld (pre_tag_req_pld),  .cre_tag_req_vld (cre_tag_req_vld),  .entry_release_done_index (entry_release_done_index),  .v_linefill_done (v_linefill_done),  .v_hit_entry_done (v_hit_entry_done),  .index_way_checkpass (index_way_checkpass),  .v_mshr_entry_array (v_mshr_entry_array),   ... "
  The following 4-bit expression is connected to 5-bit port 
  "entry_release_done_index" of module "icache_tag_array_ctrl", instance 
  "u_icache_tag_array_ctrl".
  Expression: entry_release_done_index
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_tag_array_ctrl.sv",
  1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv, 164
"icache_mshr_file u_icache_mshr_file( .clk (clk),  .rst_n (rst_n),  .prefetch_enable (prefetch_enable),  .pre_tag_req_vld (pre_tag_req_vld),  .pre_tag_req_pld (pre_tag_req_pld),  .tag_hit (tag_hit),  .tag_way0_hit (tag_way0_hit),  .tag_way1_hit (tag_way1_hit),  .tag_miss (tag_miss),  .lru_pick (lru_pick),  .mshr_update_en (mshr_update_en),  .mshr_update_pld (mshr_update_pld),  .alloc_vld (alloc_vld),  .alloc_rdy (alloc_rdy),  .alloc_index (alloc_index),  .mshr_stall (mshr_stall),  .pref_to_mshr_req_rdy (pref_to_mshr_req_rdy),  .dataram_rd_vld (dataram_rd_vld),  .dataram_rd_rdy (dataram_rd_rdy),  .dataram_rd_way (dataram_rd_way),  .dataram_rd_index (dataram_rd_index),  .dataram_rd_txnid (dataram_rd_txnid),  .downstream_txreq_vld (downstream_txreq_vld),  . ... "
  The following 4-bit expression is connected to 5-bit port 
  "entry_release_done_index" of module "icache_mshr_file", instance 
  "u_icache_mshr_file".
  Expression: entry_release_done_index
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_mshr_file.sv",
  1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/icache_tb_top.sv, 36
"icache_top dut( .clk (clk),  .rst_n (rst_n),  .prefetch_enable (icache_tb_top.up_vif.prefetch_enable),  .upstream_txdat_data (icache_tb_top.up_vif.upstream_txdat_data),  .upstream_txdat_vld (icache_tb_top.up_vif.upstream_txdat_vld),  .upstream_txdat_txnid (icache_tb_top.up_vif.upstream_txdat_txnid),  .upstream_rxreq_vld (icache_tb_top.up_vif.upstream_rxreq_vld),  .upstream_rxreq_rdy (icache_tb_top.up_vif.upstream_rxreq_rdy),  .upstream_rxreq_pld (icache_tb_top.up_vif.upstream_rxreq_pld),  .downstream_rxsnp_vld (icache_tb_top.down_vif.downstream_rxsnp_vld),  .downstream_rxsnp_rdy (icache_tb_top.down_vif.downstream_rxsnp_rdy),  .downstream_rxsnp_pld (icache_tb_top.down_vif.downstream_rxsnp_pld),  .downstream_txreq_vld (icache_tb_top.down_vif.downstream_tx ... "
  The following 32-bit expression is connected to 41-bit port 
  "prefetch_req_pld" of module "icache_top", instance "dut".
  Expression: 'b0
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_top.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_mshr_file.sv, 158
"cmn_onehot2bin2 #(toy_pack::MSHR_ENTRY_NUM, ) u_release_done_index( .onehot_in (v_release_en),  .bin_out (entry_release_done_index));"
  The following 5-bit expression is connected to 4-bit port "bin_out" of 
  module "cmn_onehot2bin2", instance "u_release_done_index".
  Expression: entry_release_done_index
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_onehot2bin2.sv",
  1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/icache_mshr_file.sv, 165
"cmn_onehot2bin2 #(toy_pack::MSHR_ENTRY_NUM, ) u_downstream_req_entry_index( .onehot_in (v_downstream_txreq_rdy),  .bin_out (downstream_release_index));"
  The following 5-bit expression is connected to 4-bit port "bin_out" of 
  module "cmn_onehot2bin2", instance "u_downstream_req_entry_index".
  Expression: downstream_release_index
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//rtl/cmn_onehot2bin2.sv",
  1
  Use +lint=PCWM for more details.

Starting vcs inline pass...

13 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.

Warning-[KDB-ELAB-W] Verdi KDB elaboration with warning
  Verdi KDB elaboration finished with 0 error(s) and 2 warning(s).
  Please look at this Verdi elaboration log file for details. 
  /data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_sim/simv.daidir/elabcomLog/compiler.log

make[1]: Entering directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_sim/csrc'
make[1]: Leaving directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_sim/csrc'
make[1]: Entering directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv   -no-pie    -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/tools/software/synopsys/vcs/T-2022.06/linux64/lib -L/tools/software/synopsys/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./ -Wl,--no-as-needed     _189889_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /tools/software/synopsys/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/software/synopsys/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o /tools/software/synopsys/verdi/T-2022.06/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_sim/csrc'

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Dec 20 18:09 2024
Creating test object...
Test object created.
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'wave.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpon - All FSDB files at 0 ns.
TEST NAME=sanity
[UP_SEQ] base seq transaction random start
T=500 [UP_SEQUENCE] ITEM NUM :1/5 create next transaction
counter=          1
[UP_SEQ] base seq transaction random start
T=500 [UP_SEQUENCE] ITEM NUM :2/5 create next transaction
counter=          2
[UP_SEQ] base seq transaction random start
T=500 [UP_SEQUENCE] ITEM NUM :3/5 create next transaction
counter=          3
[UP_SEQ] base seq transaction random start
T=500 [UP_SEQUENCE] ITEM NUM :4/5 create next transaction
counter=          4
[UP_SEQ] base seq transaction random start
T=500 [UP_SEQUENCE] ITEM NUM :5/5 create next transaction
counter=          5
T=500 [UP_SEQUENCE] Done generation of 5 transactions
sanity case done
sanity done1
ENVENVENV
[UP_agent] start!!!!!!!!!
[DOWN_agent] start!!!!!!!!!
[UP_agent] start2!!!!!!!!!
[UP_DRV] run!!!!!!!!!
[DOWN_agent] start2!!!!!!!!!
[UP_DRV] start!!!!!!!!!
[DOWN_DRV] start!!!!!!!!!
DRV_MBX NUM =           5
[UP DRV] ID ==          11
[UP DRV] T=700 send_upstream_req: tag=     2, index=  1, txnid=         11, opcode= 2
T=700 [UP MONITOR ] starting to listen ...
[UP DRV] send req pld addr =0000803b, txnid=11
[UP DRV] put           1 req pld to mbx
[UP DRV] CREATE one pkt to queue 11
DRV_MBX NUM =           4
[UP DRV] ID ==           5
[UP DRV] T=705 send_upstream_req: tag=     2, index=  4, txnid=          5, opcode= 2
REF_DATA addr = 0000803b, txnid = 11,packey_cnt=          1
[UP DRV][REF MEM] put           1 ref mem data
 NEW CREATE REF MEM: ADDR=0000803b DATA=000000000000000000000000000000000000000000000000000000000000803b PUSH to FIFO by addr
[UP DRV] send req pld addr =00008097, txnid= 5
[UP DRV] put           2 req pld to mbx
[UP DRV] CREATE one pkt to queue  5
DRV_MBX NUM =           3
[UP DRV] ID ==           6
[UP DRV] T=715 send_upstream_req: tag=     3, index=  2, txnid=          6, opcode= 2
REF_DATA addr = 00008097, txnid =  5,packey_cnt=          2
[UP DRV][REF MEM] put           1 ref mem data
 NEW CREATE REF MEM: ADDR=00008097 DATA=0000000000000000000000000000000000000000000000000000000000008097 PUSH to FIFO by addr
[DOWN_MONITOR] get a txreq! total 1 txreq
[SOCREBOARD] scoreboard get tx_req: txreq_addr = 0000803b, txreq_txnid = 11
[DOWN_DRV OUT OF ORDER] 2 pkt in ooo queue!!
[DOWN_MONITOR] get a txreq! total 2 txreq
[SOCREBOARD] scoreboard get tx_req: txreq_addr = 00008097, txreq_txnid =  5
[UP DRV] send req pld addr =0000c04e, txnid= 6
[UP DRV] put           3 req pld to mbx
[UP DRV] CREATE one pkt to queue  6
DRV_MBX NUM =           2
[UP DRV] ID ==          13
[UP DRV] T=745 send_upstream_req: tag=     1, index=  4, txnid=         13, opcode= 2
REF_DATA addr = 0000c04e, txnid =  6,packey_cnt=          3
[UP DRV][REF MEM] put           1 ref mem data
 NEW CREATE REF MEM: ADDR=0000c04e DATA=000000000000000000000000000000000000000000000000000000000000c04e PUSH to FIFO by addr
[UP DRV] send req pld addr =00004081, txnid=13
[UP DRV] put           4 req pld to mbx
[UP DRV] CREATE one pkt to queue 13
DRV_MBX NUM =           1
[UP DRV] ID ==          15
[UP DRV] T=755 send_upstream_req: tag=     2, index=  2, txnid=         15, opcode= 2
[[DOWN_DRV] send RXDATA] mem[8097]=0000000000000000000000000000000000000000000000000000000000000000, txnid=5                 755
REF_DATA addr = 00004081, txnid = 13,packey_cnt=          4
[UP DRV][REF MEM] put           1 ref mem data
 NEW CREATE REF MEM: ADDR=00004081 DATA=0000000000000000000000000000000000000000000000000000000000004081 PUSH to FIFO by addr
[DOWN_DRV OUT OF ORDER] 2 pkt in ooo queue!!
[DOWN_MONITOR] get a txreq! total 3 txreq
[SOCREBOARD] scoreboard get tx_req: txreq_addr = 0000c04e, txreq_txnid =  6
[UP MONITOR] ID=          5
[UP MONITOR] RECEIVE TX DATA = 0000000000000000000000000000000000000000000000000000000000000000 !!
[UP MONITOR] RECEIVE ADDR = 00008097 !!
[[DOWN_DRV] send RXDATA] mem[c04e]=0000000000000000000000000000000000000000000000000000000000000000, txnid=6                 775
[SCB COMAPRE] monitor pkt addr = 00008097, data=0000000000000000000000000000000000000000000000000000000000000000, txnid =  5
ERROR!!!
LATENCY CALCULATE
[UP DRV] send req pld addr =00008041, txnid=15
[UP DRV] put           5 req pld to mbx
[UP DRV] CREATE one pkt to queue 15
REF_DATA addr = 00008041, txnid = 15,packey_cnt=          5
[UP DRV][REF MEM] put           1 ref mem data
 NEW CREATE REF MEM: ADDR=00008041 DATA=0000000000000000000000000000000000000000000000000000000000008041 PUSH to FIFO by addr
[UP MONITOR] ID=          6
[UP MONITOR] RECEIVE TX DATA = 0000000000000000000000000000000000000000000000000000000000000000 !!
[UP MONITOR] RECEIVE ADDR = 0000c04e !!
[DOWN_DRV OUT OF ORDER] 2 pkt in ooo queue!!
[DOWN_MONITOR] get a txreq! total 4 txreq
[SCB COMAPRE] monitor pkt addr = 0000c04e, data=0000000000000000000000000000000000000000000000000000000000000000, txnid =  6
ERROR!!!
LATENCY CALCULATE
[SOCREBOARD] scoreboard get tx_req: txreq_addr = 00004081, txreq_txnid = 13
[[DOWN_DRV] send RXDATA] mem[803b]=0000000000000000000000000000000000000000000000000000000000000000, txnid=b                 805
[UP MONITOR] ID=         11
[UP MONITOR] RECEIVE TX DATA = 0000000000000000000000000000000000000000000000000000000000000000 !!
[UP MONITOR] RECEIVE ADDR = 0000803b !!
[DOWN_DRV OUT OF ORDER] 2 pkt in ooo queue!!
[DOWN_MONITOR] get a txreq! total 5 txreq
[SCB COMAPRE] monitor pkt addr = 0000803b, data=0000000000000000000000000000000000000000000000000000000000000000, txnid = 11
ERROR!!!
LATENCY CALCULATE
[SOCREBOARD] scoreboard get tx_req: txreq_addr = 00008041, txreq_txnid = 15
[[DOWN_DRV] send RXDATA] mem[4081]=0000000000000000000000000000000000000000000000000000000000000000, txnid=d                 835
[UP MONITOR] ID=         13
[UP MONITOR] RECEIVE TX DATA = 0000000000000000000000000000000000000000000000000000000000000000 !!
[UP MONITOR] RECEIVE ADDR = 00004081 !!
[SCB COMAPRE] monitor pkt addr = 00004081, data=0000000000000000000000000000000000000000000000000000000000000000, txnid = 13
ERROR!!!
LATENCY CALCULATE
[[DOWN_DRV] send RXDATA] mem[8041]=0000000000000000000000000000000000000000000000000000000000000000, txnid=f                 865
[UP MONITOR] ID=         15
[UP MONITOR] RECEIVE TX DATA = 0000000000000000000000000000000000000000000000000000000000000000 !!
[UP MONITOR] RECEIVE ADDR = 00008041 !!
[SCB COMAPRE] monitor pkt addr = 00008041, data=0000000000000000000000000000000000000000000000000000000000000000, txnid = 15
ERROR!!!
LATENCY CALCULATE
sanity done2
PACKET CNT        =           0
FIRST_SEND_TIME   =   268435455
LAST_RECV_TIME    =           0
BAND_WIDTH        = -0.000000
MAX_LATENCY       =           0
MIN_LATENCY       =           0
AVERAGE_LATENCY   =                    0
UP_DRV_NUM        =           0
MISS REQ NUM      =           5
HIT RATE          = -inf%
$finish called from file "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release//new_testbench/test.sv", line 52.
$finish at simulation time                10500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10500 ns
CPU Time:      0.280 seconds;       Data structure size:   0.1Mb
Fri Dec 20 18:09:57 2024
CPU time: 1.039 seconds to compile + .351 seconds to elab + .310 seconds to link + .320 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 2 warning(s)
