<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>security_monitor</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>security_monitor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>451c736a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>security_monitor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>451c736a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f979bb31</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>done_cpy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr_src</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr_dest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>size</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>strt_cpy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cma_config</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_enclave</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADDR_BRAM_DST</spirit:name>
        <spirit:displayName>C Addr Bram Dst</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADDR_BRAM_DST" spirit:bitStringLength="40">0x00A0020000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_CDMA_CONFIG</spirit:name>
        <spirit:displayName>C Cdma Config</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_CDMA_CONFIG" spirit:bitStringLength="32">0x00000FF0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/security_monitor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/security_monitor_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/security_monitor_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c8316bc8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/security_monitor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/security_monitor_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/security_monitor_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/security_monitor_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f979bb31</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Security Monitor</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">security_monitor_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADDR_BRAM_DST</spirit:name>
      <spirit:displayName>Address of BRAM</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADDR_BRAM_DST" spirit:bitStringLength="40">0x00A0020000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_CDMA_CONFIG</spirit:name>
      <spirit:displayName>C Cdma Config</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_CDMA_CONFIG" spirit:bitStringLength="32">0x00000FF0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>security_monitor_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-18T16:57:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6c30d0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b11e10_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4134cf_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a4f87d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d55c817_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d07209_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d61c8a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6f06b7_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1321c3a1_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a79f581_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aca803f_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fa943d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b5782c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f40038c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a11b535_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fcb618_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53241c98_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7247bffb_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6622667a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64074e66_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daca8a1_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722cec1a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d19f2f3_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf7c668_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ae535d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539f26d9_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ec47cb_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f36a2a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614bece5_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fa9c0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f55fa0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784261a0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d60b97d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce434a3_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f337030_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54362ad8_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a5c815_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7f3445_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545cebf2_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eeabc1c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a6f804_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ded043a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0db20b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f37469_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199b75ac_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb57ab_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55644ce0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1488423d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d67ff7_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c059b6d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253a97f3_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4b78a8_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4461ac62_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f875dc_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49939525_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3077a5_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb268a7_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b836e2_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4468ccd9_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2994a97e_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be08631_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c381775_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e23fbd6_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51896c1e_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447cc932_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167d2c03_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223de4b6_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89f0c3d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e046e0b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232c65ea_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7197de40_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e7fbb9_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cde9e4c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad95724_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47aacc6_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764dfb0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d8603d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bdab16_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f8d633_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7292b302_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7f086b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e998a6d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fb8892_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4c8401_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b58c18_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acc7aef_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e841c33_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a49276d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c179116_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13858f2_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d17e58_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681b5726_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f57732_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583766bf_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7af424_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4948dd09_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f78c5d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601adee8_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d35ca22_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acb1be6_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282e7ca5_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78784d2_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce5cdc_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5c193b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e1300f_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d0a894_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618894d3_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f55f4d6_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d86e03c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de68ecb_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7251de_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abb2759_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185762ed_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7153cca0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a98b0ae_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11026d94_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fa940d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43060ff0_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcc16d7_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605fcd3b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d31f9f8_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d95b0b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3436883b_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f89f779_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d4da36_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657e401a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601156c_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4198646a_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440be22d_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c725db_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279eae72_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af3015_ARCHIVE_LOCATION">/home/spereira/projects/PhD/teeod/repository/security_monitor_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9cffdd70"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7098e035"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9e44df61"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e608de2a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
