Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Reading design: FP_adder_32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FP_adder_32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FP_adder_32"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : FP_adder_32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v" into library work
Parsing module <FP_adder_32>.
Parsing module <step_1>.
Parsing module <step_2>.
Parsing module <step_3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FP_adder_32>.

Elaborating module <step_1>.

Elaborating module <step_2>.

Elaborating module <step_3>.
WARNING:HDLCompiler:413 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v" Line 120: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v" Line 125: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v" Line 134: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FP_adder_32>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v".
    Summary:
	no macro.
Unit <FP_adder_32> synthesized.

Synthesizing Unit <step_1>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v".
    Found 33-bit register for signal <new_b>.
    Found 33-bit register for signal <new_a>.
    Found 8-bit subtractor for signal <b[30]_a[30]_sub_4_OUT> created at line 53.
    Found 8-bit subtractor for signal <a[30]_b[30]_sub_6_OUT> created at line 57.
    Found 24-bit shifter logical right for signal <PWR_2_o_b[30]_shift_right_4_OUT> created at line 53
    Found 24-bit shifter logical right for signal <PWR_2_o_a[30]_shift_right_6_OUT> created at line 57
    Found 8-bit comparator greater for signal <a[30]_b[30]_LessThan_3_o> created at line 51
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  58 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <step_1> synthesized.

Synthesizing Unit <step_2>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v".
    Found 34-bit register for signal <add>.
    Found 24-bit subtractor for signal <a[23]_b[23]_sub_6_OUT> created at line 83.
    Found 24-bit subtractor for signal <b[23]_a[23]_sub_7_OUT> created at line 85.
    Found 24-bit adder for signal <a[23]_b[23]_add_3_OUT> created at line 81.
    Found 1-bit comparator equal for signal <a[32]_b[32]_equal_3_o> created at line 80
    Found 24-bit comparator greater for signal <b[23]_a[23]_LessThan_5_o> created at line 82
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <step_2> synthesized.

Synthesizing Unit <step_3>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 9\FP_Adder_32\FP_Adder_32\FP_adder_32.v".
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <ans>.
    Found 8-bit register for signal <exp>.
    Found 8-bit adder for signal <add_in[32]_GND_5_o_add_4_OUT> created at line 120.
    Found 25-bit adder for signal <n0352> created at line 130.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_131_OUT> created at line 134.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_9_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_14_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_24_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_29_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_34_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_39_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_44_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_49_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_54_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_59_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_64_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_69_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_74_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_79_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_84_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_89_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_94_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_99_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_104_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_109_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_114_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_119_OUT<7:0>> created at line 125.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_124_OUT<7:0>> created at line 125.
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  76 Multiplexer(s).
Unit <step_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 24-bit adder                                          : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 26
# Registers                                            : 5
 32-bit register                                       : 1
 33-bit register                                       : 2
 34-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 24-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 81
 24-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 25
 34-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 26
# Logic shifters                                       : 2
 24-bit shifter logical right                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <new_b_26> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_26> 
INFO:Xst:2261 - The FF/Latch <new_b_31> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_31> 
INFO:Xst:2261 - The FF/Latch <new_b_25> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_25> 
INFO:Xst:2261 - The FF/Latch <new_b_24> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_24> 
INFO:Xst:2261 - The FF/Latch <new_b_29> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_29> 
INFO:Xst:2261 - The FF/Latch <new_b_30> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_30> 
INFO:Xst:2261 - The FF/Latch <new_b_27> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_27> 
INFO:Xst:2261 - The FF/Latch <new_b_28> in Unit <S1> is equivalent to the following FF/Latch, which will be removed : <new_a_28> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 24-bit adder                                          : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 26
# Registers                                            : 140
 Flip-Flops                                            : 140
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 24-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 81
 24-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 25
 34-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 26
# Logic shifters                                       : 2
 24-bit shifter logical right                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <new_a_26> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_26> 
INFO:Xst:2261 - The FF/Latch <new_a_31> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_31> 
INFO:Xst:2261 - The FF/Latch <new_a_25> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_25> 
INFO:Xst:2261 - The FF/Latch <new_a_24> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_24> 
INFO:Xst:2261 - The FF/Latch <new_a_29> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_29> 
INFO:Xst:2261 - The FF/Latch <new_a_30> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_30> 
INFO:Xst:2261 - The FF/Latch <new_a_27> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_27> 
INFO:Xst:2261 - The FF/Latch <new_a_28> in Unit <step_1> is equivalent to the following FF/Latch, which will be removed : <new_b_28> 
WARNING:Xst:1710 - FF/Latch <add_33> (without init value) has a constant value of 0 in block <step_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FP_adder_32> ...

Optimizing unit <step_1> ...

Optimizing unit <step_2> ...

Optimizing unit <step_3> ...
WARNING:Xst:1710 - FF/Latch <S1/S2/S3/ans_31> (without init value) has a constant value of 0 in block <FP_adder_32>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FP_adder_32, actual ratio is 1.
FlipFlop S1/S2/S3/exp_0 has been replicated 1 time(s)
FlipFlop S1/S2/S3/exp_1 has been replicated 1 time(s)
FlipFlop S1/S2/add_0 has been replicated 1 time(s)
FlipFlop S1/S2/add_1 has been replicated 1 time(s)
FlipFlop S1/S2/add_11 has been replicated 1 time(s)
FlipFlop S1/S2/add_12 has been replicated 1 time(s)
FlipFlop S1/S2/add_14 has been replicated 1 time(s)
FlipFlop S1/S2/add_15 has been replicated 1 time(s)
FlipFlop S1/S2/add_17 has been replicated 1 time(s)
FlipFlop S1/S2/add_18 has been replicated 1 time(s)
FlipFlop S1/S2/add_2 has been replicated 1 time(s)
FlipFlop S1/S2/add_20 has been replicated 1 time(s)
FlipFlop S1/S2/add_22 has been replicated 1 time(s)
FlipFlop S1/S2/add_23 has been replicated 1 time(s)
FlipFlop S1/S2/add_24 has been replicated 2 time(s)
FlipFlop S1/S2/add_25 has been replicated 1 time(s)
FlipFlop S1/S2/add_3 has been replicated 1 time(s)
FlipFlop S1/S2/add_4 has been replicated 1 time(s)
FlipFlop S1/S2/add_5 has been replicated 1 time(s)
FlipFlop S1/S2/add_6 has been replicated 1 time(s)
FlipFlop S1/S2/add_7 has been replicated 1 time(s)
FlipFlop S1/S2/add_8 has been replicated 1 time(s)
FlipFlop S1/S2/add_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FP_adder_32.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1330
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 114
#      LUT3                        : 92
#      LUT4                        : 105
#      LUT5                        : 233
#      LUT6                        : 520
#      MUXCY                       : 118
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 112
# FlipFlops/Latches                : 154
#      FDE                         : 10
#      FDR                         : 144
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 65
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             154  out of  126800     0%  
 Number of Slice LUTs:                 1065  out of  63400     1%  
    Number used as Logic:              1065  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1098
   Number with an unused Flip Flop:     944  out of   1098    85%  
   Number with an unused LUT:            33  out of   1098     3%  
   Number of fully used LUT-FF pairs:   121  out of   1098    11%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          99
 Number of bonded IOBs:                  98  out of    210    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 154   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.476ns (Maximum Frequency: 117.978MHz)
   Minimum input arrival time before clock: 4.921ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.476ns (frequency: 117.978MHz)
  Total number of paths / destination ports: 31609958 / 96
-------------------------------------------------------------------------
Delay:               8.476ns (Levels of Logic = 14)
  Source:            S1/S2/add_4_1 (FF)
  Destination:       S1/S2/S3/ans_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: S1/S2/add_4_1 to S1/S2/S3/ans_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.693  S1/S2/add_4_1 (S1/S2/add_4_1)
     LUT6:I0->O           12   0.097   0.607  S1/S2/S3/GND_5_o_GND_5_o_equal_4_o1 (S1/S2/S3/GND_5_o_GND_5_o_equal_4_o1)
     LUT5:I1->O           34   0.097   0.402  S1/S2/S3/GND_5_o_GND_5_o_equal_4_o5 (S1/S2/S3/GND_5_o_GND_5_o_equal_4_o)
     LUT6:I5->O           18   0.097   0.762  S1/S2/S3/Mmux_add_in[32]_exp[7]_mux_6_OUT5 (S1/S2/S3/add_in[32]_exp[7]_mux_6_OUT<4>)
     LUT6:I1->O           10   0.097   0.337  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_29_OUT<7:0>_xor<4>11 (S1/S2/S3/GND_5_o_GND_5_o_sub_29_OUT<4>)
     LUT6:I5->O           18   0.097   0.374  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_49_OUT<7:0>_xor<4>11 (S1/S2/S3/GND_5_o_GND_5_o_sub_49_OUT<4>)
     LUT5:I4->O            8   0.097   0.412  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_59_OUT<7:0>_xor<5>11_SW3 (N345)
     LUT6:I4->O            1   0.097   0.511  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_69_OUT<7:0>_xor<5>11_SW6 (N496)
     LUT6:I3->O            5   0.097   0.314  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_79_OUT<7:0>_xor<5>11 (S1/S2/S3/GND_5_o_GND_5_o_sub_79_OUT<5>)
     LUT6:I5->O            1   0.097   0.295  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_109_OUT<7:0>_xor<5>11_SW2_SW0 (N665)
     LUT6:I5->O            6   0.097   0.706  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_109_OUT<7:0>_xor<5>11 (S1/S2/S3/GND_5_o_GND_5_o_sub_109_OUT<5>)
     LUT6:I1->O            4   0.097   0.309  S1/S2/S3/Msub_GND_5_o_GND_5_o_sub_119_OUT<7:0>_xor<6>11 (S1/S2/S3/GND_5_o_GND_5_o_sub_119_OUT<6>)
     LUT5:I4->O            1   0.097   0.511  S1/S2/S3/Mmux_add_in[1]_add_in[2]_mux_126_OUT18018_SW0_SW0 (N616)
     LUT6:I3->O            2   0.097   0.515  S1/S2/S3/Mmux_add_in[1]_add_in[2]_mux_126_OUT18018 (S1/S2/S3/Madd_GND_5_o_GND_5_o_add_131_OUT_lut<6>)
     LUT6:I3->O            2   0.097   0.000  S1/S2/S3/Mmux_GND_5_o_GND_5_o_mux_133_OUT81 (S1/S2/S3/GND_5_o_GND_5_o_mux_133_OUT<7>)
     FDE:D                     0.008          S1/S2/S3/exp_7
    ----------------------------------------
    Total                      8.476ns (1.727ns logic, 6.749ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8328 / 212
-------------------------------------------------------------------------
Offset:              4.921ns (Levels of Logic = 9)
  Source:            a<25> (PAD)
  Destination:       S1/new_a_0 (FF)
  Destination Clock: clk rising

  Data Path: a<25> to S1/new_a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.707  a_25_IBUF (a_25_IBUF)
     LUT6:I0->O            1   0.097   0.295  S1/a[30]_b[30]_LessThan_3_o3 (S1/a[30]_b[30]_LessThan_3_o1)
     LUT3:I2->O            1   0.097   0.511  S1/a[30]_b[30]_LessThan_3_o11 (S1/a[30]_b[30]_LessThan_3_o11)
     LUT5:I2->O            6   0.097   0.534  S1/a[30]_b[30]_LessThan_3_o12 (S1/a[30]_b[30]_LessThan_3_o2)
     LUT5:I2->O           58   0.097   0.804  S1/a[30]_b[30]_LessThan_3_o21 (S1/a[30]_b[30]_LessThan_3_o)
     LUT6:I0->O            1   0.097   0.295  S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o111 (S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o11)
     LUT6:I5->O            1   0.097   0.295  S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o113 (S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o111)
     LUT5:I4->O            1   0.097   0.693  S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o114 (S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o112)
     LUT6:I0->O            1   0.097   0.000  S1/Mmux_PWR_2_o_PWR_2_o_MUX_193_o115 (S1/a[0]_PWR_2_o_MUX_216_o)
     FDR:D                     0.008          S1/new_a_0
    ----------------------------------------
    Total                      4.921ns (0.785ns logic, 4.136ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            S1/S2/S3/ans_30 (FF)
  Destination:       sum<30> (PAD)
  Source Clock:      clk rising

  Data Path: S1/S2/S3/ans_30 to sum<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.279  S1/S2/S3/ans_30 (S1/S2/S3/ans_30)
     OBUF:I->O                 0.000          sum_30_OBUF (sum<30>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.476|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 43.58 secs
 
--> 

Total memory usage is 4690060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   16 (   0 filtered)

