

================================================================
== Vitis HLS Report for 'conv1_Pipeline_BW6'
================================================================
* Date:           Wed Nov  1 16:44:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln14_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln14"   --->   Operation 5 'read' 'trunc_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln83_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln83"   --->   Operation 6 'read' 'sub_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i51"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_2 = load i8 %w" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 9 'load' 'w_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln81 = icmp_eq  i8 %w_2, i8 255" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 11 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln81 = add i8 %w_2, i8 1" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 12 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc.i51.split, void %for.inc13.i.exitStub" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 13 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %w_2" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln83 = add i12 %sub_ln83_read, i12 %zext_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 15 'add' 'add_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i12 %add_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 16 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 17 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 18 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 19 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 20 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln83_3" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 25 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%switch_ln83 = switch i3 %trunc_ln14_read, void %arrayidx1223.i.case.0, i3 6, void %arrayidx1223.i.case.6, i3 1, void %arrayidx1223.i.case.1, i3 2, void %arrayidx1223.i.case.2, i3 3, void %arrayidx1223.i.case.3, i3 4, void %arrayidx1223.i.case.4, i3 5, void %arrayidx1223.i.case.5" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 26 'switch' 'switch_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.73>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 27 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 28 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 29 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 30 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 31 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 32 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 33 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 34 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 35 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 36 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 37 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 39 'store' 'store_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 7) | (!icmp_ln81 & trunc_ln14_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln83 = br void %arrayidx1223.i.exit" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 40 'br' 'br_ln83' <Predicate = (!icmp_ln81 & trunc_ln14_read == 7) | (!icmp_ln81 & trunc_ln14_read == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln81 = store i8 %add_ln81, i8 %w" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 41 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i51" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 42 'br' 'br_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.046ns
The critical path consists of the following:
	'alloca' operation ('w') [10]  (0.000 ns)
	'load' operation ('w', src/conv1.cpp:81->src/conv1.cpp:72) on local variable 'w' [16]  (0.000 ns)
	'add' operation ('add_ln83', src/conv1.cpp:83->src/conv1.cpp:72) [23]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39', src/conv1.cpp:83->src/conv1.cpp:72) [26]  (0.000 ns)
	'store' operation ('store_ln83', src/conv1.cpp:83->src/conv1.cpp:72) of constant 0 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [48]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
