<img src="https://r2cdn.perplexity.ai/pplx-full-logo-primary-dark%402x.png" style="height:64px;margin-right:32px"/>

# canu give me tree of topics of unit 1 sample of how it should be is:

Unit 4 – Arithmetic Operations
├── Addition and Subtraction of Signed Numbers
│   ├── Full Adder and Ripple Carry Adder
│   ├── Delay in Ripple Carry Adders
│   ├── Add/Subtract Circuits and Overflow Detection
├── Design of Fast Adders
│   ├── Carry Lookahead Adder (CLA)
│   ├── Performance and Fan‑in Issues
│   └── Cascaded CLA (16‑bit, 32‑bit)
├── Multiplication
│   ├── Unsigned Multiplication
│   │   ├── Array Multiplier
│   │   └── Sequential (Add‑Shift) Multiplication
│   ├── Signed Multiplication
│   │   ├── Booth Algorithm
│   │   └── Bit‑Pair Recoding and Fast Multiplication
│   └── Carry‑Save Addition and CSA Trees
├── Integer Division
│   ├── Restoring Division
│   └── Non‑Restoring Division
├── Floating‑Point Numbers
│   ├── IEEE 754 Representation
│   │   ├── Single Precision
│   │   └── Double Precision
│   └── Conversion Examples
├── Floating‑Point Arithmetic
│   ├── Addition and Subtraction
│   ├── Multiplication and Division
│   └── Hardware Implementation of FP Operations
└── Guard Bits and Truncation
├── Guard Digits in FP Arithmetic
├── Chopping
├── Von Neumann Rounding
└── Rounding to Nearest

**Unit 1 – Basic Structure of Computers and Instruction Set Architecture**[^1]
├── Functional Units[^1]
│   ├── Input Unit[^1]
│   ├── Output Unit[^1]
│   ├── Memory Unit[^1]
│   │   ├── Primary Memory[^1]
│   │   └── Secondary Memory[^1]
│   ├── Arithmetic and Logic Unit (ALU)[^1]
│   └── Control Unit[^1]
├── Basic Operational Concepts[^1]
│   ├── Instruction Fetch and Execution[^1]
│   ├── Program Counter (PC) and Instruction Register (IR)[^1]
│   └── Basic Instruction Types (Load/Store/Operate)[^1]
├── Number Representation and Arithmetic Operations[^1]
│   ├── Binary and Decimal Representation[^1]
│   ├── Signed Number Representations[^1]
│   │   ├── Sign-Magnitude[^1]
│   │   ├── One's Complement[^1]
│   │   └── Two's Complement[^1]
│   ├── Addition and Subtraction in Two's Complement[^1]
│   └── Arithmetic Overflow Detection[^1]
├── Memory Locations and Addresses[^1]
│   ├── Byte and Word Addressing[^1]
│   ├── Big-Endian and Little-Endian[^1]
│   └── Address Calculation[^1]
├── Memory Operations[^1]
├── Instructions and Instruction Sequencing[^1]
│   ├── RISC Instruction Sets[^1]
│   └── Program Loops and Branching[^1]
├── Addressing Modes[^1]
│   ├── Register Addressing[^1]
│   ├── Immediate Addressing[^1]
│   ├── Direct Addressing[^1]
│   ├── Register Indirect[^1]
│   ├── Index Addressing[^1]
│   └── Base with Index Addressing[^1]
└── Assembly Language[^1]
├── Register Transfer Notation[^1]
└── Assembler Directives (ORIGIN/RESERVE/DATAWORD/EQU)[^1]

<div align="center">⁂</div>

[^1]: Unit1_Basic_Structure_of_Computer-HOD-NOTES-10.pdf

