// Seed: 2446531490
module module_0 ();
  wire id_2;
  for (id_3 = 1; id_1; id_1 = id_1) parameter id_4 = "";
  assign id_1 = 1;
  initial begin : LABEL_0
    id_1 <= 1'b0;
  end
  assign module_1.id_10 = 0;
  parameter id_5 = -1;
  always id_2 = id_4;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input logic id_6,
    input tri id_7
);
  assign id_1 = id_6;
  wire id_9;
  wor  id_10;
  always begin : LABEL_0
    id_1 <= -1;
  end
  module_0 modCall_1 ();
  assign id_5 = id_10;
endmodule
