Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 18:40:11 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 man/brx/addr_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/lab8_io_core_inst/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.126ns (21.222%)  route 4.180ns (78.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.569     5.077    man/brx/clk_100mhz_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  man/brx/addr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  man/brx/addr_o_reg[2]/Q
                         net (fo=42, routed)          2.037     7.633    man/brx/addr_o_reg[2]_0[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.152     7.785 f  man/brx/data_o[15]_i_6/O
                         net (fo=1, routed)           0.812     8.597    man/brx/data_o[15]_i_6_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.332     8.929 r  man/brx/data_o[15]_i_2/O
                         net (fo=16, routed)          1.331    10.259    man/brx/data_o[15]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.383 r  man/brx/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    10.383    man/lab8_io_core_inst/data_o_reg[15]_1[5]
    SLICE_X6Y11          FDRE                                         r  man/lab8_io_core_inst/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.514    14.844    man/lab8_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  man/lab8_io_core_inst/data_o_reg[5]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    15.148    man/lab8_io_core_inst/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.765    




