
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000641                       # Number of seconds simulated
sim_ticks                                   641207000                       # Number of ticks simulated
final_tick                                  641207000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123738                       # Simulator instruction rate (inst/s)
host_op_rate                                   240644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43923021                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447792                       # Number of bytes of host memory used
host_seconds                                    14.60                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             455616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       103168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          103168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138239289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         572320639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             710559928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138239289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138239289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160896559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160896559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160896559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138239289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        572320639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            871456488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000132393750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2485                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 437632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  145792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  455680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               159040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   177                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     641205000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.044501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.889173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.806563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          447     28.42%     28.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          379     24.09%     52.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          175     11.13%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      6.42%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      5.59%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      3.56%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      3.37%     82.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.35%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          237     15.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1573                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.086331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.293947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.971829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             75     53.96%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            40     28.78%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16     11.51%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      3.60%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.72%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.72%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.388489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              115     82.73%     82.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     13.67%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.88%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           139                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       351680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       145792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 134047195.367486640811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 548465628.104496717453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227371192.142319113016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50981750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    201181250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15088391250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36783.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35085.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6071787.22                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    123950500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               252163000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18126.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36876.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       682.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    710.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66757.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7761180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4098600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29024100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9124560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             71648430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1382400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       194137440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15710400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          4976220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              387034530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.603095                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            480300500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1237000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     13829750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     40904000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     138721000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    425715250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3541440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1870935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                19792080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2766600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63393120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2260800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       153345960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31824960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         21274200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              344324175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            536.993787                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            496318000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3013000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     77137500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82871750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     123156000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    336308750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  195181                       # Number of BP lookups
system.cpu.branchPred.condPredicted            195181                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8819                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               153585                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26185                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                526                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          153585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              84909                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            68676                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3731                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      691769                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121697                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1081                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           119                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      218254                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           266                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       641207000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1282415                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             261011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2075501                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      195181                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             111094                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        927609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18034                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           865                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    218097                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2504                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1198759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.354859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.646236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   592229     49.40%     49.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7599      0.63%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45308      3.78%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41956      3.50%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13328      1.11%     58.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60959      5.09%     63.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13557      1.13%     64.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32448      2.71%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   391375     32.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1198759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.152198                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.618432                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   236577                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                375697                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    558393                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19075                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9017                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3935516                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9017                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   248013                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  173714                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5386                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    563938                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                198691                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3892791                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3240                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  98543                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  80670                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4479049                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8631914                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3827055                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2803508                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   460808                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     90096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694185                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126435                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38049                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11785                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3827178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3731193                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4664                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          314379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       463262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1198759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.112546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.850007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              407929     34.03%     34.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               60043      5.01%     39.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               97092      8.10%     47.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91847      7.66%     54.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124517     10.39%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116366      9.71%     74.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              102576      8.56%     83.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81041      6.76%     90.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              117348      9.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1198759                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14092     11.15%     11.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   674      0.53%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     11.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.02%     11.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   603      0.48%     12.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             57002     45.10%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            46975     37.17%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    969      0.77%     95.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   665      0.53%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5294      4.19%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6366      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1703048     45.64%     45.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9071      0.24%     46.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1659      0.04%     46.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429832     11.52%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  733      0.02%     57.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19578      0.52%     58.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1851      0.05%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296976      7.96%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                756      0.02%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.33%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8012      0.21%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.57%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               240168      6.44%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96761      2.59%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          446554     11.97%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25760      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3731193                       # Type of FU issued
system.cpu.iq.rate                           2.909505                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126387                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033873                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4564904                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2060243                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1646696                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4227292                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2081620                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2043809                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1682462                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2168752                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52373                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9665                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9017                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107483                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17948                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3827397                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               868                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694185                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126435                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1049                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16068                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3618                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7332                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10950                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3711241                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                679062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19952                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       800754                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153130                       # Number of branches executed
system.cpu.iew.exec_stores                     121692                       # Number of stores executed
system.cpu.iew.exec_rate                     2.893947                       # Inst execution rate
system.cpu.iew.wb_sent                        3694884                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3690505                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2447129                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3849206                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.877777                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.635749                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          314430                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8943                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1150496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.053480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.219297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       446645     38.82%     38.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105406      9.16%     47.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        85692      7.45%     55.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48768      4.24%     59.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        86587      7.53%     67.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        42986      3.74%     70.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50390      4.38%     75.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45871      3.99%     79.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       238151     20.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1150496                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                238151                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4739792                       # The number of ROB reads
system.cpu.rob.rob_writes                     7703651                       # The number of ROB writes
system.cpu.timesIdled                             830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.709936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.709936                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.408577                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.408577                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3515738                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1408985                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2779716                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2017670                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    651988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   798642                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1116187                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.802197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              448806                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.945232                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.802197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396382                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       557287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          557287                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115569                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115569                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       672856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672856                       # number of overall hits
system.cpu.dcache.overall_hits::total          672856                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21264                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1204                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        22468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22468                       # number of overall misses
system.cpu.dcache.overall_misses::total         22468                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1237322500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1237322500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77089498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77089498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1314411998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1314411998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1314411998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1314411998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       695324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695324                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695324                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036754                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032313                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58188.605154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58188.605154                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64027.822259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64027.822259                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58501.513174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58501.513174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58501.513174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58501.513174                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.125523                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   187.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1612                       # number of writebacks
system.cpu.dcache.writebacks::total              1612                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16648                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16734                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4616                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1118                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5734                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    307213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    307213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73860998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73860998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    381074498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    381074498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    381074498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    381074498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008247                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66554.051127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66554.051127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66065.293381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66065.293381                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66458.754447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66458.754447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66458.754447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66458.754447                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5222                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.557283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              122106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            139.709382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.557283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            437579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           437579                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       216264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          216264                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       216264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           216264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       216264                       # number of overall hits
system.cpu.icache.overall_hits::total          216264                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1833                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1833                       # number of overall misses
system.cpu.icache.overall_misses::total          1833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118410000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118410000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118410000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118410000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118410000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       218097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       218097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       218097                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       218097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       218097                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       218097                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008405                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008405                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64599.018003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64599.018003                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64599.018003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64599.018003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64599.018003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64599.018003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          874                       # number of writebacks
system.cpu.icache.writebacks::total               874                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          447                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          447                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1386                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1386                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95409000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95409000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006355                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006355                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006355                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006355                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68837.662338                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68837.662338                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68837.662338                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68837.662338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68837.662338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68837.662338                       # average overall mshr miss latency
system.cpu.icache.replacements                    874                       # number of replacements
system.membus.snoop_filter.tot_requests         13216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    641207000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1612                       # Transaction distribution
system.membus.trans_dist::WritebackClean          874                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3610                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1118                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1118                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4616                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       144576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       144576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       470144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       470144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  614720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7120                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001264                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035533                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7111     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7120                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24461500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7363496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           30112000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
