// Seed: 175342462
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6
);
  assign module_1.id_4 = 0;
  wand id_8 = -1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    output wor id_4,
    input uwire id_5
);
  logic [-1 'b0 : -1] id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_1,
      id_5,
      id_1,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  module_2 modCall_1 ();
  input wire _id_1;
  assign id_2[id_1] = id_1 ? id_1 : id_1 * 1;
endmodule
