{
  "design": {
    "design_info": {
      "boundary_crc": "0x1F6FE9F453DBAA9",
      "device": "xczu3eg-sbva484-1-i",
      "name": "system2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "registers_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "xlconstant_0": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system2_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "Q_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "system2_registers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "system2_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "en": {
            "direction": "I"
          },
          "Q": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system2_clk_wiz_0"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system2_rst_clk_wiz_100M_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system2_xlconstant_0_0"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system2_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../FILTER_RAM.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "registers_0/clk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "blk_mem_gen_0/clka"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "registers_0/rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "registers_0/en",
          "blk_mem_gen_0/ena"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "registers_0/D"
        ]
      },
      "registers_0_Q": {
        "ports": [
          "registers_0/Q",
          "Q_0"
        ]
      }
    }
  }
}