Information: Updating design information... (UID-85)
Warning: Design 'register_file' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : register_file
Version: Z-2007.03-SP1
Date   : Thu Apr 21 20:51:30 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: data_out_port_a_tri_enable_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: data_out_port_a[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  data_out_port_a_tri_enable_reg[31]/CK (DFF_X1)          0.00 #     0.00 r
  data_out_port_a_tri_enable_reg[31]/Q (DFF_X1)           0.09       0.09 r
  data_out_port_a_tri[31]/Z (TBUF_X1)                     0.13       0.22 f
  data_out_port_a[31] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
