
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         000026a8  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  080027dc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  080028c0  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002efc  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b16b  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027f0  00000000  00000000  0001c2c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003677  00000000  00000000  0001eab3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002194  00000000  00000000  0002212c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  000242c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060cb  00000000  00000000  0002804a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e115  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	0800192d 	stmdaeq	r0, {r0, r2, r3, r5, r8, fp, ip}
 8000008:	08000ac9 	stmdaeq	r0, {r0, r3, r6, r7, r9, fp}
 800000c:	08000acb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r9, fp}
 8000010:	08000acd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r9, fp}
 8000014:	08000acf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r9, fp}
 8000018:	08000ad1 	stmdaeq	r0, {r0, r4, r6, r7, r9, fp}
	...
 800002c:	08000ad5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, fp}
 8000030:	08000ad3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000ad7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r9, fp}
 800003c:	08000ad9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r9, fp}
 8000040:	08000aed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, fp}
 8000044:	08000aef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp}
 8000048:	08000af1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, fp}
 800004c:	08000af3 	stmdaeq	r0, {r0, r1, r4, r5, r6, r7, r9, fp}
 8000050:	08000af5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r9, fp}
 8000054:	08000af7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp}
 8000058:	08000af9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r9, fp}
 800005c:	08000afb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp}
 8000060:	08000afd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp}
 8000064:	08000aff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}
 8000068:	08000b01 	stmdaeq	r0, {r0, r8, r9, fp}
	...
 8000088:	08000b03 	stmdaeq	r0, {r0, r1, r8, r9, fp}
 800008c:	08000b05 	stmdaeq	r0, {r0, r2, r8, r9, fp}
 8000090:	08000b07 	stmdaeq	r0, {r0, r1, r2, r8, r9, fp}
 8000094:	08000b0b 	stmdaeq	r0, {r0, r1, r3, r8, r9, fp}
 8000098:	08000b0d 	stmdaeq	r0, {r0, r2, r3, r8, r9, fp}
 800009c:	08000b0f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, fp}
 80000a0:	08000b11 	stmdaeq	r0, {r0, r4, r8, r9, fp}
 80000a4:	08000b13 	stmdaeq	r0, {r0, r1, r4, r8, r9, fp}
 80000a8:	08000b15 	stmdaeq	r0, {r0, r2, r4, r8, r9, fp}
 80000ac:	08000b17 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, fp}
 80000b0:	08000b19 	stmdaeq	r0, {r0, r3, r4, r8, r9, fp}
 80000b4:	08000b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp}
 80000b8:	08000b2f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, r9, fp}
 80000bc:	08000b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp}
 80000c0:	08000b33 	stmdaeq	r0, {r0, r1, r4, r5, r8, r9, fp}
 80000c4:	08000b35 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, fp}
 80000c8:	08000b37 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, fp}
 80000cc:	08000b39 	stmdaeq	r0, {r0, r3, r4, r5, r8, r9, fp}
 80000d0:	08000b3b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, r9, fp}
 80000d4:	08000b3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, fp}
 80000d8:	08000b71 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, fp}
 80000dc:	08000bad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, fp}
 80000e0:	08000baf 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp}
 80000e4:	08000bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp}
 80000e8:	08000bb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, r9, fp}
 80000ec:	08000bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp}
 80000f0:	08000bb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
 80000f4:	08000bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp}
 80000f8:	08000bbb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp}
 80000fc:	08000bbd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp}
 8000100:	08000bbf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp}
 8000104:	08000bc1 	stmdaeq	r0, {r0, r6, r7, r8, r9, fp}
 8000108:	08000bc3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, fp}
 800010c:	08000bc5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, fp}
 8000110:	08000bc7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, r9, fp}
 8000114:	08000bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp}
 8000118:	08000bcb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, r9, fp}
 800011c:	08000bcd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9, fp}
 8000120:	08000bcf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp}
 8000124:	08000bd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, fp}
 8000128:	08000bd3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, fp}
 800012c:	08000bd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa44 	bl	8001684 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa70 	bl	80016ea <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fa6e 	bl	80016f0 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa5c 	bl	80016d8 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fb58 	bl	80018e4 <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb46 	bl	80018c8 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb4a 	bl	80018d8 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff04 	bl	80010d4 <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa19 	bl	800170c <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa10 	bl	800170c <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba0b 	b.w	800170c <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fa85 	bl	8001868 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 f9e4 	bl	800174c <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa27 	bl	80017e0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 fa7c 	bl	8001896 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 f9cf 	bl	800174c <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa12 	bl	80017e0 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fa67 	bl	8001896 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 f9bb 	bl	800174c <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 f9fe 	bl	80017e0 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fa53 	bl	8001896 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa43 	bl	800187e <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b7      	ldr	r0, [pc, #732]	; (80006fc <SerialMonitor+0x2f4>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb7      	ldr	r6, [pc, #732]	; (8000700 <SerialMonitor+0x2f8>)
 8000422:	4db8      	ldr	r5, [pc, #736]	; (8000704 <SerialMonitor+0x2fc>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ff7a 	bl	800131c <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b4      	ldr	r0, [pc, #720]	; (80006fc <SerialMonitor+0x2f4>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ff74 	bl	8001318 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb1      	ldr	r4, [pc, #708]	; (8000708 <SerialMonitor+0x300>)
 8000444:	f8df 92d8 	ldr.w	r9, [pc, #728]	; 8000720 <SerialMonitor+0x318>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49af      	ldr	r1, [pc, #700]	; (800070c <SerialMonitor+0x304>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49aa      	ldr	r1, [pc, #680]	; (800070c <SerialMonitor+0x304>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 819b 	bls.w	80007b2 <SerialMonitor+0x3aa>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 8198 	bne.w	80007b2 <SerialMonitor+0x3aa>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 8195 	bne.w	80007b6 <SerialMonitor+0x3ae>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a0      	ldr	r1, [pc, #640]	; (8000710 <SerialMonitor+0x308>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8091 	beq.w	80005be <SerialMonitor+0x1b6>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b99      	ldr	r3, [pc, #612]	; (8000714 <SerialMonitor+0x30c>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 929c 	ldr.w	r9, [pc, #668]	; 800074c <SerialMonitor+0x344>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_START_ADDRESS + 0xF800;
 80004b4:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe33 	bl	8001130 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe3d 	bl	8001158 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d21d      	bcs.n	8000520 <SerialMonitor+0x118>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d119      	bne.n	8000520 <SerialMonitor+0x118>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	4888      	ldr	r0, [pc, #544]	; (8000718 <SerialMonitor+0x310>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4983      	ldr	r1, [pc, #524]	; (8000708 <SerialMonitor+0x300>)
 80004fc:	d810      	bhi.n	8000520 <SerialMonitor+0x118>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 fe5d 	bl	80011c4 <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
 800051e:	e7de      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000520:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8000524:	2b04      	cmp	r3, #4
 8000526:	d002      	beq.n	800052e <SerialMonitor+0x126>
				{
					FLASH_Lock();
 8000528:	f000 fe0e 	bl	8001148 <FLASH_Lock>
					continue;
 800052c:	e783      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 800052e:	487b      	ldr	r0, [pc, #492]	; (800071c <SerialMonitor+0x314>)
 8000530:	f7ff fec5 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 8000534:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 8000536:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 800053a:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f001 f8c0 	bl	80016c0 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000540:	2064      	movs	r0, #100	; 0x64
 8000542:	f7ff fec5 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 8000546:	4b76      	ldr	r3, [pc, #472]	; (8000720 <SerialMonitor+0x318>)
 8000548:	881b      	ldrh	r3, [r3, #0]
 800054a:	b29b      	uxth	r3, r3
 800054c:	b11b      	cbz	r3, 8000556 <SerialMonitor+0x14e>
						usbRxCount = USB_Rx_Cnt;
 800054e:	4b74      	ldr	r3, [pc, #464]	; (8000720 <SerialMonitor+0x318>)
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	b2db      	uxtb	r3, r3
 8000554:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 8000556:	f7ff fe2b 	bl	80001b0 <CheckTimeOut>
 800055a:	2800      	cmp	r0, #0
 800055c:	d0f3      	beq.n	8000546 <SerialMonitor+0x13e>
						gbFlashDownloadStart = FALSE;
 800055e:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000562:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000566:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 8000568:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 800056c:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000570:	f001 f8a6 	bl	80016c0 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000574:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8000578:	4413      	add	r3, r2
 800057a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 800057e:	f8a6 a000 	strh.w	sl, [r6]
 8000582:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000586:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 8000588:	6963      	ldr	r3, [r4, #20]
 800058a:	6a22      	ldr	r2, [r4, #32]
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000590:	f000 fdda 	bl	8001148 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 8000594:	2301      	movs	r3, #1
 8000596:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800059a:	6963      	ldr	r3, [r4, #20]
 800059c:	6a22      	ldr	r2, [r4, #32]
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d003      	beq.n	80005ac <SerialMonitor+0x1a4>
 80005a4:	4b58      	ldr	r3, [pc, #352]	; (8000708 <SerialMonitor+0x300>)
 80005a6:	6a1b      	ldr	r3, [r3, #32]
 80005a8:	2b2a      	cmp	r3, #42	; 0x2a
 80005aa:	d101      	bne.n	80005b0 <SerialMonitor+0x1a8>
					USB_TxDString("Success..\n");
 80005ac:	485d      	ldr	r0, [pc, #372]	; (8000724 <SerialMonitor+0x31c>)
 80005ae:	e000      	b.n	80005b2 <SerialMonitor+0x1aa>
				}
				else
					USB_TxDString("Fail..\n");
 80005b0:	485d      	ldr	r0, [pc, #372]	; (8000728 <SerialMonitor+0x320>)
 80005b2:	f7ff fe84 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005b6:	2064      	movs	r0, #100	; 0x64
 80005b8:	f7ff fe8a 	bl	80002d0 <Delay>
 80005bc:	e102      	b.n	80007c4 <SerialMonitor+0x3bc>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005be:	4638      	mov	r0, r7
 80005c0:	495a      	ldr	r1, [pc, #360]	; (800072c <SerialMonitor+0x324>)
 80005c2:	2205      	movs	r2, #5
 80005c4:	f7ff fe9a 	bl	80002fc <StringCompare>
 80005c8:	b148      	cbz	r0, 80005de <SerialMonitor+0x1d6>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005ca:	4b59      	ldr	r3, [pc, #356]	; (8000730 <SerialMonitor+0x328>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005cc:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d0:	f000 fd64 	bl	800109c <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005d4:	2064      	movs	r0, #100	; 0x64
 80005d6:	f7ff fe7b 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005da:	47c8      	blx	r9
 80005dc:	e0f2      	b.n	80007c4 <SerialMonitor+0x3bc>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005de:	4638      	mov	r0, r7
 80005e0:	4954      	ldr	r1, [pc, #336]	; (8000734 <SerialMonitor+0x32c>)
 80005e2:	2206      	movs	r2, #6
 80005e4:	f7ff fe8a 	bl	80002fc <StringCompare>
 80005e8:	b110      	cbz	r0, 80005f0 <SerialMonitor+0x1e8>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005ea:	f000 ff19 	bl	8001420 <NVIC_GenerateSystemReset>
 80005ee:	e0e9      	b.n	80007c4 <SerialMonitor+0x3bc>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f0:	4638      	mov	r0, r7
 80005f2:	4951      	ldr	r1, [pc, #324]	; (8000738 <SerialMonitor+0x330>)
 80005f4:	2207      	movs	r2, #7
 80005f6:	f7ff fe81 	bl	80002fc <StringCompare>
 80005fa:	2800      	cmp	r0, #0
 80005fc:	f000 80cd 	beq.w	800079a <SerialMonitor+0x392>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000600:	484e      	ldr	r0, [pc, #312]	; (800073c <SerialMonitor+0x334>)
 8000602:	f7ff fe5c 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 8000606:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 800060a:	293d      	cmp	r1, #61	; 0x3d
 800060c:	d002      	beq.n	8000614 <SerialMonitor+0x20c>
 800060e:	292a      	cmp	r1, #42	; 0x2a
 8000610:	f040 80d8 	bne.w	80007c4 <SerialMonitor+0x3bc>

					if(gbCount == 9){
 8000614:	7a23      	ldrb	r3, [r4, #8]
 8000616:	2b09      	cmp	r3, #9
 8000618:	d107      	bne.n	800062a <SerialMonitor+0x222>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 800061a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800061e:	3b30      	subs	r3, #48	; 0x30
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b09      	cmp	r3, #9
 8000624:	bf98      	it	ls
 8000626:	4698      	movls	r8, r3
 8000628:	e013      	b.n	8000652 <SerialMonitor+0x24a>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 800062a:	2b0a      	cmp	r3, #10
 800062c:	d111      	bne.n	8000652 <SerialMonitor+0x24a>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 800062e:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000632:	3a30      	subs	r2, #48	; 0x30
 8000634:	b2d3      	uxtb	r3, r2
 8000636:	2b09      	cmp	r3, #9
 8000638:	d80b      	bhi.n	8000652 <SerialMonitor+0x24a>
 800063a:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 800063e:	3b30      	subs	r3, #48	; 0x30
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 8000644:	bf9e      	ittt	ls
 8000646:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 800064a:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 800064e:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000652:	293d      	cmp	r1, #61	; 0x3d
 8000654:	d106      	bne.n	8000664 <SerialMonitor+0x25c>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000656:	4b3a      	ldr	r3, [pc, #232]	; (8000740 <SerialMonitor+0x338>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 8000658:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	2001      	movs	r0, #1
 800065e:	fb93 f1f1 	sdiv	r1, r3, r1
 8000662:	e008      	b.n	8000676 <SerialMonitor+0x26e>
 8000664:	f1b8 0f08 	cmp.w	r8, #8
 8000668:	bf96      	itet	ls
 800066a:	4b36      	ldrls	r3, [pc, #216]	; (8000744 <SerialMonitor+0x33c>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 800066c:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000670:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000674:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 8000676:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8000750 <SerialMonitor+0x348>
 800067a:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 8000754 <SerialMonitor+0x34c>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067e:	f7ff fe67 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000682:	2300      	movs	r3, #0
 8000684:	8033      	strh	r3, [r6, #0]
 8000686:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 8000688:	f88a 3000 	strb.w	r3, [sl]
 800068c:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000690:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 8000694:	4b22      	ldr	r3, [pc, #136]	; (8000720 <SerialMonitor+0x318>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	b29b      	uxth	r3, r3
 800069a:	2b00      	cmp	r3, #0
 800069c:	d062      	beq.n	8000764 <SerialMonitor+0x35c>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 800069e:	9a01      	ldr	r2, [sp, #4]
 80006a0:	4b1a      	ldr	r3, [pc, #104]	; (800070c <SerialMonitor+0x304>)
 80006a2:	7812      	ldrb	r2, [r2, #0]
 80006a4:	2a21      	cmp	r2, #33	; 0x21
 80006a6:	d10f      	bne.n	80006c8 <SerialMonitor+0x2c0>
 80006a8:	785a      	ldrb	r2, [r3, #1]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10c      	bne.n	80006c8 <SerialMonitor+0x2c0>
 80006ae:	789b      	ldrb	r3, [r3, #2]
 80006b0:	2b21      	cmp	r3, #33	; 0x21
 80006b2:	d109      	bne.n	80006c8 <SerialMonitor+0x2c0>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006b4:	4a1a      	ldr	r2, [pc, #104]	; (8000720 <SerialMonitor+0x318>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006b6:	2300      	movs	r3, #0
 80006b8:	8033      	strh	r3, [r6, #0]
 80006ba:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006bc:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006be:	f88a 3000 	strb.w	r3, [sl]
 80006c2:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006c6:	e07d      	b.n	80007c4 <SerialMonitor+0x3bc>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006c8:	480c      	ldr	r0, [pc, #48]	; (80006fc <SerialMonitor+0x2f4>)
 80006ca:	2120      	movs	r1, #32
 80006cc:	f000 fe24 	bl	8001318 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d0:	f04f 0900 	mov.w	r9, #0
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <SerialMonitor+0x318>)
 80006d6:	881a      	ldrh	r2, [r3, #0]
 80006d8:	b292      	uxth	r2, r2
 80006da:	4591      	cmp	r9, r2
 80006dc:	da3c      	bge.n	8000758 <SerialMonitor+0x350>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006de:	9b01      	ldr	r3, [sp, #4]
 80006e0:	4819      	ldr	r0, [pc, #100]	; (8000748 <SerialMonitor+0x340>)
 80006e2:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006e6:	f001 f8ef 	bl	80018c8 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006ea:	4817      	ldr	r0, [pc, #92]	; (8000748 <SerialMonitor+0x340>)
 80006ec:	2140      	movs	r1, #64	; 0x40
 80006ee:	f001 f8f3 	bl	80018d8 <USART_GetFlagStatus>
 80006f2:	2800      	cmp	r0, #0
 80006f4:	d0f9      	beq.n	80006ea <SerialMonitor+0x2e2>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006f6:	f109 0901 	add.w	r9, r9, #1
 80006fa:	e7eb      	b.n	80006d4 <SerialMonitor+0x2cc>
 80006fc:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000700:	20000190 	mulcs	r0, r0, r1
 8000704:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000708:	200000e4 	andcs	r0, r0, r4, ror #1
 800070c:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000710:	0800270f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, sl, sp}
 8000714:	08003000 	stmdaeq	r0, {ip, sp}
 8000718:	0800f000 	stmdaeq	r0, {ip, sp, lr, pc}
 800071c:	08002715 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, sp}
 8000720:	20000112 	andcs	r0, r0, r2, lsl r1
 8000724:	0800271e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, sp}
 8000728:	08002729 	stmdaeq	r0, {r0, r3, r5, r8, r9, sl, sp}
 800072c:	08002731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, sp}
 8000730:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000734:	08002737 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, sl, sp}
 8000738:	0800273e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
 800073c:	08002746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl, sp}
 8000740:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000744:	08002638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp}
 8000748:	40013800 	andmi	r3, r1, r0, lsl #16
 800074c:	20000000 	andcs	r0, r0, r0
 8000750:	20000135 	andcs	r0, r0, r5, lsr r1
 8000754:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000758:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800075a:	481f      	ldr	r0, [pc, #124]	; (80007d8 <SerialMonitor+0x3d0>)
 800075c:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800075e:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000760:	f000 fddc 	bl	800131c <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000764:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <SerialMonitor+0x3d4>)
 8000766:	781a      	ldrb	r2, [r3, #0]
 8000768:	4b1d      	ldr	r3, [pc, #116]	; (80007e0 <SerialMonitor+0x3d8>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	429a      	cmp	r2, r3
 800076e:	d091      	beq.n	8000694 <SerialMonitor+0x28c>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 8000770:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <SerialMonitor+0x3d4>)
 8000772:	7819      	ldrb	r1, [r3, #0]
 8000774:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <SerialMonitor+0x3d8>)
 8000776:	781a      	ldrb	r2, [r3, #0]
 8000778:	4291      	cmp	r1, r2
 800077a:	d08b      	beq.n	8000694 <SerialMonitor+0x28c>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 800077c:	781a      	ldrb	r2, [r3, #0]
 800077e:	9302      	str	r3, [sp, #8]
 8000780:	b2d2      	uxtb	r2, r2
 8000782:	1c51      	adds	r1, r2, #1
 8000784:	b2c9      	uxtb	r1, r1
 8000786:	7019      	strb	r1, [r3, #0]
 8000788:	4916      	ldr	r1, [pc, #88]	; (80007e4 <SerialMonitor+0x3dc>)
 800078a:	5c88      	ldrb	r0, [r1, r2]
 800078c:	f000 fca2 	bl	80010d4 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 8000790:	9b02      	ldr	r3, [sp, #8]
 8000792:	781a      	ldrb	r2, [r3, #0]
 8000794:	b2d2      	uxtb	r2, r2
 8000796:	701a      	strb	r2, [r3, #0]
 8000798:	e7ea      	b.n	8000770 <SerialMonitor+0x368>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 800079a:	4638      	mov	r0, r7
 800079c:	4912      	ldr	r1, [pc, #72]	; (80007e8 <SerialMonitor+0x3e0>)
 800079e:	2207      	movs	r2, #7
 80007a0:	f7ff fdac 	bl	80002fc <StringCompare>
 80007a4:	b108      	cbz	r0, 80007aa <SerialMonitor+0x3a2>
				USB_TxDString("CM-904\n");
 80007a6:	4811      	ldr	r0, [pc, #68]	; (80007ec <SerialMonitor+0x3e4>)
 80007a8:	e00a      	b.n	80007c0 <SerialMonitor+0x3b8>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007aa:	4811      	ldr	r0, [pc, #68]	; (80007f0 <SerialMonitor+0x3e8>)
 80007ac:	f7ff fd50 	bl	8000250 <TxDString>
 80007b0:	e008      	b.n	80007c4 <SerialMonitor+0x3bc>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007b2:	2b41      	cmp	r3, #65	; 0x41
 80007b4:	d106      	bne.n	80007c4 <SerialMonitor+0x3bc>
 80007b6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007ba:	2b54      	cmp	r3, #84	; 0x54
 80007bc:	d102      	bne.n	80007c4 <SerialMonitor+0x3bc>
				USB_TxDString("OK\n");
 80007be:	480d      	ldr	r0, [pc, #52]	; (80007f4 <SerialMonitor+0x3ec>)
 80007c0:	f7ff fd7d 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007c8:	2200      	movs	r2, #0
 80007ca:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007cc:	3301      	adds	r3, #1
 80007ce:	2b10      	cmp	r3, #16
 80007d0:	d1fa      	bne.n	80007c8 <SerialMonitor+0x3c0>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007d2:	8032      	strh	r2, [r6, #0]
 80007d4:	802a      	strh	r2, [r5, #0]
 80007d6:	e62e      	b.n	8000436 <SerialMonitor+0x2e>
 80007d8:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007dc:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007e0:	20000135 	andcs	r0, r0, r5, lsr r1
 80007e4:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007e8:	08002756 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, sp}
 80007ec:	0800275e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, sp}
 80007f0:	08002766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, sp}
 80007f4:	08002778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, sp}

080007f8 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80007f8:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 80007fa:	f000 fe1d 	bl	8001438 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 80007fe:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000802:	f000 fe37 	bl	8001474 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000806:	f000 ff1d 	bl	8001644 <RCC_WaitForHSEStartUp>
 800080a:	4b1c      	ldr	r3, [pc, #112]	; (800087c <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 800080c:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800080e:	4604      	mov	r4, r0
 8000810:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 8000812:	d00a      	beq.n	800082a <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000814:	f244 001d 	movw	r0, #16413	; 0x401d
 8000818:	2101      	movs	r1, #1
 800081a:	f000 fecf 	bl	80015bc <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800081e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 8000822:	4817      	ldr	r0, [pc, #92]	; (8000880 <RCC_Configuration+0x88>)
 8000824:	2101      	movs	r1, #1
 8000826:	f000 bed5 	b.w	80015d4 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 800082a:	2010      	movs	r0, #16
 800082c:	f000 fc74 	bl	8001118 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 8000830:	2002      	movs	r0, #2
 8000832:	f000 fc65 	bl	8001100 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000836:	2000      	movs	r0, #0
 8000838:	f000 fe5a 	bl	80014f0 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 800083c:	2000      	movs	r0, #0
 800083e:	f000 fe6b 	bl	8001518 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8000842:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000846:	f000 fe5d 	bl	8001504 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 800084a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800084e:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000852:	f000 fe2b 	bl	80014ac <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000856:	4620      	mov	r0, r4
 8000858:	f000 fe32 	bl	80014c0 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800085c:	2039      	movs	r0, #57	; 0x39
 800085e:	f000 fedd 	bl	800161c <RCC_GetFlagStatus>
 8000862:	2800      	cmp	r0, #0
 8000864:	d0fa      	beq.n	800085c <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000866:	2002      	movs	r0, #2
 8000868:	f000 fe30 	bl	80014cc <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 800086c:	2000      	movs	r0, #0
 800086e:	f000 fe5d 	bl	800152c <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8000872:	f000 fe35 	bl	80014e0 <RCC_GetSYSCLKSource>
 8000876:	2808      	cmp	r0, #8
 8000878:	d1fb      	bne.n	8000872 <RCC_Configuration+0x7a>
 800087a:	e7cb      	b.n	8000814 <RCC_Configuration+0x1c>
 800087c:	20000134 	andcs	r0, r0, r4, lsr r1
 8000880:	10820001 	addne	r0, r2, r1

08000884 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000884:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000888:	4c3c      	ldr	r4, [pc, #240]	; (800097c <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800088a:	4d3d      	ldr	r5, [pc, #244]	; (8000980 <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800088c:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000890:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000892:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000894:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000896:	4620      	mov	r0, r4
 8000898:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 800089e:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008a2:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a6:	f000 fce3 	bl	8001270 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008aa:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ac:	eb0d 0108 	add.w	r1, sp, r8
 80008b0:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008b6:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008ba:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008be:	f000 fcd7 	bl	8001270 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008c2:	eb0d 0108 	add.w	r1, sp, r8
 80008c6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008c8:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008cc:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008d0:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008d4:	f000 fccc 	bl	8001270 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008d8:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008e6:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ea:	f000 fcc1 	bl	8001270 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008ee:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f2:	eb0d 0108 	add.w	r1, sp, r8
 80008f6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008f8:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 80008fc:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008fe:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000902:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000906:	f000 fcb3 	bl	8001270 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800090a:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000988 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800090e:	eb0d 0108 	add.w	r1, sp, r8
 8000912:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000914:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000916:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 800091a:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800091e:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 8000922:	f000 fca5 	bl	8001270 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000926:	eb0d 0108 	add.w	r1, sp, r8
 800092a:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 800092c:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000930:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000934:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000938:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 800093c:	f000 fc98 	bl	8001270 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000940:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000942:	4648      	mov	r0, r9
 8000944:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000946:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 800094a:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800094e:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000952:	f000 fc8d 	bl	8001270 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000956:	4648      	mov	r0, r9
 8000958:	4641      	mov	r1, r8
 800095a:	f000 fcdd 	bl	8001318 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800095e:	4620      	mov	r0, r4
 8000960:	4629      	mov	r1, r5
 8000962:	f000 fcd9 	bl	8001318 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000966:	4620      	mov	r0, r4
 8000968:	4639      	mov	r1, r7
 800096a:	f000 fcd7 	bl	800131c <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <GPIO_Configuration+0x100>)
 8000970:	4631      	mov	r1, r6
 8000972:	f000 fcd5 	bl	8001320 <GPIO_PinRemapConfig>


}
 8000976:	b003      	add	sp, #12
 8000978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800097c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000980:	40010800 	andmi	r0, r1, r0, lsl #16
 8000984:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000988:	40011000 	andmi	r1, r1, r0

0800098c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800098c:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800098e:	2100      	movs	r1, #0
 8000990:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000994:	f000 fd3a 	bl	800140c <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000998:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800099c:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800099e:	f000 fce9 	bl	8001374 <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009a2:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009a4:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009a6:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009a8:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ac:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009b0:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009b4:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009b8:	f000 fce6 	bl	8001388 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009bc:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009be:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c0:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009c4:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009c8:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009cc:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009d0:	f000 fcda 	bl	8001388 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009d4:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009d6:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009d8:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009dc:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009e0:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009e4:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009e8:	f000 fcce 	bl	8001388 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009ec:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ee:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f0:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009f4:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009f8:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009fc:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a00:	f000 fcc2 	bl	8001388 <NVIC_Init>

}
 8000a04:	b003      	add	sp, #12
 8000a06:	bd30      	pop	{r4, r5, pc}

08000a08 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a08:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a0a:	f7ff fef5 	bl	80007f8 <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a0e:	f7ff ff39 	bl	8000884 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a12:	f7ff ffbb 	bl	800098c <NVIC_Configuration>

	Timer_Configuration();
 8000a16:	f7ff fbdf 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a1a:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a1e:	f000 fe6f 	bl	8001700 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f000 fe86 	bl	8001734 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a28:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a2c:	f000 fc0e 	bl	800124c <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a30:	2000      	movs	r0, #0
 8000a32:	f000 fc11 	bl	8001258 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a36:	200a      	movs	r0, #10
 8000a38:	f000 fc14 	bl	8001264 <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a3c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff fc85 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a46:	4a19      	ldr	r2, [pc, #100]	; (8000aac <main+0xa4>)
 8000a48:	2300      	movs	r3, #0
 8000a4a:	8013      	strh	r3, [r2, #0]
 8000a4c:	4a18      	ldr	r2, [pc, #96]	; (8000ab0 <main+0xa8>)
	Delay(70);
 8000a4e:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a50:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a52:	f7ff fc3d 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a56:	f000 ff91 	bl	800197c <USB_Init>


	TxDString("Boot Start..\r\n");
 8000a5a:	4816      	ldr	r0, [pc, #88]	; (8000ab4 <main+0xac>)
 8000a5c:	f7ff fbf8 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000a60:	4815      	ldr	r0, [pc, #84]	; (8000ab8 <main+0xb0>)
 8000a62:	2101      	movs	r1, #1
 8000a64:	f000 fc52 	bl	800130c <GPIO_ReadInputDataBit>
 8000a68:	2801      	cmp	r0, #1
 8000a6a:	d102      	bne.n	8000a72 <main+0x6a>
		TxDString("Detect Pin!\r\n");
 8000a6c:	4813      	ldr	r0, [pc, #76]	; (8000abc <main+0xb4>)
 8000a6e:	f7ff fbef 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a72:	4d13      	ldr	r5, [pc, #76]	; (8000ac0 <main+0xb8>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a74:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a76:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a78:	f000 fdd0 	bl	800161c <RCC_GetFlagStatus>
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	b110      	cbz	r0, 8000a86 <main+0x7e>
	{


		RCC_ClearFlag();
 8000a80:	f000 fdf8 	bl	8001674 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a84:	e00b      	b.n	8000a9e <main+0x96>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a86:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <main+0xb0>)
 8000a88:	2101      	movs	r1, #1
 8000a8a:	f000 fc3f 	bl	800130c <GPIO_ReadInputDataBit>
 8000a8e:	2801      	cmp	r0, #1
 8000a90:	d0f6      	beq.n	8000a80 <main+0x78>
 8000a92:	3601      	adds	r6, #1
 8000a94:	d0f4      	beq.n	8000a80 <main+0x78>
	TxDString("\r\n Go: 0x");
	TxDHex32(JumpAddress);
	TxDString("\r\n");
#endif
	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000a96:	682b      	ldr	r3, [r5, #0]
 8000a98:	4798      	blx	r3
	return 0;
}
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <main+0xbc>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2b05      	cmp	r3, #5
 8000aa4:	d1fb      	bne.n	8000a9e <main+0x96>
#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
#endif
		SerialMonitor();
 8000aa6:	f7ff fcaf 	bl	8000408 <SerialMonitor>
 8000aaa:	bf00      	nop
 8000aac:	20000190 	mulcs	r0, r0, r1
 8000ab0:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000ab4:	0800277c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, sp}
 8000ab8:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000abc:	0800278b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, sl, sp}
 8000ac0:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000ac4:	20000124 	andcs	r0, r0, r4, lsr #2

08000ac8 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000ac8:	4770      	bx	lr

08000aca <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000aca:	4770      	bx	lr

08000acc <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000acc:	4770      	bx	lr

08000ace <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000ace:	4770      	bx	lr

08000ad0 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000ad0:	4770      	bx	lr

08000ad2 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000ad2:	4770      	bx	lr

08000ad4 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000ad4:	4770      	bx	lr

08000ad6 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000ad6:	4770      	bx	lr

08000ad8 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000ad8:	4b03      	ldr	r3, [pc, #12]	; (8000ae8 <SysTickHandler+0x10>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	b112      	cbz	r2, 8000ae4 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	3a01      	subs	r2, #1
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000138 	andcs	r0, r0, r8, lsr r1

08000aec <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000aec:	4770      	bx	lr

08000aee <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000aee:	4770      	bx	lr

08000af0 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000af0:	4770      	bx	lr

08000af2 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000af2:	4770      	bx	lr

08000af4 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000af4:	4770      	bx	lr

08000af6 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000af6:	4770      	bx	lr

08000af8 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000af8:	4770      	bx	lr

08000afa <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000afa:	4770      	bx	lr

08000afc <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000afc:	4770      	bx	lr

08000afe <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000afe:	4770      	bx	lr

08000b00 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b00:	4770      	bx	lr

08000b02 <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b02:	4770      	bx	lr

08000b04 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b04:	4770      	bx	lr

08000b06 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b06:	f000 b91d 	b.w	8000d44 <__USBCDC_ISR>

08000b0a <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b0a:	4770      	bx	lr

08000b0c <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b0c:	4770      	bx	lr

08000b0e <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b0e:	4770      	bx	lr

08000b10 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b10:	4770      	bx	lr

08000b12 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b12:	4770      	bx	lr

08000b14 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b14:	4770      	bx	lr

08000b16 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b16:	4770      	bx	lr

08000b18 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b18:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b1e:	2101      	movs	r1, #1
 8000b20:	f000 fdea 	bl	80016f8 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b28:	f7ff bb4c 	b.w	80001c4 <Interrupt1ms>

08000b2c <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b2c:	4770      	bx	lr

08000b2e <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b2e:	4770      	bx	lr

08000b30 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b30:	4770      	bx	lr

08000b32 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b32:	4770      	bx	lr

08000b34 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b34:	4770      	bx	lr

08000b36 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b36:	4770      	bx	lr

08000b38 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b38:	4770      	bx	lr

08000b3a <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b3a:	4770      	bx	lr

08000b3c <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b3c:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b3e:	4809      	ldr	r0, [pc, #36]	; (8000b64 <USART1_IRQHandler+0x28>)
 8000b40:	f240 5125 	movw	r1, #1317	; 0x525
 8000b44:	f000 fed2 	bl	80018ec <USART_GetITStatus>
 8000b48:	b158      	cbz	r0, 8000b62 <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000b4a:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <USART1_IRQHandler+0x2c>)
 8000b4c:	4805      	ldr	r0, [pc, #20]	; (8000b64 <USART1_IRQHandler+0x28>)
 8000b4e:	7814      	ldrb	r4, [r2, #0]
 8000b50:	b2e4      	uxtb	r4, r4
 8000b52:	1c63      	adds	r3, r4, #1
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	7013      	strb	r3, [r2, #0]
 8000b58:	f000 feba 	bl	80018d0 <USART_ReceiveData>
 8000b5c:	4b03      	ldr	r3, [pc, #12]	; (8000b6c <USART1_IRQHandler+0x30>)
 8000b5e:	b2c0      	uxtb	r0, r0
 8000b60:	5518      	strb	r0, [r3, r4]
 8000b62:	bd10      	pop	{r4, pc}
 8000b64:	40013800 	andmi	r3, r1, r0, lsl #16
 8000b68:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000b6c:	200005a4 	andcs	r0, r0, r4, lsr #11

08000b70 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000b70:	490a      	ldr	r1, [pc, #40]	; (8000b9c <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000b72:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000b74:	880b      	ldrh	r3, [r1, #0]
 8000b76:	4d0a      	ldr	r5, [pc, #40]	; (8000ba0 <USART2_IRQHandler+0x30>)
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	1c5a      	adds	r2, r3, #1
 8000b7c:	b292      	uxth	r2, r2
 8000b7e:	4628      	mov	r0, r5
 8000b80:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000b84:	800a      	strh	r2, [r1, #0]
 8000b86:	f000 fea3 	bl	80018d0 <USART_ReceiveData>
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <USART2_IRQHandler+0x34>)
 8000b8c:	b2c0      	uxtb	r0, r0
 8000b8e:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000b90:	882b      	ldrh	r3, [r5, #0]
 8000b92:	4a05      	ldr	r2, [pc, #20]	; (8000ba8 <USART2_IRQHandler+0x38>)
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	6013      	str	r3, [r2, #0]
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000ba0:	40004400 	andmi	r4, r0, r0, lsl #8
 8000ba4:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000ba8:	2000010c 	andcs	r0, r0, ip, lsl #2

08000bac <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000bac:	4770      	bx	lr

08000bae <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000bae:	4770      	bx	lr

08000bb0 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000bb0:	4770      	bx	lr

08000bb2 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000bb2:	4770      	bx	lr

08000bb4 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000bb4:	4770      	bx	lr

08000bb6 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000bb6:	4770      	bx	lr

08000bb8 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000bb8:	4770      	bx	lr

08000bba <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000bba:	4770      	bx	lr

08000bbc <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000bbc:	4770      	bx	lr

08000bbe <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000bbe:	4770      	bx	lr

08000bc0 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000bc0:	4770      	bx	lr

08000bc2 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000bc2:	4770      	bx	lr

08000bc4 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000bc4:	4770      	bx	lr

08000bc6 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000bc6:	4770      	bx	lr

08000bc8 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000bc8:	4770      	bx	lr

08000bca <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000bca:	4770      	bx	lr

08000bcc <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000bcc:	4770      	bx	lr

08000bce <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000bce:	4770      	bx	lr

08000bd0 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000bd0:	4770      	bx	lr

08000bd2 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000bd2:	4770      	bx	lr

08000bd4 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000bd4:	4770      	bx	lr
	...

08000bd8 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000bd8:	4b01      	ldr	r3, [pc, #4]	; (8000be0 <EP1_IN_Callback+0x8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	4770      	bx	lr
 8000be0:	20000110 	andcs	r0, r0, r0, lsl r1

08000be4 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000be8:	4b37      	ldr	r3, [pc, #220]	; (8000cc8 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bea:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bec:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bee:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bf0:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bf2:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bf4:	d064      	beq.n	8000cc0 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000bf6:	f001 0403 	and.w	r4, r1, #3
 8000bfa:	f1c4 0404 	rsb	r4, r4, #4
 8000bfe:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c00:	2500      	movs	r5, #0
 8000c02:	42bd      	cmp	r5, r7
 8000c04:	d24c      	bcs.n	8000ca0 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c06:	f105 0902 	add.w	r9, r5, #2
 8000c0a:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c0e:	f105 0a03 	add.w	sl, r5, #3
 8000c12:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000c16:	f105 0801 	add.w	r8, r5, #1
 8000c1a:	041b      	lsls	r3, r3, #16
 8000c1c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000c20:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000c24:	eb06 0b05 	add.w	fp, r6, r5
 8000c28:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c2c:	5d72      	ldrb	r2, [r6, r5]
 8000c2e:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c30:	4a26      	ldr	r2, [pc, #152]	; (8000ccc <WriteFlash64+0xe8>)
 8000c32:	4619      	mov	r1, r3
 8000c34:	6810      	ldr	r0, [r2, #0]
 8000c36:	9201      	str	r2, [sp, #4]
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	f000 fae3 	bl	8001204 <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000c3e:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c40:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c44:	6811      	ldr	r1, [r2, #0]
 8000c46:	9b00      	ldr	r3, [sp, #0]
 8000c48:	6809      	ldr	r1, [r1, #0]
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d001      	beq.n	8000c52 <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000c4e:	4820      	ldr	r0, [pc, #128]	; (8000cd0 <WriteFlash64+0xec>)
 8000c50:	e004      	b.n	8000c5c <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000c52:	6811      	ldr	r1, [r2, #0]
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <WriteFlash64+0xf0>)
 8000c56:	4299      	cmp	r1, r3
 8000c58:	d903      	bls.n	8000c62 <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000c5a:	481f      	ldr	r0, [pc, #124]	; (8000cd8 <WriteFlash64+0xf4>)
 8000c5c:	f7ff fb2f 	bl	80002be <USB_TxDString>
			break;
 8000c60:	e01e      	b.n	8000ca0 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000c62:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	d001      	beq.n	8000c6e <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000c6a:	481c      	ldr	r0, [pc, #112]	; (8000cdc <WriteFlash64+0xf8>)
 8000c6c:	e7f6      	b.n	8000c5c <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c6e:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c70:	481b      	ldr	r0, [pc, #108]	; (8000ce0 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c72:	3304      	adds	r3, #4
 8000c74:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c76:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000c7a:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c7e:	6802      	ldr	r2, [r0, #0]
 8000c80:	440b      	add	r3, r1
 8000c82:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c86:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c88:	440b      	add	r3, r1
 8000c8a:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c8e:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c90:	440b      	add	r3, r1
 8000c92:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000c94:	4a13      	ldr	r2, [pc, #76]	; (8000ce4 <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c96:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000c98:	6813      	ldr	r3, [r2, #0]
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	e7b0      	b.n	8000c02 <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000ca0:	2c04      	cmp	r4, #4
 8000ca2:	d00d      	beq.n	8000cc0 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000ca4:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <WriteFlash64+0x100>)
 8000ca6:	6813      	ldr	r3, [r2, #0]
 8000ca8:	1b1b      	subs	r3, r3, r4
 8000caa:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cac:	4a0c      	ldr	r2, [pc, #48]	; (8000ce0 <WriteFlash64+0xfc>)
 8000cae:	1b29      	subs	r1, r5, r4
 8000cb0:	6813      	ldr	r3, [r2, #0]
 8000cb2:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000cb4:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cb6:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000cb8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cbc:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000cbe:	d1f5      	bne.n	8000cac <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	b005      	add	sp, #20
 8000cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cc8:	20000000 	andcs	r0, r0, r0
 8000ccc:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000cd0:	08002799 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, sl, sp}
 8000cd4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000cd8:	080027ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, sl, sp}
 8000cdc:	080027c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, sl, sp}
 8000ce0:	200000f8 	strdcs	r0, [r0], -r8
 8000ce4:	200000fc 	strdcs	r0, [r0], -ip

08000ce8 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000ce8:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cea:	2003      	movs	r0, #3
 8000cec:	4910      	ldr	r1, [pc, #64]	; (8000d30 <EP3_OUT_Callback+0x48>)
 8000cee:	f001 fbdb 	bl	80024a8 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cf2:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cf4:	4d10      	ldr	r5, [pc, #64]	; (8000d38 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cf6:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cf8:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cfa:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cfc:	8068      	strh	r0, [r5, #2]
 8000cfe:	4c0c      	ldr	r4, [pc, #48]	; (8000d30 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d00:	d106      	bne.n	8000d10 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d02:	f7ff fa4f 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d06:	8869      	ldrh	r1, [r5, #2]
 8000d08:	4620      	mov	r0, r4
 8000d0a:	b289      	uxth	r1, r1
 8000d0c:	f7ff ff6a 	bl	8000be4 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d10:	490a      	ldr	r1, [pc, #40]	; (8000d3c <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d12:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d14:	880b      	ldrh	r3, [r1, #0]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	b292      	uxth	r2, r2
 8000d1c:	800a      	strh	r2, [r1, #0]
 8000d1e:	7821      	ldrb	r1, [r4, #0]
 8000d20:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <EP3_OUT_Callback+0x58>)
 8000d22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d26:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d2c:	f001 badf 	b.w	80022ee <SetEPRxValid>
 8000d30:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d34:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d38:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d3c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d40:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d44 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d44:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000d46:	4d16      	ldr	r5, [pc, #88]	; (8000da0 <__USBCDC_ISR+0x5c>)
 8000d48:	4c16      	ldr	r4, [pc, #88]	; (8000da4 <__USBCDC_ISR+0x60>)
 8000d4a:	682b      	ldr	r3, [r5, #0]
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000d50:	8823      	ldrh	r3, [r4, #0]
 8000d52:	0598      	lsls	r0, r3, #22
 8000d54:	d507      	bpl.n	8000d66 <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d56:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000d5a:	4a13      	ldr	r2, [pc, #76]	; (8000da8 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d5c:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000d5e:	7813      	ldrb	r3, [r2, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000d66:	8823      	ldrh	r3, [r4, #0]
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	da01      	bge.n	8000d72 <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000d6e:	f001 fbad 	bl	80024cc <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000d72:	8823      	ldrh	r3, [r4, #0]
 8000d74:	0559      	lsls	r1, r3, #21
 8000d76:	d505      	bpl.n	8000d84 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000d78:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000d7c:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <__USBCDC_ISR+0x68>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000d84:	8823      	ldrh	r3, [r4, #0]
 8000d86:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000d88:	bf44      	itt	mi
 8000d8a:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000d8e:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000d90:	8823      	ldrh	r3, [r4, #0]
 8000d92:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000d94:	bf44      	itt	mi
 8000d96:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000d9a:	602b      	strmi	r3, [r5, #0]
 8000d9c:	bd38      	pop	{r3, r4, r5, pc}
 8000d9e:	bf00      	nop
 8000da0:	40005c44 	andmi	r5, r0, r4, asr #24
 8000da4:	200006e6 	andcs	r0, r0, r6, ror #13
 8000da8:	20000118 	andcs	r0, r0, r8, lsl r1
 8000dac:	2000005c 	andcs	r0, r0, ip, asr r0

08000db0 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000db2:	7a9b      	ldrb	r3, [r3, #10]
 8000db4:	b113      	cbz	r3, 8000dbc <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000db6:	4b03      	ldr	r3, [pc, #12]	; (8000dc4 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000db8:	2205      	movs	r2, #5
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	200006f4 	strdcs	r0, [r0], -r4
 8000dc4:	20000124 	andcs	r0, r0, r4, lsr #2

08000dc8 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000dc8:	4b01      	ldr	r3, [pc, #4]	; (8000dd0 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000dca:	2204      	movs	r2, #4
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	4770      	bx	lr
 8000dd0:	20000124 	andcs	r0, r0, r4, lsr #2

08000dd4 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000dd4:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <Virtual_Com_Port_Status_In+0x10>)
 8000dd6:	781a      	ldrb	r2, [r3, #0]
 8000dd8:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000dda:	bf04      	itt	eq
 8000ddc:	2200      	moveq	r2, #0
 8000dde:	701a      	strbeq	r2, [r3, #0]
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	2000011c 	andcs	r0, r0, ip, lsl r1

08000de8 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000de8:	4770      	bx	lr
	...

08000dec <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000dec:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000dee:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000df0:	d108      	bne.n	8000e04 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000df2:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000dfc:	2b21      	cmp	r3, #33	; 0x21
 8000dfe:	d010      	beq.n	8000e22 <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e00:	2002      	movs	r0, #2
 8000e02:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e04:	2820      	cmp	r0, #32
 8000e06:	d1fb      	bne.n	8000e00 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e0a:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e10:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000e16:	2b21      	cmp	r3, #33	; 0x21
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <Virtual_Com_Port_Data_Setup+0x54>)
 8000e1a:	bf18      	it	ne
 8000e1c:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000e1e:	b90b      	cbnz	r3, 8000e24 <Virtual_Com_Port_Data_Setup+0x38>
 8000e20:	e7ee      	b.n	8000e00 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e24:	4a04      	ldr	r2, [pc, #16]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e26:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e28:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000e2a:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e2c:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e2e:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000e30:	4798      	blx	r3
  return USB_SUCCESS;
 8000e32:	4620      	mov	r0, r4
}
 8000e34:	bd10      	pop	{r4, pc}
 8000e36:	bf00      	nop
 8000e38:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e3c:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e40:	08000e95 	stmdaeq	r0, {r0, r2, r4, r7, r9, sl, fp}
 8000e44:	08000e7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp}

08000e48 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e48:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e52:	2b21      	cmp	r3, #33	; 0x21
 8000e54:	d106      	bne.n	8000e64 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000e56:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000e5a:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000e5c:	bf14      	ite	ne
 8000e5e:	2002      	movne	r0, #2
 8000e60:	2000      	moveq	r0, #0
 8000e62:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000e64:	2002      	movs	r0, #2
}
 8000e66:	4770      	bx	lr
 8000e68:	20000714 	andcs	r0, r0, r4, lsl r7

08000e6c <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000e6c:	b921      	cbnz	r1, 8000e78 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000e6e:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000e70:	bf8c      	ite	hi
 8000e72:	2002      	movhi	r0, #2
 8000e74:	2000      	movls	r0, #0
 8000e76:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000e78:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000e7a:	4770      	bx	lr

08000e7c <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000e7c:	b920      	cbnz	r0, 8000e88 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000e7e:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <Virtual_Com_Port_GetLineCoding+0x10>)
 8000e80:	2208      	movs	r2, #8
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000e86:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000e88:	4801      	ldr	r0, [pc, #4]	; (8000e90 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000e8a:	4770      	bx	lr
 8000e8c:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e90:	20000054 	andcs	r0, r0, r4, asr r0

08000e94 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000e9c:	bf02      	ittt	eq
 8000e9e:	4b06      	ldreq	r3, [pc, #24]	; (8000eb8 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ea0:	2264      	moveq	r2, #100	; 0x64
 8000ea2:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000ea4:	b920      	cbnz	r0, 8000eb0 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <Virtual_Com_Port_SetLineCoding+0x28>)
 8000ea8:	2208      	movs	r2, #8
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000eae:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000eb0:	4800      	ldr	r0, [pc, #0]	; (8000eb4 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000eb2:	4770      	bx	lr
 8000eb4:	20000054 	andcs	r0, r0, r4, asr r0
 8000eb8:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000ebc:	20000714 	andcs	r0, r0, r4, lsl r7

08000ec0 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000ec0:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000ec2:	f000 f8ed 	bl	80010a0 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000ec6:	4b05      	ldr	r3, [pc, #20]	; (8000edc <Virtual_Com_Port_init+0x1c>)
 8000ec8:	2400      	movs	r4, #0
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000ece:	f000 f8a9 	bl	8001024 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000ed2:	f001 fad9 	bl	8002488 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000ed6:	4b02      	ldr	r3, [pc, #8]	; (8000ee0 <Virtual_Com_Port_init+0x20>)
 8000ed8:	601c      	str	r4, [r3, #0]
 8000eda:	bd10      	pop	{r4, pc}
 8000edc:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ee0:	20000124 	andcs	r0, r0, r4, lsr #2

08000ee4 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000ee4:	4b33      	ldr	r3, [pc, #204]	; (8000fb4 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000ee6:	4a34      	ldr	r2, [pc, #208]	; (8000fb8 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000ee8:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000eea:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000eec:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000eee:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000ef0:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000ef2:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000ef4:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000ef6:	4620      	mov	r0, r4
 8000ef8:	f001 f99e 	bl	8002238 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000efc:	4620      	mov	r0, r4
 8000efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f02:	f001 f9a1 	bl	8002248 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f06:	4620      	mov	r0, r4
 8000f08:	2110      	movs	r1, #16
 8000f0a:	f001 f9ab 	bl	8002264 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f0e:	4620      	mov	r0, r4
 8000f10:	2140      	movs	r1, #64	; 0x40
 8000f12:	f001 fa45 	bl	80023a0 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f16:	2180      	movs	r1, #128	; 0x80
 8000f18:	4620      	mov	r0, r4
 8000f1a:	f001 fa31 	bl	8002380 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f001 f9f8 	bl	8002314 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f24:	4b25      	ldr	r3, [pc, #148]	; (8000fbc <Virtual_Com_Port_Reset+0xd8>)
 8000f26:	4620      	mov	r0, r4
 8000f28:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000f2c:	f001 fa76 	bl	800241c <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f30:	4620      	mov	r0, r4
 8000f32:	f001 f9dc 	bl	80022ee <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f36:	2001      	movs	r0, #1
 8000f38:	4621      	mov	r1, r4
 8000f3a:	f001 f985 	bl	8002248 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f3e:	2001      	movs	r0, #1
 8000f40:	21c0      	movs	r1, #192	; 0xc0
 8000f42:	f001 fa1d 	bl	8002380 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f46:	2001      	movs	r0, #1
 8000f48:	2120      	movs	r1, #32
 8000f4a:	f001 f98b 	bl	8002264 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000f4e:	2001      	movs	r0, #1
 8000f50:	4621      	mov	r1, r4
 8000f52:	f001 f9a0 	bl	8002296 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000f56:	2002      	movs	r0, #2
 8000f58:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000f5c:	f001 f974 	bl	8002248 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000f60:	2002      	movs	r0, #2
 8000f62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f66:	f001 fa0b 	bl	8002380 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	4621      	mov	r1, r4
 8000f6e:	f001 f992 	bl	8002296 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000f72:	2002      	movs	r0, #2
 8000f74:	2120      	movs	r1, #32
 8000f76:	f001 f975 	bl	8002264 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000f7a:	2003      	movs	r0, #3
 8000f7c:	4621      	mov	r1, r4
 8000f7e:	f001 f963 	bl	8002248 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000f82:	2003      	movs	r0, #3
 8000f84:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000f88:	f001 fa0a 	bl	80023a0 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	2140      	movs	r1, #64	; 0x40
 8000f90:	f001 fa44 	bl	800241c <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000f9a:	f001 f97c 	bl	8002296 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000f9e:	2003      	movs	r0, #3
 8000fa0:	4621      	mov	r1, r4
 8000fa2:	f001 f95f 	bl	8002264 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	f001 f8cc 	bl	8002144 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <Virtual_Com_Port_Reset+0xdc>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	bd10      	pop	{r4, pc}
 8000fb4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000fb8:	080026a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, sp}
 8000fbc:	20000054 	andcs	r0, r0, r4, asr r0
 8000fc0:	20000124 	andcs	r0, r0, r4, lsr #2

08000fc4 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000fc4:	4901      	ldr	r1, [pc, #4]	; (8000fcc <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000fc6:	f000 beb9 	b.w	8001d3c <Standard_GetDescriptorData>
 8000fca:	bf00      	nop
 8000fcc:	2000008c 	andcs	r0, r0, ip, lsl #1

08000fd0 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8000fd0:	4901      	ldr	r1, [pc, #4]	; (8000fd8 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8000fd2:	f000 beb3 	b.w	8001d3c <Standard_GetDescriptorData>
 8000fd6:	bf00      	nop
 8000fd8:	20000094 	mulcs	r0, r4, r0

08000fdc <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8000fe2:	2b04      	cmp	r3, #4
 8000fe4:	d804      	bhi.n	8000ff0 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8000fe6:	4904      	ldr	r1, [pc, #16]	; (8000ff8 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8000fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8000fec:	f000 bea6 	b.w	8001d3c <Standard_GetDescriptorData>
  }
}
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	4770      	bx	lr
 8000ff4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ff8:	2000009c 	mulcs	r0, ip, r0

08000ffc <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8000ffc:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8000ffe:	2400      	movs	r4, #0
 8001000:	b2e3      	uxtb	r3, r4
 8001002:	4293      	cmp	r3, r2
 8001004:	d20d      	bcs.n	8001022 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 8001006:	0f03      	lsrs	r3, r0, #28
 8001008:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800100a:	bf94      	ite	ls
 800100c:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 800100e:	3337      	addhi	r3, #55	; 0x37
 8001010:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8001014:	2500      	movs	r5, #0
 8001016:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 800101a:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 800101c:	705d      	strb	r5, [r3, #1]
 800101e:	3401      	adds	r4, #1
 8001020:	e7ee      	b.n	8001000 <IntToUnicode+0x4>
  }
}
 8001022:	bd30      	pop	{r4, r5, pc}

08001024 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8001024:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001026:	4809      	ldr	r0, [pc, #36]	; (800104c <PowerOn+0x28>)
 8001028:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800102c:	f000 f976 	bl	800131c <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <PowerOn+0x2c>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001036:	4a07      	ldr	r2, [pc, #28]	; (8001054 <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001038:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 800103a:	4907      	ldr	r1, [pc, #28]	; (8001058 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800103c:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800103e:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001040:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8001044:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 8001046:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 8001048:	bd08      	pop	{r3, pc}
 800104a:	bf00      	nop
 800104c:	40011000 	andmi	r1, r1, r0
 8001050:	40005c40 	andmi	r5, r0, r0, asr #24
 8001054:	40005c44 	andmi	r5, r0, r4, asr #24
 8001058:	20000718 	andcs	r0, r0, r8, lsl r7

0800105c <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 800105c:	b120      	cbz	r0, 8001068 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <USB_Cable_Config+0x18>)
 8001060:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001064:	f000 b95a 	b.w	800131c <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <USB_Cable_Config+0x18>)
 800106a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106e:	f000 b953 	b.w	8001318 <GPIO_SetBits>
 8001072:	bf00      	nop
 8001074:	40011000 	andmi	r1, r1, r0

08001078 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 8001078:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800107a:	4d06      	ldr	r5, [pc, #24]	; (8001094 <PowerOff+0x1c>)
 800107c:	2301      	movs	r3, #1
 800107e:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <PowerOff+0x20>)
 8001082:	2400      	movs	r4, #0
 8001084:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8001086:	4620      	mov	r0, r4
 8001088:	f7ff ffe8 	bl	800105c <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 800108c:	2303      	movs	r3, #3
 800108e:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001090:	4620      	mov	r0, r4
 8001092:	bd38      	pop	{r3, r4, r5, pc}
 8001094:	40005c40 	andmi	r5, r0, r0, asr #24
 8001098:	40005c44 	andmi	r5, r0, r4, asr #24

0800109c <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 800109c:	f7ff bfec 	b.w	8001078 <PowerOff>

080010a0 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010a2:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010a4:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010a6:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010a8:	3308      	adds	r3, #8
 80010aa:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80010ac:	1818      	adds	r0, r3, r0
 80010ae:	d00a      	beq.n	80010c6 <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80010b0:	4906      	ldr	r1, [pc, #24]	; (80010cc <Get_SerialNum+0x2c>)
 80010b2:	2208      	movs	r2, #8
 80010b4:	f7ff ffa2 	bl	8000ffc <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010b8:	4620      	mov	r0, r4
  }

}
 80010ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010be:	4904      	ldr	r1, [pc, #16]	; (80010d0 <Get_SerialNum+0x30>)
 80010c0:	2204      	movs	r2, #4
 80010c2:	f7ff bf9b 	b.w	8000ffc <IntToUnicode>
 80010c6:	bd10      	pop	{r4, pc}
 80010c8:	1ffff7e8 	svcne	0x00fff7e8
 80010cc:	20000003 	andcs	r0, r0, r3
 80010d0:	20000013 	andcs	r0, r0, r3, lsl r0

080010d4 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 80010d4:	b513      	push	{r0, r1, r4, lr}
 80010d6:	ac02      	add	r4, sp, #8
 80010d8:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 80010dc:	2005      	movs	r0, #5
 80010de:	f7ff f8f7 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 80010e2:	2201      	movs	r2, #1
 80010e4:	4620      	mov	r0, r4
 80010e6:	21c0      	movs	r1, #192	; 0xc0
 80010e8:	f001 f87b 	bl	80021e2 <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	4601      	mov	r1, r0
 80010f0:	f001 f986 	bl	8002400 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 80010f4:	2001      	movs	r0, #1
 80010f6:	f001 f8e7 	bl	80022c8 <SetEPTxValid>
  
}
 80010fa:	b002      	add	sp, #8
 80010fc:	bd10      	pop	{r4, pc}
	...

08001100 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001100:	4b04      	ldr	r3, [pc, #16]	; (8001114 <FLASH_SetLatency+0x14>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001108:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4310      	orrs	r0, r2
 800110e:	6018      	str	r0, [r3, #0]
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40022000 	andmi	r2, r2, r0

08001118 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <FLASH_PrefetchBufferCmd+0x14>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	f022 0210 	bic.w	r2, r2, #16
 8001120:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4310      	orrs	r0, r2
 8001126:	6018      	str	r0, [r3, #0]
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40022000 	andmi	r2, r2, r0

08001130 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001130:	4b03      	ldr	r3, [pc, #12]	; (8001140 <FLASH_Unlock+0x10>)
 8001132:	4a04      	ldr	r2, [pc, #16]	; (8001144 <FLASH_Unlock+0x14>)
 8001134:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001136:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40022000 	andmi	r2, r2, r0
 8001144:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08001148 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8001148:	4a02      	ldr	r2, [pc, #8]	; (8001154 <FLASH_Lock+0xc>)
 800114a:	6913      	ldr	r3, [r2, #16]
 800114c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001150:	6113      	str	r3, [r2, #16]
 8001152:	4770      	bx	lr
 8001154:	40022000 	andmi	r2, r2, r0

08001158 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001158:	4b01      	ldr	r3, [pc, #4]	; (8001160 <FLASH_ClearFlag+0x8>)
 800115a:	60d8      	str	r0, [r3, #12]
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40022000 	andmi	r2, r2, r0

08001164 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <FLASH_GetStatus+0x24>)
 8001166:	68da      	ldr	r2, [r3, #12]
 8001168:	07d1      	lsls	r1, r2, #31
 800116a:	d409      	bmi.n	8001180 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800116c:	68da      	ldr	r2, [r3, #12]
 800116e:	0752      	lsls	r2, r2, #29
 8001170:	d408      	bmi.n	8001184 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001178:	bf14      	ite	ne
 800117a:	2003      	movne	r0, #3
 800117c:	2004      	moveq	r0, #4
 800117e:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8001180:	2001      	movs	r0, #1
 8001182:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8001184:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8001186:	4770      	bx	lr
 8001188:	40022000 	andmi	r2, r2, r0

0800118c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800118c:	b513      	push	{r0, r1, r4, lr}
 800118e:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8001190:	f7ff ffe8 	bl	8001164 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001194:	2801      	cmp	r0, #1
 8001196:	d10f      	bne.n	80011b8 <FLASH_WaitForLastOperation+0x2c>
 8001198:	b164      	cbz	r4, 80011b4 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800119e:	23ff      	movs	r3, #255	; 0xff
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	9b01      	ldr	r3, [sp, #4]
 80011a4:	b113      	cbz	r3, 80011ac <FLASH_WaitForLastOperation+0x20>
 80011a6:	9b01      	ldr	r3, [sp, #4]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	e7f9      	b.n	80011a0 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80011ac:	f7ff ffda 	bl	8001164 <FLASH_GetStatus>
    Timeout--;
 80011b0:	3c01      	subs	r4, #1
 80011b2:	e7ef      	b.n	8001194 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80011b4:	2005      	movs	r0, #5
 80011b6:	e002      	b.n	80011be <FLASH_WaitForLastOperation+0x32>
 80011b8:	2c00      	cmp	r4, #0
 80011ba:	bf08      	it	eq
 80011bc:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80011be:	b002      	add	sp, #8
 80011c0:	bd10      	pop	{r4, pc}
	...

080011c4 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 80011c4:	b538      	push	{r3, r4, r5, lr}
 80011c6:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80011c8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80011cc:	f7ff ffde 	bl	800118c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80011d0:	2804      	cmp	r0, #4
 80011d2:	d114      	bne.n	80011fe <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80011d4:	4c0a      	ldr	r4, [pc, #40]	; (8001200 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80011d6:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80011da:	6923      	ldr	r3, [r4, #16]
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80011e2:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80011e4:	6923      	ldr	r3, [r4, #16]
 80011e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ea:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80011ec:	f7ff ffce 	bl	800118c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80011f0:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80011f2:	bf1f      	itttt	ne
 80011f4:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80011f8:	6922      	ldrne	r2, [r4, #16]
 80011fa:	4013      	andne	r3, r2
 80011fc:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80011fe:	bd38      	pop	{r3, r4, r5, pc}
 8001200:	40022000 	andmi	r2, r2, r0

08001204 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8001204:	b570      	push	{r4, r5, r6, lr}
 8001206:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001208:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800120a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800120c:	f7ff ffbe 	bl	800118c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001210:	2804      	cmp	r0, #4
 8001212:	d117      	bne.n	8001244 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001214:	4c0c      	ldr	r4, [pc, #48]	; (8001248 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001216:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001218:	6923      	ldr	r3, [r4, #16]
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8001220:	b2ab      	uxth	r3, r5
 8001222:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001224:	f7ff ffb2 	bl	800118c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8001228:	2804      	cmp	r0, #4
 800122a:	d104      	bne.n	8001236 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800122c:	0c2d      	lsrs	r5, r5, #16
 800122e:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001230:	200f      	movs	r0, #15
 8001232:	f7ff ffab 	bl	800118c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8001236:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001238:	bf1f      	itttt	ne
 800123a:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 800123e:	6922      	ldrne	r2, [r4, #16]
 8001240:	4013      	andne	r3, r2
 8001242:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8001244:	bd70      	pop	{r4, r5, r6, pc}
 8001246:	bf00      	nop
 8001248:	40022000 	andmi	r2, r2, r0

0800124c <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 800124c:	4b01      	ldr	r3, [pc, #4]	; (8001254 <IWDG_WriteAccessCmd+0x8>)
 800124e:	6018      	str	r0, [r3, #0]
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	40003000 	andmi	r3, r0, r0

08001258 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 8001258:	4b01      	ldr	r3, [pc, #4]	; (8001260 <IWDG_SetPrescaler+0x8>)
 800125a:	6058      	str	r0, [r3, #4]
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	40003000 	andmi	r3, r0, r0

08001264 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 8001264:	4b01      	ldr	r3, [pc, #4]	; (800126c <IWDG_SetReload+0x8>)
 8001266:	6098      	str	r0, [r3, #8]
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40003000 	andmi	r3, r0, r0

08001270 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001270:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001272:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8001274:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001276:	bf48      	it	mi
 8001278:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800127a:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800127c:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001280:	bf48      	it	mi
 8001282:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001284:	f015 0fff 	tst.w	r5, #255	; 0xff
 8001288:	d01d      	beq.n	80012c6 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 800128a:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800128c:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 800128e:	2601      	movs	r6, #1
 8001290:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001292:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8001296:	42b7      	cmp	r7, r6
 8001298:	d111      	bne.n	80012be <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 800129a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 800129e:	260f      	movs	r6, #15
 80012a0:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80012a4:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012a8:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012aa:	fa03 f60e 	lsl.w	r6, r3, lr
 80012ae:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012b2:	d101      	bne.n	80012b8 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80012b4:	6147      	str	r7, [r0, #20]
 80012b6:	e002      	b.n	80012be <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012b8:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80012ba:	bf08      	it	eq
 80012bc:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012be:	3401      	adds	r4, #1
 80012c0:	2c08      	cmp	r4, #8
 80012c2:	d1e4      	bne.n	800128e <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80012c4:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80012c6:	2dff      	cmp	r5, #255	; 0xff
 80012c8:	d91f      	bls.n	800130a <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 80012ca:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012cc:	2400      	movs	r4, #0
 80012ce:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80012d2:	2601      	movs	r6, #1
 80012d4:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80012d6:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 80012da:	42b7      	cmp	r7, r6
 80012dc:	d111      	bne.n	8001302 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 80012de:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012e2:	260f      	movs	r6, #15
 80012e4:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80012e8:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012ec:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012ee:	fa03 f60e 	lsl.w	r6, r3, lr
 80012f2:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012f6:	d101      	bne.n	80012fc <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80012f8:	6147      	str	r7, [r0, #20]
 80012fa:	e002      	b.n	8001302 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012fc:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 80012fe:	bf08      	it	eq
 8001300:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001302:	3401      	adds	r4, #1
 8001304:	2c08      	cmp	r4, #8
 8001306:	d1e2      	bne.n	80012ce <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001308:	6041      	str	r1, [r0, #4]
 800130a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800130c <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 800130c:	6883      	ldr	r3, [r0, #8]
 800130e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001310:	bf14      	ite	ne
 8001312:	2001      	movne	r0, #1
 8001314:	2000      	moveq	r0, #0
 8001316:	4770      	bx	lr

08001318 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001318:	6101      	str	r1, [r0, #16]
 800131a:	4770      	bx	lr

0800131c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800131c:	6141      	str	r1, [r0, #20]
 800131e:	4770      	bx	lr

08001320 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8001320:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001322:	4c13      	ldr	r4, [pc, #76]	; (8001370 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001324:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001328:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800132c:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 800132e:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001330:	d106      	bne.n	8001340 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001332:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8001334:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001338:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 800133c:	6065      	str	r5, [r4, #4]
 800133e:	e00e      	b.n	800135e <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8001340:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001342:	bf55      	itete	pl
 8001344:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001346:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001348:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800134a:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800134e:	bf4c      	ite	mi
 8001350:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001352:	fa02 f404 	lslpl.w	r4, r2, r4
 8001356:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800135a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800135e:	b119      	cbz	r1, 8001368 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001360:	0d40      	lsrs	r0, r0, #21
 8001362:	0100      	lsls	r0, r0, #4
 8001364:	4082      	lsls	r2, r0
 8001366:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8001368:	4a01      	ldr	r2, [pc, #4]	; (8001370 <GPIO_PinRemapConfig+0x50>)
 800136a:	6053      	str	r3, [r2, #4]
 800136c:	bd30      	pop	{r4, r5, pc}
 800136e:	bf00      	nop
 8001370:	40010000 	andmi	r0, r1, r0

08001374 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001374:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001378:	4b02      	ldr	r3, [pc, #8]	; (8001384 <NVIC_PriorityGroupConfig+0x10>)
 800137a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800137e:	60d8      	str	r0, [r3, #12]
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	e000ed00 	and	lr, r0, r0, lsl #26

08001388 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001388:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800138a:	b530      	push	{r4, r5, lr}
 800138c:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800138e:	b372      	cbz	r2, 80013ee <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001390:	4a1c      	ldr	r2, [pc, #112]	; (8001404 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001392:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001396:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001398:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800139a:	43e4      	mvns	r4, r4
 800139c:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 80013a0:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013a4:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80013a8:	220f      	movs	r2, #15
 80013aa:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013ac:	7884      	ldrb	r4, [r0, #2]
 80013ae:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80013b2:	4022      	ands	r2, r4
 80013b4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013b8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 80013bc:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80013be:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013c2:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80013c4:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013c6:	21ff      	movs	r1, #255	; 0xff
 80013c8:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ca:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80013cc:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 80013d0:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 80013d2:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80013d4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013d8:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80013da:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013dc:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80013de:	f003 031f 	and.w	r3, r3, #31
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013e6:	4a08      	ldr	r2, [pc, #32]	; (8001408 <NVIC_Init+0x80>)
 80013e8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80013ec:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013ee:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80013f0:	2101      	movs	r1, #1
 80013f2:	f003 031f 	and.w	r3, r3, #31
 80013f6:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013f8:	f102 0320 	add.w	r3, r2, #32
 80013fc:	4a02      	ldr	r2, [pc, #8]	; (8001408 <NVIC_Init+0x80>)
 80013fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001402:	bd30      	pop	{r4, r5, pc}
 8001404:	e000ed00 	and	lr, r0, r0, lsl #26
 8001408:	e000e100 	and	lr, r0, r0, lsl #2

0800140c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800140c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001410:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8001414:	4b01      	ldr	r3, [pc, #4]	; (800141c <NVIC_SetVectorTable+0x10>)
 8001416:	4308      	orrs	r0, r1
 8001418:	6098      	str	r0, [r3, #8]
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	and	lr, r0, r0, lsl #26

08001420 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001420:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8001422:	4a03      	ldr	r2, [pc, #12]	; (8001430 <NVIC_GenerateSystemReset+0x10>)
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <NVIC_GenerateSystemReset+0x14>)
 8001426:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001428:	f7fe fe8d 	bl	8000146 <__DSB>
    while(1);
 800142c:	e7fe      	b.n	800142c <NVIC_GenerateSystemReset+0xc>
 800142e:	bf00      	nop
 8001430:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8001434:	e000ed00 	and	lr, r0, r0, lsl #26

08001438 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001438:	4b0c      	ldr	r3, [pc, #48]	; (800146c <RCC_DeInit+0x34>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	f042 0201 	orr.w	r2, r2, #1
 8001440:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8001442:	6859      	ldr	r1, [r3, #4]
 8001444:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <RCC_DeInit+0x38>)
 8001446:	400a      	ands	r2, r1
 8001448:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001450:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001454:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800145c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001464:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	4770      	bx	lr
 800146c:	40021000 	andmi	r1, r2, r0
 8001470:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08001474 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001476:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001480:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001488:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800148a:	d003      	beq.n	8001494 <RCC_HSEConfig+0x20>
 800148c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8001490:	d004      	beq.n	800149c <RCC_HSEConfig+0x28>
 8001492:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800149a:	e002      	b.n	80014a2 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40021000 	andmi	r1, r2, r0

080014ac <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80014ac:	4a03      	ldr	r2, [pc, #12]	; (80014bc <RCC_PLLConfig+0x10>)
 80014ae:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80014b0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80014b4:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014b6:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014b8:	6050      	str	r0, [r2, #4]
 80014ba:	4770      	bx	lr
 80014bc:	40021000 	andmi	r1, r2, r0

080014c0 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80014c0:	4b01      	ldr	r3, [pc, #4]	; (80014c8 <RCC_PLLCmd+0x8>)
 80014c2:	6018      	str	r0, [r3, #0]
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	42420060 	submi	r0, r2, #96	; 0x60

080014cc <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80014cc:	4a03      	ldr	r2, [pc, #12]	; (80014dc <RCC_SYSCLKConfig+0x10>)
 80014ce:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80014d0:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80014d4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014d6:	6050      	str	r0, [r2, #4]
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40021000 	andmi	r1, r2, r0

080014e0 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80014e0:	4b02      	ldr	r3, [pc, #8]	; (80014ec <RCC_GetSYSCLKSource+0xc>)
 80014e2:	6858      	ldr	r0, [r3, #4]
}
 80014e4:	f000 000c 	and.w	r0, r0, #12
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40021000 	andmi	r1, r2, r0

080014f0 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80014f0:	4a03      	ldr	r2, [pc, #12]	; (8001500 <RCC_HCLKConfig+0x10>)
 80014f2:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80014f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80014f8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014fa:	6050      	str	r0, [r2, #4]
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40021000 	andmi	r1, r2, r0

08001504 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <RCC_PCLK1Config+0x10>)
 8001506:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001508:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800150c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800150e:	6050      	str	r0, [r2, #4]
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	40021000 	andmi	r1, r2, r0

08001518 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001518:	4a03      	ldr	r2, [pc, #12]	; (8001528 <RCC_PCLK2Config+0x10>)
 800151a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800151c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001520:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001524:	6050      	str	r0, [r2, #4]
 8001526:	4770      	bx	lr
 8001528:	40021000 	andmi	r1, r2, r0

0800152c <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 800152c:	4b01      	ldr	r3, [pc, #4]	; (8001534 <RCC_USBCLKConfig+0x8>)
 800152e:	6018      	str	r0, [r3, #0]
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	424200d8 	submi	r0, r2, #216	; 0xd8

08001538 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001538:	4a1c      	ldr	r2, [pc, #112]	; (80015ac <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800153a:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800153c:	6853      	ldr	r3, [r2, #4]
 800153e:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8001542:	2b04      	cmp	r3, #4
 8001544:	d001      	beq.n	800154a <RCC_GetClocksFreq+0x12>
 8001546:	2b08      	cmp	r3, #8
 8001548:	d001      	beq.n	800154e <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <RCC_GetClocksFreq+0x78>)
 800154c:	e00e      	b.n	800156c <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800154e:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001550:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001552:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8001556:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001558:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800155c:	d502      	bpl.n	8001564 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800155e:	6851      	ldr	r1, [r2, #4]
 8001560:	0389      	lsls	r1, r1, #14
 8001562:	d501      	bpl.n	8001568 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8001564:	4913      	ldr	r1, [pc, #76]	; (80015b4 <RCC_GetClocksFreq+0x7c>)
 8001566:	e000      	b.n	800156a <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8001568:	4911      	ldr	r1, [pc, #68]	; (80015b0 <RCC_GetClocksFreq+0x78>)
 800156a:	434b      	muls	r3, r1
 800156c:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800156e:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8001570:	4911      	ldr	r1, [pc, #68]	; (80015b8 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8001572:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001576:	5ccc      	ldrb	r4, [r1, r3]
 8001578:	6803      	ldr	r3, [r0, #0]
 800157a:	40e3      	lsrs	r3, r4
 800157c:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800157e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8001580:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001584:	5d0c      	ldrb	r4, [r1, r4]
 8001586:	fa23 f404 	lsr.w	r4, r3, r4
 800158a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800158c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 800158e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001592:	5d0c      	ldrb	r4, [r1, r4]
 8001594:	40e3      	lsrs	r3, r4
 8001596:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001598:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 800159a:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 800159e:	440a      	add	r2, r1
 80015a0:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80015a6:	6103      	str	r3, [r0, #16]
 80015a8:	bd10      	pop	{r4, pc}
 80015aa:	bf00      	nop
 80015ac:	40021000 	andmi	r1, r2, r0
 80015b0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80015b4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80015b8:	080026fb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp}

080015bc <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015be:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015c0:	b109      	cbz	r1, 80015c6 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015c2:	4310      	orrs	r0, r2
 80015c4:	e001      	b.n	80015ca <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80015c6:	ea22 0000 	bic.w	r0, r2, r0
 80015ca:	6198      	str	r0, [r3, #24]
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40021000 	andmi	r1, r2, r0

080015d4 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80015d6:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015d8:	b109      	cbz	r1, 80015de <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80015da:	4310      	orrs	r0, r2
 80015dc:	e001      	b.n	80015e2 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80015de:	ea22 0000 	bic.w	r0, r2, r0
 80015e2:	61d8      	str	r0, [r3, #28]
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40021000 	andmi	r1, r2, r0

080015ec <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80015ee:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015f0:	b109      	cbz	r1, 80015f6 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80015f2:	4310      	orrs	r0, r2
 80015f4:	e001      	b.n	80015fa <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80015f6:	ea22 0000 	bic.w	r0, r2, r0
 80015fa:	60d8      	str	r0, [r3, #12]
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40021000 	andmi	r1, r2, r0

08001604 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001606:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001608:	b109      	cbz	r1, 800160e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800160a:	4310      	orrs	r0, r2
 800160c:	e001      	b.n	8001612 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800160e:	ea22 0000 	bic.w	r0, r2, r0
 8001612:	6118      	str	r0, [r3, #16]
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40021000 	andmi	r1, r2, r0

0800161c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800161c:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800161e:	2a01      	cmp	r2, #1
 8001620:	4b07      	ldr	r3, [pc, #28]	; (8001640 <RCC_GetFlagStatus+0x24>)
 8001622:	d101      	bne.n	8001628 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	e003      	b.n	8001630 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001628:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 800162a:	bf0c      	ite	eq
 800162c:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800162e:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001630:	f000 001f 	and.w	r0, r0, #31
 8001634:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001638:	f000 0001 	and.w	r0, r0, #1
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40021000 	andmi	r1, r2, r0

08001644 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001644:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800164a:	2031      	movs	r0, #49	; 0x31
 800164c:	f7ff ffe6 	bl	800161c <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001650:	9b01      	ldr	r3, [sp, #4]
 8001652:	3301      	adds	r3, #1
 8001654:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8001656:	b918      	cbnz	r0, 8001660 <RCC_WaitForHSEStartUp+0x1c>
 8001658:	9b01      	ldr	r3, [sp, #4]
 800165a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800165e:	d1f4      	bne.n	800164a <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001660:	2031      	movs	r0, #49	; 0x31
 8001662:	f7ff ffdb 	bl	800161c <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8001666:	3000      	adds	r0, #0
 8001668:	bf18      	it	ne
 800166a:	2001      	movne	r0, #1
 800166c:	b003      	add	sp, #12
 800166e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001674 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8001674:	4a02      	ldr	r2, [pc, #8]	; (8001680 <RCC_ClearFlag+0xc>)
 8001676:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001678:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800167c:	6253      	str	r3, [r2, #36]	; 0x24
 800167e:	4770      	bx	lr
 8001680:	40021000 	andmi	r1, r2, r0

08001684 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001684:	8803      	ldrh	r3, [r0, #0]
 8001686:	88ca      	ldrh	r2, [r1, #6]
 8001688:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 800168c:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800168e:	8803      	ldrh	r3, [r0, #0]
 8001690:	b29b      	uxth	r3, r3
 8001692:	4313      	orrs	r3, r2
 8001694:	884a      	ldrh	r2, [r1, #2]
 8001696:	4313      	orrs	r3, r2
 8001698:	b29b      	uxth	r3, r3
 800169a:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800169c:	888b      	ldrh	r3, [r1, #4]
 800169e:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016a0:	880b      	ldrh	r3, [r1, #0]
 80016a2:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016a4:	2301      	movs	r3, #1
 80016a6:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016a8:	4b04      	ldr	r3, [pc, #16]	; (80016bc <TIM_TimeBaseInit+0x38>)
 80016aa:	4298      	cmp	r0, r3
 80016ac:	d003      	beq.n	80016b6 <TIM_TimeBaseInit+0x32>
 80016ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016b2:	4298      	cmp	r0, r3
 80016b4:	d101      	bne.n	80016ba <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016b6:	7a0b      	ldrb	r3, [r1, #8]
 80016b8:	8603      	strh	r3, [r0, #48]	; 0x30
 80016ba:	4770      	bx	lr
 80016bc:	40012c00 	andmi	r2, r1, r0, lsl #24

080016c0 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016c0:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016c2:	b119      	cbz	r1, 80016cc <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	e003      	b.n	80016d4 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80016cc:	f023 0301 	bic.w	r3, r3, #1
 80016d0:	059b      	lsls	r3, r3, #22
 80016d2:	0d9b      	lsrs	r3, r3, #22
 80016d4:	8003      	strh	r3, [r0, #0]
 80016d6:	4770      	bx	lr

080016d8 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80016d8:	8983      	ldrh	r3, [r0, #12]
 80016da:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016dc:	b10a      	cbz	r2, 80016e2 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80016de:	4319      	orrs	r1, r3
 80016e0:	e001      	b.n	80016e6 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 80016e2:	ea23 0101 	bic.w	r1, r3, r1
 80016e6:	8181      	strh	r1, [r0, #12]
 80016e8:	4770      	bx	lr

080016ea <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80016ea:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80016ec:	8282      	strh	r2, [r0, #20]
 80016ee:	4770      	bx	lr

080016f0 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80016f0:	43c9      	mvns	r1, r1
 80016f2:	b289      	uxth	r1, r1
 80016f4:	8201      	strh	r1, [r0, #16]
 80016f6:	4770      	bx	lr

080016f8 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 80016f8:	43c9      	mvns	r1, r1
 80016fa:	b289      	uxth	r1, r1
 80016fc:	8201      	strh	r1, [r0, #16]
 80016fe:	4770      	bx	lr

08001700 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8001700:	4b01      	ldr	r3, [pc, #4]	; (8001708 <SysTick_SetReload+0x8>)
 8001702:	6058      	str	r0, [r3, #4]
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000e010 	and	lr, r0, r0, lsl r0

0800170c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800170c:	2801      	cmp	r0, #1
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <SysTick_CounterCmd+0x24>)
 8001710:	d103      	bne.n	800171a <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	f042 0201 	orr.w	r2, r2, #1
 8001718:	e004      	b.n	8001724 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800171a:	3002      	adds	r0, #2
 800171c:	d104      	bne.n	8001728 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	f022 0201 	bic.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000e010 	and	lr, r0, r0, lsl r0

08001734 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001736:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001738:	b110      	cbz	r0, 8001740 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800173a:	f042 0202 	orr.w	r2, r2, #2
 800173e:	e001      	b.n	8001744 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8001740:	f022 0202 	bic.w	r2, r2, #2
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	4770      	bx	lr
 8001748:	e000e010 	and	lr, r0, r0, lsl r0

0800174c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800174c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800174e:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <USART_DeInit+0x8c>)
 8001750:	4298      	cmp	r0, r3
 8001752:	d02c      	beq.n	80017ae <USART_DeInit+0x62>
 8001754:	d808      	bhi.n	8001768 <USART_DeInit+0x1c>
 8001756:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800175a:	4298      	cmp	r0, r3
 800175c:	d017      	beq.n	800178e <USART_DeInit+0x42>
 800175e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001762:	4298      	cmp	r0, r3
 8001764:	d01b      	beq.n	800179e <USART_DeInit+0x52>
 8001766:	bd08      	pop	{r3, pc}
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <USART_DeInit+0x90>)
 800176a:	4298      	cmp	r0, r3
 800176c:	d027      	beq.n	80017be <USART_DeInit+0x72>
 800176e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8001772:	4298      	cmp	r0, r3
 8001774:	d12f      	bne.n	80017d6 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001776:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800177a:	2101      	movs	r1, #1
 800177c:	f7ff ff36 	bl	80015ec <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8001780:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001784:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001788:	2100      	movs	r1, #0
 800178a:	f7ff bf2f 	b.w	80015ec <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800178e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001792:	2101      	movs	r1, #1
 8001794:	f7ff ff36 	bl	8001604 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001798:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800179c:	e016      	b.n	80017cc <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800179e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017a2:	2101      	movs	r1, #1
 80017a4:	f7ff ff2e 	bl	8001604 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80017a8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017ac:	e00e      	b.n	80017cc <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80017ae:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017b2:	2101      	movs	r1, #1
 80017b4:	f7ff ff26 	bl	8001604 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80017b8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017bc:	e006      	b.n	80017cc <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80017be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017c2:	2101      	movs	r1, #1
 80017c4:	f7ff ff1e 	bl	8001604 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80017c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017cc:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80017ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80017d2:	f7ff bf17 	b.w	8001604 <RCC_APB1PeriphResetCmd>
 80017d6:	bd08      	pop	{r3, pc}
 80017d8:	40004c00 	andmi	r4, r0, r0, lsl #24
 80017dc:	40005000 	andmi	r5, r0, r0

080017e0 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80017e0:	b530      	push	{r4, r5, lr}
 80017e2:	460d      	mov	r5, r1
 80017e4:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017e6:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80017e8:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017ea:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80017ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80017f0:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80017f2:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017f4:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017f6:	8909      	ldrh	r1, [r1, #8]
 80017f8:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017fa:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017fc:	430b      	orrs	r3, r1
 80017fe:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001800:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001804:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001806:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800180a:	4313      	orrs	r3, r2
 800180c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800180e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001810:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001812:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001814:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001816:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800181a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800181c:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800181e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001820:	a801      	add	r0, sp, #4
 8001822:	f7ff fe89 	bl	8001538 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001826:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001828:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800182a:	490e      	ldr	r1, [pc, #56]	; (8001864 <USART_Init+0x84>)
 800182c:	428c      	cmp	r4, r1
 800182e:	bf18      	it	ne
 8001830:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001832:	2319      	movs	r3, #25
 8001834:	4353      	muls	r3, r2
 8001836:	682a      	ldr	r2, [r5, #0]
 8001838:	0092      	lsls	r2, r2, #2
 800183a:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 800183e:	2364      	movs	r3, #100	; 0x64
 8001840:	fbb2 f0f3 	udiv	r0, r2, r3
 8001844:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8001846:	0901      	lsrs	r1, r0, #4
 8001848:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800184c:	0112      	lsls	r2, r2, #4
 800184e:	3232      	adds	r2, #50	; 0x32
 8001850:	fbb2 f3f3 	udiv	r3, r2, r3
 8001854:	f003 030f 	and.w	r3, r3, #15
 8001858:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800185a:	b29b      	uxth	r3, r3
 800185c:	8123      	strh	r3, [r4, #8]
}
 800185e:	b007      	add	sp, #28
 8001860:	bd30      	pop	{r4, r5, pc}
 8001862:	bf00      	nop
 8001864:	40013800 	andmi	r3, r1, r0, lsl #16

08001868 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001868:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800186c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800186e:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001870:	2300      	movs	r3, #0
 8001872:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001874:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001876:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001878:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800187a:	8183      	strh	r3, [r0, #12]
 800187c:	4770      	bx	lr

0800187e <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800187e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001880:	b119      	cbz	r1, 800188a <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001882:	b29b      	uxth	r3, r3
 8001884:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001888:	e003      	b.n	8001892 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800188a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800188e:	041b      	lsls	r3, r3, #16
 8001890:	0c1b      	lsrs	r3, r3, #16
 8001892:	8183      	strh	r3, [r0, #12]
 8001894:	4770      	bx	lr

08001896 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8001896:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001898:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800189c:	2301      	movs	r3, #1
 800189e:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018a2:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018a4:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018a8:	d101      	bne.n	80018ae <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80018aa:	300c      	adds	r0, #12
 80018ac:	e003      	b.n	80018b6 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018ae:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 80018b0:	bf0c      	ite	eq
 80018b2:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018b4:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 80018b6:	b112      	cbz	r2, 80018be <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 80018b8:	6802      	ldr	r2, [r0, #0]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	e002      	b.n	80018c4 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80018be:	6802      	ldr	r2, [r0, #0]
 80018c0:	ea22 0303 	bic.w	r3, r2, r3
 80018c4:	6003      	str	r3, [r0, #0]
 80018c6:	bd10      	pop	{r4, pc}

080018c8 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80018c8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80018cc:	8081      	strh	r1, [r0, #4]
 80018ce:	4770      	bx	lr

080018d0 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80018d0:	8880      	ldrh	r0, [r0, #4]
}
 80018d2:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80018d6:	4770      	bx	lr

080018d8 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80018d8:	8803      	ldrh	r3, [r0, #0]
 80018da:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80018dc:	bf14      	ite	ne
 80018de:	2001      	movne	r0, #1
 80018e0:	2000      	moveq	r0, #0
 80018e2:	4770      	bx	lr

080018e4 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80018e4:	43c9      	mvns	r1, r1
 80018e6:	b289      	uxth	r1, r1
 80018e8:	8001      	strh	r1, [r0, #0]
 80018ea:	4770      	bx	lr

080018ec <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80018ec:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80018ee:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018f0:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80018f4:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80018f8:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80018fa:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80018fe:	d101      	bne.n	8001904 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001900:	8983      	ldrh	r3, [r0, #12]
 8001902:	e003      	b.n	800190c <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001904:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8001906:	bf0c      	ite	eq
 8001908:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800190a:	8a83      	ldrhne	r3, [r0, #20]
 800190c:	b29b      	uxth	r3, r3
 800190e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001910:	8802      	ldrh	r2, [r0, #0]
 8001912:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001914:	b13b      	cbz	r3, 8001926 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8001916:	0a09      	lsrs	r1, r1, #8
 8001918:	2301      	movs	r3, #1
 800191a:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800191c:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 800191e:	bf14      	ite	ne
 8001920:	2001      	movne	r0, #1
 8001922:	2000      	moveq	r0, #0
 8001924:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8001926:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001928:	bd10      	pop	{r4, pc}
	...

0800192c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800192c:	4668      	mov	r0, sp
 800192e:	f020 0107 	bic.w	r1, r0, #7
 8001932:	468d      	mov	sp, r1
 8001934:	b501      	push	{r0, lr}
 8001936:	4a0c      	ldr	r2, [pc, #48]	; (8001968 <Reset_Handler+0x3c>)
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800193a:	490d      	ldr	r1, [pc, #52]	; (8001970 <Reset_Handler+0x44>)
 800193c:	428b      	cmp	r3, r1
 800193e:	d204      	bcs.n	800194a <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8001940:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8001944:	f843 1b04 	str.w	r1, [r3], #4
 8001948:	e7f7      	b.n	800193a <Reset_Handler+0xe>
 800194a:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800194c:	4a0a      	ldr	r2, [pc, #40]	; (8001978 <Reset_Handler+0x4c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d203      	bcs.n	800195a <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8001952:	2200      	movs	r2, #0
 8001954:	f843 2b04 	str.w	r2, [r3], #4
 8001958:	e7f8      	b.n	800194c <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 800195a:	f7ff f855 	bl	8000a08 <main>
}
 800195e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8001962:	4685      	mov	sp, r0
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	080027d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, sp}
 800196c:	20000000 	andcs	r0, r0, r0
 8001970:	200000e4 	andcs	r0, r0, r4, ror #1
 8001974:	200000e4 	andcs	r0, r0, r4, ror #1
 8001978:	20000720 	andcs	r0, r0, r0, lsr #14

0800197c <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <USB_Init+0x1c>)
 800197e:	4a07      	ldr	r2, [pc, #28]	; (800199c <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001980:	4907      	ldr	r1, [pc, #28]	; (80019a0 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001982:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8001984:	2202      	movs	r2, #2
 8001986:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <USB_Init+0x28>)
 800198a:	4a07      	ldr	r2, [pc, #28]	; (80019a8 <USB_Init+0x2c>)
 800198c:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 800198e:	4a07      	ldr	r2, [pc, #28]	; (80019ac <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 8001990:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001992:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8001994:	4718      	bx	r3
 8001996:	bf00      	nop
 8001998:	200006f4 	strdcs	r0, [r0], -r4
 800199c:	20000714 	andcs	r0, r0, r4, lsl r7
 80019a0:	200000bc 	strhcs	r0, [r0], -ip
 80019a4:	2000005c 	andcs	r0, r0, ip, asr r0
 80019a8:	200006ec 	andcs	r0, r0, ip, ror #13
 80019ac:	20000710 	andcs	r0, r0, r0, lsl r7

080019b0 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 80019b0:	b510      	push	{r4, lr}
 80019b2:	4c06      	ldr	r4, [pc, #24]	; (80019cc <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80019b4:	b918      	cbnz	r0, 80019be <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	2201      	movs	r2, #1
 80019ba:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 80019bc:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 80019be:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <Standard_GetConfiguration+0x20>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 80019c6:	6820      	ldr	r0, [r4, #0]
 80019c8:	300a      	adds	r0, #10
}
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	20000714 	andcs	r0, r0, r4, lsl r7
 80019d0:	20000710 	andcs	r0, r0, r0, lsl r7

080019d4 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 80019d4:	b510      	push	{r4, lr}
 80019d6:	4c06      	ldr	r4, [pc, #24]	; (80019f0 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 80019d8:	b918      	cbnz	r0, 80019e2 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019da:	6823      	ldr	r3, [r4, #0]
 80019dc:	2201      	movs	r2, #1
 80019de:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 80019e0:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <Standard_GetInterface+0x20>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 80019ea:	6820      	ldr	r0, [r4, #0]
 80019ec:	300c      	adds	r0, #12
}
 80019ee:	bd10      	pop	{r4, pc}
 80019f0:	20000714 	andcs	r0, r0, r4, lsl r7
 80019f4:	20000710 	andcs	r0, r0, r0, lsl r7

080019f8 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 80019f8:	b510      	push	{r4, lr}
 80019fa:	4a20      	ldr	r2, [pc, #128]	; (8001a7c <Standard_GetStatus+0x84>)
  if (Length == 0)
 80019fc:	b918      	cbnz	r0, 8001a06 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80019fe:	6813      	ldr	r3, [r2, #0]
 8001a00:	2202      	movs	r2, #2
 8001a02:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a04:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a06:	481e      	ldr	r0, [pc, #120]	; (8001a80 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a08:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a0e:	7821      	ldrb	r1, [r4, #0]
 8001a10:	4602      	mov	r2, r0
 8001a12:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a16:	d10d      	bne.n	8001a34 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a18:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a1a:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001a1c:	bf44      	itt	mi
 8001a1e:	2102      	movmi	r1, #2
 8001a20:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a22:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001a26:	7803      	ldrb	r3, [r0, #0]
 8001a28:	bf14      	ite	ne
 8001a2a:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a2e:	f023 0301 	biceq.w	r3, r3, #1
 8001a32:	e014      	b.n	8001a5e <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a34:	2901      	cmp	r1, #1
 8001a36:	d020      	beq.n	8001a7a <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a38:	2902      	cmp	r1, #2
 8001a3a:	d11d      	bne.n	8001a78 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a3c:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a3e:	f001 030f 	and.w	r3, r1, #15
 8001a42:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a48:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a4c:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a50:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a52:	d006      	beq.n	8001a62 <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a58:	2b10      	cmp	r3, #16
 8001a5a:	d107      	bne.n	8001a6c <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	7013      	strb	r3, [r2, #0]
 8001a60:	e004      	b.n	8001a6c <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001a62:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6a:	e7f6      	b.n	8001a5a <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <Standard_GetStatus+0x8c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <Standard_GetStatus+0x88>)
 8001a76:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001a78:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001a7a:	bd10      	pop	{r4, pc}
 8001a7c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a80:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001a84:	20000710 	andcs	r0, r0, r0, lsl r7

08001a88 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001a8c:	4f23      	ldr	r7, [pc, #140]	; (8001b1c <DataStageIn+0x94>)
 8001a8e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001b30 <DataStageIn+0xa8>
 8001a92:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001a94:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001a96:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001a98:	b9bb      	cbnz	r3, 8001aca <DataStageIn+0x42>
 8001a9a:	2e04      	cmp	r6, #4
 8001a9c:	d115      	bne.n	8001aca <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001a9e:	4820      	ldr	r0, [pc, #128]	; (8001b20 <DataStageIn+0x98>)
 8001aa0:	7802      	ldrb	r2, [r0, #0]
 8001aa2:	2a01      	cmp	r2, #1
 8001aa4:	d10c      	bne.n	8001ac0 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001aa6:	4a1f      	ldr	r2, [pc, #124]	; (8001b24 <DataStageIn+0x9c>)
 8001aa8:	6811      	ldr	r1, [r2, #0]
 8001aaa:	4a1f      	ldr	r2, [pc, #124]	; (8001b28 <DataStageIn+0xa0>)
 8001aac:	b289      	uxth	r1, r1
 8001aae:	440a      	add	r2, r1
 8001ab0:	0052      	lsls	r2, r2, #1
 8001ab2:	8013      	strh	r3, [r2, #0]
 8001ab4:	8053      	strh	r3, [r2, #2]
 8001ab6:	2230      	movs	r2, #48	; 0x30
 8001ab8:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001abc:	7003      	strb	r3, [r0, #0]
 8001abe:	e029      	b.n	8001b14 <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001ac0:	2310      	movs	r3, #16
 8001ac2:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001ac6:	2607      	movs	r6, #7
 8001ac8:	e024      	b.n	8001b14 <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001aca:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001acc:	42a3      	cmp	r3, r4
 8001ace:	bf94      	ite	ls
 8001ad0:	2604      	movls	r6, #4
 8001ad2:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001ad4:	429c      	cmp	r4, r3
 8001ad6:	bf28      	it	cs
 8001ad8:	461c      	movcs	r4, r3
 8001ada:	69ab      	ldr	r3, [r5, #24]
 8001adc:	4620      	mov	r0, r4
 8001ade:	4798      	blx	r3
 8001ae0:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f000 fc6c 	bl	80023c0 <GetEPTxAddr>
 8001ae8:	4622      	mov	r2, r4
 8001aea:	4601      	mov	r1, r0
 8001aec:	4648      	mov	r0, r9
 8001aee:	f000 fb78 	bl	80021e2 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001af2:	2000      	movs	r0, #0
 8001af4:	4621      	mov	r1, r4
 8001af6:	f000 fc83 	bl	8002400 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001afa:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001afc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b00:	1b1b      	subs	r3, r3, r4
 8001b02:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b04:	8a6b      	ldrh	r3, [r5, #18]
 8001b06:	4423      	add	r3, r4
 8001b08:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001b0a:	2330      	movs	r3, #48	; 0x30
 8001b0c:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <DataStageIn+0xa4>)
 8001b12:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	721e      	strb	r6, [r3, #8]
 8001b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b1c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b20:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b24:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b28:	20003002 	andcs	r3, r0, r2
 8001b2c:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001b30:	2000071e 	andcs	r0, r0, lr, lsl r7

08001b34 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b34:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b36:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b38:	490a      	ldr	r1, [pc, #40]	; (8001b64 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	7849      	ldrb	r1, [r1, #1]
 8001b3e:	78da      	ldrb	r2, [r3, #3]
 8001b40:	4291      	cmp	r1, r2
 8001b42:	d30a      	bcc.n	8001b5a <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b44:	7899      	ldrb	r1, [r3, #2]
 8001b46:	b941      	cbnz	r1, 8001b5a <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001b48:	889c      	ldrh	r4, [r3, #4]
 8001b4a:	b934      	cbnz	r4, 8001b5a <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001b4c:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <Standard_SetConfiguration+0x34>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	4798      	blx	r3
    return USB_SUCCESS;
 8001b56:	4620      	mov	r0, r4
 8001b58:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001b5a:	2002      	movs	r0, #2
  }
}
 8001b5c:	bd10      	pop	{r4, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b64:	200000e0 	andcs	r0, r0, r0, ror #1
 8001b68:	20000710 	andcs	r0, r0, r0, lsl r7

08001b6c <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001b6c:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ba8 <Standard_SetInterface+0x3c>)
 8001b70:	4d0e      	ldr	r5, [pc, #56]	; (8001bac <Standard_SetInterface+0x40>)
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	682b      	ldr	r3, [r5, #0]
 8001b76:	6992      	ldr	r2, [r2, #24]
 8001b78:	7958      	ldrb	r0, [r3, #5]
 8001b7a:	78d9      	ldrb	r1, [r3, #3]
 8001b7c:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001b7e:	682b      	ldr	r3, [r5, #0]
 8001b80:	7a9a      	ldrb	r2, [r3, #10]
 8001b82:	b17a      	cbz	r2, 8001ba4 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001b84:	b970      	cbnz	r0, 8001ba4 <Standard_SetInterface+0x38>
 8001b86:	791a      	ldrb	r2, [r3, #4]
 8001b88:	b962      	cbnz	r2, 8001ba4 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001b8a:	789c      	ldrb	r4, [r3, #2]
 8001b8c:	b954      	cbnz	r4, 8001ba4 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001b8e:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <Standard_SetInterface+0x44>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001b96:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001b98:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001b9a:	795a      	ldrb	r2, [r3, #5]
 8001b9c:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001b9e:	78da      	ldrb	r2, [r3, #3]
 8001ba0:	731a      	strb	r2, [r3, #12]
 8001ba2:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001ba4:	2002      	movs	r0, #2
}
 8001ba6:	bd38      	pop	{r3, r4, r5, pc}
 8001ba8:	200006ec 	andcs	r0, r0, ip, ror #13
 8001bac:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bb0:	20000710 	andcs	r0, r0, r0, lsl r7

08001bb4 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001bb4:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001bb6:	4b31      	ldr	r3, [pc, #196]	; (8001c7c <Standard_ClearFeature+0xc8>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001bbc:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001bc0:	d104      	bne.n	8001bcc <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001bc2:	7a5a      	ldrb	r2, [r3, #9]
 8001bc4:	f022 0220 	bic.w	r2, r2, #32
 8001bc8:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001bca:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001bcc:	2802      	cmp	r0, #2
 8001bce:	d153      	bne.n	8001c78 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001bd0:	885a      	ldrh	r2, [r3, #2]
 8001bd2:	2a00      	cmp	r2, #0
 8001bd4:	d151      	bne.n	8001c7a <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001bd6:	791a      	ldrb	r2, [r3, #4]
 8001bd8:	2a00      	cmp	r2, #0
 8001bda:	d14e      	bne.n	8001c7a <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001bdc:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001bde:	4d28      	ldr	r5, [pc, #160]	; (8001c80 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001be0:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001be4:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001be6:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001bea:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001bee:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001bf0:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001bf2:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001bf6:	bf14      	ite	ne
 8001bf8:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001bfc:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c00:	42a8      	cmp	r0, r5
 8001c02:	d239      	bcs.n	8001c78 <Standard_ClearFeature+0xc4>
 8001c04:	2a00      	cmp	r2, #0
 8001c06:	d037      	beq.n	8001c78 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001c08:	7a9b      	ldrb	r3, [r3, #10]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d034      	beq.n	8001c78 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c0e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c12:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c16:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c18:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c1a:	d50c      	bpl.n	8001c36 <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c20:	2b10      	cmp	r3, #16
 8001c22:	d123      	bne.n	8001c6c <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c24:	b2c4      	uxtb	r4, r0
 8001c26:	4620      	mov	r0, r4
 8001c28:	f000 fb97 	bl	800235a <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	2130      	movs	r1, #48	; 0x30
 8001c30:	f000 fb18 	bl	8002264 <SetEPTxStatus>
 8001c34:	e01a      	b.n	8001c6c <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c36:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c3e:	d115      	bne.n	8001c6c <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001c40:	b928      	cbnz	r0, 8001c4e <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <Standard_ClearFeature+0xd0>)
 8001c44:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001c48:	f000 fbe8 	bl	800241c <SetEPRxCount>
 8001c4c:	e001      	b.n	8001c52 <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001c4e:	f000 fb71 	bl	8002334 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c6a:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <Standard_ClearFeature+0xd4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	4798      	blx	r3
    return USB_SUCCESS;
 8001c74:	2000      	movs	r0, #0
 8001c76:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001c78:	2002      	movs	r0, #2
}
 8001c7a:	bd38      	pop	{r3, r4, r5, pc}
 8001c7c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c80:	200000e0 	andcs	r0, r0, r0, ror #1
 8001c84:	2000005c 	andcs	r0, r0, ip, asr r0
 8001c88:	20000710 	andcs	r0, r0, r0, lsl r7

08001c8c <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001c8c:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001c8e:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001c90:	4d1f      	ldr	r5, [pc, #124]	; (8001d10 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001c92:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001c94:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001c96:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001c98:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001c9c:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001c9e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001ca2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001ca6:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001ca8:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cac:	bf14      	ite	ne
 8001cae:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001cb2:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cb6:	42ac      	cmp	r4, r5
 8001cb8:	d225      	bcs.n	8001d06 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001cba:	8844      	ldrh	r4, [r0, #2]
 8001cbc:	bb1c      	cbnz	r4, 8001d06 <Standard_SetEndPointFeature+0x7a>
 8001cbe:	b312      	cbz	r2, 8001d06 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001cc0:	7a82      	ldrb	r2, [r0, #10]
 8001cc2:	b302      	cbz	r2, 8001d06 <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001cc8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001ccc:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001cce:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cd0:	bf4b      	itete	mi
 8001cd2:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001cd6:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cda:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001cde:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001ce2:	bf4b      	itete	mi
 8001ce4:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001ce6:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001ce8:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001cec:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001cf0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cf4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cf8:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <Standard_SetEndPointFeature+0x88>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4798      	blx	r3
  return USB_SUCCESS;
 8001d02:	2000      	movs	r0, #0
 8001d04:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d06:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d08:	bd38      	pop	{r3, r4, r5, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d10:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d14:	20000710 	andcs	r0, r0, r0, lsl r7

08001d18 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d18:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <Standard_SetDeviceFeature+0x1c>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	7a53      	ldrb	r3, [r2, #9]
 8001d20:	f043 0320 	orr.w	r3, r3, #32
 8001d24:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d26:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <Standard_SetDeviceFeature+0x20>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001d2e:	2000      	movs	r0, #0
 8001d30:	bd08      	pop	{r3, pc}
 8001d32:	bf00      	nop
 8001d34:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d38:	20000710 	andcs	r0, r0, r0, lsl r7

08001d3c <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001d3e:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d40:	681c      	ldr	r4, [r3, #0]
 8001d42:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001d44:	b918      	cbnz	r0, 8001d4e <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d46:	888b      	ldrh	r3, [r1, #4]
 8001d48:	1a9b      	subs	r3, r3, r2
 8001d4a:	8223      	strh	r3, [r4, #16]
    return 0;
 8001d4c:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001d4e:	6808      	ldr	r0, [r1, #0]
 8001d50:	4410      	add	r0, r2
}
 8001d52:	bd10      	pop	{r4, pc}
 8001d54:	20000714 	andcs	r0, r0, r4, lsl r7

08001d58 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001d58:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001d5a:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <Post0_Process+0x34>)
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001d62:	f000 fb5b 	bl	800241c <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001d66:	4b0a      	ldr	r3, [pc, #40]	; (8001d90 <Post0_Process+0x38>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	7a18      	ldrb	r0, [r3, #8]
 8001d6c:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001d6e:	bf01      	itttt	eq
 8001d70:	4b08      	ldreq	r3, [pc, #32]	; (8001d94 <Post0_Process+0x3c>)
 8001d72:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001d76:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001d78:	4b07      	ldreq	r3, [pc, #28]	; (8001d98 <Post0_Process+0x40>)
 8001d7a:	bf04      	itt	eq
 8001d7c:	2210      	moveq	r2, #16
 8001d7e:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001d80:	f1a0 0309 	sub.w	r3, r0, #9
 8001d84:	4258      	negs	r0, r3
 8001d86:	4158      	adcs	r0, r3
 8001d88:	bd08      	pop	{r3, pc}
 8001d8a:	bf00      	nop
 8001d8c:	2000005c 	andcs	r0, r0, ip, asr r0
 8001d90:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d94:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001d98:	2000071e 	andcs	r0, r0, lr, lsl r7

08001d9c <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001d9e:	4e96      	ldr	r6, [pc, #600]	; (8001ff8 <Setup0_Process+0x25c>)
 8001da0:	4b96      	ldr	r3, [pc, #600]	; (8001ffc <Setup0_Process+0x260>)
 8001da2:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001da4:	4d96      	ldr	r5, [pc, #600]	; (8002000 <Setup0_Process+0x264>)
 8001da6:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001da8:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001daa:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001db0:	7a3b      	ldrb	r3, [r7, #8]
 8001db2:	2b09      	cmp	r3, #9
 8001db4:	d015      	beq.n	8001de2 <Setup0_Process+0x46>
 8001db6:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001db8:	0064      	lsls	r4, r4, #1
 8001dba:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001dbe:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001dc2:	7823      	ldrb	r3, [r4, #0]
 8001dc4:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001dc6:	7863      	ldrb	r3, [r4, #1]
 8001dc8:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001dca:	88a0      	ldrh	r0, [r4, #4]
 8001dcc:	f000 fb56 	bl	800247c <ByteSwap>
 8001dd0:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001dd2:	8920      	ldrh	r0, [r4, #8]
 8001dd4:	682f      	ldr	r7, [r5, #0]
 8001dd6:	f000 fb51 	bl	800247c <ByteSwap>
 8001dda:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001ddc:	89a2      	ldrh	r2, [r4, #12]
 8001dde:	682b      	ldr	r3, [r5, #0]
 8001de0:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001de2:	682b      	ldr	r3, [r5, #0]
 8001de4:	2201      	movs	r2, #1
 8001de6:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001de8:	88da      	ldrh	r2, [r3, #6]
 8001dea:	785c      	ldrb	r4, [r3, #1]
 8001dec:	2a00      	cmp	r2, #0
 8001dee:	d162      	bne.n	8001eb6 <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001df0:	781a      	ldrb	r2, [r3, #0]
 8001df2:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001df6:	d13a      	bne.n	8001e6e <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001df8:	2c09      	cmp	r4, #9
 8001dfa:	d102      	bne.n	8001e02 <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001dfc:	f7ff fe9a 	bl	8001b34 <Standard_SetConfiguration>
 8001e00:	e044      	b.n	8001e8c <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e02:	2c05      	cmp	r4, #5
 8001e04:	d10f      	bne.n	8001e26 <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e06:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	da01      	bge.n	8001e12 <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001e0e:	2308      	movs	r3, #8
 8001e10:	e04e      	b.n	8001eb0 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e12:	789a      	ldrb	r2, [r3, #2]
 8001e14:	2a00      	cmp	r2, #0
 8001e16:	d1fa      	bne.n	8001e0e <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001e18:	889a      	ldrh	r2, [r3, #4]
 8001e1a:	2a00      	cmp	r2, #0
 8001e1c:	d1f7      	bne.n	8001e0e <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001e1e:	7a9b      	ldrb	r3, [r3, #10]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d037      	beq.n	8001e94 <Setup0_Process+0xf8>
 8001e24:	e7f3      	b.n	8001e0e <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001e26:	2c03      	cmp	r4, #3
 8001e28:	d113      	bne.n	8001e52 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001e2a:	78da      	ldrb	r2, [r3, #3]
 8001e2c:	2a01      	cmp	r2, #1
 8001e2e:	d007      	beq.n	8001e40 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001e30:	4b74      	ldr	r3, [pc, #464]	; (8002004 <Setup0_Process+0x268>)
 8001e32:	4620      	mov	r0, r4
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	695b      	ldr	r3, [r3, #20]
 8001e38:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001e3a:	2803      	cmp	r0, #3
 8001e3c:	d128      	bne.n	8001e90 <Setup0_Process+0xf4>
 8001e3e:	e036      	b.n	8001eae <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001e40:	889a      	ldrh	r2, [r3, #4]
 8001e42:	2a00      	cmp	r2, #0
 8001e44:	d1f4      	bne.n	8001e30 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001e46:	7a5b      	ldrb	r3, [r3, #9]
 8001e48:	0698      	lsls	r0, r3, #26
 8001e4a:	d5f1      	bpl.n	8001e30 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001e4c:	f7ff ff64 	bl	8001d18 <Standard_SetDeviceFeature>
 8001e50:	e01c      	b.n	8001e8c <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001e52:	2c01      	cmp	r4, #1
 8001e54:	d1ec      	bne.n	8001e30 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001e56:	78da      	ldrb	r2, [r3, #3]
 8001e58:	2a01      	cmp	r2, #1
 8001e5a:	d1e9      	bne.n	8001e30 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001e5c:	889a      	ldrh	r2, [r3, #4]
 8001e5e:	2a00      	cmp	r2, #0
 8001e60:	d1e6      	bne.n	8001e30 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001e62:	7a5b      	ldrb	r3, [r3, #9]
 8001e64:	0699      	lsls	r1, r3, #26
 8001e66:	d5e3      	bpl.n	8001e30 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001e68:	f7ff fea4 	bl	8001bb4 <Standard_ClearFeature>
 8001e6c:	e00e      	b.n	8001e8c <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001e6e:	2a01      	cmp	r2, #1
 8001e70:	d104      	bne.n	8001e7c <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001e72:	2c0b      	cmp	r4, #11
 8001e74:	d1dc      	bne.n	8001e30 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001e76:	f7ff fe79 	bl	8001b6c <Standard_SetInterface>
 8001e7a:	e007      	b.n	8001e8c <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001e7c:	2a02      	cmp	r2, #2
 8001e7e:	d1d7      	bne.n	8001e30 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001e80:	2c01      	cmp	r4, #1
 8001e82:	d0f1      	beq.n	8001e68 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001e84:	2c03      	cmp	r4, #3
 8001e86:	d1d3      	bne.n	8001e30 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001e88:	f7ff ff00 	bl	8001c8c <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001e8c:	b110      	cbz	r0, 8001e94 <Setup0_Process+0xf8>
 8001e8e:	e7cf      	b.n	8001e30 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001e90:	2800      	cmp	r0, #0
 8001e92:	d1bc      	bne.n	8001e0e <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001e94:	6832      	ldr	r2, [r6, #0]
 8001e96:	4b5c      	ldr	r3, [pc, #368]	; (8002008 <Setup0_Process+0x26c>)
 8001e98:	b292      	uxth	r2, r2
 8001e9a:	4413      	add	r3, r2
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	801a      	strh	r2, [r3, #0]
 8001ea2:	805a      	strh	r2, [r3, #2]
 8001ea4:	4b59      	ldr	r3, [pc, #356]	; (800200c <Setup0_Process+0x270>)
 8001ea6:	2230      	movs	r2, #48	; 0x30
 8001ea8:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001eaa:	2306      	movs	r3, #6
 8001eac:	e000      	b.n	8001eb0 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001eae:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001eb0:	682a      	ldr	r2, [r5, #0]
 8001eb2:	7213      	strb	r3, [r2, #8]
 8001eb4:	e0cc      	b.n	8002050 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001eb6:	2c06      	cmp	r4, #6
 8001eb8:	d113      	bne.n	8001ee2 <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001eba:	781a      	ldrb	r2, [r3, #0]
 8001ebc:	0652      	lsls	r2, r2, #25
 8001ebe:	d175      	bne.n	8001fac <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001ec0:	789a      	ldrb	r2, [r3, #2]
 8001ec2:	4b50      	ldr	r3, [pc, #320]	; (8002004 <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001ec4:	2a01      	cmp	r2, #1
 8001ec6:	d102      	bne.n	8001ece <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	e065      	b.n	8001f9a <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001ece:	2a02      	cmp	r2, #2
 8001ed0:	d102      	bne.n	8001ed8 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	e060      	b.n	8001f9a <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001ed8:	2a03      	cmp	r2, #3
 8001eda:	d167      	bne.n	8001fac <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee0:	e05b      	b.n	8001f9a <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001ee2:	2c00      	cmp	r4, #0
 8001ee4:	d13a      	bne.n	8001f5c <Setup0_Process+0x1c0>
 8001ee6:	8859      	ldrh	r1, [r3, #2]
 8001ee8:	2900      	cmp	r1, #0
 8001eea:	d15f      	bne.n	8001fac <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001ef2:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001ef6:	d159      	bne.n	8001fac <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001ef8:	781a      	ldrb	r2, [r3, #0]
 8001efa:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001efe:	d104      	bne.n	8001f0a <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f00:	889b      	ldrh	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 80a8 	beq.w	8002058 <Setup0_Process+0x2bc>
 8001f08:	e050      	b.n	8001fac <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f0a:	2a01      	cmp	r2, #1
 8001f0c:	d10a      	bne.n	8001f24 <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001f0e:	4a3d      	ldr	r2, [pc, #244]	; (8002004 <Setup0_Process+0x268>)
 8001f10:	7958      	ldrb	r0, [r3, #5]
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	6992      	ldr	r2, [r2, #24]
 8001f16:	4790      	blx	r2
 8001f18:	2800      	cmp	r0, #0
 8001f1a:	d147      	bne.n	8001fac <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001f1c:	4b38      	ldr	r3, [pc, #224]	; (8002000 <Setup0_Process+0x264>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	7a9b      	ldrb	r3, [r3, #10]
 8001f22:	e018      	b.n	8001f56 <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f24:	2a02      	cmp	r2, #2
 8001f26:	d141      	bne.n	8001fac <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f28:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f2a:	4839      	ldr	r0, [pc, #228]	; (8002010 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f2c:	f002 010f 	and.w	r1, r2, #15
 8001f30:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f36:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001f3a:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f3c:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001f3e:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f42:	bf14      	ite	ne
 8001f44:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001f48:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f4c:	4281      	cmp	r1, r0
 8001f4e:	d22d      	bcs.n	8001fac <Setup0_Process+0x210>
 8001f50:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001f54:	d12a      	bne.n	8001fac <Setup0_Process+0x210>
          && (Status != 0))
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d17e      	bne.n	8002058 <Setup0_Process+0x2bc>
 8001f5a:	e027      	b.n	8001fac <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001f5c:	2c08      	cmp	r4, #8
 8001f5e:	d103      	bne.n	8001f68 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	065b      	lsls	r3, r3, #25
 8001f64:	d07a      	beq.n	800205c <Setup0_Process+0x2c0>
 8001f66:	e021      	b.n	8001fac <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001f68:	2c0a      	cmp	r4, #10
 8001f6a:	d11f      	bne.n	8001fac <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f6c:	781a      	ldrb	r2, [r3, #0]
 8001f6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f72:	2a01      	cmp	r2, #1
 8001f74:	d11a      	bne.n	8001fac <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8001f76:	7a9a      	ldrb	r2, [r3, #10]
 8001f78:	b1c2      	cbz	r2, 8001fac <Setup0_Process+0x210>
 8001f7a:	8859      	ldrh	r1, [r3, #2]
 8001f7c:	b9b1      	cbnz	r1, 8001fac <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f84:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001f88:	d110      	bne.n	8001fac <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8001f8a:	4a1e      	ldr	r2, [pc, #120]	; (8002004 <Setup0_Process+0x268>)
 8001f8c:	7958      	ldrb	r0, [r3, #5]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	6992      	ldr	r2, [r2, #24]
 8001f92:	4790      	blx	r2
 8001f94:	2800      	cmp	r0, #0
 8001f96:	d063      	beq.n	8002060 <Setup0_Process+0x2c4>
 8001f98:	e008      	b.n	8001fac <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8001f9a:	b13b      	cbz	r3, 8001fac <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001f9c:	682a      	ldr	r2, [r5, #0]
 8001f9e:	2400      	movs	r4, #0
 8001fa0:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8001fa2:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	4798      	blx	r3
    Result = USB_SUCCESS;
 8001fa8:	4620      	mov	r0, r4
 8001faa:	e00a      	b.n	8001fc2 <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8001fac:	4b15      	ldr	r3, [pc, #84]	; (8002004 <Setup0_Process+0x268>)
 8001fae:	682a      	ldr	r2, [r5, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	7850      	ldrb	r0, [r2, #1]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001fb8:	2803      	cmp	r0, #3
 8001fba:	d102      	bne.n	8001fc2 <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	; (8002000 <Setup0_Process+0x264>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	e005      	b.n	8001fce <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8001fc2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001fc6:	682b      	ldr	r3, [r5, #0]
 8001fc8:	8a1a      	ldrh	r2, [r3, #16]
 8001fca:	428a      	cmp	r2, r1
 8001fcc:	d101      	bne.n	8001fd2 <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8001fce:	2209      	movs	r2, #9
 8001fd0:	e003      	b.n	8001fda <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8001fd2:	2802      	cmp	r0, #2
 8001fd4:	d000      	beq.n	8001fd8 <Setup0_Process+0x23c>
 8001fd6:	b912      	cbnz	r2, 8001fde <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8001fd8:	2208      	movs	r2, #8
 8001fda:	721a      	strb	r2, [r3, #8]
 8001fdc:	e038      	b.n	8002050 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8001fde:	f993 1000 	ldrsb.w	r1, [r3]
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	da2e      	bge.n	8002044 <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 8001fe6:	88d9      	ldrh	r1, [r3, #6]
 8001fe8:	4c06      	ldr	r4, [pc, #24]	; (8002004 <Setup0_Process+0x268>)
 8001fea:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8001fec:	9801      	ldr	r0, [sp, #4]
 8001fee:	4282      	cmp	r2, r0
 8001ff0:	d910      	bls.n	8002014 <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8001ff2:	9a01      	ldr	r2, [sp, #4]
 8001ff4:	821a      	strh	r2, [r3, #16]
 8001ff6:	e01e      	b.n	8002036 <Setup0_Process+0x29a>
 8001ff8:	40005c50 	andmi	r5, r0, r0, asr ip
 8001ffc:	20003004 	andcs	r3, r0, r4
 8002000:	20000714 	andcs	r0, r0, r4, lsl r7
 8002004:	200006ec 	andcs	r0, r0, ip, ror #13
 8002008:	20003002 	andcs	r3, r0, r2
 800200c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002010:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8002014:	428a      	cmp	r2, r1
 8002016:	d20e      	bcs.n	8002036 <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002018:	6821      	ldr	r1, [r4, #0]
 800201a:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 800201e:	4282      	cmp	r2, r0
 8002020:	d201      	bcs.n	8002026 <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 8002022:	2100      	movs	r1, #0
 8002024:	e005      	b.n	8002032 <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8002026:	fb92 f1f0 	sdiv	r1, r2, r0
 800202a:	fb00 2211 	mls	r2, r0, r1, r2
 800202e:	b912      	cbnz	r2, 8002036 <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8002030:	2101      	movs	r1, #1
 8002032:	4a0c      	ldr	r2, [pc, #48]	; (8002064 <Setup0_Process+0x2c8>)
 8002034:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8002036:	6822      	ldr	r2, [r4, #0]
 8002038:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800203c:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 800203e:	f7ff fd23 	bl	8001a88 <DataStageIn>
 8002042:	e005      	b.n	8002050 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8002044:	2203      	movs	r2, #3
 8002046:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8002048:	4b07      	ldr	r3, [pc, #28]	; (8002068 <Setup0_Process+0x2cc>)
 800204a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800204e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8002050:	f7ff fe82 	bl	8001d58 <Post0_Process>
}
 8002054:	b003      	add	sp, #12
 8002056:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <Setup0_Process+0x2d0>)
 800205a:	e79f      	b.n	8001f9c <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 800205c:	4b04      	ldr	r3, [pc, #16]	; (8002070 <Setup0_Process+0x2d4>)
 800205e:	e79d      	b.n	8001f9c <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <Setup0_Process+0x2d8>)
 8002062:	e79b      	b.n	8001f9c <Setup0_Process+0x200>
 8002064:	20000130 	andcs	r0, r0, r0, lsr r1
 8002068:	2000071c 	andcs	r0, r0, ip, lsl r7
 800206c:	080019f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip}
 8002070:	080019b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, fp, ip}
 8002074:	080019d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, fp, ip}

08002078 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 8002078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 800207a:	4d2c      	ldr	r5, [pc, #176]	; (800212c <Out0_Process+0xb4>)
 800207c:	682c      	ldr	r4, [r5, #0]
 800207e:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002080:	2b02      	cmp	r3, #2
 8002082:	d04c      	beq.n	800211e <Out0_Process+0xa6>
 8002084:	2b04      	cmp	r3, #4
 8002086:	d04a      	beq.n	800211e <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8002088:	2b03      	cmp	r3, #3
 800208a:	d001      	beq.n	8002090 <Out0_Process+0x18>
 800208c:	2b05      	cmp	r3, #5
 800208e:	d140      	bne.n	8002112 <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8002090:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8002092:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8002094:	b1a9      	cbz	r1, 80020c2 <Out0_Process+0x4a>
 8002096:	b1a3      	cbz	r3, 80020c2 <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8002098:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 800209a:	429e      	cmp	r6, r3
 800209c:	bf28      	it	cs
 800209e:	461e      	movcs	r6, r3
 80020a0:	4630      	mov	r0, r6
 80020a2:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 80020a4:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020a6:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 80020a8:	1b9b      	subs	r3, r3, r6
 80020aa:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80020ac:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020ae:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80020b0:	4433      	add	r3, r6
 80020b2:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020b4:	f000 f994 	bl	80023e0 <GetEPRxAddr>
 80020b8:	4632      	mov	r2, r6
 80020ba:	4601      	mov	r1, r0
 80020bc:	4638      	mov	r0, r7
 80020be:	f000 f8a8 	bl	8002212 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 80020c2:	8a23      	ldrh	r3, [r4, #16]
 80020c4:	b153      	cbz	r3, 80020dc <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80020c6:	4b1a      	ldr	r3, [pc, #104]	; (8002130 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 80020c8:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80020ca:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 80020ce:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80020d0:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 80020d2:	f000 f995 	bl	8002400 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 80020d6:	4b17      	ldr	r3, [pc, #92]	; (8002134 <Out0_Process+0xbc>)
 80020d8:	2230      	movs	r2, #48	; 0x30
 80020da:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80020dc:	8aa3      	ldrh	r3, [r4, #20]
 80020de:	8a22      	ldrh	r2, [r4, #16]
 80020e0:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 80020e2:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80020e4:	d801      	bhi.n	80020ea <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 80020e6:	2203      	movs	r2, #3
 80020e8:	e001      	b.n	80020ee <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 80020ea:	b112      	cbz	r2, 80020f2 <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 80020ec:	2205      	movs	r2, #5
 80020ee:	721a      	strb	r2, [r3, #8]
 80020f0:	e00c      	b.n	800210c <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 80020f2:	2106      	movs	r1, #6
 80020f4:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 80020f6:	4b10      	ldr	r3, [pc, #64]	; (8002138 <Out0_Process+0xc0>)
 80020f8:	6819      	ldr	r1, [r3, #0]
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <Out0_Process+0xc4>)
 80020fc:	b289      	uxth	r1, r1
 80020fe:	440b      	add	r3, r1
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	801a      	strh	r2, [r3, #0]
 8002104:	805a      	strh	r2, [r3, #2]
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <Out0_Process+0xbc>)
 8002108:	2230      	movs	r2, #48	; 0x30
 800210a:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800210c:	682b      	ldr	r3, [r5, #0]
 800210e:	7a1b      	ldrb	r3, [r3, #8]
 8002110:	e006      	b.n	8002120 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8002112:	2b07      	cmp	r3, #7
 8002114:	d103      	bne.n	800211e <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 8002116:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <Out0_Process+0xc8>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 800211e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8002120:	682a      	ldr	r2, [r5, #0]
 8002122:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8002124:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002128:	f7ff be16 	b.w	8001d58 <Post0_Process>
 800212c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002130:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002134:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002138:	40005c50 	andmi	r5, r0, r0, asr ip
 800213c:	20003002 	andcs	r3, r0, r2
 8002140:	200006ec 	andcs	r0, r0, ip, ror #13

08002144 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8002144:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 8002146:	4b0d      	ldr	r3, [pc, #52]	; (800217c <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002148:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800214a:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800214c:	42aa      	cmp	r2, r5
 800214e:	d210      	bcs.n	8002172 <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 8002150:	f640 710f 	movw	r1, #3855	; 0xf0f
 8002154:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 8002158:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	681e      	ldr	r6, [r3, #0]
 8002160:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 8002164:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002168:	4031      	ands	r1, r6
 800216a:	4321      	orrs	r1, r4
 800216c:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800216e:	3201      	adds	r2, #1
 8002170:	e7ec      	b.n	800214c <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8002172:	4b03      	ldr	r3, [pc, #12]	; (8002180 <SetDeviceAddress+0x3c>)
 8002174:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8002178:	6018      	str	r0, [r3, #0]
 800217a:	bd70      	pop	{r4, r5, r6, pc}
 800217c:	200000e0 	andcs	r0, r0, r0, ror #1
 8002180:	40005c4c 	andmi	r5, r0, ip, asr #24

08002184 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8002184:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 8002186:	4c13      	ldr	r4, [pc, #76]	; (80021d4 <In0_Process+0x50>)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 800218c:	2a02      	cmp	r2, #2
 800218e:	d001      	beq.n	8002194 <In0_Process+0x10>
 8002190:	2a04      	cmp	r2, #4
 8002192:	d104      	bne.n	800219e <In0_Process+0x1a>
  {
    DataStageIn();
 8002194:	f7ff fc78 	bl	8001a88 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8002198:	6823      	ldr	r3, [r4, #0]
 800219a:	7a1b      	ldrb	r3, [r3, #8]
 800219c:	e013      	b.n	80021c6 <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 800219e:	2a06      	cmp	r2, #6
 80021a0:	d110      	bne.n	80021c4 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021a2:	785a      	ldrb	r2, [r3, #1]
 80021a4:	2a05      	cmp	r2, #5
 80021a6:	d109      	bne.n	80021bc <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 80021a8:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021aa:	0652      	lsls	r2, r2, #25
 80021ac:	d106      	bne.n	80021bc <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80021ae:	78d8      	ldrb	r0, [r3, #3]
 80021b0:	f7ff ffc8 	bl	8002144 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80021b4:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <In0_Process+0x54>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6a1b      	ldr	r3, [r3, #32]
 80021ba:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 80021bc:	4b07      	ldr	r3, [pc, #28]	; (80021dc <In0_Process+0x58>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 80021c4:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 80021c6:	6822      	ldr	r2, [r4, #0]
 80021c8:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80021ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80021ce:	f7ff bdc3 	b.w	8001d58 <Post0_Process>
 80021d2:	bf00      	nop
 80021d4:	20000714 	andcs	r0, r0, r4, lsl r7
 80021d8:	20000710 	andcs	r0, r0, r0, lsl r7
 80021dc:	200006ec 	andcs	r0, r0, ip, ror #13

080021e0 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 80021e0:	4770      	bx	lr

080021e2 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 80021e2:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80021e4:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80021e8:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80021ea:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80021ee:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80021f0:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80021f2:	2300      	movs	r3, #0
 80021f4:	4293      	cmp	r3, r2
 80021f6:	f100 0002 	add.w	r0, r0, #2
 80021fa:	d009      	beq.n	8002210 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 80021fc:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002200:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002204:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8002208:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 800220c:	3301      	adds	r3, #1
 800220e:	e7f1      	b.n	80021f4 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002210:	bd30      	pop	{r4, r5, pc}

08002212 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8002212:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002214:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002218:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800221a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 800221e:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002220:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8002222:	2300      	movs	r3, #0
 8002224:	4293      	cmp	r3, r2
 8002226:	d005      	beq.n	8002234 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 8002228:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 800222c:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 8002230:	3301      	adds	r3, #1
 8002232:	e7f7      	b.n	8002224 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 8002234:	bd10      	pop	{r4, pc}
	...

08002238 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8002238:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800223c:	4a01      	ldr	r2, [pc, #4]	; (8002244 <SetBTABLE+0xc>)
 800223e:	4003      	ands	r3, r0
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	4770      	bx	lr
 8002244:	40005c50 	andmi	r5, r0, r0, asr ip

08002248 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8002248:	0080      	lsls	r0, r0, #2
 800224a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800224e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002252:	6803      	ldr	r3, [r0, #0]
 8002254:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225c:	4319      	orrs	r1, r3
 800225e:	b289      	uxth	r1, r1
 8002260:	6001      	str	r1, [r0, #0]
 8002262:	4770      	bx	lr

08002264 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8002264:	0080      	lsls	r0, r0, #2
 8002266:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800226a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800226e:	6803      	ldr	r3, [r0, #0]
 8002270:	06ca      	lsls	r2, r1, #27
 8002272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002276:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800227a:	b29b      	uxth	r3, r3
 800227c:	bf48      	it	mi
 800227e:	f083 0310 	eormi.w	r3, r3, #16
 8002282:	068a      	lsls	r2, r1, #26
 8002284:	bf48      	it	mi
 8002286:	f083 0320 	eormi.w	r3, r3, #32
 800228a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800228e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002292:	6003      	str	r3, [r0, #0]
 8002294:	4770      	bx	lr

08002296 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8002296:	0080      	lsls	r0, r0, #2
 8002298:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800229c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022a0:	6803      	ldr	r3, [r0, #0]
 80022a2:	04ca      	lsls	r2, r1, #19
 80022a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	bf48      	it	mi
 80022b0:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80022b4:	048a      	lsls	r2, r1, #18
 80022b6:	bf48      	it	mi
 80022b8:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80022bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c4:	6003      	str	r3, [r0, #0]
 80022c6:	4770      	bx	lr

080022c8 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 80022c8:	0080      	lsls	r0, r0, #2
 80022ca:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022ce:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022d2:	6803      	ldr	r3, [r0, #0]
 80022d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80022e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022ea:	6003      	str	r3, [r0, #0]
 80022ec:	4770      	bx	lr

080022ee <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80022ee:	0080      	lsls	r0, r0, #2
 80022f0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022f4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022f8:	6803      	ldr	r3, [r0, #0]
 80022fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002302:	b29b      	uxth	r3, r3
 8002304:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800230c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002310:	6003      	str	r3, [r0, #0]
 8002312:	4770      	bx	lr

08002314 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002314:	0080      	lsls	r0, r0, #2
 8002316:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800231a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800231e:	6803      	ldr	r3, [r0, #0]
 8002320:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002324:	051b      	lsls	r3, r3, #20
 8002326:	0d1b      	lsrs	r3, r3, #20
 8002328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800232c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002330:	6003      	str	r3, [r0, #0]
 8002332:	4770      	bx	lr

08002334 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8002334:	0080      	lsls	r0, r0, #2
 8002336:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800233a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800233e:	6803      	ldr	r3, [r0, #0]
 8002340:	045b      	lsls	r3, r3, #17
 8002342:	bf41      	itttt	mi
 8002344:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 8002348:	6802      	ldrmi	r2, [r0, #0]
 800234a:	4013      	andmi	r3, r2
 800234c:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 8002350:	bf44      	itt	mi
 8002352:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 8002356:	6003      	strmi	r3, [r0, #0]
 8002358:	4770      	bx	lr

0800235a <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800235a:	0080      	lsls	r0, r0, #2
 800235c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002360:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002364:	6803      	ldr	r3, [r0, #0]
 8002366:	065b      	lsls	r3, r3, #25
 8002368:	bf41      	itttt	mi
 800236a:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 800236e:	6802      	ldrmi	r2, [r0, #0]
 8002370:	4013      	andmi	r3, r2
 8002372:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 8002376:	bf44      	itt	mi
 8002378:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 800237c:	6003      	strmi	r3, [r0, #0]
 800237e:	4770      	bx	lr

08002380 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <SetEPTxAddr+0x1c>)
 8002382:	0849      	lsrs	r1, r1, #1
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	0049      	lsls	r1, r1, #1
 8002388:	b29b      	uxth	r3, r3
 800238a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800238e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002392:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002396:	0040      	lsls	r0, r0, #1
 8002398:	6001      	str	r1, [r0, #0]
 800239a:	4770      	bx	lr
 800239c:	40005c50 	andmi	r5, r0, r0, asr ip

080023a0 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023a0:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <SetEPRxAddr+0x18>)
 80023a2:	0849      	lsrs	r1, r1, #1
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	0049      	lsls	r1, r1, #1
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023ae:	4b03      	ldr	r3, [pc, #12]	; (80023bc <SetEPRxAddr+0x1c>)
 80023b0:	4403      	add	r3, r0
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	6019      	str	r1, [r3, #0]
 80023b6:	4770      	bx	lr
 80023b8:	40005c50 	andmi	r5, r0, r0, asr ip
 80023bc:	20003004 	andcs	r3, r0, r4

080023c0 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <GetEPTxAddr+0x1c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023ca:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80023ce:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80023d2:	0040      	lsls	r0, r0, #1
 80023d4:	6800      	ldr	r0, [r0, #0]
}
 80023d6:	b280      	uxth	r0, r0
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	40005c50 	andmi	r5, r0, r0, asr ip

080023e0 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <GetEPRxAddr+0x18>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023ea:	4b04      	ldr	r3, [pc, #16]	; (80023fc <GetEPRxAddr+0x1c>)
 80023ec:	4403      	add	r3, r0
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	6818      	ldr	r0, [r3, #0]
}
 80023f2:	b280      	uxth	r0, r0
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40005c50 	andmi	r5, r0, r0, asr ip
 80023fc:	20003004 	andcs	r3, r0, r4

08002400 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002400:	4b04      	ldr	r3, [pc, #16]	; (8002414 <SetEPTxCount+0x14>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	b29b      	uxth	r3, r3
 8002406:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800240a:	4b03      	ldr	r3, [pc, #12]	; (8002418 <SetEPTxCount+0x18>)
 800240c:	4403      	add	r3, r0
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	6019      	str	r1, [r3, #0]
 8002412:	4770      	bx	lr
 8002414:	40005c50 	andmi	r5, r0, r0, asr ip
 8002418:	20003002 	andcs	r3, r0, r2

0800241c <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800241c:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <SetEPRxCount+0x38>)
 800241e:	293e      	cmp	r1, #62	; 0x3e
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	b29b      	uxth	r3, r3
 8002424:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002428:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <SetEPRxCount+0x3c>)
 800242a:	4403      	add	r3, r0
 800242c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8002430:	d909      	bls.n	8002446 <SetEPRxCount+0x2a>
 8002432:	094b      	lsrs	r3, r1, #5
 8002434:	06c8      	lsls	r0, r1, #27
 8002436:	bf04      	itt	eq
 8002438:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 800243c:	b29b      	uxtheq	r3, r3
 800243e:	029b      	lsls	r3, r3, #10
 8002440:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002444:	e004      	b.n	8002450 <SetEPRxCount+0x34>
 8002446:	084b      	lsrs	r3, r1, #1
 8002448:	07c9      	lsls	r1, r1, #31
 800244a:	bf48      	it	mi
 800244c:	3301      	addmi	r3, #1
 800244e:	029b      	lsls	r3, r3, #10
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	4770      	bx	lr
 8002454:	40005c50 	andmi	r5, r0, r0, asr ip
 8002458:	20003006 	andcs	r3, r0, r6

0800245c <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <GetEPRxCount+0x18>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002466:	4b04      	ldr	r3, [pc, #16]	; (8002478 <GetEPRxCount+0x1c>)
 8002468:	4403      	add	r3, r0
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	6818      	ldr	r0, [r3, #0]
}
 800246e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002472:	4770      	bx	lr
 8002474:	40005c50 	andmi	r5, r0, r0, asr ip
 8002478:	20003006 	andcs	r3, r0, r6

0800247c <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 800247c:	b2c3      	uxtb	r3, r0
 800247e:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8002480:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002484:	4770      	bx	lr
	...

08002488 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <USB_SIL_Init+0x14>)
 800248a:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800248e:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 8002490:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8002494:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002496:	4a03      	ldr	r2, [pc, #12]	; (80024a4 <USB_SIL_Init+0x1c>)
 8002498:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 800249a:	4770      	bx	lr
 800249c:	40005c44 	andmi	r5, r0, r4, asr #24
 80024a0:	20000718 	andcs	r0, r0, r8, lsl r7
 80024a4:	40005c40 	andmi	r5, r0, r0, asr #24

080024a8 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024a8:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024aa:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 80024ae:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024b0:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024b2:	f7ff ffd3 	bl	800245c <GetEPRxCount>
 80024b6:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 80024b8:	4628      	mov	r0, r5
 80024ba:	f7ff ff91 	bl	80023e0 <GetEPRxAddr>
 80024be:	4622      	mov	r2, r4
 80024c0:	4601      	mov	r1, r0
 80024c2:	4630      	mov	r0, r6
 80024c4:	f7ff fea5 	bl	8002212 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 80024c8:	4620      	mov	r0, r4
 80024ca:	bd70      	pop	{r4, r5, r6, pc}

080024cc <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 80024cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80024d4:	4b50      	ldr	r3, [pc, #320]	; (8002618 <CTR_LP+0x14c>)
 80024d6:	4a51      	ldr	r2, [pc, #324]	; (800261c <CTR_LP+0x150>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	b299      	uxth	r1, r3
 80024dc:	041b      	lsls	r3, r3, #16
 80024de:	8011      	strh	r1, [r2, #0]
 80024e0:	f140 8097 	bpl.w	8002612 <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 80024e4:	8813      	ldrh	r3, [r2, #0]
 80024e6:	4c4e      	ldr	r4, [pc, #312]	; (8002620 <CTR_LP+0x154>)
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d161      	bne.n	80025b6 <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 80024f2:	4c4c      	ldr	r4, [pc, #304]	; (8002624 <CTR_LP+0x158>)
 80024f4:	4d4c      	ldr	r5, [pc, #304]	; (8002628 <CTR_LP+0x15c>)
 80024f6:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 80024f8:	4e4c      	ldr	r6, [pc, #304]	; (800262c <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 80024fe:	882b      	ldrh	r3, [r5, #0]
 8002500:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002504:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 8002506:	882b      	ldrh	r3, [r5, #0]
 8002508:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800250c:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800250e:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8002512:	6821      	ldr	r1, [r4, #0]
 8002514:	400b      	ands	r3, r1
 8002516:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800251a:	f083 0320 	eor.w	r3, r3, #32
 800251e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002522:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002526:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002528:	8813      	ldrh	r3, [r2, #0]
 800252a:	06d8      	lsls	r0, r3, #27
 800252c:	d407      	bmi.n	800253e <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 800252e:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8002532:	6822      	ldr	r2, [r4, #0]
 8002534:	4013      	ands	r3, r2
 8002536:	6023      	str	r3, [r4, #0]
        In0_Process();
 8002538:	f7ff fe24 	bl	8002184 <In0_Process>
 800253c:	e01b      	b.n	8002576 <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 800253e:	6823      	ldr	r3, [r4, #0]
 8002540:	b29b      	uxth	r3, r3
 8002542:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 8002546:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800254a:	0519      	lsls	r1, r3, #20
 800254c:	d507      	bpl.n	800255e <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800254e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002552:	6822      	ldr	r2, [r4, #0]
 8002554:	4013      	ands	r3, r2
 8002556:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8002558:	f7ff fc20 	bl	8001d9c <Setup0_Process>
 800255c:	e00b      	b.n	8002576 <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 800255e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002562:	b21b      	sxth	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	dab5      	bge.n	80024d4 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 8002568:	f640 738f 	movw	r3, #3983	; 0xf8f
 800256c:	6822      	ldr	r2, [r4, #0]
 800256e:	4013      	ands	r3, r2
 8002570:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8002572:	f7ff fd81 	bl	8002078 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 8002576:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 800257a:	6822      	ldr	r2, [r4, #0]
 800257c:	4013      	ands	r3, r2
 800257e:	882a      	ldrh	r2, [r5, #0]
 8002580:	04d2      	lsls	r2, r2, #19
 8002582:	882a      	ldrh	r2, [r5, #0]
 8002584:	bf48      	it	mi
 8002586:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 800258a:	0494      	lsls	r4, r2, #18
 800258c:	8832      	ldrh	r2, [r6, #0]
 800258e:	bf48      	it	mi
 8002590:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002594:	06d0      	lsls	r0, r2, #27
 8002596:	8832      	ldrh	r2, [r6, #0]
 8002598:	bf48      	it	mi
 800259a:	f083 0310 	eormi.w	r3, r3, #16
 800259e:	0691      	lsls	r1, r2, #26
 80025a0:	bf48      	it	mi
 80025a2:	f083 0320 	eormi.w	r3, r3, #32
 80025a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025ae:	4a1d      	ldr	r2, [pc, #116]	; (8002624 <CTR_LP+0x158>)
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	6013      	str	r3, [r2, #0]
          return;
 80025b4:	e02d      	b.n	8002612 <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80025b6:	009a      	lsls	r2, r3, #2
 80025b8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80025bc:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80025c0:	6811      	ldr	r1, [r2, #0]
 80025c2:	b289      	uxth	r1, r1
 80025c4:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 80025c8:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80025cc:	b209      	sxth	r1, r1
 80025ce:	2900      	cmp	r1, #0
 80025d0:	da09      	bge.n	80025e6 <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80025d2:	f640 718f 	movw	r1, #3983	; 0xf8f
 80025d6:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80025d8:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80025da:	4001      	ands	r1, r0
 80025dc:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80025de:	4a14      	ldr	r2, [pc, #80]	; (8002630 <CTR_LP+0x164>)
 80025e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e4:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 80025e6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025ea:	061a      	lsls	r2, r3, #24
 80025ec:	f57f af72 	bpl.w	80024d4 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80025f0:	f648 710f 	movw	r1, #36623	; 0x8f0f
 80025f4:	7822      	ldrb	r2, [r4, #0]
 80025f6:	0093      	lsls	r3, r2, #2
 80025f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025fc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002600:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002602:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002604:	4001      	ands	r1, r0
 8002606:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002608:	4b0a      	ldr	r3, [pc, #40]	; (8002634 <CTR_LP+0x168>)
 800260a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800260e:	4798      	blx	r3
 8002610:	e760      	b.n	80024d4 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8002612:	b002      	add	sp, #8
 8002614:	bd70      	pop	{r4, r5, r6, pc}
 8002616:	bf00      	nop
 8002618:	40005c44 	andmi	r5, r0, r4, asr #24
 800261c:	200006e6 	andcs	r0, r0, r6, ror #13
 8002620:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8002624:	40005c00 	andmi	r5, r0, r0, lsl #24
 8002628:	2000071c 	andcs	r0, r0, ip, lsl r7
 800262c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002630:	2000001c 	andcs	r0, r0, ip, lsl r0
 8002634:	20000038 	andcs	r0, r0, r8, lsr r0

08002638 <CSWTCH.61>:
 8002638:	00000960 	andeq	r0, r0, r0, ror #18
 800263c:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002640:	0001c200 	andeq	ip, r1, r0, lsl #4
 8002644:	000f4240 	andeq	r4, pc, r0, asr #4
 8002648:	001e8480 	andseq	r8, lr, r0, lsl #9
 800264c:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 8002650:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8002654:	0044aa20 	subeq	sl, r4, r0, lsr #20
 8002658:	00a037a0 	adceq	r3, r0, r0, lsr #15

0800265c <Virtual_Com_Port_StringProduct>:
 800265c:	00430334 	subeq	r0, r3, r4, lsr r3
 8002660:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002664:	00720044 	rsbseq	r0, r2, r4, asr #32
 8002668:	006e006f 	rsbeq	r0, lr, pc, rrx
 800266c:	00200065 	eoreq	r0, r0, r5, rrx
 8002670:	00690056 	rsbeq	r0, r9, r6, asr r0
 8002674:	00740072 	rsbseq	r0, r4, r2, ror r0
 8002678:	00610075 	rsbeq	r0, r1, r5, ror r0
 800267c:	0020006c 	eoreq	r0, r0, ip, rrx
 8002680:	004f0043 	subeq	r0, pc, r3, asr #32
 8002684:	0020004d 	eoreq	r0, r0, sp, asr #32
 8002688:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 800268c:	00740072 	rsbseq	r0, r4, r2, ror r0

08002690 <Virtual_Com_Port_StringVendor>:
 8002690:	00430312 	subeq	r0, r3, r2, lsl r3
 8002694:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002698:	00720044 	rsbseq	r0, r2, r4, asr #32
 800269c:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026a0:	03040065 	movweq	r0, #16485	; 0x4065

080026a2 <Virtual_Com_Port_StringLangID>:
 80026a2:	04090304 	streq	r0, [r9], #-772	; 0x304

080026a6 <Virtual_Com_Port_ConfigDescriptor>:
 80026a6:	00430209 	subeq	r0, r3, r9, lsl #4
 80026aa:	80000102 	andhi	r0, r0, r2, lsl #2
 80026ae:	00040900 	andeq	r0, r4, r0, lsl #18
 80026b2:	02020100 	andeq	r0, r2, #0, 2
 80026b6:	24050001 	strcs	r0, [r5], #-1
 80026ba:	05011000 	streq	r1, [r1, #-0]
 80026be:	01000124 	tsteq	r0, r4, lsr #2
 80026c2:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 80026c6:	00062405 	andeq	r2, r6, r5, lsl #8
 80026ca:	82050701 	andhi	r0, r5, #262144	; 0x40000
 80026ce:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 80026d2:	00010409 	andeq	r0, r1, r9, lsl #8
 80026d6:	00000a02 	andeq	r0, r0, r2, lsl #20
 80026da:	03050700 	movweq	r0, #22272	; 0x5700
 80026de:	00004002 	andeq	r4, r0, r2
 80026e2:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 80026e6:	12000040 	andne	r0, r0, #64	; 0x40

080026e9 <Virtual_Com_Port_DeviceDescriptor>:
 80026e9:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 80026ed:	40000002 	andmi	r0, r0, r2
 80026f1:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 80026f5:	02010200 	andeq	r0, r1, #0, 4
 80026f9:	00000100 	andeq	r0, r0, r0, lsl #2

080026fb <APBAHBPrescTable>:
 80026fb:	00000000 	andeq	r0, r0, r0
 80026ff:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002703:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002707:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

0800270b <ADCPrescTable>:
 800270b:	08060402 	stmdaeq	r6, {r1, sl}
 800270f:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 8002713:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 8002717:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 800271b:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 800271f:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 8002723:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 8002727:	6146000a 	cmpvs	r6, sl
 800272b:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 800272f:	5441000a 	strbpl	r0, [r1], #-10
 8002733:	004f4726 	subeq	r4, pc, r6, lsr #14
 8002737:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 800273b:	41005453 	tstmi	r0, r3, asr r4
 800273f:	4f542654 	svcmi	0x00542654
 8002743:	54005353 	strpl	r5, [r0], #-851	; 0x353
 8002747:	2053534f 	subscs	r5, r3, pc, asr #6
 800274b:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 800274f:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 8002753:	4100200a 	tstmi	r0, sl
 8002757:	414e2654 	cmpmi	lr, r4, asr r6
 800275b:	4300454d 	movwmi	r4, #1357	; 0x54d
 800275f:	30392d4d 	eorscc	r2, r9, sp, asr #26
 8002763:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 8002767:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 800276b:	6f432045 	svcvs	0x00432045
 800276f:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 8002773:	0a0d2164 	beq	834ad0b <_etext+0x34852f>
 8002777:	0a4b4f00 	beq	92d637f <_etext+0x12d3ba3>
 800277b:	6f6f4200 	svcvs	0x006f4200
 800277f:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 8002783:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 8002787:	000a0d2e 	andeq	r0, sl, lr, lsr #26
 800278b:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 800278f:	50207463 	eorpl	r7, r0, r3, ror #8
 8002793:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 8002797:	0a0d000a 	beq	83427c7 <_etext+0x33ffeb>
 800279b:	776f4420 	strbvc	r4, [pc, -r0, lsr #8]!
 800279f:	616f6c6e 	cmnvs	pc, lr, ror #24
 80027a3:	61462064 	cmpvs	r6, r4, rrx
 80027a7:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
 80027ab:	0a0d0021 	beq	8342837 <_etext+0x34005b>
 80027af:	776f4420 	strbvc	r4, [pc, -r0, lsr #8]!
 80027b3:	616f6c6e 	cmnvs	pc, lr, ror #24
 80027b7:	764f2064 	strbvc	r2, [pc], -r4, rrx
 80027bb:	6c667265 	sfmvs	f7, 2, [r6], #-404	; 0xfffffe6c
 80027bf:	0021776f 	eoreq	r7, r1, pc, ror #14
 80027c3:	66200a0d 	strtvs	r0, [r0], -sp, lsl #20
 80027c7:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 80027cb:	69727720 	ldmdbvs	r2!, {r5, r8, r9, sl, ip, sp, lr}^
 80027cf:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
 80027d3:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 80027d7:	0021726f 	eoreq	r7, r1, pc, ror #4
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000020:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000024:	08000ce9 	stmdaeq	r0, {r0, r3, r5, r6, r7, sl, fp}
20000028:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
2000002c:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000030:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000034:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}

20000038 <pEpInt_IN>:
20000038:	08000bd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, fp}
2000003c:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000040:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000044:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000048:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
2000004c:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
20000050:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000ec1 	stmdaeq	r0, {r0, r6, r7, r9, sl, fp}
20000060:	08000ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp}
20000064:	08000dd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, sl, fp}
20000068:	08000de9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, sl, fp}
2000006c:	08000ded 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp}
20000070:	08000e49 	stmdaeq	r0, {r0, r3, r6, r9, sl, fp}
20000074:	08000e6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sl, fp}
20000078:	08000fc5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, sl, fp}
2000007c:	08000fd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, sl, fp}
20000080:	08000fdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	080026e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	080026a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	080026a2 	stmdaeq	r0, {r1, r5, r7, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	0800265c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000c0:	08000db1 	stmdaeq	r0, {r0, r4, r5, r7, r8, sl, fp}
200000c4:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000c8:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000cc:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000d0:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000d4:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000d8:	080021e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sp}
200000dc:	08000dc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000884 	stmdaeq	r0, {r2, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	0800098c 	stmdaeq	r0, {r2, r3, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a08 	stmdaeq	r0, {r3, r9, fp}
  e4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1cd40002 	ldclne	0, cr0, [r4], {2}
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000ad2 	stmdaeq	r0, {r1, r4, r6, r7, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	26990002 	ldrcs	r0, [r9], r2
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	27c10002 	strbcs	r0, [r1, r2]
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2b4b0002 	blcs	12c0394 <__Stack_Size+0x12bff94>
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d44 	stmdaeq	r0, {r2, r6, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2d710002 	ldclcs	0, cr0, [r1, #-8]!
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	08000fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
 414:	0000000c 	andeq	r0, r0, ip
 418:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	38ca0002 	stmiacc	sl, {r1}^
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	08001024 	stmdaeq	r0, {r2, r5, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3dce0002 	stclcc	0, cr0, [lr, #8]
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001100 	stmdaeq	r0, {r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001118 	stmdaeq	r0, {r3, r4, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	0800118c 	stmdaeq	r0, {r2, r3, r7, r8, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	08001204 	stmdaeq	r0, {r2, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	46890002 	strmi	r0, [r9], r2
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	48360002 	ldmdami	r6!, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	08001320 	stmdaeq	r0, {r5, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	4f7d0002 	svcmi	0x007d0002
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001420 	stmdaeq	r0, {r5, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	58fa0002 	ldmpl	sl!, {r1}^
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	08001474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	616b0002 	cmnvs	fp, r2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	080016ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	80ad0002 	adchi	r0, sp, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	08001700 	stmdaeq	r0, {r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	82b80002 	adcshi	r0, r8, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	0800187e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8ce40002 	stclhi	0, cr0, [r4], #8
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8d400002 	stclhi	0, cr0, [r0, #-8]
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8e300002 	cdphi	0, 3, cr0, cr0, cr2, {0}
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	922a0002 	eorls	r0, sl, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001a88 	stmdaeq	r0, {r3, r7, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	08002184 	stmdaeq	r0, {r2, r7, r8, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a0530002 	subsge	r0, r3, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	080021e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a1ce0002 	bicge	r0, lr, r2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	08002314 	stmdaeq	r0, {r2, r4, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	08002334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	08002380 	stmdaeq	r0, {r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	080023a0 	stmdaeq	r0, {r5, r7, r8, r9, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	08002400 	stmdaeq	r0, {sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	ae650002 	cdpge	0, 6, cr0, cr5, cr2, {0}
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	afca0002 	svcge	0x00ca0002
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001cd0 	ldrdeq	r1, [r0], -r0
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	00039f00 	andeq	r9, r3, r0, lsl #30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000938 	andeq	r0, r0, r8, lsr r9
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	0009d706 	andeq	sp, r9, r6, lsl #14

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	33070402 	movwcc	r0, #29698	; 0x7402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000bd007 	andeq	sp, fp, r7
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	09d50801 	ldmibeq	r5, {r0, fp}^
      74:	52040000 	andpl	r0, r4, #0
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	b3040000 	movwlt	r0, #16384	; 0x4000
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
      a0:	00000008 	andeq	r0, r0, r8
      a4:	00028907 	andeq	r8, r2, r7, lsl #18
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	000005fc 	strdeq	r0, [r0], -ip
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	00000787 	andeq	r0, r0, r7, lsl #15
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00091007 	andeq	r1, r9, r7
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	9a070000 	bls	1c0104 <__Stack_Size+0x1bfd04>
     100:	00000014 	andeq	r0, r0, r4, lsl r0
     104:	00140407 	andseq	r0, r4, r7, lsl #8
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00092a07 	andeq	r2, r9, r7, lsl #20
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cb60b 	andeq	fp, ip, fp, lsl #12
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	d30c0018 	movwle	r0, #49176	; 0xc018
     184:	03000008 	movweq	r0, #8
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007b20b 	andeq	fp, r7, fp, lsl #4
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005a6 	andeq	r0, r0, r6, lsr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007c60b 	andeq	ip, r7, fp, lsl #12
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	d00b0c00 	andle	r0, fp, r0, lsl #24
     1f4:	03000007 	movweq	r0, #7
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	000007da 	ldrdeq	r0, [r0], -sl
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	e70b1600 	str	r1, [fp, -r0, lsl #12]
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	000007ee 	andeq	r0, r0, lr, ror #15
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0002ed0b 	andeq	lr, r2, fp, lsl #26
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c430b1c 	vmoveq	d12, r0, r3
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	200b1e00 	andcs	r1, fp, r0, lsl #28
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000802 	andeq	r0, r0, r2, lsl #16
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000a6d 	andeq	r0, r0, sp, ror #20
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0a780b2c 	beq	1e02f78 <__Stack_Size+0x1e02b78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000a83 	andeq	r0, r0, r3, lsl #21
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002d30b 	andeq	sp, r2, fp, lsl #6
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0a8e0b34 	beq	fe382fcc <SCS_BASE+0x1e374fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000a99 	muleq	r0, r9, sl
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002dd0b 	andeq	sp, r2, fp, lsl #26
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0aa40b3c 	beq	fe903020 <SCS_BASE+0x1e8f5020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	e20b3e00 	and	r3, fp, #0, 28
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000aaf 	andeq	r0, r0, pc, lsr #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002ae0b 	andeq	sl, r2, fp, lsl #28
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0aba0b44 	beq	fee83074 <SCS_BASE+0x1ee75074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000ac5 	andeq	r0, r0, r5, asr #21
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	00082f0b 	andeq	r2, r8, fp, lsl #30
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0ad00b4c 	beq	ff4030c8 <SCS_BASE+0x1f3f50c8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	00000257 	andeq	r0, r0, r7, asr r2
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007b20b 	andeq	fp, r7, fp, lsl #4
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07bc0b04 	ldreq	r0, [ip, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007c6 	andeq	r0, r0, r6, asr #15
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	07d00b0c 	ldrbeq	r0, [r0, ip, lsl #22]
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	000007da 	ldrdeq	r0, [r0], -sl
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	3c0b1600 	stccc	6, cr1, [fp], {-0}
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	000007ee 	andeq	r0, r0, lr, ror #15
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04a40c00 	strteq	r0, [r4], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04650700 	strbteq	r0, [r5], #-1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000834 	andeq	r0, r0, r4, lsr r8
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	000004ef 	andeq	r0, r0, pc, ror #9
     494:	04070704 	streq	r0, [r7], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00075104 	andeq	r5, r7, r4, lsl #2
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	000002f3 	strdeq	r0, [r0], -r3
     4b4:	021c0701 	andseq	r0, ip, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	000009e8 	andeq	r0, r0, r8, ror #19
     4c0:	92040003 	andls	r0, r4, #3
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07a40700 	streq	r0, [r4, r0, lsl #14]!
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c2d 	andeq	r0, r0, sp, lsr #24
     4e0:	03c70704 	biceq	r0, r7, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	000003f9 	strdeq	r0, [r0], -r9
     4ec:	220700c8 	andcs	r0, r7, #200	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	ef071000 	svc	0x00071000
     4fc:	1c000006 	stcne	0, cr0, [r0], {6}
     500:	00081607 	andeq	r1, r8, r7, lsl #12
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	000008e0 	andeq	r0, r0, r0, ror #17
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	bf0e0000 	svclt	0x000e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009c4 	andeq	r0, r0, r4, asr #19
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	a20e0000 	andge	r0, lr, #0
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	010e0000 	mrseq	r0, (UNDEF: 14)
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	000e0100 	andeq	r0, lr, r0, lsl #2
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	170e0200 	strne	r0, [lr, -r0, lsl #4]
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	570e0000 	strpl	r0, [lr, -r0]
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	7c0e0000 	stcvc	0, cr0, [lr], {-0}
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	b20e0200 	andlt	r0, lr, #0, 4
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	8e0e0400 	cfcpyshi	mvf0, mvf14
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	bc0e0600 	stclt	6, cr0, [lr], {-0}
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000b79 	andeq	r0, r0, r9, ror fp
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	7a0e0000 	bvc	3805ec <__Stack_Size+0x3801ec>
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	1b0e0600 	blne	381e10 <__Stack_Size+0x381a10>
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	9b0e0800 	blls	38261c <__Stack_Size+0x38221c>
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	b90e0a00 	stmdblt	lr, {r9, fp}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000aee 	andeq	r0, r0, lr, ror #21
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	100f0000 	andne	r0, pc, r0
     63c:	00063a04 	andeq	r3, r6, r4, lsl #20
     640:	0a1f1100 	beq	7c4a48 <__Stack_Size+0x7c4648>
     644:	0a010000 	beq	4064c <__Stack_Size+0x4024c>
     648:	00067230 	andeq	r7, r6, r0, lsr r2
     64c:	0a610700 	beq	1842254 <__Stack_Size+0x1841e54>
     650:	07000000 	streq	r0, [r0, -r0]
     654:	00000be3 	andeq	r0, r0, r3, ror #23
     658:	05e90701 	strbeq	r0, [r9, #1793]!	; 0x701
     65c:	07020000 	streq	r0, [r2, -r0]
     660:	00000c23 	andeq	r0, r0, r3, lsr #24
     664:	04b20703 	ldrteq	r0, [r2], #1795	; 0x703
     668:	07040000 	streq	r0, [r4, -r0]
     66c:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
     670:	01060005 	tsteq	r6, r5
     674:	06871c01 	streq	r1, [r7], r1, lsl #24
     678:	1b070000 	blne	1c0680 <__Stack_Size+0x1c0280>
     67c:	00000001 	andeq	r0, r0, r1
     680:	00084307 	andeq	r4, r8, r7, lsl #6
     684:	04000100 	streq	r0, [r0], #-256	; 0x100
     688:	00000211 	andeq	r0, r0, r1, lsl r2
     68c:	06721c01 	ldrbteq	r1, [r2], -r1, lsl #24
     690:	6f040000 	svcvs	0x00040000
     694:	0100000b 	tsteq	r0, fp
     698:	00063b1e 	andeq	r3, r6, lr, lsl fp
     69c:	09a81200 	stmibeq	r8!, {r9, ip}
     6a0:	31010000 	mrscc	r0, (UNDEF: 1)
     6a4:	00004101 	andeq	r4, r0, r1, lsl #2
     6a8:	06c70100 	strbeq	r0, [r7], r0, lsl #2
     6ac:	e3130000 	tst	r3, #0
     6b0:	01000001 	tsteq	r0, r1
     6b4:	06c70131 			; <UNDEFINED> instruction: 0x06c70131
     6b8:	d7130000 	ldrle	r0, [r3, -r0]
     6bc:	01000006 	tsteq	r0, r6
     6c0:	00650131 	rsbeq	r0, r5, r1, lsr r1
     6c4:	14000000 	strne	r0, [r0], #-0
     6c8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6cc:	2d150074 	ldccs	0, cr0, [r5, #-464]	; 0xfffffe30
     6d0:	01000007 	tsteq	r0, r7
     6d4:	ce1601f4 	mrcgt	1, 0, r0, cr6, cr4, {7}
     6d8:	a4000006 	strge	r0, [r0], #-6
     6dc:	0c080001 	stceq	0, cr0, [r8], {1}
     6e0:	01000000 	mrseq	r0, (UNDEF: 0)
     6e4:	0852179c 	ldmdaeq	r2, {r2, r3, r4, r7, r8, r9, sl, ip}^
     6e8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
     6ec:	00000065 	andeq	r0, r0, r5, rrx
     6f0:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     6f4:	00000014 	andeq	r0, r0, r4, lsl r0
     6f8:	80189c01 	andshi	r9, r8, r1, lsl #24
     6fc:	01000006 	tsteq	r0, r6
     700:	01c40105 	biceq	r0, r4, r5, lsl #2
     704:	00140800 	andseq	r0, r4, r0, lsl #16
     708:	9c010000 	stcls	0, cr0, [r1], {-0}
     70c:	0006ff19 	andeq	pc, r6, r9, lsl pc	; <UNPREDICTABLE>
     710:	010b0100 	mrseq	r0, (UNDEF: 27)
     714:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     718:	0000004e 	andeq	r0, r0, lr, asr #32
     71c:	07a39c01 	streq	r9, [r3, r1, lsl #24]!
     720:	921a0000 	andsls	r0, sl, #0
     724:	01000009 	tsteq	r0, r9
     728:	05d3010d 	ldrbeq	r0, [r3, #269]	; 0x10d
     72c:	91020000 	mrsls	r0, (UNDEF: 2)
     730:	01fc1b6c 	mvnseq	r1, ip, ror #22
     734:	18f00800 	ldmne	r0!, {fp}^
     738:	074c0000 	strbeq	r0, [ip, -r0]
     73c:	011c0000 	tsteq	ip, r0
     740:	6c910251 	lfmvs	f0, 4, [r1], {81}	; 0x51
     744:	0350011c 	cmpeq	r0, #28, 2
     748:	00244a40 	eoreq	r4, r4, r0, asr #20
     74c:	00020a1b 	andeq	r0, r2, fp, lsl sl
     750:	00191308 	andseq	r1, r9, r8, lsl #6
     754:	00076d00 	andeq	r6, r7, r0, lsl #26
     758:	52011c00 	andpl	r1, r1, #0, 24
     75c:	011c3101 	tsteq	ip, r1, lsl #2
     760:	830a0351 	movwhi	r0, #41809	; 0xa351
     764:	50011c03 	andpl	r1, r1, r3, lsl #24
     768:	244a4003 	strbcs	r4, [sl], #-3
     76c:	02141b00 	andseq	r1, r4, #0, 22
     770:	192f0800 	stmdbne	pc!, {fp}	; <UNPREDICTABLE>
     774:	07870000 	streq	r0, [r7, r0]
     778:	011c0000 	tsteq	ip, r0
     77c:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     780:	40035001 	andmi	r5, r3, r1
     784:	1d00244a 	cfstrsne	mvf2, [r0, #-296]	; 0xfffffed8
     788:	08000220 	stmdaeq	r0, {r5, r9}
     78c:	00001946 	andeq	r1, r0, r6, asr #18
     790:	0152011c 	cmpeq	r2, ip, lsl r1
     794:	51011c31 	tstpl	r1, r1, lsr ip
     798:	011c3101 	tsteq	ip, r1, lsl #2
     79c:	4a400350 	bmi	10014e4 <__Stack_Size+0x10010e4>
     7a0:	18000024 	stmdane	r0, {r2, r5}
     7a4:	000000f4 	strdeq	r0, [r0], -r4
     7a8:	00012c01 	andeq	r2, r1, r1, lsl #24
     7ac:	14000000 	strne	r0, [r0], #-0
     7b0:	01000000 	mrseq	r0, (UNDEF: 0)
     7b4:	069d1e9c 			; <UNDEFINED> instruction: 0x069d1e9c
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	00300000 	eorseq	r0, r0, r0
     7c0:	9c010000 	stcls	0, cr0, [r1], {-0}
     7c4:	000007f1 	strdeq	r0, [r0], -r1
     7c8:	0006ae1f 	andeq	sl, r6, pc, lsl lr
     7cc:	00000000 	andeq	r0, r0, r0
     7d0:	06ba2000 	ldrteq	r2, [sl], r0
     7d4:	51010000 	mrspl	r0, (UNDEF: 1)
     7d8:	00000021 	andeq	r0, r0, r1, lsr #32
     7dc:	06ba1f00 	ldrteq	r1, [sl], r0, lsl #30
     7e0:	00600000 	rsbeq	r0, r0, r0
     7e4:	ae1f0000 	cdpge	0, 1, cr0, cr15, cr0, {0}
     7e8:	80000006 	andhi	r0, r0, r6
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	0b5c1900 	bleq	1706bf8 <__Stack_Size+0x17067f8>
     7f4:	7f010000 	svcvc	0x00010000
     7f8:	00022801 	andeq	r2, r2, r1, lsl #16
     7fc:	00002808 	andeq	r2, r0, r8, lsl #16
     800:	6b9c0100 	blvs	fe700c08 <SCS_BASE+0x1e6f2c08>
     804:	22000008 	andcs	r0, r0, #8
     808:	00746164 	rsbseq	r6, r4, r4, ror #2
     80c:	65017f01 	strvs	r7, [r1, #-3841]	; 0xf01
     810:	ba000000 	blt	818 <__Stack_Size+0x418>
     814:	1b000000 	blne	81c <__Stack_Size+0x41c>
     818:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     81c:	00001962 	andeq	r1, r0, r2, ror #18
     820:	00000834 	andeq	r0, r0, r4, lsr r8
     824:	0251011c 	subseq	r0, r1, #28, 2
     828:	011c4008 	tsteq	ip, r8
     82c:	000c0550 	andeq	r0, ip, r0, asr r5
     830:	00400138 	subeq	r0, r0, r8, lsr r1
     834:	00023c1b 	andeq	r3, r2, fp, lsl ip
     838:	00197e08 	andseq	r7, r9, r8, lsl #28
     83c:	00085100 	andeq	r5, r8, r0, lsl #2
     840:	51011c00 	tstpl	r1, r0, lsl #24
     844:	1c007402 	cfstrsne	mvf7, [r0], {2}
     848:	0c055001 	stceq	0, cr5, [r5], {1}
     84c:	40013800 	andmi	r3, r1, r0, lsl #16
     850:	02441d00 	subeq	r1, r4, #0, 26
     854:	19940800 	ldmibne	r4, {fp}
     858:	011c0000 	tsteq	ip, r0
     85c:	40080251 	andmi	r0, r8, r1, asr r2
     860:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     864:	0138000c 	teqeq	r8, ip
     868:	19000040 	stmdbne	r0, {r6}
     86c:	00000110 	andeq	r0, r0, r0, lsl r1
     870:	00018b01 	andeq	r8, r1, r1, lsl #22
     874:	4a000000 	bmi	87c <__Stack_Size+0x47c>
     878:	01000000 	mrseq	r0, (UNDEF: 0)
     87c:	0008d39c 	muleq	r8, ip, r3
     880:	069c2300 	ldreq	r2, [ip], r0, lsl #6
     884:	8b010000 	blhi	4088c <__Stack_Size+0x4048c>
     888:	00006501 	andeq	r6, r0, r1, lsl #10
     88c:	0000db00 	andeq	sp, r0, r0, lsl #22
     890:	09e32400 	stmibeq	r3!, {sl, sp}^
     894:	8d010000 	stchi	0, cr0, [r1, #-0]
     898:	00006501 	andeq	r6, r0, r1, lsl #10
     89c:	00012d00 	andeq	r2, r1, r0, lsl #26
     8a0:	00001b00 	andeq	r1, r0, r0, lsl #22
     8a4:	07f10000 	ldrbeq	r0, [r1, r0]!
     8a8:	08b50000 	ldmeq	r5!, {}	; <UNPREDICTABLE>
     8ac:	011c0000 	tsteq	ip, r0
     8b0:	30740250 	rsbscc	r0, r4, r0, asr r2
     8b4:	00001b00 	andeq	r1, r0, r0, lsl #22
     8b8:	07f10000 	ldrbeq	r0, [r1, r0]!
     8bc:	08c90000 	stmiaeq	r9, {}^	; <UNPREDICTABLE>
     8c0:	011c0000 	tsteq	ip, r0
     8c4:	30750250 	rsbscc	r0, r5, r0, asr r2
     8c8:	00002500 	andeq	r2, r0, r0, lsl #10
     8cc:	07f10000 	ldrbeq	r0, [r1, r0]!
     8d0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     8d4:	00000988 	andeq	r0, r0, r8, lsl #19
     8d8:	50019701 	andpl	r9, r1, r1, lsl #14
     8dc:	12080002 	andne	r0, r8, #2
     8e0:	01000000 	mrseq	r0, (UNDEF: 0)
     8e4:	0009119c 	muleq	r9, ip, r1
     8e8:	74732200 	ldrbtvc	r2, [r3], #-512	; 0x200
     8ec:	97010072 	smlsdxls	r1, r2, r0, r0
     8f0:	00091101 	andeq	r1, r9, r1, lsl #2
     8f4:	00016100 	andeq	r6, r1, r0, lsl #2
     8f8:	00692600 	rsbeq	r2, r9, r0, lsl #12
     8fc:	c7019901 	strgt	r9, [r1, -r1, lsl #18]
     900:	82000006 	andhi	r0, r0, #6
     904:	27000001 	strcs	r0, [r0, -r1]
     908:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     90c:	000007f1 	strdeq	r0, [r0], -r1
     910:	17041000 	strne	r1, [r4, -r0]
     914:	02000009 	andeq	r0, r0, #9
     918:	09de0801 	ldmibeq	lr, {r0, fp}^
     91c:	79190000 	ldmdbvc	r9, {}	; <UNPREDICTABLE>
     920:	01000004 	tsteq	r0, r4
     924:	026201a0 	rsbeq	r0, r2, #160, 2	; 0x28
     928:	00340800 	eorseq	r0, r4, r0, lsl #16
     92c:	9c010000 	stcls	0, cr0, [r1], {-0}
     930:	00000967 	andeq	r0, r0, r7, ror #18
     934:	0002c923 	andeq	ip, r2, r3, lsr #18
     938:	01a00100 	lsleq	r0, r0, #2
     93c:	00000053 	andeq	r0, r0, r3, asr r0
     940:	000001de 	ldrdeq	r0, [r0], -lr
     944:	0009e324 	andeq	lr, r9, r4, lsr #6
     948:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
     94c:	00000053 	andeq	r0, r0, r3, asr r0
     950:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     954:	00028027 	andeq	r8, r2, r7, lsr #32
     958:	0007f108 	andeq	pc, r7, r8, lsl #2
     95c:	02962500 	addseq	r2, r6, #0, 10
     960:	07f10800 	ldrbeq	r0, [r1, r0, lsl #16]!
     964:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     968:	00000271 	andeq	r0, r0, r1, ror r2
     96c:	9601ad01 	strls	sl, [r1], -r1, lsl #26
     970:	14080002 	strne	r0, [r8], #-2
     974:	01000000 	mrseq	r0, (UNDEF: 0)
     978:	0009ad9c 	muleq	r9, ip, sp
     97c:	033f2300 	teqeq	pc, #0, 6
     980:	ad010000 	stcge	0, cr0, [r1, #-0]
     984:	00005301 	andeq	r5, r0, r1, lsl #6
     988:	00021d00 	andeq	r1, r2, r0, lsl #26
     98c:	02a01b00 	adceq	r1, r0, #0, 22
     990:	091e0800 	ldmdbeq	lr, {fp}
     994:	09a30000 	stmibeq	r3!, {}	; <UNPREDICTABLE>
     998:	011c0000 	tsteq	ip, r0
     99c:	00740450 	rsbseq	r0, r4, r0, asr r4
     9a0:	25002538 	strcs	r2, [r0, #-1336]	; 0x538
     9a4:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     9a8:	0000091e 	andeq	r0, r0, lr, lsl r9
     9ac:	04191900 	ldreq	r1, [r9], #-2304	; 0x900
     9b0:	b3010000 	movwlt	r0, #4096	; 0x1000
     9b4:	0002aa01 	andeq	sl, r2, r1, lsl #20
     9b8:	00001408 	andeq	r1, r0, r8, lsl #8
     9bc:	fb9c0100 	blx	fe700dc6 <SCS_BASE+0x1e6f2dc6>
     9c0:	23000009 	movwcs	r0, #9
     9c4:	00000142 	andeq	r0, r0, r2, asr #2
     9c8:	4101b301 	tstmi	r1, r1, lsl #6
     9cc:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     9d0:	1b000002 	blne	9e0 <__Stack_Size+0x5e0>
     9d4:	080002b4 	stmdaeq	r0, {r2, r4, r5, r7, r9}
     9d8:	00000967 	andeq	r0, r0, r7, ror #18
     9dc:	000009e9 	andeq	r0, r0, r9, ror #19
     9e0:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9e4:	25400074 	strbcs	r0, [r0, #-116]	; 0x74
     9e8:	02be2800 	adcseq	r2, lr, #0, 16
     9ec:	09670800 	stmdbeq	r7!, {fp}^
     9f0:	011c0000 	tsteq	ip, r0
     9f4:	01f30350 	mvnseq	r0, r0, asr r3
     9f8:	19000050 	stmdbne	r0, {r4, r6}
     9fc:	0000010c 	andeq	r0, r0, ip, lsl #2
     a00:	0001ba01 	andeq	fp, r1, r1, lsl #20
     a04:	4a000000 	bmi	a0c <__Stack_Size+0x60c>
     a08:	01000000 	mrseq	r0, (UNDEF: 0)
     a0c:	000a639c 	muleq	sl, ip, r3
     a10:	069c2300 	ldreq	r2, [ip], r0, lsl #6
     a14:	ba010000 	blt	40a1c <__Stack_Size+0x4061c>
     a18:	00006501 	andeq	r6, r0, r1, lsl #10
     a1c:	00026a00 	andeq	r6, r2, r0, lsl #20
     a20:	09e32400 	stmibeq	r3!, {sl, sp}^
     a24:	bc010000 	stclt	0, cr0, [r1], {-0}
     a28:	00006501 	andeq	r6, r0, r1, lsl #10
     a2c:	0002bc00 	andeq	fp, r2, r0, lsl #24
     a30:	00001b00 	andeq	r1, r0, r0, lsl #22
     a34:	19ae0000 	stmibne	lr!, {}	; <UNPREDICTABLE>
     a38:	0a450000 	beq	1140a40 <__Stack_Size+0x1140640>
     a3c:	011c0000 	tsteq	ip, r0
     a40:	30740250 	rsbscc	r0, r4, r0, asr r2
     a44:	00001b00 	andeq	r1, r0, r0, lsl #22
     a48:	19ae0000 	stmibne	lr!, {}	; <UNPREDICTABLE>
     a4c:	0a590000 	beq	1640a54 <__Stack_Size+0x1640654>
     a50:	011c0000 	tsteq	ip, r0
     a54:	30750250 	rsbscc	r0, r5, r0, asr r2
     a58:	00002500 	andeq	r2, r0, r0, lsl #10
     a5c:	19ae0000 	stmibne	lr!, {}	; <UNPREDICTABLE>
     a60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     a64:	00000984 	andeq	r0, r0, r4, lsl #19
     a68:	be01c701 	cdplt	7, 0, cr12, cr1, cr1, {0}
     a6c:	12080002 	andne	r0, r8, #2
     a70:	01000000 	mrseq	r0, (UNDEF: 0)
     a74:	000aa19c 	muleq	sl, ip, r1
     a78:	74732200 	ldrbtvc	r2, [r3], #-512	; 0x200
     a7c:	c7010072 	smlsdxgt	r1, r2, r0, r0
     a80:	00091101 	andeq	r1, r9, r1, lsl #2
     a84:	0002f000 	andeq	pc, r2, r0
     a88:	00692600 	rsbeq	r2, r9, r0, lsl #12
     a8c:	c701c901 	strgt	ip, [r1, -r1, lsl #18]
     a90:	11000006 	tstne	r0, r6
     a94:	27000003 	strcs	r0, [r0, -r3]
     a98:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     a9c:	000019ae 	andeq	r1, r0, lr, lsr #19
     aa0:	04751900 	ldrbteq	r1, [r5], #-2304	; 0x900
     aa4:	d0010000 	andle	r0, r1, r0
     aa8:	00000001 	andeq	r0, r0, r1
     aac:	00003400 	andeq	r3, r0, r0, lsl #8
     ab0:	ea9c0100 	b	fe700eb8 <SCS_BASE+0x1e6f2eb8>
     ab4:	2300000a 	movwcs	r0, #10
     ab8:	000002c9 	andeq	r0, r0, r9, asr #5
     abc:	5301d001 	movwpl	sp, #4097	; 0x1001
     ac0:	6d000000 	stcvs	0, cr0, [r0, #-0]
     ac4:	24000003 	strcs	r0, [r0], #-3
     ac8:	000009e3 	andeq	r0, r0, r3, ror #19
     acc:	5301d201 	movwpl	sp, #4609	; 0x1201
     ad0:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     ad4:	27000003 	strcs	r0, [r0, -r3]
     ad8:	00000000 	andeq	r0, r0, r0
     adc:	000019ae 	andeq	r1, r0, lr, lsr #19
     ae0:	00000025 	andeq	r0, r0, r5, lsr #32
     ae4:	0019ae00 	andseq	sl, r9, r0, lsl #28
     ae8:	6d190000 	ldcvs	0, cr0, [r9, #-0]
     aec:	01000002 	tsteq	r0, r2
     af0:	000001dd 	ldrdeq	r0, [r0], -sp
     af4:	00140000 	andseq	r0, r4, r0
     af8:	9c010000 	stcls	0, cr0, [r1], {-0}
     afc:	00000b30 	andeq	r0, r0, r0, lsr fp
     b00:	00033f23 	andeq	r3, r3, r3, lsr #30
     b04:	01dd0100 	bicseq	r0, sp, r0, lsl #2
     b08:	00000053 	andeq	r0, r0, r3, asr r0
     b0c:	000003ac 	andeq	r0, r0, ip, lsr #7
     b10:	0000001b 	andeq	r0, r0, fp, lsl r0
     b14:	000aa100 	andeq	sl, sl, r0, lsl #2
     b18:	000b2600 	andeq	r2, fp, r0, lsl #12
     b1c:	50011c00 	andpl	r1, r1, r0, lsl #24
     b20:	38007404 	stmdacc	r0, {r2, sl, ip, sp, lr}
     b24:	00250025 	eoreq	r0, r5, r5, lsr #32
     b28:	a1000000 	mrsge	r0, (UNDEF: 0)
     b2c:	0000000a 	andeq	r0, r0, sl
     b30:	00041519 	andeq	r1, r4, r9, lsl r5
     b34:	01e30100 	mvneq	r0, r0, lsl #2
     b38:	00000000 	andeq	r0, r0, r0
     b3c:	00000014 	andeq	r0, r0, r4, lsl r0
     b40:	0b7e9c01 	bleq	1fa7b4c <__Stack_Size+0x1fa774c>
     b44:	42230000 	eormi	r0, r3, #0
     b48:	01000001 	tsteq	r0, r1
     b4c:	004101e3 	subeq	r0, r1, r3, ror #3
     b50:	03cd0000 	biceq	r0, sp, #0
     b54:	001b0000 	andseq	r0, fp, r0
     b58:	ea000000 	b	b60 <__Stack_Size+0x760>
     b5c:	6c00000a 	stcvs	0, cr0, [r0], {10}
     b60:	1c00000b 	stcne	0, cr0, [r0], {11}
     b64:	74045001 	strvc	r5, [r4], #-1
     b68:	00254000 	eoreq	r4, r5, r0
     b6c:	00000028 	andeq	r0, r0, r8, lsr #32
     b70:	000aea00 	andeq	lr, sl, r0, lsl #20
     b74:	50011c00 	andpl	r1, r1, r0, lsl #24
     b78:	5001f303 	andpl	pc, r1, r3, lsl #6
     b7c:	6e290000 	cdpvs	0, 2, cr0, cr9, cr0, {0}
     b80:	01000006 	tsteq	r0, r6
     b84:	006501ea 	rsbeq	r0, r5, sl, ror #3
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	00200000 	eoreq	r0, r0, r0
     b90:	9c010000 	stcls	0, cr0, [r1], {-0}
     b94:	00020b19 	andeq	r0, r2, r9, lsl fp
     b98:	01f60100 	mvnseq	r0, r0, lsl #2
     b9c:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     ba0:	0000002c 	andeq	r0, r0, ip, lsr #32
     ba4:	0beb9c01 	bleq	ffae7bb0 <SCS_BASE+0x1fad9bb0>
     ba8:	72230000 	eorvc	r0, r3, #0
     bac:	0100000c 	tsteq	r0, ip
     bb0:	004101f6 	strdeq	r0, [r1], #-22	; 0xffffffea
     bb4:	03f90000 	mvnseq	r0, #0
     bb8:	da1b0000 	ble	6c0bc0 <__Stack_Size+0x6c07c0>
     bbc:	bf080002 	svclt	0x00080002
     bc0:	cd000019 	stcgt	0, cr0, [r0, #-100]	; 0xffffff9c
     bc4:	1c00000b 	stcne	0, cr0, [r0], {11}
     bc8:	31015001 	tstcc	r1, r1
     bcc:	02ec1b00 	rsceq	r1, ip, #0, 22
     bd0:	19bf0800 	ldmibne	pc!, {fp}	; <UNPREDICTABLE>
     bd4:	0be10000 	bleq	ff840bdc <SCS_BASE+0x1f832bdc>
     bd8:	011c0000 	tsteq	ip, r0
     bdc:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
     be0:	02f62500 	rscseq	r2, r6, #0, 10
     be4:	19bf0800 	ldmibne	pc!, {fp}	; <UNPREDICTABLE>
     be8:	2a000000 	bcs	bf0 <__Stack_Size+0x7f0>
     bec:	00000512 	andeq	r0, r0, r2, lsl r5
     bf0:	5303c601 	movwpl	ip, #13825	; 0x3601
     bf4:	fc000000 	stc2	0, cr0, [r0], {-0}
     bf8:	2e080002 	cdpcs	0, 0, cr0, cr8, cr2, {0}
     bfc:	01000000 	mrseq	r0, (UNDEF: 0)
     c00:	000c449c 	muleq	ip, ip, r4
     c04:	70622200 	rsbvc	r2, r2, r0, lsl #4
     c08:	c6010041 	strgt	r0, [r1], -r1, asr #32
     c0c:	00091103 	andeq	r1, r9, r3, lsl #2
     c10:	00043400 	andeq	r3, r4, r0, lsl #8
     c14:	70622200 	rsbvc	r2, r2, r0, lsl #4
     c18:	c6010042 	strgt	r0, [r1], -r2, asr #32
     c1c:	00091103 	andeq	r1, r9, r3, lsl #2
     c20:	00045500 	andeq	r5, r4, r0, lsl #10
     c24:	01b62b00 			; <UNDEFINED> instruction: 0x01b62b00
     c28:	c6010000 	strgt	r0, [r1], -r0
     c2c:	0006c703 	andeq	ip, r6, r3, lsl #14
     c30:	24520100 	ldrbcs	r0, [r2], #-256	; 0x100
     c34:	00000011 	andeq	r0, r0, r1, lsl r0
     c38:	5303c801 	movwpl	ip, #14337	; 0x3801
     c3c:	76000000 	strvc	r0, [r0], -r0
     c40:	00000004 	andeq	r0, r0, r4
     c44:	000c9a2a 	andeq	r9, ip, sl, lsr #20
     c48:	03d40100 	bicseq	r0, r4, #0, 2
     c4c:	00000053 	andeq	r0, r0, r3, asr r0
     c50:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     c54:	00000024 	andeq	r0, r0, r4, lsr #32
     c58:	0c8f9c01 	stceq	12, cr9, [pc], {1}
     c5c:	76230000 	strtvc	r0, [r3], -r0
     c60:	01000005 	tsteq	r0, r5
     c64:	091103d4 	ldmdbeq	r1, {r2, r4, r6, r7, r8, r9}
     c68:	04af0000 	strteq	r0, [pc], #0	; c70 <__Stack_Size+0x870>
     c6c:	ca230000 	bgt	8c0c74 <__Stack_Size+0x8c0874>
     c70:	0100000b 	tsteq	r0, fp
     c74:	091103d4 	ldmdbeq	r1, {r2, r4, r6, r7, r8, r9}
     c78:	04cf0000 	strbeq	r0, [pc], #0	; c80 <__Stack_Size+0x880>
     c7c:	4b240000 	blmi	900c84 <__Stack_Size+0x900884>
     c80:	01000008 	tsteq	r0, r8
     c84:	005303d6 	ldrsbeq	r0, [r3], #-54	; 0xffffffca
     c88:	04fd0000 	ldrbteq	r0, [sp], #0
     c8c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     c90:	000009f9 	strdeq	r0, [r0], -r9
     c94:	50041b01 	andpl	r1, r4, r1, lsl #22
     c98:	b8080003 	stmdalt	r8, {r0, r1}
     c9c:	01000000 	mrseq	r0, (UNDEF: 0)
     ca0:	000e319c 	muleq	lr, ip, r1
     ca4:	14322300 	ldrtne	r2, [r2], #-768	; 0x300
     ca8:	1b010000 	blne	40cb0 <__Stack_Size+0x408b0>
     cac:	00006504 	andeq	r6, r0, r4, lsl #10
     cb0:	00052c00 	andeq	r2, r5, r0, lsl #24
     cb4:	09b02300 	ldmibeq	r0!, {r8, r9, sp}
     cb8:	1b010000 	blne	40cc0 <__Stack_Size+0x408c0>
     cbc:	00004104 	andeq	r4, r0, r4, lsl #2
     cc0:	00054d00 	andeq	r4, r5, r0, lsl #26
     cc4:	04fe1a00 	ldrbteq	r1, [lr], #2560	; 0xa00
     cc8:	1d010000 	stcne	0, cr0, [r1, #-0]
     ccc:	00062f04 	andeq	r2, r6, r4, lsl #30
     cd0:	60910200 	addsvs	r0, r1, r0, lsl #4
     cd4:	00035e1b 	andeq	r5, r3, fp, lsl lr
     cd8:	0019d008 	andseq	sp, r9, r8
     cdc:	000ce800 	andeq	lr, ip, r0, lsl #16
     ce0:	50011c00 	andpl	r1, r1, r0, lsl #24
     ce4:	00007d02 	andeq	r7, r0, r2, lsl #26
     ce8:	0003841b 	andeq	r8, r3, fp, lsl r4
     cec:	0019e708 	andseq	lr, r9, r8, lsl #14
     cf0:	000cff00 	andeq	pc, ip, r0, lsl #30
     cf4:	50011c00 	andpl	r1, r1, r0, lsl #24
     cf8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     cfc:	1b004001 	blne	10d08 <__Stack_Size+0x10908>
     d00:	0800038a 	stmdaeq	r0, {r1, r3, r7, r8, r9}
     d04:	00000b94 	muleq	r0, r4, fp
     d08:	00000d12 	andeq	r0, r0, r2, lsl sp
     d0c:	0150011c 	cmpeq	r0, ip, lsl r1
     d10:	921b003a 	andsls	r0, fp, #58	; 0x3a
     d14:	f8080003 			; <UNDEFINED> instruction: 0xf8080003
     d18:	2f000019 	svccs	0x00000019
     d1c:	1c00000d 	stcne	0, cr0, [r0], {13}
     d20:	7d025101 	stfvcs	f5, [r2, #-4]
     d24:	50011c00 	andpl	r1, r1, r0, lsl #24
     d28:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     d2c:	1b004001 	blne	10d38 <__Stack_Size+0x10938>
     d30:	0800039e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9}
     d34:	00001a0e 	andeq	r1, r0, lr, lsl #20
     d38:	00000d53 	andeq	r0, r0, r3, asr sp
     d3c:	0252011c 	subseq	r0, r2, #28, 2
     d40:	011c0074 	tsteq	ip, r4, ror r0
     d44:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     d48:	50011c05 	andpl	r1, r1, r5, lsl #24
     d4c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     d50:	1b004001 	blne	10d5c <__Stack_Size+0x1095c>
     d54:	080003ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9}
     d58:	000019e7 	andeq	r1, r0, r7, ror #19
     d5c:	00000d6a 	andeq	r0, r0, sl, ror #26
     d60:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     d64:	0044000c 	subeq	r0, r4, ip
     d68:	b41b0040 	ldrlt	r0, [fp], #-64	; 0x40
     d6c:	94080003 	strls	r0, [r8], #-3
     d70:	7d00000b 	stcvc	0, cr0, [r0, #-44]	; 0xffffffd4
     d74:	1c00000d 	stcne	0, cr0, [r0], {13}
     d78:	3a015001 	bcc	54d84 <__Stack_Size+0x54984>
     d7c:	03bc1b00 			; <UNDEFINED> instruction: 0x03bc1b00
     d80:	19f80800 	ldmibne	r8!, {fp}^
     d84:	0d9a0000 	ldceq	0, cr0, [sl]
     d88:	011c0000 	tsteq	ip, r0
     d8c:	007d0251 	rsbseq	r0, sp, r1, asr r2
     d90:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     d94:	0044000c 	subeq	r0, r4, ip
     d98:	c81b0040 	ldmdagt	fp, {r6}
     d9c:	0e080003 	cdpeq	0, 0, cr0, cr8, cr3, {0}
     da0:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
     da4:	1c00000d 	stcne	0, cr0, [r0], {13}
     da8:	31015201 	tstcc	r1, r1, lsl #4
     dac:	0351011c 	cmpeq	r1, #28, 2
     db0:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     db4:	0c055001 	stceq	0, cr5, [r5], {1}
     db8:	40004400 	andmi	r4, r0, r0, lsl #8
     dbc:	03d61b00 	bicseq	r1, r6, #0, 22
     dc0:	19e70800 	stmibne	r7!, {fp}^
     dc4:	0dd40000 	ldcleq	0, cr0, [r4]
     dc8:	011c0000 	tsteq	ip, r0
     dcc:	000c0550 	andeq	r0, ip, r0, asr r5
     dd0:	00400048 	subeq	r0, r0, r8, asr #32
     dd4:	0003dc1b 	andeq	sp, r3, fp, lsl ip
     dd8:	000b9408 	andeq	r9, fp, r8, lsl #8
     ddc:	000de700 	andeq	lr, sp, r0, lsl #14
     de0:	50011c00 	andpl	r1, r1, r0, lsl #24
     de4:	1b003a01 	blne	f5f0 <__Stack_Size+0xf1f0>
     de8:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
     dec:	000019f8 	strdeq	r1, [r0], -r8
     df0:	00000e04 	andeq	r0, r0, r4, lsl #28
     df4:	0251011c 	subseq	r0, r1, #28, 2
     df8:	011c007d 	tsteq	ip, sp, ror r0
     dfc:	000c0550 	andeq	r0, ip, r0, asr r5
     e00:	00400048 	subeq	r0, r0, r8, asr #32
     e04:	0003f01b 	andeq	pc, r3, fp, lsl r0	; <UNPREDICTABLE>
     e08:	001a0e08 	andseq	r0, sl, r8, lsl #28
     e0c:	000e2700 	andeq	r2, lr, r0, lsl #14
     e10:	52011c00 	andpl	r1, r1, #0, 24
     e14:	011c3101 	tsteq	ip, r1, lsl #2
     e18:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     e1c:	50011c05 	andpl	r1, r1, r5, lsl #24
     e20:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
     e24:	27004000 	strcs	r4, [r0, -r0]
     e28:	080003f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9}
     e2c:	00001a29 	andeq	r1, r0, r9, lsr #20
     e30:	09641900 	stmdbeq	r4!, {r8, fp, ip}^
     e34:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     e38:	00040802 	andeq	r0, r4, r2, lsl #16
     e3c:	0003f008 	andeq	pc, r3, r8
     e40:	fa9c0100 	blx	fe701248 <SCS_BASE+0x1e6f3248>
     e44:	2c000011 	stccs	0, cr0, [r0], {17}
     e48:	00000b4d 	andeq	r0, r0, sp, asr #22
     e4c:	53020b01 	movwpl	r0, #11009	; 0x2b01
     e50:	00000000 	andeq	r0, r0, r0
     e54:	000cbb24 	andeq	fp, ip, r4, lsr #22
     e58:	020c0100 	andeq	r0, ip, #0, 2
     e5c:	00000065 	andeq	r0, r0, r5, rrx
     e60:	00000579 	andeq	r0, r0, r9, ror r5
     e64:	0000ea1a 	andeq	lr, r0, sl, lsl sl
     e68:	020d0100 	andeq	r0, sp, #0, 2
     e6c:	000011fa 	strdeq	r1, [r0], -sl
     e70:	26489102 	strbcs	r9, [r8], -r2, lsl #2
     e74:	0e010069 	cdpeq	0, 0, cr0, cr1, cr9, {3}
     e78:	0006c702 	andeq	ip, r6, r2, lsl #14
     e7c:	0005a300 	andeq	sl, r5, r0, lsl #6
     e80:	04402c00 	strbeq	r2, [r0], #-3072	; 0xc00
     e84:	12010000 	andne	r0, r1, #0
     e88:	00006502 	andeq	r6, r0, r2, lsl #10
     e8c:	57240000 	strpl	r0, [r4, -r0]!
     e90:	01000005 	tsteq	r0, r5
     e94:	00650213 	rsbeq	r0, r5, r3, lsl r2
     e98:	05ef0000 	strbeq	r0, [pc, #0]!	; ea0 <__Stack_Size+0xaa0>
     e9c:	9c2d0000 	stcls	0, cr0, [sp], #-0
     ea0:	20080004 	andcs	r0, r8, r4
     ea4:	cd000001 	stcgt	0, cr0, [r0, #-4]
     ea8:	2400000f 	strcs	r0, [r0], #-15
     eac:	00000433 	andeq	r0, r0, r3, lsr r4
     eb0:	41024f01 	tstmi	r2, r1, lsl #30
     eb4:	0f000000 	svceq	0x00000000
     eb8:	1a000006 	bne	ed8 <__Stack_Size+0xad8>
     ebc:	00000448 	andeq	r0, r0, r8, asr #8
     ec0:	76025001 	strvc	r5, [r2], -r1
     ec4:	02000000 	andeq	r0, r0, #0
     ec8:	6b1a4091 	blvs	691114 <__Stack_Size+0x690d14>
     ecc:	01000003 	tsteq	r0, r3
     ed0:	120a0252 	andne	r0, sl, #536870917	; 0x20000005
     ed4:	91030000 	mrsls	r0, (UNDEF: 3)
     ed8:	d51a7fbe 	ldrle	r7, [sl, #-4030]	; 0xfbe
     edc:	01000003 	tsteq	r0, r3
     ee0:	120f0253 	andne	r0, pc, #805306373	; 0x30000005
     ee4:	91030000 	mrsls	r0, (UNDEF: 3)
     ee8:	131a7fbf 	tstne	sl, #764	; 0x2fc
     eec:	01000007 	tsteq	r0, r7
     ef0:	00760255 	rsbseq	r0, r6, r5, asr r2
     ef4:	91020000 	mrsls	r0, (UNDEF: 2)
     ef8:	06ce2e44 	strbeq	r2, [lr], r4, asr #28
     efc:	056c0000 	strbeq	r0, [ip, #-0]!
     f00:	00040800 	andeq	r0, r4, r0, lsl #16
     f04:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
     f08:	04ca2702 	strbeq	r2, [sl], #1794	; 0x702
     f0c:	1a3f0800 	bne	fc2f14 <__Stack_Size+0xfc2b14>
     f10:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
     f14:	46080004 	strmi	r0, [r8], -r4
     f18:	2600001a 			; <UNDEFINED> instruction: 0x2600001a
     f1c:	1c00000f 	stcne	0, cr0, [r0], {15}
     f20:	08025001 	stmdaeq	r2, {r0, ip, lr}
     f24:	0a270035 	beq	9c1000 <__Stack_Size+0x9c0c00>
     f28:	57080005 	strpl	r0, [r8, -r5]
     f2c:	2700001a 	smladcs	r0, sl, r0, r0
     f30:	0800051e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl}
     f34:	000009ad 	andeq	r0, r0, sp, lsr #19
     f38:	00052c27 	andeq	r2, r5, r7, lsr #24
     f3c:	001a6c08 	andseq	r6, sl, r8, lsl #24
     f40:	05341b00 	ldreq	r1, [r4, #-2816]!	; 0xb00
     f44:	0a630800 	beq	18c2f4c <__Stack_Size+0x18c2b4c>
     f48:	0f580000 	svceq	0x00580000
     f4c:	011c0000 	tsteq	ip, r0
     f50:	15030550 	strne	r0, [r3, #-1360]	; 0x550
     f54:	00080027 	andeq	r0, r8, r7, lsr #32
     f58:	0005401b 	andeq	r4, r5, fp, lsl r0
     f5c:	001a7308 	andseq	r7, sl, r8, lsl #6
     f60:	000f7200 	andeq	r7, pc, r0, lsl #4
     f64:	51011c00 	tstpl	r1, r0, lsl #24
     f68:	011c3101 	tsteq	ip, r1, lsl #2
     f6c:	4a400350 	bmi	1001cb4 <__Stack_Size+0x10018b4>
     f70:	461b0024 	ldrmi	r0, [fp], -r4, lsr #32
     f74:	94080005 	strls	r0, [r8], #-5
     f78:	8600000b 	strhi	r0, [r0], -fp
     f7c:	1c00000f 	stcne	0, cr0, [r0], {15}
     f80:	08025001 	stmdaeq	r2, {r0, ip, lr}
     f84:	5a270064 	bpl	9c111c <__Stack_Size+0x9c0d1c>
     f88:	e5080005 	str	r0, [r8, #-5]
     f8c:	1b000006 	blne	fac <__Stack_Size+0xbac>
     f90:	08000574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl}
     f94:	00001a73 	andeq	r1, r0, r3, ror sl
     f98:	00000faa 	andeq	r0, r0, sl, lsr #31
     f9c:	0251011c 	subseq	r0, r1, #28, 2
     fa0:	011c007a 	tsteq	ip, sl, ror r0
     fa4:	4a400350 	bmi	1001cec <__Stack_Size+0x10018ec>
     fa8:	94270024 	strtls	r0, [r7], #-36	; 0x24
     fac:	6c080005 	stcvs	0, cr0, [r8], {5}
     fb0:	2700001a 	smladcs	r0, sl, r0, r0
     fb4:	080005b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl}
     fb8:	00000a63 	andeq	r0, r0, r3, ror #20
     fbc:	0005bc1d 	andeq	fp, r5, sp, lsl ip
     fc0:	000b9408 	andeq	r9, fp, r8, lsl #8
     fc4:	50011c00 	andpl	r1, r1, r0, lsl #24
     fc8:	00640802 	rsbeq	r0, r4, r2, lsl #16
     fcc:	05ca2d00 	strbeq	r2, [sl, #3328]	; 0xd00
     fd0:	00120800 	andseq	r0, r2, r0, lsl #16
     fd4:	10200000 	eorne	r0, r0, r0
     fd8:	3a240000 	bcc	900fe0 <__Stack_Size+0x900be0>
     fdc:	0100000a 	tsteq	r0, sl
     fe0:	069202cd 	ldreq	r0, [r2], sp, asr #5
     fe4:	06460000 	strbeq	r0, [r6], -r0
     fe8:	63240000 	teqvs	r4, #0
     fec:	01000001 	tsteq	r0, r1
     ff0:	004102ce 	subeq	r0, r1, lr, asr #5
     ff4:	06650000 	strbteq	r0, [r5], -r0
     ff8:	d4270000 	strtle	r0, [r7], #-0
     ffc:	8a080005 	bhi	201018 <__Stack_Size+0x200c18>
    1000:	1b00001a 	blne	1070 <__Stack_Size+0xc70>
    1004:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1008:	00000b94 	muleq	r0, r4, fp
    100c:	00001017 	andeq	r1, r0, r7, lsl r0
    1010:	0250011c 	subseq	r0, r0, #28, 2
    1014:	2f006408 	svccs	0x00006408
    1018:	080005dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl}
    101c:	00007902 	andeq	r7, r0, r2, lsl #18
    1020:	00069d30 	andeq	r9, r6, r0, lsr sp
    1024:	00065800 	andeq	r5, r6, r0, lsl #16
    1028:	00000408 	andeq	r0, r0, r8, lsl #8
    102c:	03070100 	movweq	r0, #28928	; 0x7100
    1030:	00001047 	andeq	r1, r0, r7, asr #32
    1034:	0006ba1f 	andeq	fp, r6, pc, lsl sl
    1038:	00069300 	andeq	r9, r6, r0, lsl #6
    103c:	06ae1f00 	strteq	r1, [lr], r0, lsl #30
    1040:	06a70000 	strteq	r0, [r7], r0
    1044:	1b000000 	blne	104c <__Stack_Size+0xc4c>
    1048:	08000428 	stmdaeq	r0, {r3, r5, sl}
    104c:	00001a91 	muleq	r0, r1, sl
    1050:	0000105e 	andeq	r1, r0, lr, asr r0
    1054:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1058:	010c000c 	tsteq	ip, ip
    105c:	301b0040 	andscc	r0, fp, r0, asr #32
    1060:	ad080004 	stcge	0, cr0, [r8, #-16]
    1064:	7b00001a 	blvc	10d4 <__Stack_Size+0xcd4>
    1068:	1c000010 	stcne	0, cr0, [r0], {16}
    106c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1070:	50011c20 	andpl	r1, r1, r0, lsr #24
    1074:	0c000c05 	stceq	12, cr0, [r0], {5}
    1078:	1b004001 	blne	11084 <__Stack_Size+0x10c84>
    107c:	08000452 	stmdaeq	r0, {r1, r4, r6, sl}
    1080:	00000c44 	andeq	r0, r0, r4, asr #24
    1084:	0000108f 	andeq	r1, r0, pc, lsl #1
    1088:	0250011c 	subseq	r0, r0, #28, 2
    108c:	1b000077 	blne	1270 <__Stack_Size+0xe70>
    1090:	08000496 	stmdaeq	r0, {r1, r2, r4, r7, sl}
    1094:	00000beb 	andeq	r0, r0, fp, ror #23
    1098:	000010b1 	strheq	r1, [r0], -r1	; <UNPREDICTABLE>
    109c:	0152011c 	cmpeq	r2, ip, lsl r1
    10a0:	51011c35 	tstpl	r1, r5, lsr ip
    10a4:	270f0305 	strcs	r0, [pc, -r5, lsl #6]
    10a8:	011c0800 	tsteq	ip, r0, lsl #16
    10ac:	00770250 	rsbseq	r0, r7, r0, asr r2
    10b0:	05c81b00 	strbeq	r1, [r8, #2816]	; 0xb00
    10b4:	0beb0800 	bleq	ffac30bc <SCS_BASE+0x1fab50bc>
    10b8:	10d30000 	sbcsne	r0, r3, r0
    10bc:	011c0000 	tsteq	ip, r0
    10c0:	1c350152 	ldfnes	f0, [r5], #-328	; 0xfffffeb8
    10c4:	03055101 	movweq	r5, #20737	; 0x5101
    10c8:	08002731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, sp}
    10cc:	0250011c 	subseq	r0, r0, #28, 2
    10d0:	1b000077 	blne	12b4 <__Stack_Size+0xeb4>
    10d4:	080005e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl}
    10d8:	00000beb 	andeq	r0, r0, fp, ror #23
    10dc:	000010f5 	strdeq	r1, [r0], -r5
    10e0:	0152011c 	cmpeq	r2, ip, lsl r1
    10e4:	51011c36 	tstpl	r1, r6, lsr ip
    10e8:	27370305 	ldrcs	r0, [r7, -r5, lsl #6]!
    10ec:	011c0800 	tsteq	ip, r0, lsl #16
    10f0:	00770250 	rsbseq	r0, r7, r0, asr r2
    10f4:	05ee2700 	strbeq	r2, [lr, #1792]!	; 0x700
    10f8:	1ac30800 	bne	ff0c3100 <SCS_BASE+0x1f0b5100>
    10fc:	fa1b0000 	blx	6c1104 <__Stack_Size+0x6c0d04>
    1100:	eb080005 	bl	20111c <__Stack_Size+0x200d1c>
    1104:	2000000b 	andcs	r0, r0, fp
    1108:	1c000011 	stcne	0, cr0, [r0], {17}
    110c:	37015201 	strcc	r5, [r1, -r1, lsl #4]
    1110:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1114:	00273e03 	eoreq	r3, r7, r3, lsl #28
    1118:	50011c08 	andpl	r1, r1, r8, lsl #24
    111c:	00007702 	andeq	r7, r0, r2, lsl #14
    1120:	0006061b 	andeq	r0, r6, fp, lsl r6
    1124:	000a6308 	andeq	r6, sl, r8, lsl #6
    1128:	00113700 	andseq	r3, r1, r0, lsl #14
    112c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1130:	27460305 	strbcs	r0, [r6, -r5, lsl #6]
    1134:	27000800 	strcs	r0, [r0, -r0, lsl #16]
    1138:	08000682 	stmdaeq	r0, {r1, r7, r9, sl}
    113c:	00000c8f 	andeq	r0, r0, pc, lsl #25
    1140:	0006d01b 	andeq	sp, r6, fp, lsl r0
    1144:	001aad08 	andseq	sl, sl, r8, lsl #26
    1148:	00115d00 	andseq	r5, r1, r0, lsl #26
    114c:	51011c00 	tstpl	r1, r0, lsl #24
    1150:	1c200802 	stcne	8, cr0, [r0], #-8
    1154:	0c055001 	stceq	0, cr5, [r5], {1}
    1158:	40010c00 	andmi	r0, r1, r0, lsl #24
    115c:	06ea1b00 	strbteq	r1, [sl], r0, lsl #22
    1160:	197e0800 	ldmdbne	lr!, {fp}^
    1164:	11740000 	cmnne	r4, r0
    1168:	011c0000 	tsteq	ip, r0
    116c:	000c0550 	andeq	r0, ip, r0, asr r5
    1170:	00400138 	subeq	r0, r0, r8, lsr r1
    1174:	0006f21b 	andeq	pc, r6, fp, lsl r2	; <UNPREDICTABLE>
    1178:	00199408 	andseq	r9, r9, r8, lsl #8
    117c:	00119100 	andseq	r9, r1, r0, lsl #2
    1180:	51011c00 	tstpl	r1, r0, lsl #24
    1184:	1c400802 	mcrrne	8, 0, r0, r0, cr2
    1188:	0c055001 	stceq	0, cr5, [r5], {1}
    118c:	40013800 	andmi	r3, r1, r0, lsl #16
    1190:	07641b00 	strbeq	r1, [r4, -r0, lsl #22]!
    1194:	1a910800 	bne	fe44319c <SCS_BASE+0x1e43519c>
    1198:	11ae0000 			; <UNDEFINED> instruction: 0x11ae0000
    119c:	011c0000 	tsteq	ip, r0
    11a0:	20080251 	andcs	r0, r8, r1, asr r2
    11a4:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a8:	010c000c 	tsteq	ip, ip
    11ac:	90270040 	eorls	r0, r7, r0, asr #32
    11b0:	ae080007 	cdpge	0, 0, cr0, cr8, cr7, {0}
    11b4:	1b000019 	blne	1220 <__Stack_Size+0xe20>
    11b8:	080007a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl}
    11bc:	00000beb 	andeq	r0, r0, fp, ror #23
    11c0:	000011d9 	ldrdeq	r1, [r0], -r9
    11c4:	0152011c 	cmpeq	r2, ip, lsl r1
    11c8:	51011c37 	tstpl	r1, r7, lsr ip
    11cc:	27560305 	ldrbcs	r0, [r6, -r5, lsl #6]
    11d0:	011c0800 	tsteq	ip, r0, lsl #16
    11d4:	00770250 	rsbseq	r0, r7, r0, asr r2
    11d8:	07b01b00 	ldreq	r1, [r0, r0, lsl #22]!
    11dc:	08d30800 	ldmeq	r3, {fp}^
    11e0:	11f00000 	mvnsne	r0, r0
    11e4:	011c0000 	tsteq	ip, r0
    11e8:	66030550 			; <UNDEFINED> instruction: 0x66030550
    11ec:	00080027 	andeq	r0, r8, r7, lsr #32
    11f0:	0007c427 	andeq	ip, r7, r7, lsr #8
    11f4:	000a6308 	andeq	r6, sl, r8, lsl #6
    11f8:	17310000 	ldrne	r0, [r1, -r0]!
    11fc:	0a000009 	beq	1228 <__Stack_Size+0xe28>
    1200:	32000012 	andcc	r0, r0, #18
    1204:	00000116 	andeq	r0, r0, r6, lsl r1
    1208:	9c05000f 	stcls	0, cr0, [r5], {15}
    120c:	05000004 	streq	r0, [r0, #-4]
    1210:	00000687 	andeq	r0, r0, r7, lsl #13
    1214:	00060119 	andeq	r0, r6, r9, lsl r1
    1218:	04800100 	streq	r0, [r0], #256	; 0x100
    121c:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
    1220:	0000008c 	andeq	r0, r0, ip, lsl #1
    1224:	135c9c01 	cmpne	ip, #256	; 0x100
    1228:	fe270000 	cdp2	0, 2, cr0, cr7, cr0, {0}
    122c:	cb080007 	blgt	201250 <__Stack_Size+0x200e50>
    1230:	1b00001a 	blne	12a0 <__Stack_Size+0xea0>
    1234:	08000806 	stmdaeq	r0, {r1, r2, fp}
    1238:	00001ad2 	ldrdeq	r1, [r0], -r2
    123c:	00001248 	andeq	r1, r0, r8, asr #4
    1240:	0350011c 	cmpeq	r0, #28, 2
    1244:	00243c40 	eoreq	r3, r4, r0, asr #24
    1248:	00080a27 	andeq	r0, r8, r7, lsr #20
    124c:	001ae308 	andseq	lr, sl, r8, lsl #6
    1250:	081e1b00 	ldmdaeq	lr, {r8, r9, fp, ip}
    1254:	1aee0800 	bne	ffb8325c <SCS_BASE+0x1fb7525c>
    1258:	126b0000 	rsbne	r0, fp, #0
    125c:	011c0000 	tsteq	ip, r0
    1260:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    1264:	0a035001 	beq	d5270 <__Stack_Size+0xd4e70>
    1268:	3300401d 	movwcc	r4, #29
    126c:	0800082a 	stmdaeq	r0, {r1, r3, r5, fp}
    1270:	00001b05 	andeq	r1, r0, r5, lsl #22
    1274:	00001287 	andeq	r1, r0, r7, lsl #5
    1278:	0151011c 	cmpeq	r1, ip, lsl r1
    127c:	50011c31 	andpl	r1, r1, r1, lsr ip
    1280:	00010c05 	andeq	r0, r1, r5, lsl #24
    1284:	1b001082 	blne	5494 <__Stack_Size+0x5094>
    1288:	08000830 	stmdaeq	r0, {r4, r5, fp}
    128c:	00001b1c 	andeq	r1, r0, ip, lsl fp
    1290:	0000129a 	muleq	r0, sl, r2
    1294:	0150011c 	cmpeq	r0, ip, lsl r1
    1298:	361b0040 	ldrcc	r0, [fp], -r0, asr #32
    129c:	2d080008 	stccs	0, cr0, [r8, #-32]	; 0xffffffe0
    12a0:	ad00001b 	stcge	0, cr0, [r0, #-108]	; 0xffffff94
    12a4:	1c000012 	stcne	0, cr0, [r0], {18}
    12a8:	32015001 	andcc	r5, r1, #1
    12ac:	083c1b00 	ldmdaeq	ip!, {r8, r9, fp, ip}
    12b0:	1b3e0800 	blne	f832b8 <__Stack_Size+0xf82eb8>
    12b4:	12c00000 	sbcne	r0, r0, #0
    12b8:	011c0000 	tsteq	ip, r0
    12bc:	00300150 	eorseq	r0, r0, r0, asr r1
    12c0:	0008421b 	andeq	r4, r8, fp, lsl r2
    12c4:	001b5008 	andseq	r5, fp, r8
    12c8:	0012d300 	andseq	sp, r2, r0, lsl #6
    12cc:	50011c00 	andpl	r1, r1, r0, lsl #24
    12d0:	1b003001 	blne	d2dc <__Stack_Size+0xcedc>
    12d4:	0800084a 	stmdaeq	r0, {r1, r3, r6, fp}
    12d8:	00001b62 	andeq	r1, r0, r2, ror #22
    12dc:	000012e8 	andeq	r1, r0, r8, ror #5
    12e0:	0350011c 	cmpeq	r0, #28, 2
    12e4:	0004000a 	andeq	r0, r4, sl
    12e8:	0008561b 	andeq	r5, r8, fp, lsl r6
    12ec:	001b7408 	andseq	r7, fp, r8, lsl #8
    12f0:	00130400 	andseq	r0, r3, r0, lsl #8
    12f4:	51011c00 	tstpl	r1, r0, lsl #24
    12f8:	24404c03 	strbcs	r4, [r0], #-3075	; 0xc03
    12fc:	0350011c 	cmpeq	r0, #28, 2
    1300:	00243c40 	eoreq	r3, r4, r0, asr #24
    1304:	00085c1b 	andeq	r5, r8, fp, lsl ip
    1308:	001b8b08 	andseq	r8, fp, r8, lsl #22
    130c:	00131800 	andseq	r1, r3, r0, lsl #16
    1310:	50011c00 	andpl	r1, r1, r0, lsl #24
    1314:	00007402 	andeq	r7, r0, r2, lsl #8
    1318:	0008621b 	andeq	r6, r8, fp, lsl r2
    131c:	001b9d08 	andseq	r9, fp, r8, lsl #26
    1320:	00132c00 	andseq	r2, r3, r0, lsl #24
    1324:	50011c00 	andpl	r1, r1, r0, lsl #24
    1328:	00390802 	eorseq	r0, r9, r2, lsl #16
    132c:	00086c1b 	andeq	r6, r8, fp, lsl ip
    1330:	001bb308 	andseq	fp, fp, r8, lsl #6
    1334:	00133f00 	andseq	r3, r3, r0, lsl #30
    1338:	50011c00 	andpl	r1, r1, r0, lsl #24
    133c:	1b003201 	blne	db48 <__Stack_Size+0xd748>
    1340:	08000872 	stmdaeq	r0, {r1, r4, r5, r6, fp}
    1344:	00001bc5 	andeq	r1, r0, r5, asr #23
    1348:	00001352 	andeq	r1, r0, r2, asr r3
    134c:	0150011c 	cmpeq	r0, ip, lsl r1
    1350:	76270030 			; <UNDEFINED> instruction: 0x76270030
    1354:	d7080008 	strle	r0, [r8, -r8]
    1358:	0000001b 	andeq	r0, r0, fp, lsl r0
    135c:	000adb19 	andeq	sp, sl, r9, lsl fp
    1360:	04d10100 	ldrbeq	r0, [r1], #256	; 0x100
    1364:	08000884 	stmdaeq	r0, {r2, r7, fp}
    1368:	00000108 	andeq	r0, r0, r8, lsl #2
    136c:	14da9c01 	ldrbne	r9, [sl], #3073	; 0xc01
    1370:	491a0000 	ldmdbmi	sl, {}	; <UNPREDICTABLE>
    1374:	01000006 	tsteq	r0, r6
    1378:	053f04d7 	ldreq	r0, [pc, #-1239]!	; ea9 <__Stack_Size+0xaa9>
    137c:	91020000 	mrsls	r0, (UNDEF: 2)
    1380:	08aa1b5c 	stmiaeq	sl!, {r2, r3, r4, r6, r8, r9, fp, ip}
    1384:	1be30800 	blne	ff8c338c <SCS_BASE+0x1f8b538c>
    1388:	139b0000 	orrsne	r0, fp, #0
    138c:	011c0000 	tsteq	ip, r0
    1390:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    1394:	0250011c 	subseq	r0, r0, #28, 2
    1398:	1b000074 	blne	1570 <__Stack_Size+0x1170>
    139c:	080008c2 	stmdaeq	r0, {r1, r6, r7, fp}
    13a0:	00001be3 	andeq	r1, r0, r3, ror #23
    13a4:	000013bb 			; <UNDEFINED> instruction: 0x000013bb
    13a8:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    13ac:	00780091 			; <UNDEFINED> instruction: 0x00780091
    13b0:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    13b4:	0250011c 	subseq	r0, r0, #28, 2
    13b8:	1b000075 	blne	1594 <__Stack_Size+0x1194>
    13bc:	080008d8 	stmdaeq	r0, {r3, r4, r6, r7, fp}
    13c0:	00001be3 	andeq	r1, r0, r3, ror #23
    13c4:	000013db 	ldrdeq	r1, [r0], -fp
    13c8:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    13cc:	00780091 			; <UNDEFINED> instruction: 0x00780091
    13d0:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    13d4:	0250011c 	subseq	r0, r0, #28, 2
    13d8:	1b000075 	blne	15b4 <__Stack_Size+0x11b4>
    13dc:	080008ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp}
    13e0:	00001be3 	andeq	r1, r0, r3, ror #23
    13e4:	000013fb 	strdeq	r1, [r0], -fp
    13e8:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    13ec:	00780091 			; <UNDEFINED> instruction: 0x00780091
    13f0:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    13f4:	0250011c 	subseq	r0, r0, #28, 2
    13f8:	1b000075 	blne	15d4 <__Stack_Size+0x11d4>
    13fc:	0800090a 	stmdaeq	r0, {r1, r3, r8, fp}
    1400:	00001be3 	andeq	r1, r0, r3, ror #23
    1404:	0000141e 	andeq	r1, r0, lr, lsl r4
    1408:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    140c:	00780091 			; <UNDEFINED> instruction: 0x00780091
    1410:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1414:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1418:	0108000c 	tsteq	r8, ip
    141c:	261b0040 	ldrcs	r0, [fp], -r0, asr #32
    1420:	e3080009 	movw	r0, #32777	; 0x8009
    1424:	3e00001b 	mcrcc	0, 0, r0, cr0, cr11, {0}
    1428:	1c000014 	stcne	0, cr0, [r0], {20}
    142c:	91085101 	tstls	r8, r1, lsl #2
    1430:	22007800 	andcs	r7, r0, #0, 16
    1434:	1c1c2808 	ldcne	8, cr2, [ip], {8}
    1438:	74025001 	strvc	r5, [r2], #-1
    143c:	401b0000 	andsmi	r0, fp, r0
    1440:	e3080009 	movw	r0, #32777	; 0x8009
    1444:	5800001b 	stmdapl	r0, {r0, r1, r3, r4}
    1448:	1c000014 	stcne	0, cr0, [r0], {20}
    144c:	91025101 	tstls	r2, r1, lsl #2
    1450:	50011c5c 	andpl	r1, r1, ip, asr ip
    1454:	00007402 	andeq	r7, r0, r2, lsl #8
    1458:	0009561b 	andeq	r5, r9, fp, lsl r6
    145c:	001be308 	andseq	lr, fp, r8, lsl #6
    1460:	00147200 	andseq	r7, r4, r0, lsl #4
    1464:	51011c00 	tstpl	r1, r0, lsl #24
    1468:	1c5c9102 	ldfnep	f1, [ip], {2}
    146c:	79025001 	stmdbvc	r2, {r0, ip, lr}
    1470:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    1474:	ad080009 	stcge	0, cr0, [r8, #-36]	; 0xffffffdc
    1478:	8c00001a 	stchi	0, cr0, [r0], {26}
    147c:	1c000014 	stcne	0, cr0, [r0], {20}
    1480:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
    1484:	50011c00 	andpl	r1, r1, r0, lsl #24
    1488:	00007902 	andeq	r7, r0, r2, lsl #18
    148c:	0009661b 	andeq	r6, r9, fp, lsl r6
    1490:	001aad08 	andseq	sl, sl, r8, lsl #26
    1494:	0014a600 	andseq	sl, r4, r0, lsl #12
    1498:	51011c00 	tstpl	r1, r0, lsl #24
    149c:	1c007502 	cfstr32ne	mvfx7, [r0], {2}
    14a0:	74025001 	strvc	r5, [r2], #-1
    14a4:	6e1b0000 	cdpvs	0, 1, cr0, cr11, cr0, {0}
    14a8:	91080009 	tstls	r8, r9
    14ac:	c000001a 	andgt	r0, r0, sl, lsl r0
    14b0:	1c000014 	stcne	0, cr0, [r0], {20}
    14b4:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    14b8:	50011c00 	andpl	r1, r1, r0, lsl #24
    14bc:	00007402 	andeq	r7, r0, r2, lsl #8
    14c0:	0009761d 	andeq	r7, r9, sp, lsl r6
    14c4:	001bff08 	andseq	pc, fp, r8, lsl #30
    14c8:	51011c00 	tstpl	r1, r0, lsl #24
    14cc:	1c007602 	stcne	6, cr7, [r0], {2}
    14d0:	0c055001 	stceq	0, cr5, [r5], {1}
    14d4:	00300100 	eorseq	r0, r0, r0, lsl #2
    14d8:	4e190000 	cdpmi	0, 1, cr0, cr9, cr0, {0}
    14dc:	0100000a 	tsteq	r0, sl
    14e0:	098c0536 	stmibeq	ip, {r1, r2, r4, r5, r8, sl}
    14e4:	007c0800 	rsbseq	r0, ip, r0, lsl #16
    14e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    14ec:	0000157b 	andeq	r1, r0, fp, ror r5
    14f0:	0005251a 	andeq	r2, r5, sl, lsl r5
    14f4:	05380100 	ldreq	r0, [r8, #-256]!	; 0x100
    14f8:	00000583 	andeq	r0, r0, r3, lsl #11
    14fc:	1b6c9102 	blne	1b2590c <__Stack_Size+0x1b2550c>
    1500:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
    1504:	00001c15 	andeq	r1, r0, r5, lsl ip
    1508:	00001519 	andeq	r1, r0, r9, lsl r5
    150c:	0151011c 	cmpeq	r1, ip, lsl r1
    1510:	50011c30 	andpl	r1, r1, r0, lsr ip
    1514:	24474003 	strbcs	r4, [r7], #-3
    1518:	09a21b00 	stmibeq	r2!, {r8, r9, fp, ip}
    151c:	1c2c0800 	stcne	8, cr0, [ip], #-0
    1520:	152e0000 	strne	r0, [lr, #-0]!
    1524:	011c0000 	tsteq	ip, r0
    1528:	000a0350 	andeq	r0, sl, r0, asr r3
    152c:	bc1b0005 	ldclt	0, cr0, [fp], {5}
    1530:	3d080009 	stccc	0, cr0, [r8, #-36]	; 0xffffffdc
    1534:	4200001c 	andmi	r0, r0, #28
    1538:	1c000015 	stcne	0, cr0, [r0], {21}
    153c:	91025001 	tstls	r2, r1
    1540:	d41b006c 	ldrle	r0, [fp], #-108	; 0x6c
    1544:	3d080009 	stccc	0, cr0, [r8, #-36]	; 0xffffffdc
    1548:	5600001c 			; <UNDEFINED> instruction: 0x5600001c
    154c:	1c000015 	stcne	0, cr0, [r0], {21}
    1550:	91025001 	tstls	r2, r1
    1554:	ec1b006c 	ldc	0, cr0, [fp], {108}	; 0x6c
    1558:	3d080009 	stccc	0, cr0, [r8, #-36]	; 0xffffffdc
    155c:	6a00001c 	bvs	15d4 <__Stack_Size+0x11d4>
    1560:	1c000015 	stcne	0, cr0, [r0], {21}
    1564:	91025001 	tstls	r2, r1
    1568:	041d006c 	ldreq	r0, [sp], #-108	; 0x6c
    156c:	3d08000a 	stccc	0, cr0, [r8, #-40]	; 0xffffffd8
    1570:	1c00001c 	stcne	0, cr0, [r0], {28}
    1574:	91025001 	tstls	r2, r1
    1578:	3400006c 	strcc	r0, [r0], #-108	; 0x6c
    157c:	00000bec 	andeq	r0, r0, ip, ror #23
    1580:	06c79c01 	strbeq	r9, [r7], r1, lsl #24
    1584:	0a080000 	beq	20158c <__Stack_Size+0x20118c>
    1588:	00c00800 	sbceq	r0, r0, r0, lsl #16
    158c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1590:	0000170d 	andeq	r1, r0, sp, lsl #14
    1594:	00031535 	andeq	r1, r3, r5, lsr r5
    1598:	41d10100 	bicsmi	r0, r1, r0, lsl #2
    159c:	bf000000 	svclt	0x00000000
    15a0:	35000006 	strcc	r0, [r0, #-6]
    15a4:	00000a3a 	andeq	r0, r0, sl, lsr sl
    15a8:	0692e701 	ldreq	lr, [r2], r1, lsl #14
    15ac:	070b0000 	streq	r0, [fp, -r0]
    15b0:	63350000 	teqvs	r5, #0
    15b4:	01000001 	tsteq	r0, r1
    15b8:	000041e8 	andeq	r4, r0, r8, ror #3
    15bc:	00070b00 	andeq	r0, r7, r0, lsl #22
    15c0:	0a0e2700 	beq	38b1c8 <__Stack_Size+0x38adc8>
    15c4:	12140800 	andsne	r0, r4, #0, 16
    15c8:	12270000 	eorne	r0, r7, #0
    15cc:	5c08000a 	stcpl	0, cr0, [r8], {10}
    15d0:	27000013 	smladcs	r0, r3, r0, r0
    15d4:	08000a16 	stmdaeq	r0, {r1, r2, r4, r9, fp}
    15d8:	000014da 	ldrdeq	r1, [r0], -sl
    15dc:	000a1a27 	andeq	r1, sl, r7, lsr #20
    15e0:	00070c08 	andeq	r0, r7, r8, lsl #24
    15e4:	0a221b00 	beq	8881ec <__Stack_Size+0x887dec>
    15e8:	1c550800 	mrrcne	8, 0, r0, r5, cr0
    15ec:	15fa0000 	ldrbne	r0, [sl, #0]!
    15f0:	011c0000 	tsteq	ip, r0
    15f4:	280a0350 	stmdacs	sl, {r4, r6, r8, r9}
    15f8:	281b0023 	ldmdacs	fp, {r0, r1, r5}
    15fc:	6608000a 	strvs	r0, [r8], -sl
    1600:	0d00001c 	stceq	0, cr0, [r0, #-112]	; 0xffffff90
    1604:	1c000016 	stcne	0, cr0, [r0], {22}
    1608:	31015001 	tstcc	r1, r1
    160c:	0a301b00 	beq	c08214 <__Stack_Size+0xc07e14>
    1610:	1c770800 	ldclne	8, cr0, [r7], #-0
    1614:	16220000 	strtne	r0, [r2], -r0
    1618:	011c0000 	tsteq	ip, r0
    161c:	550a0350 	strpl	r0, [sl, #-848]	; 0x350
    1620:	361b0055 			; <UNDEFINED> instruction: 0x361b0055
    1624:	8808000a 	stmdahi	r8, {r1, r3}
    1628:	3500001c 	strcc	r0, [r0, #-28]
    162c:	1c000016 	stcne	0, cr0, [r0], {22}
    1630:	30015001 	andcc	r5, r1, r1
    1634:	0a3c1b00 	beq	f0823c <__Stack_Size+0xf07e3c>
    1638:	1c990800 	ldcne	8, cr0, [r9], {0}
    163c:	16480000 	strbne	r0, [r8], -r0
    1640:	011c0000 	tsteq	ip, r0
    1644:	003a0150 	eorseq	r0, sl, r0, asr r1
    1648:	000a461b 	andeq	r4, sl, fp, lsl r6
    164c:	000c8f08 	andeq	r8, ip, r8, lsl #30
    1650:	00166300 	andseq	r6, r6, r0, lsl #6
    1654:	51011c00 	tstpl	r1, r0, lsl #24
    1658:	39e10804 	stmibcc	r1!, {r2, fp}^
    165c:	50011c24 	andpl	r1, r1, r4, lsr #24
    1660:	1b003101 	blne	da6c <__Stack_Size+0xd66c>
    1664:	08000a56 	stmdaeq	r0, {r1, r2, r4, r6, r9, fp}
    1668:	00000b94 	muleq	r0, r4, fp
    166c:	00001677 	andeq	r1, r0, r7, ror r6
    1670:	0250011c 	subseq	r0, r0, #28, 2
    1674:	27004608 	strcs	r4, [r0, -r8, lsl #12]
    1678:	08000a5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, fp}
    167c:	00001caa 	andeq	r1, r0, sl, lsr #25
    1680:	000a601b 	andeq	r6, sl, fp, lsl r0
    1684:	0008d308 	andeq	sp, r8, r8, lsl #6
    1688:	00169700 	andseq	r9, r6, r0, lsl #14
    168c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1690:	277c0305 	ldrbcs	r0, [ip, -r5, lsl #6]!
    1694:	1b000800 	blne	369c <__Stack_Size+0x329c>
    1698:	08000a68 	stmdaeq	r0, {r3, r5, r6, r9, fp}
    169c:	00001cb1 			; <UNDEFINED> instruction: 0x00001cb1
    16a0:	000016b3 			; <UNDEFINED> instruction: 0x000016b3
    16a4:	0151011c 	cmpeq	r1, ip, lsl r1
    16a8:	50011c31 	andpl	r1, r1, r1, lsr ip
    16ac:	0c000c05 	stceq	12, cr0, [r0], {5}
    16b0:	1b004001 	blne	116bc <__Stack_Size+0x112bc>
    16b4:	08000a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp}
    16b8:	000008d3 	ldrdeq	r0, [r0], -r3
    16bc:	000016ca 	andeq	r1, r0, sl, asr #13
    16c0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    16c4:	00278b03 	eoreq	r8, r7, r3, lsl #22
    16c8:	7c1b0008 	ldcvc	0, cr0, [fp], {8}
    16cc:	9d08000a 	stcls	0, cr0, [r8, #-40]	; 0xffffffd8
    16d0:	de00001b 	mcrle	0, 0, r0, cr0, cr11, {0}
    16d4:	1c000016 	stcne	0, cr0, [r0], {22}
    16d8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    16dc:	8427007d 	strthi	r0, [r7], #-125	; 0x7d
    16e0:	cb08000a 	blgt	201710 <__Stack_Size+0x201310>
    16e4:	1b00001c 	blne	175c <__Stack_Size+0x135c>
    16e8:	08000a8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, fp}
    16ec:	00001cb1 			; <UNDEFINED> instruction: 0x00001cb1
    16f0:	00001703 	andeq	r1, r0, r3, lsl #14
    16f4:	0151011c 	cmpeq	r1, ip, lsl r1
    16f8:	50011c31 	andpl	r1, r1, r1, lsr ip
    16fc:	0c000c05 	stceq	12, cr0, [r0], {5}
    1700:	27004001 	strcs	r4, [r0, -r1]
    1704:	08000aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp}
    1708:	00000e31 	andeq	r0, r0, r1, lsr lr
    170c:	0c893600 	stceq	6, cr3, [r9], {0}
    1710:	3a010000 	bcc	41718 <__Stack_Size+0x41318>
    1714:	0000010b 	andeq	r0, r0, fp, lsl #2
    1718:	01340305 	teqeq	r4, r5, lsl #6
    171c:	fe362000 	cdp2	0, 3, cr2, cr6, cr0, {0}
    1720:	01000004 	tsteq	r0, r4
    1724:	00062f3b 	andeq	r2, r6, fp, lsr pc
    1728:	94030500 	strls	r0, [r3], #-1280	; 0x500
    172c:	31200001 	teqcc	r0, r1
    1730:	00000065 	andeq	r0, r0, r5, rrx
    1734:	00001740 	andeq	r1, r0, r0, asr #14
    1738:	00011637 	andeq	r1, r1, r7, lsr r6
    173c:	0003ff00 	andeq	pc, r3, r0, lsl #30
    1740:	0000a536 	andeq	sl, r0, r6, lsr r5
    1744:	513d0100 	teqpl	sp, r0, lsl #2
    1748:	05000017 	streq	r0, [r0, #-23]
    174c:	0001a403 	andeq	sl, r1, r3, lsl #8
    1750:	172f0520 	strne	r0, [pc, -r0, lsr #10]!
    1754:	8c360000 	ldchi	0, cr0, [r6], #-0
    1758:	01000005 	tsteq	r0, r5
    175c:	0017673e 	andseq	r6, r7, lr, lsr r7
    1760:	90030500 	andls	r0, r3, r0, lsl #10
    1764:	05200001 	streq	r0, [r0, #-1]!
    1768:	00000053 	andeq	r0, r0, r3, asr r0
    176c:	0003e936 	andeq	lr, r3, r6, lsr r9
    1770:	673e0100 	ldrvs	r0, [lr, -r0, lsl #2]!
    1774:	05000017 	streq	r0, [r0, #-23]
    1778:	00013c03 	andeq	r3, r1, r3, lsl #24
    177c:	09173120 	ldmdbeq	r7, {r5, r8, ip, sp}
    1780:	178d0000 	strne	r0, [sp, r0]
    1784:	16320000 	ldrtne	r0, [r2], -r0
    1788:	50000001 	andpl	r0, r0, r1
    178c:	03493600 	movteq	r3, #38400	; 0x9600
    1790:	40010000 	andmi	r0, r1, r0
    1794:	0000177d 	andeq	r1, r0, sp, ror r7
    1798:	013e0305 	teqeq	lr, r5, lsl #6
    179c:	05362000 	ldreq	r2, [r6, #-0]!
    17a0:	01000002 	tsteq	r0, r2
    17a4:	00007642 	andeq	r7, r0, r2, asr #12
    17a8:	38030500 	stmdacc	r3, {r8, sl}
    17ac:	36200001 	strtcc	r0, [r0], -r1
    17b0:	000005d3 	ldrdeq	r0, [r0], -r3
    17b4:	00414401 	subeq	r4, r1, r1, lsl #8
    17b8:	03050000 	movweq	r0, #20480	; 0x5000
    17bc:	20000108 	andcs	r0, r0, r8, lsl #2
    17c0:	0000bf36 	andeq	fp, r0, r6, lsr pc
    17c4:	76700100 	ldrbtvc	r0, [r0], -r0, lsl #2
    17c8:	05000000 	streq	r0, [r0, #-0]
    17cc:	0000e403 	andeq	lr, r0, r3, lsl #8
    17d0:	06133620 	ldreq	r3, [r3], -r0, lsr #12
    17d4:	71010000 	mrsvc	r0, (UNDEF: 1)
    17d8:	00000076 	andeq	r0, r0, r6, ror r0
    17dc:	00e80305 	rsceq	r0, r8, r5, lsl #6
    17e0:	72362000 	eorsvc	r2, r6, #0
    17e4:	01000009 	tsteq	r0, r9
    17e8:	0017f377 	andseq	pc, r7, r7, ror r3	; <UNPREDICTABLE>
    17ec:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    17f0:	05200006 	streq	r0, [r0, #-6]!
    17f4:	00000065 	andeq	r0, r0, r5, rrx
    17f8:	000c6136 	andeq	r6, ip, r6, lsr r1
    17fc:	f3780100 	vrhadd.u<illegal width 64>	d16, d8, d0
    1800:	05000017 	streq	r0, [r0, #-23]
    1804:	00013503 	andeq	r3, r1, r3, lsl #10
    1808:	00653120 	rsbeq	r3, r5, r0, lsr #2
    180c:	18190000 	ldmdane	r9, {}	; <UNPREDICTABLE>
    1810:	16320000 	ldrtne	r0, [r2], -r0
    1814:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    1818:	06de3600 	ldrbeq	r3, [lr], r0, lsl #12
    181c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    1820:	0000182a 	andeq	r1, r0, sl, lsr #16
    1824:	05a40305 	streq	r0, [r4, #773]!	; 0x305
    1828:	09052000 	stmdbeq	r5, {sp}
    182c:	36000018 			; <UNDEFINED> instruction: 0x36000018
    1830:	00000304 	andeq	r0, r0, r4, lsl #6
    1834:	00767d01 	rsbseq	r7, r6, r1, lsl #26
    1838:	03050000 	movweq	r0, #20480	; 0x5000
    183c:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    1840:	00018e36 	andeq	r8, r1, r6, lsr lr
    1844:	767d0100 	ldrbtvc	r0, [sp], -r0, lsl #2
    1848:	05000000 	streq	r0, [r0, #-0]
    184c:	0000fc03 	andeq	pc, r0, r3, lsl #24
    1850:	08a83620 	stmiaeq	r8!, {r5, r9, sl, ip, sp}
    1854:	7d010000 	stcvc	0, cr0, [r1, #-0]
    1858:	00000076 	andeq	r0, r0, r6, ror r0
    185c:	01040305 	tsteq	r4, r5, lsl #6
    1860:	91362000 	teqls	r6, r0
    1864:	0100000b 	tsteq	r0, fp
    1868:	0000767e 	andeq	r7, r0, lr, ror r6
    186c:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    1870:	36200000 	strtcc	r0, [r0], -r0
    1874:	00000874 	andeq	r0, r0, r4, ror r8
    1878:	00767f01 	rsbseq	r7, r6, r1, lsl #30
    187c:	03050000 	movweq	r0, #20480	; 0x5000
    1880:	200000f4 	strdcs	r0, [r0], -r4
    1884:	0004d236 	andeq	sp, r4, r6, lsr r2
    1888:	ab890100 	blge	fe241c90 <SCS_BASE+0x1e233c90>
    188c:	05000000 	streq	r0, [r0, #-0]
    1890:	00010003 	andeq	r0, r1, r3
    1894:	063b3620 	ldrteq	r3, [fp], -r0, lsr #12
    1898:	8f010000 	svchi	0x00010000
    189c:	000000ab 	andeq	r0, r0, fp, lsr #1
    18a0:	00000305 	andeq	r0, r0, r5, lsl #6
    18a4:	ba382000 	blt	e098ac <__Stack_Size+0xe094ac>
    18a8:	01000003 	tsteq	r0, r3
    18ac:	0018b191 	mulseq	r8, r1, r1
    18b0:	00410500 	subeq	r0, r1, r0, lsl #10
    18b4:	4a390000 	bmi	e418bc <__Stack_Size+0xe414bc>
    18b8:	01000008 	tsteq	r0, r8
    18bc:	00650205 	rsbeq	r0, r5, r5, lsl #4
    18c0:	03050000 	movweq	r0, #20480	; 0x5000
    18c4:	200000ec 	andcs	r0, r0, ip, ror #1
    18c8:	0008f13a 	andeq	pc, r8, sl, lsr r1	; <UNPREDICTABLE>
    18cc:	02070100 	andeq	r0, r7, #0, 2
    18d0:	00001767 	andeq	r1, r0, r7, ror #14
    18d4:	00006531 	andeq	r6, r0, r1, lsr r5
    18d8:	0018e400 	andseq	lr, r8, r0, lsl #8
    18dc:	01163200 	tsteq	r6, r0, lsl #4
    18e0:	003f0000 	eorseq	r0, pc, r0
    18e4:	000b3f3a 	andeq	r3, fp, sl, lsr pc
    18e8:	02080100 	andeq	r0, r8, #0, 2
    18ec:	000018d4 	ldrdeq	r1, [r0], -r4
    18f0:	000c783b 	andeq	r7, ip, fp, lsr r8
    18f4:	02a40700 	adceq	r0, r4, #0, 14
    18f8:	00001907 	andeq	r1, r0, r7, lsl #18
    18fc:	0019073c 	andseq	r0, r9, ip, lsr r7
    1900:	190d3c00 	stmdbne	sp, {sl, fp, ip, sp}
    1904:	10000000 	andne	r0, r0, r0
    1908:	00039f04 	andeq	r9, r3, r4, lsl #30
    190c:	d3041000 	movwle	r1, #16384	; 0x4000
    1910:	3b000005 	blcc	192c <__Stack_Size+0x152c>
    1914:	00000c4d 	andeq	r0, r0, sp, asr #24
    1918:	2f02c007 	svccs	0x0002c007
    191c:	3c000019 	stccc	0, cr0, [r0], {25}
    1920:	00001907 	andeq	r1, r0, r7, lsl #18
    1924:	0000533c 	andeq	r5, r0, ip, lsr r3
    1928:	00533c00 	subseq	r3, r3, r0, lsl #24
    192c:	3b000000 	blcc	1934 <__Stack_Size+0x1534>
    1930:	000002a0 	andeq	r0, r0, r0, lsr #5
    1934:	4602fc07 	strmi	pc, [r2], -r7, lsl #24
    1938:	3c000019 	stccc	0, cr0, [r0], {25}
    193c:	00001907 	andeq	r1, r0, r7, lsl #18
    1940:	0000533c 	andeq	r5, r0, ip, lsr r3
    1944:	883b0000 	ldmdahi	fp!, {}	; <UNPREDICTABLE>
    1948:	07000008 	streq	r0, [r0, -r8]
    194c:	196202b2 	stmdbne	r2!, {r1, r4, r5, r7, r9}^
    1950:	073c0000 	ldreq	r0, [ip, -r0]!
    1954:	3c000019 	stccc	0, cr0, [r0], {25}
    1958:	00000053 	andeq	r0, r0, r3, asr r0
    195c:	0000eb3c 	andeq	lr, r0, ip, lsr fp
    1960:	c33d0000 	teqgt	sp, #0
    1964:	08000008 	stmdaeq	r0, {r3}
    1968:	001978f7 			; <UNDEFINED> instruction: 0x001978f7
    196c:	19783c00 	ldmdbne	r8!, {sl, fp, ip, sp}^
    1970:	533c0000 	teqpl	ip, #0
    1974:	00000000 	andeq	r0, r0, r0
    1978:	04690410 	strbteq	r0, [r9], #-1040	; 0x410
    197c:	303d0000 	eorscc	r0, sp, r0
    1980:	08000003 	stmdaeq	r0, {r0, r1}
    1984:	001994ec 	andseq	r9, r9, ip, ror #9
    1988:	19783c00 	ldmdbne	r8!, {sl, fp, ip, sp}^
    198c:	533c0000 	teqpl	ip, #0
    1990:	00000000 	andeq	r0, r0, r0
    1994:	00038b3e 	andeq	r8, r3, lr, lsr fp
    1998:	cbf60800 	blgt	ffd839a0 <SCS_BASE+0x1fd759a0>
    199c:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    19a0:	3c000019 	stccc	0, cr0, [r0], {25}
    19a4:	00001978 	andeq	r1, r0, r8, ror r9
    19a8:	0000533c 	andeq	r5, r0, ip, lsr r3
    19ac:	583d0000 	ldmdapl	sp!, {}	; <UNPREDICTABLE>
    19b0:	0100000b 	tsteq	r0, fp
    19b4:	0019bf66 	andseq	fp, r9, r6, ror #30
    19b8:	00653c00 	rsbeq	r3, r5, r0, lsl #24
    19bc:	3d000000 	stccc	0, cr0, [r0, #-0]
    19c0:	00000895 	muleq	r0, r5, r8
    19c4:	19d03909 	ldmibne	r0, {r0, r3, r8, fp, ip, sp}^
    19c8:	413c0000 	teqmi	ip, r0
    19cc:	00000000 	andeq	r0, r0, r0
    19d0:	000ca53d 	andeq	sl, ip, sp, lsr r5
    19d4:	e1e10800 	mvn	r0, r0, lsl #16
    19d8:	3c000019 	stccc	0, cr0, [r0], {25}
    19dc:	000019e1 	andeq	r1, r0, r1, ror #19
    19e0:	2f041000 	svccs	0x00041000
    19e4:	3d000006 	stccc	0, cr0, [r0, #-24]	; 0xffffffe8
    19e8:	00000a2d 	andeq	r0, r0, sp, lsr #20
    19ec:	19f8df08 	ldmibne	r8!, {r3, r8, r9, sl, fp, ip, lr, pc}^
    19f0:	783c0000 	ldmdavc	ip!, {}	; <UNPREDICTABLE>
    19f4:	00000019 	andeq	r0, r0, r9, lsl r0
    19f8:	00014c3d 	andeq	r4, r1, sp, lsr ip
    19fc:	0ee00800 	cdpeq	8, 14, cr0, cr0, cr0, {0}
    1a00:	3c00001a 	stccc	0, cr0, [r0], {26}
    1a04:	00001978 	andeq	r1, r0, r8, ror r9
    1a08:	0019e13c 	andseq	lr, r9, ip, lsr r1
    1a0c:	5f3d0000 	svcpl	0x003d0000
    1a10:	08000008 	stmdaeq	r0, {r3}
    1a14:	001a29e5 	andseq	r2, sl, r5, ror #19
    1a18:	19783c00 	ldmdbne	r8!, {sl, fp, ip, sp}^
    1a1c:	533c0000 	teqpl	ip, #0
    1a20:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a24:	000000eb 	andeq	r0, r0, fp, ror #1
    1a28:	02633d00 	rsbeq	r3, r3, #0, 26
    1a2c:	e4080000 	str	r0, [r8], #-0
    1a30:	00001a3f 	andeq	r1, r0, pc, lsr sl
    1a34:	0019783c 	andseq	r7, r9, ip, lsr r8
    1a38:	00eb3c00 	rsceq	r3, fp, r0, lsl #24
    1a3c:	3f000000 	svccc	0x00000000
    1a40:	00000481 	andeq	r0, r0, r1, lsl #9
    1a44:	2c3db804 	ldccs	8, cr11, [sp], #-16
    1a48:	04000002 	streq	r0, [r0], #-2
    1a4c:	001a57c9 	andseq	r5, sl, r9, asr #15
    1a50:	00533c00 	subseq	r3, r3, r0, lsl #24
    1a54:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1a58:	00000bf1 	strdeq	r0, [r0], -r1
    1a5c:	049cba04 	ldreq	fp, [ip], #2564	; 0xa04
    1a60:	1a6c0000 	bne	1b01a68 <__Stack_Size+0x1b01668>
    1a64:	413c0000 	teqmi	ip, r0
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	0005f13f 	andeq	pc, r5, pc, lsr r1	; <UNPREDICTABLE>
    1a70:	3bb90400 	blcc	fee42a78 <SCS_BASE+0x1ee34a78>
    1a74:	000004e7 	andeq	r0, r0, r7, ror #9
    1a78:	8a02b007 	bhi	ada9c <__Stack_Size+0xad69c>
    1a7c:	3c00001a 	stccc	0, cr0, [r0], {26}
    1a80:	00001907 	andeq	r1, r0, r7, lsl #18
    1a84:	0000eb3c 	andeq	lr, r0, ip, lsr fp
    1a88:	453f0000 	ldrmi	r0, [pc, #-0]!	; 1a90 <__Stack_Size+0x1690>
    1a8c:	0a000009 	beq	1ab8 <__Stack_Size+0x16b8>
    1a90:	071e3d48 	ldreq	r3, [lr, -r8, asr #26]
    1a94:	e2050000 	and	r0, r5, #0
    1a98:	00001aa7 	andeq	r1, r0, r7, lsr #21
    1a9c:	001aa73c 	andseq	sl, sl, ip, lsr r7
    1aa0:	00533c00 	subseq	r3, r3, r0, lsl #24
    1aa4:	10000000 	andne	r0, r0, r0
    1aa8:	00018204 	andeq	r8, r1, r4, lsl #4
    1aac:	03553d00 	cmpeq	r5, #0, 26
    1ab0:	e1050000 	mrs	r0, (UNDEF: 5)
    1ab4:	00001ac3 	andeq	r1, r0, r3, asr #21
    1ab8:	001aa73c 	andseq	sl, sl, ip, lsr r7
    1abc:	00533c00 	subseq	r3, r3, r0, lsl #24
    1ac0:	40000000 	andmi	r0, r0, r0
    1ac4:	0000019d 	muleq	r0, sp, r1
    1ac8:	3f011006 	svccc	0x00011006
    1acc:	000000b4 	strheq	r0, [r0], -r4
    1ad0:	ab3dfd0b 	blge	f80f04 <__Stack_Size+0xf80b04>
    1ad4:	0b000005 	bleq	1af0 <__Stack_Size+0x16f0>
    1ad8:	001ae3fe 			; <UNDEFINED> instruction: 0x001ae3fe
    1adc:	00413c00 	subeq	r3, r1, r0, lsl #24
    1ae0:	41000000 	mrsmi	r0, (UNDEF: 0)
    1ae4:	00000241 	andeq	r0, r0, r1, asr #4
    1ae8:	010bff0b 	tsteq	fp, fp, lsl #30
    1aec:	283b0000 	ldmdacs	fp!, {}	; <UNPREDICTABLE>
    1af0:	0b00000b 	bleq	1b24 <__Stack_Size+0x1724>
    1af4:	1b050112 	blne	141f44 <__Stack_Size+0x141b44>
    1af8:	413c0000 	teqmi	ip, r0
    1afc:	3c000000 	stccc	0, cr0, [r0], {-0}
    1b00:	000000eb 	andeq	r0, r0, fp, ror #1
    1b04:	05403b00 	strbeq	r3, [r0, #-2816]	; 0xb00
    1b08:	130b0000 	movwne	r0, #45056	; 0xb000
    1b0c:	001b1c01 	andseq	r1, fp, r1, lsl #24
    1b10:	00413c00 	subeq	r3, r1, r0, lsl #24
    1b14:	eb3c0000 	bl	f01b1c <__Stack_Size+0xf0171c>
    1b18:	00000000 	andeq	r0, r0, r0
    1b1c:	0001cb3d 	andeq	ip, r1, sp, lsr fp
    1b20:	2db50400 	cfldrscs	mvf0, [r5]
    1b24:	3c00001b 	stccc	0, cr0, [r0], {27}
    1b28:	00000041 	andeq	r0, r0, r1, asr #32
    1b2c:	07403d00 	strbeq	r3, [r0, -r0, lsl #26]
    1b30:	b3040000 	movwlt	r0, #16384	; 0x4000
    1b34:	00001b3e 	andeq	r1, r0, lr, lsr fp
    1b38:	0000413c 	andeq	r4, r0, ip, lsr r1
    1b3c:	8d3b0000 	ldchi	0, cr0, [fp, #-0]
    1b40:	0b000006 	bleq	1b60 <__Stack_Size+0x1760>
    1b44:	1b500106 	blne	1401f64 <__Stack_Size+0x1401b64>
    1b48:	413c0000 	teqmi	ip, r0
    1b4c:	00000000 	andeq	r0, r0, r0
    1b50:	0001f53b 	andeq	pc, r1, fp, lsr r5	; <UNPREDICTABLE>
    1b54:	01080b00 	tsteq	r8, r0, lsl #22
    1b58:	00001b62 	andeq	r1, r0, r2, ror #22
    1b5c:	0000413c 	andeq	r4, r0, ip, lsr r1
    1b60:	bd3b0000 	ldclt	0, cr0, [fp, #-0]
    1b64:	0b000006 	bleq	1b84 <__Stack_Size+0x1784>
    1b68:	1b740107 	blne	1d01f8c <__Stack_Size+0x1d01b8c>
    1b6c:	413c0000 	teqmi	ip, r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	00016f3b 	andeq	r6, r1, fp, lsr pc
    1b78:	01020b00 	tsteq	r2, r0, lsl #22
    1b7c:	00001b8b 	andeq	r1, r0, fp, lsl #23
    1b80:	0000413c 	andeq	r4, r0, ip, lsr r1
    1b84:	00413c00 	subeq	r3, r1, r0, lsl #24
    1b88:	3b000000 	blcc	1b90 <__Stack_Size+0x1790>
    1b8c:	00000b64 	andeq	r0, r0, r4, ror #22
    1b90:	9d01030b 	stcls	3, cr0, [r1, #-44]	; 0xffffffd4
    1b94:	3c00001b 	stccc	0, cr0, [r0], {27}
    1b98:	000000eb 	andeq	r0, r0, fp, ror #1
    1b9c:	07804200 	streq	r4, [r0, r0, lsl #4]
    1ba0:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    1ba4:	0000cb01 	andeq	ip, r0, r1, lsl #22
    1ba8:	001bb300 	andseq	fp, fp, r0, lsl #6
    1bac:	00653c00 	rsbeq	r3, r5, r0, lsl #24
    1bb0:	3b000000 	blcc	1bb8 <__Stack_Size+0x17b8>
    1bb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bb8:	c501040b 	strgt	r0, [r1, #-1035]	; 0x40b
    1bbc:	3c00001b 	stccc	0, cr0, [r0], {27}
    1bc0:	00000041 	andeq	r0, r0, r1, asr #32
    1bc4:	076f3b00 	strbeq	r3, [pc, -r0, lsl #22]!
    1bc8:	0a0b0000 	beq	2c1bd0 <__Stack_Size+0x2c17d0>
    1bcc:	001bd701 	andseq	sp, fp, r1, lsl #14
    1bd0:	00413c00 	subeq	r3, r1, r0, lsl #24
    1bd4:	43000000 	movwmi	r0, #0
    1bd8:	000008fc 	strdeq	r0, [r0], -ip
    1bdc:	6501050b 	strvs	r0, [r1, #-1291]	; 0x50b
    1be0:	3d000000 	stccc	0, cr0, [r0, #-0]
    1be4:	000001eb 	andeq	r0, r0, fp, ror #3
    1be8:	1bf9db05 	blne	ffe78804 <SCS_BASE+0x1fe6a804>
    1bec:	a73c0000 	ldrge	r0, [ip, -r0]!
    1bf0:	3c00001a 	stccc	0, cr0, [r0], {26}
    1bf4:	00001bf9 	strdeq	r1, [r0], -r9
    1bf8:	3f041000 	svccc	0x00041000
    1bfc:	3d000005 	stccc	0, cr0, [r0, #-20]	; 0xffffffec
    1c00:	00000377 	andeq	r0, r0, r7, ror r3
    1c04:	1c15e805 	ldcne	8, cr14, [r5], {5}
    1c08:	413c0000 	teqmi	ip, r0
    1c0c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1c10:	000000eb 	andeq	r0, r0, fp, ror #1
    1c14:	05623b00 	strbeq	r3, [r2, #-2816]!	; 0xb00
    1c18:	0f060000 	svceq	0x00060000
    1c1c:	001c2c01 	andseq	r2, ip, r1, lsl #24
    1c20:	00413c00 	subeq	r3, r1, r0, lsl #24
    1c24:	413c0000 	teqmi	ip, r0
    1c28:	00000000 	andeq	r0, r0, r0
    1c2c:	000ba63d 	andeq	sl, fp, sp, lsr r6
    1c30:	3dff0600 	ldclcc	6, cr0, [pc]	; 1c38 <__Stack_Size+0x1838>
    1c34:	3c00001c 	stccc	0, cr0, [r0], {28}
    1c38:	00000041 	andeq	r0, r0, r1, asr #32
    1c3c:	06cd3b00 	strbeq	r3, [sp], r0, lsl #22
    1c40:	00060000 	andeq	r0, r6, r0
    1c44:	001c4f01 	andseq	r4, ip, r1, lsl #30
    1c48:	1c4f3c00 	mcrrne	12, 0, r3, pc, cr0
    1c4c:	10000000 	andne	r0, r0, r0
    1c50:	00058304 	andeq	r8, r5, r4, lsl #6
    1c54:	0a0d3d00 	beq	35105c <__Stack_Size+0x350c5c>
    1c58:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
    1c5c:	00001c66 	andeq	r1, r0, r6, ror #24
    1c60:	0000413c 	andeq	r4, r0, ip, lsr r1
    1c64:	5e3d0000 	cdppl	0, 3, cr0, cr13, cr0, {0}
    1c68:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1c6c:	001c773a 	andseq	r7, ip, sl, lsr r7
    1c70:	00eb3c00 	rsceq	r3, fp, r0, lsl #24
    1c74:	3d000000 	stccc	0, cr0, [r0, #-0]
    1c78:	0000031c 	andeq	r0, r0, ip, lsl r3
    1c7c:	1c883c0c 	stcne	12, cr3, [r8], {12}
    1c80:	533c0000 	teqpl	ip, #0
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	00065c3d 	andeq	r5, r6, sp, lsr ip
    1c8c:	993d0c00 	ldmdbls	sp!, {sl, fp}
    1c90:	3c00001c 	stccc	0, cr0, [r0], {28}
    1c94:	00000065 	andeq	r0, r0, r5, rrx
    1c98:	062c3d00 	strteq	r3, [ip], -r0, lsl #26
    1c9c:	3e0c0000 	cdpcc	0, 0, cr0, cr12, cr0, {0}
    1ca0:	00001caa 	andeq	r1, r0, sl, lsr #25
    1ca4:	0000533c 	andeq	r5, r0, ip, lsr r3
    1ca8:	623f0000 	eorsvs	r0, pc, #0
    1cac:	0d000003 	stceq	0, cr0, [r0, #-12]
    1cb0:	048e3e19 	streq	r3, [lr], #3609	; 0xe19
    1cb4:	dd050000 	stcle	0, cr0, [r5, #-0]
    1cb8:	00000065 	andeq	r0, r0, r5, rrx
    1cbc:	00001ccb 	andeq	r1, r0, fp, asr #25
    1cc0:	001aa73c 	andseq	sl, sl, ip, lsr r7
    1cc4:	00533c00 	subseq	r3, r3, r0, lsl #24
    1cc8:	40000000 	andmi	r0, r0, r0
    1ccc:	00000956 	andeq	r0, r0, r6, asr r9
    1cd0:	00011a0b 	andeq	r1, r1, fp, lsl #20
    1cd4:	000009c1 	andeq	r0, r0, r1, asr #19
    1cd8:	03f10004 	mvnseq	r0, #4
    1cdc:	01040000 	mrseq	r0, (UNDEF: 4)
    1ce0:	00000029 	andeq	r0, r0, r9, lsr #32
    1ce4:	000cf501 	andeq	pc, ip, r1, lsl #10
    1ce8:	00039f00 	andeq	r9, r3, r0, lsl #30
    1cec:	0000f800 	andeq	pc, r0, r0, lsl #16
    1cf0:	00000000 	andeq	r0, r0, r0
    1cf4:	00059000 	andeq	r9, r5, r0
    1cf8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1cfc:	00000826 	andeq	r0, r0, r6, lsr #16
    1d00:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    1d04:	02000007 	andeq	r0, r0, #7
    1d08:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    1d0c:	75030000 	strvc	r0, [r3, #-0]
    1d10:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1d14:	00004527 	andeq	r4, r0, r7, lsr #10
    1d18:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1d1c:	00000933 	andeq	r0, r0, r3, lsr r9
    1d20:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1d24:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1d28:	02000000 	andeq	r0, r0, #0
    1d2c:	0bd00702 	bleq	ff40393c <SCS_BASE+0x1f3f593c>
    1d30:	75030000 	strvc	r0, [r3, #-0]
    1d34:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1d38:	00000068 	andeq	r0, r0, r8, rrx
    1d3c:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    1d40:	04000009 	streq	r0, [r0], #-9
    1d44:	00000452 	andeq	r0, r0, r2, asr r4
    1d48:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1d4c:	45050000 	strmi	r0, [r5, #-0]
    1d50:	04000000 	streq	r0, [r0], #-0
    1d54:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    1d58:	008a3002 	addeq	r3, sl, r2
    1d5c:	57050000 	strpl	r0, [r5, -r0]
    1d60:	06000000 	streq	r0, [r0], -r0
    1d64:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    1d68:	07000000 	streq	r0, [r0, -r0]
    1d6c:	00001ec3 	andeq	r1, r0, r3, asr #29
    1d70:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    1d74:	00010054 	andeq	r0, r1, r4, asr r0
    1d78:	00251b04 	eoreq	r1, r5, r4, lsl #22
    1d7c:	8f3c0200 	svchi	0x003c0200
    1d80:	02000000 	andeq	r0, r0, #0
    1d84:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    1d88:	50090000 	andpl	r0, r9, r0
    1d8c:	c7020b03 	strgt	r0, [r2, -r3, lsl #22]
    1d90:	0a000002 	beq	1da0 <__Stack_Size+0x19a0>
    1d94:	00315243 	eorseq	r5, r1, r3, asr #4
    1d98:	7f020d03 	svcvc	0x00020d03
    1d9c:	00000000 	andeq	r0, r0, r0
    1da0:	0007b20b 	andeq	fp, r7, fp, lsl #4
    1da4:	020e0300 	andeq	r0, lr, #0, 6
    1da8:	0000004c 	andeq	r0, r0, ip, asr #32
    1dac:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    1db0:	0f030032 	svceq	0x00030032
    1db4:	00007f02 	andeq	r7, r0, r2, lsl #30
    1db8:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
    1dbc:	03000007 	movweq	r0, #7
    1dc0:	004c0210 	subeq	r0, ip, r0, lsl r2
    1dc4:	0b060000 	bleq	181dcc <__Stack_Size+0x1819cc>
    1dc8:	000005a6 	andeq	r0, r0, r6, lsr #11
    1dcc:	7f021103 	svcvc	0x00021103
    1dd0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1dd4:	0007c60b 	andeq	ip, r7, fp, lsl #12
    1dd8:	02120300 	andseq	r0, r2, #0, 6
    1ddc:	0000004c 	andeq	r0, r0, ip, asr #32
    1de0:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
    1de4:	13030000 	movwne	r0, #12288	; 0x3000
    1de8:	00007f02 	andeq	r7, r0, r2, lsl #30
    1dec:	d00b0c00 	andle	r0, fp, r0, lsl #24
    1df0:	03000007 	movweq	r0, #7
    1df4:	004c0214 	subeq	r0, ip, r4, lsl r2
    1df8:	0a0e0000 	beq	381e00 <__Stack_Size+0x381a00>
    1dfc:	03005253 	movweq	r5, #595	; 0x253
    1e00:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    1e04:	0b100000 	bleq	401e0c <__Stack_Size+0x401a0c>
    1e08:	000007da 	ldrdeq	r0, [r0], -sl
    1e0c:	4c021603 	stcmi	6, cr1, [r2], {3}
    1e10:	12000000 	andne	r0, r0, #0
    1e14:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    1e18:	02170300 	andseq	r0, r7, #0, 6
    1e1c:	0000007f 	andeq	r0, r0, pc, ror r0
    1e20:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
    1e24:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    1e28:	00004c02 	andeq	r4, r0, r2, lsl #24
    1e2c:	e70b1600 	str	r1, [fp, -r0, lsl #12]
    1e30:	03000002 	movweq	r0, #2
    1e34:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    1e38:	0b180000 	bleq	601e40 <__Stack_Size+0x601a40>
    1e3c:	000007ee 	andeq	r0, r0, lr, ror #15
    1e40:	4c021a03 	stcmi	10, cr1, [r2], {3}
    1e44:	1a000000 	bne	1e4c <__Stack_Size+0x1a4c>
    1e48:	0002ed0b 	andeq	lr, r2, fp, lsl #26
    1e4c:	021b0300 	andseq	r0, fp, #0, 6
    1e50:	0000007f 	andeq	r0, r0, pc, ror r0
    1e54:	0c430b1c 	vmoveq	d12, r0, r3
    1e58:	1c030000 	stcne	0, cr0, [r3], {-0}
    1e5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1e60:	200b1e00 	andcs	r1, fp, r0, lsl #28
    1e64:	03000005 	movweq	r0, #5
    1e68:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    1e6c:	0b200000 	bleq	801e74 <__Stack_Size+0x801a74>
    1e70:	00000802 	andeq	r0, r0, r2, lsl #16
    1e74:	4c021e03 	stcmi	14, cr1, [r2], {3}
    1e78:	22000000 	andcs	r0, r0, #0
    1e7c:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    1e80:	021f0300 	andseq	r0, pc, #0, 6
    1e84:	0000007f 	andeq	r0, r0, pc, ror r0
    1e88:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
    1e8c:	20030000 	andcs	r0, r3, r0
    1e90:	00004c02 	andeq	r4, r0, r2, lsl #24
    1e94:	500a2600 	andpl	r2, sl, r0, lsl #12
    1e98:	03004353 	movweq	r4, #851	; 0x353
    1e9c:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    1ea0:	0b280000 	bleq	a01ea8 <__Stack_Size+0xa01aa8>
    1ea4:	00000a6d 	andeq	r0, r0, sp, ror #20
    1ea8:	4c022203 	sfmmi	f2, 4, [r2], {3}
    1eac:	2a000000 	bcs	1eb4 <__Stack_Size+0x1ab4>
    1eb0:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    1eb4:	02230300 	eoreq	r0, r3, #0, 6
    1eb8:	0000007f 	andeq	r0, r0, pc, ror r0
    1ebc:	0a780b2c 	beq	1e04b74 <__Stack_Size+0x1e04774>
    1ec0:	24030000 	strcs	r0, [r3], #-0
    1ec4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ec8:	520a2e00 	andpl	r2, sl, #0, 28
    1ecc:	03005243 	movweq	r5, #579	; 0x243
    1ed0:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    1ed4:	0b300000 	bleq	c01edc <__Stack_Size+0xc01adc>
    1ed8:	00000a83 	andeq	r0, r0, r3, lsl #21
    1edc:	4c022603 	stcmi	6, cr2, [r2], {3}
    1ee0:	32000000 	andcc	r0, r0, #0
    1ee4:	0002d30b 	andeq	sp, r2, fp, lsl #6
    1ee8:	02270300 	eoreq	r0, r7, #0, 6
    1eec:	0000007f 	andeq	r0, r0, pc, ror r0
    1ef0:	0a8e0b34 	beq	fe384bc8 <SCS_BASE+0x1e376bc8>
    1ef4:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    1ef8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1efc:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
    1f00:	03000002 	movweq	r0, #2
    1f04:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    1f08:	0b380000 	bleq	e01f10 <__Stack_Size+0xe01b10>
    1f0c:	00000a99 	muleq	r0, r9, sl
    1f10:	4c022a03 	stcmi	10, cr2, [r2], {3}
    1f14:	3a000000 	bcc	1f1c <__Stack_Size+0x1b1c>
    1f18:	0002dd0b 	andeq	sp, r2, fp, lsl #26
    1f1c:	022b0300 	eoreq	r0, fp, #0, 6
    1f20:	0000007f 	andeq	r0, r0, pc, ror r0
    1f24:	0aa40b3c 	beq	fe904c1c <SCS_BASE+0x1e8f6c1c>
    1f28:	2c030000 	stccs	0, cr0, [r3], {-0}
    1f2c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f30:	e20b3e00 	and	r3, fp, #0, 28
    1f34:	03000002 	movweq	r0, #2
    1f38:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    1f3c:	0b400000 	bleq	1001f44 <__Stack_Size+0x1001b44>
    1f40:	00000aaf 	andeq	r0, r0, pc, lsr #21
    1f44:	4c022e03 	stcmi	14, cr2, [r2], {3}
    1f48:	42000000 	andmi	r0, r0, #0
    1f4c:	0002ae0b 	andeq	sl, r2, fp, lsl #28
    1f50:	022f0300 	eoreq	r0, pc, #0, 6
    1f54:	0000007f 	andeq	r0, r0, pc, ror r0
    1f58:	0aba0b44 	beq	fee84c70 <SCS_BASE+0x1ee76c70>
    1f5c:	30030000 	andcc	r0, r3, r0
    1f60:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f64:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    1f68:	03005243 	movweq	r5, #579	; 0x243
    1f6c:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    1f70:	0b480000 	bleq	1201f78 <__Stack_Size+0x1201b78>
    1f74:	00000ac5 	andeq	r0, r0, r5, asr #21
    1f78:	4c023203 	sfmmi	f3, 4, [r2], {3}
    1f7c:	4a000000 	bmi	1f84 <__Stack_Size+0x1b84>
    1f80:	00082f0b 	andeq	r2, r8, fp, lsl #30
    1f84:	02330300 	eorseq	r0, r3, #0, 6
    1f88:	0000007f 	andeq	r0, r0, pc, ror r0
    1f8c:	0ad00b4c 	beq	ff404cc4 <SCS_BASE+0x1f3f6cc4>
    1f90:	34030000 	strcc	r0, [r3], #-0
    1f94:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f98:	0c004e00 	stceq	14, cr4, [r0], {-0}
    1f9c:	00000257 	andeq	r0, r0, r7, asr r2
    1fa0:	b6023503 	strlt	r3, [r2], -r3, lsl #10
    1fa4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1fa8:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    1fac:	00000391 	muleq	r0, r1, r3
    1fb0:	0052530a 	subseq	r5, r2, sl, lsl #6
    1fb4:	7f023a03 	svcvc	0x00023a03
    1fb8:	00000000 	andeq	r0, r0, r0
    1fbc:	0007b20b 	andeq	fp, r7, fp, lsl #4
    1fc0:	023b0300 	eorseq	r0, fp, #0, 6
    1fc4:	0000004c 	andeq	r0, r0, ip, asr #32
    1fc8:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    1fcc:	023c0300 	eorseq	r0, ip, #0, 6
    1fd0:	0000007f 	andeq	r0, r0, pc, ror r0
    1fd4:	07bc0b04 	ldreq	r0, [ip, r4, lsl #22]!
    1fd8:	3d030000 	stccc	0, cr0, [r3, #-0]
    1fdc:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fe0:	420a0600 	andmi	r0, sl, #0, 12
    1fe4:	03005252 	movweq	r5, #594	; 0x252
    1fe8:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    1fec:	0b080000 	bleq	201ff4 <__Stack_Size+0x201bf4>
    1ff0:	000007c6 	andeq	r0, r0, r6, asr #15
    1ff4:	4c023f03 	stcmi	15, cr3, [r2], {3}
    1ff8:	0a000000 	beq	2000 <__Stack_Size+0x1c00>
    1ffc:	3152430a 	cmpcc	r2, sl, lsl #6
    2000:	02400300 	subeq	r0, r0, #0, 6
    2004:	0000007f 	andeq	r0, r0, pc, ror r0
    2008:	07d00b0c 	ldrbeq	r0, [r0, ip, lsl #22]
    200c:	41030000 	mrsmi	r0, (UNDEF: 3)
    2010:	00004c02 	andeq	r4, r0, r2, lsl #24
    2014:	430a0e00 	movwmi	r0, #44544	; 0xae00
    2018:	03003252 	movweq	r3, #594	; 0x252
    201c:	007f0242 	rsbseq	r0, pc, r2, asr #4
    2020:	0b100000 	bleq	402028 <__Stack_Size+0x401c28>
    2024:	000007da 	ldrdeq	r0, [r0], -sl
    2028:	4c024303 	stcmi	3, cr4, [r2], {3}
    202c:	12000000 	andne	r0, r0, #0
    2030:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    2034:	02440300 	subeq	r0, r4, #0, 6
    2038:	0000007f 	andeq	r0, r0, pc, ror r0
    203c:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
    2040:	45030000 	strmi	r0, [r3, #-0]
    2044:	00004c02 	andeq	r4, r0, r2, lsl #24
    2048:	3c0b1600 	stccc	6, cr1, [fp], {-0}
    204c:	03000002 	movweq	r0, #2
    2050:	007f0246 	rsbseq	r0, pc, r6, asr #4
    2054:	0b180000 	bleq	60205c <__Stack_Size+0x601c5c>
    2058:	000007ee 	andeq	r0, r0, lr, ror #15
    205c:	4c024703 	stcmi	7, cr4, [r2], {3}
    2060:	1a000000 	bne	2068 <__Stack_Size+0x1c68>
    2064:	04a40c00 	strteq	r0, [r4], #3072	; 0xc00
    2068:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    206c:	0002d302 	andeq	sp, r2, r2, lsl #6
    2070:	0f4b0d00 	svceq	0x004b0d00
    2074:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    2078:	08000ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp}
    207c:	00000002 	andeq	r0, r0, r2
    2080:	180d9c01 	stmdane	sp, {r0, sl, fp, ip, pc}
    2084:	0100000f 	tsteq	r0, pc
    2088:	000aca35 	andeq	ip, sl, r5, lsr sl
    208c:	00000208 	andeq	r0, r0, r8, lsl #4
    2090:	0d9c0100 	ldfeqs	f0, [ip]
    2094:	000011ef 	andeq	r1, r0, pc, ror #3
    2098:	0acc4401 	beq	ff3130a4 <SCS_BASE+0x1f3050a4>
    209c:	00020800 	andeq	r0, r2, r0, lsl #16
    20a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    20a4:	000f710d 	andeq	r7, pc, sp, lsl #2
    20a8:	ce510100 	rdfgts	f0, f1, f0
    20ac:	0208000a 	andeq	r0, r8, #10
    20b0:	01000000 	mrseq	r0, (UNDEF: 0)
    20b4:	0ea80d9c 	mcreq	13, 5, r0, cr8, cr12, {4}
    20b8:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    20bc:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
    20c0:	00000002 	andeq	r0, r0, r2
    20c4:	780d9c01 	stmdavc	sp, {r0, sl, fp, ip, pc}
    20c8:	01000010 	tsteq	r0, r0, lsl r0
    20cc:	000ad26b 	andeq	sp, sl, fp, ror #4
    20d0:	00000208 	andeq	r0, r0, r8, lsl #4
    20d4:	0d9c0100 	ldfeqs	f0, [ip]
    20d8:	00001119 	andeq	r1, r0, r9, lsl r1
    20dc:	0ad47601 	beq	ff51f8e8 <SCS_BASE+0x1f5118e8>
    20e0:	00020800 	andeq	r0, r2, r0, lsl #16
    20e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    20e8:	000ced0d 	andeq	lr, ip, sp, lsl #26
    20ec:	d6810100 	strle	r0, [r1], r0, lsl #2
    20f0:	0208000a 	andeq	r0, r8, #10
    20f4:	01000000 	mrseq	r0, (UNDEF: 0)
    20f8:	0f090d9c 	svceq	0x00090d9c
    20fc:	8c010000 	stchi	0, cr0, [r1], {-0}
    2100:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
    2104:	00000014 	andeq	r0, r0, r4, lsl r0
    2108:	3b0d9c01 	blcc	369114 <__Stack_Size+0x368d14>
    210c:	0100000f 	tsteq	r0, pc
    2110:	000aec9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    2114:	00000208 	andeq	r0, r0, r8, lsl #4
    2118:	0d9c0100 	ldfeqs	f0, [ip]
    211c:	00001212 	andeq	r1, r0, r2, lsl r2
    2120:	0aeeaa01 	beq	ffbac92c <SCS_BASE+0x1fb9e92c>
    2124:	00020800 	andeq	r0, r2, r0, lsl #16
    2128:	9c010000 	stcls	0, cr0, [r1], {-0}
    212c:	000fe30d 	andeq	lr, pc, sp, lsl #6
    2130:	f0b50100 			; <UNDEFINED> instruction: 0xf0b50100
    2134:	0208000a 	andeq	r0, r8, #10
    2138:	01000000 	mrseq	r0, (UNDEF: 0)
    213c:	10850d9c 	umullne	r0, r5, ip, sp
    2140:	c0010000 	andgt	r0, r1, r0
    2144:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
    2148:	00000002 	andeq	r0, r0, r2
    214c:	e20d9c01 	and	r9, sp, #256	; 0x100
    2150:	01000010 	tsteq	r0, r0, lsl r0
    2154:	000af4cb 	andeq	pc, sl, fp, asr #9
    2158:	00000208 	andeq	r0, r0, r8, lsl #4
    215c:	0d9c0100 	ldfeqs	f0, [ip]
    2160:	0000116a 	andeq	r1, r0, sl, ror #2
    2164:	0af6d601 	beq	ffdb7970 <SCS_BASE+0x1fda9970>
    2168:	00020800 	andeq	r0, r2, r0, lsl #16
    216c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2170:	000d800d 	andeq	r8, sp, sp
    2174:	f8e10100 			; <UNDEFINED> instruction: 0xf8e10100
    2178:	0208000a 	andeq	r0, r8, #10
    217c:	01000000 	mrseq	r0, (UNDEF: 0)
    2180:	103d0d9c 	mlasne	sp, ip, sp, r0
    2184:	ec010000 	stc	0, cr0, [r1], {-0}
    2188:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
    218c:	00000002 	andeq	r0, r0, r2
    2190:	920d9c01 	andls	r9, sp, #256	; 0x100
    2194:	01000011 	tsteq	r0, r1, lsl r0
    2198:	000afcf7 	strdeq	pc, [sl], -r7
    219c:	00000208 	andeq	r0, r0, r8, lsl #4
    21a0:	0e9c0100 	fmleqe	f0, f4, f0
    21a4:	00000e38 	andeq	r0, r0, r8, lsr lr
    21a8:	fe010201 	cdp2	2, 0, cr0, cr1, cr1, {0}
    21ac:	0208000a 	andeq	r0, r8, #10
    21b0:	01000000 	mrseq	r0, (UNDEF: 0)
    21b4:	100d0e9c 	mulne	sp, ip, lr
    21b8:	0d010000 	stceq	0, cr0, [r1, #-0]
    21bc:	000b0001 	andeq	r0, fp, r1
    21c0:	00000208 	andeq	r0, r0, r8, lsl #4
    21c4:	0e9c0100 	fmleqe	f0, f4, f0
    21c8:	00001179 	andeq	r1, r0, r9, ror r1
    21cc:	00011801 	andeq	r1, r1, r1, lsl #16
    21d0:	02000000 	andeq	r0, r0, #0
    21d4:	01000000 	mrseq	r0, (UNDEF: 0)
    21d8:	0deb0e9c 	stcleq	14, cr0, [fp, #624]!	; 0x270
    21dc:	23010000 	movwcs	r0, #4096	; 0x1000
    21e0:	00000001 	andeq	r0, r0, r1
    21e4:	00000200 	andeq	r0, r0, r0, lsl #4
    21e8:	0e9c0100 	fmleqe	f0, f4, f0
    21ec:	00000fa9 	andeq	r0, r0, r9, lsr #31
    21f0:	00012e01 	andeq	r2, r1, r1, lsl #28
    21f4:	02000000 	andeq	r0, r0, #0
    21f8:	01000000 	mrseq	r0, (UNDEF: 0)
    21fc:	11510e9c 			; <UNDEFINED> instruction: 0x11510e9c
    2200:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    2204:	00000001 	andeq	r0, r0, r1
    2208:	00000200 	andeq	r0, r0, r0, lsl #4
    220c:	0e9c0100 	fmleqe	f0, f4, f0
    2210:	00000dd2 	ldrdeq	r0, [r0], -r2
    2214:	00014401 	andeq	r4, r1, r1, lsl #8
    2218:	02000000 	andeq	r0, r0, #0
    221c:	01000000 	mrseq	r0, (UNDEF: 0)
    2220:	10940e9c 	umullsne	r0, r4, ip, lr
    2224:	4f010000 	svcmi	0x00010000
    2228:	00000001 	andeq	r0, r0, r1
    222c:	00000200 	andeq	r0, r0, r0, lsl #4
    2230:	0e9c0100 	fmleqe	f0, f4, f0
    2234:	000011c6 	andeq	r1, r0, r6, asr #3
    2238:	00015a01 	andeq	r5, r1, r1, lsl #20
    223c:	02000000 	andeq	r0, r0, #0
    2240:	01000000 	mrseq	r0, (UNDEF: 0)
    2244:	0e040e9c 	mcreq	14, 0, r0, cr4, cr12, {4}
    2248:	65010000 	strvs	r0, [r1, #-0]
    224c:	000b0201 	andeq	r0, fp, r1, lsl #4
    2250:	00000208 	andeq	r0, r0, r8, lsl #4
    2254:	0e9c0100 	fmleqe	f0, f4, f0
    2258:	00000e8f 	andeq	r0, r0, pc, lsl #29
    225c:	04017101 	streq	r7, [r1], #-257	; 0x101
    2260:	0208000b 	andeq	r0, r8, #11
    2264:	01000000 	mrseq	r0, (UNDEF: 0)
    2268:	105e0f9c 			; <UNDEFINED> instruction: 0x105e0f9c
    226c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    2270:	000b0601 	andeq	r0, fp, r1, lsl #12
    2274:	00000408 	andeq	r0, r0, r8, lsl #8
    2278:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    227c:	10000005 	andne	r0, r0, r5
    2280:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
    2284:	00000967 	andeq	r0, r0, r7, ror #18
    2288:	11060e00 	tstne	r6, r0, lsl #28
    228c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2290:	000b0a01 	andeq	r0, fp, r1, lsl #20
    2294:	00000208 	andeq	r0, r0, r8, lsl #4
    2298:	0e9c0100 	fmleqe	f0, f4, f0
    229c:	00000ece 	andeq	r0, r0, lr, asr #29
    22a0:	0c019401 	cfstrseq	mvf9, [r1], {1}
    22a4:	0208000b 	andeq	r0, r8, #11
    22a8:	01000000 	mrseq	r0, (UNDEF: 0)
    22ac:	0cda0e9c 	ldcleq	14, cr0, [sl], {156}	; 0x9c
    22b0:	9f010000 	svcls	0x00010000
    22b4:	000b0e01 	andeq	r0, fp, r1, lsl #28
    22b8:	00000208 	andeq	r0, r0, r8, lsl #4
    22bc:	0e9c0100 	fmleqe	f0, f4, f0
    22c0:	00000d34 	andeq	r0, r0, r4, lsr sp
    22c4:	1001aa01 	andne	sl, r1, r1, lsl #20
    22c8:	0208000b 	andeq	r0, r8, #11
    22cc:	01000000 	mrseq	r0, (UNDEF: 0)
    22d0:	11b30e9c 			; <UNDEFINED> instruction: 0x11b30e9c
    22d4:	b6010000 	strlt	r0, [r1], -r0
    22d8:	000b1201 	andeq	r1, fp, r1, lsl #4
    22dc:	00000208 	andeq	r0, r0, r8, lsl #4
    22e0:	0e9c0100 	fmleqe	f0, f4, f0
    22e4:	00000ff5 	strdeq	r0, [r0], -r5
    22e8:	1401c201 	strne	ip, [r1], #-513	; 0x201
    22ec:	0208000b 	andeq	r0, r8, #11
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	0f960e9c 	svceq	0x00960e9c
    22f8:	cd010000 	stcgt	0, cr0, [r1, #-0]
    22fc:	000b1601 	andeq	r1, fp, r1, lsl #12
    2300:	00000208 	andeq	r0, r0, r8, lsl #4
    2304:	0f9c0100 	svceq	0x009c0100
    2308:	00001202 	andeq	r1, r0, r2, lsl #4
    230c:	1801dc01 	stmdane	r1, {r0, sl, fp, ip, lr, pc}
    2310:	1408000b 	strne	r0, [r8], #-11
    2314:	01000000 	mrseq	r0, (UNDEF: 0)
    2318:	00066d9c 	muleq	r6, ip, sp
    231c:	0b241100 	bleq	906724 <__Stack_Size+0x906324>
    2320:	096e0800 	stmdbeq	lr!, {fp}^
    2324:	06630000 	strbteq	r0, [r3], -r0
    2328:	01120000 	tsteq	r2, r0
    232c:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    2330:	40035001 	andmi	r5, r3, r1
    2334:	1000244a 	andne	r2, r0, sl, asr #8
    2338:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
    233c:	0000098b 	andeq	r0, r0, fp, lsl #19
    2340:	0e7f0e00 	cdpeq	14, 7, cr0, cr15, cr0, {0}
    2344:	ef010000 	svc	0x00010000
    2348:	000b2c01 	andeq	r2, fp, r1, lsl #24
    234c:	00000208 	andeq	r0, r0, r8, lsl #4
    2350:	0e9c0100 	fmleqe	f0, f4, f0
    2354:	000010ad 	andeq	r1, r0, sp, lsr #1
    2358:	2e01fa01 	vmlacs.f32	s30, s2, s2
    235c:	0208000b 	andeq	r0, r8, #11
    2360:	01000000 	mrseq	r0, (UNDEF: 0)
    2364:	0daa0e9c 	stceq	14, cr0, [sl, #624]!	; 0x270
    2368:	05010000 	streq	r0, [r1, #-0]
    236c:	000b3002 	andeq	r3, fp, r2
    2370:	00000208 	andeq	r0, r0, r8, lsl #4
    2374:	0e9c0100 	fmleqe	f0, f4, f0
    2378:	000010f3 	strdeq	r1, [r0], -r3
    237c:	32021001 	andcc	r1, r2, #1
    2380:	0208000b 	andeq	r0, r8, #11
    2384:	01000000 	mrseq	r0, (UNDEF: 0)
    2388:	0cc70e9c 	stcleq	14, cr0, [r7], {156}	; 0x9c
    238c:	1b010000 	blne	42394 <__Stack_Size+0x41f94>
    2390:	000b3402 	andeq	r3, fp, r2, lsl #8
    2394:	00000208 	andeq	r0, r0, r8, lsl #4
    2398:	0e9c0100 	fmleqe	f0, f4, f0
    239c:	000010bd 	strheq	r1, [r0], -sp
    23a0:	36022601 	strcc	r2, [r2], -r1, lsl #12
    23a4:	0208000b 	andeq	r0, r8, #11
    23a8:	01000000 	mrseq	r0, (UNDEF: 0)
    23ac:	104e0e9c 	umaalne	r0, lr, ip, lr
    23b0:	31010000 	mrscc	r0, (UNDEF: 1)
    23b4:	000b3802 	andeq	r3, fp, r2, lsl #16
    23b8:	00000208 	andeq	r0, r0, r8, lsl #4
    23bc:	0e9c0100 	fmleqe	f0, f4, f0
    23c0:	000011a3 	andeq	r1, r0, r3, lsr #3
    23c4:	3a023c01 	bcc	913d0 <__Stack_Size+0x90fd0>
    23c8:	0208000b 	andeq	r0, r8, #11
    23cc:	01000000 	mrseq	r0, (UNDEF: 0)
    23d0:	10d00f9c 	smullsne	r0, r0, ip, pc	; <UNPREDICTABLE>
    23d4:	4d010000 	stcmi	0, cr0, [r1, #-0]
    23d8:	000b3c02 	andeq	r3, fp, r2, lsl #24
    23dc:	00003408 	andeq	r3, r0, r8, lsl #8
    23e0:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    23e4:	11000007 	tstne	r0, r7
    23e8:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
    23ec:	00000993 	muleq	r0, r3, r9
    23f0:	00000731 	andeq	r0, r0, r1, lsr r7
    23f4:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    23f8:	1205250a 	andne	r2, r5, #41943040	; 0x2800000
    23fc:	0c055001 	stceq	0, cr5, [r5], {1}
    2400:	40013800 	andmi	r3, r1, r0, lsl #16
    2404:	0b5c1300 	bleq	170700c <__Stack_Size+0x1706c0c>
    2408:	09b30800 	ldmibeq	r3!, {fp}
    240c:	01120000 	tsteq	r2, r0
    2410:	000c0550 	andeq	r0, ip, r0, asr r5
    2414:	00400138 	subeq	r0, r0, r8, lsr r1
    2418:	12210f00 	eorne	r0, r1, #0, 30
    241c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    2420:	000b7002 	andeq	r7, fp, r2
    2424:	00003c08 	andeq	r3, r0, r8, lsl #24
    2428:	7d9c0100 	ldfvcs	f0, [ip]
    242c:	14000007 	strne	r0, [r0], #-7
    2430:	01007273 	tsteq	r0, r3, ror r2
    2434:	003a0262 	eorseq	r0, sl, r2, ror #4
    2438:	03050000 	movweq	r0, #20480	; 0x5000
    243c:	2000010c 	andcs	r0, r0, ip, lsl #2
    2440:	000b8a13 	andeq	r8, fp, r3, lsl sl
    2444:	0009b308 	andeq	fp, r9, r8, lsl #6
    2448:	50011200 	andpl	r1, r1, r0, lsl #4
    244c:	00007502 	andeq	r7, r0, r2, lsl #10
    2450:	0ebc0e00 	cdpeq	14, 11, cr0, cr12, cr0, {0}
    2454:	73010000 	movwvc	r0, #4096	; 0x1000
    2458:	000bac02 	andeq	sl, fp, r2, lsl #24
    245c:	00000208 	andeq	r0, r0, r8, lsl #4
    2460:	0e9c0100 	fmleqe	f0, f4, f0
    2464:	00000d1f 	andeq	r0, r0, pc, lsl sp
    2468:	ae027f01 	cdpge	15, 0, cr7, cr2, cr1, {0}
    246c:	0208000b 	andeq	r0, r8, #11
    2470:	01000000 	mrseq	r0, (UNDEF: 0)
    2474:	0d590e9c 	ldcleq	14, cr0, [r9, #-624]	; 0xfffffd90
    2478:	8a010000 	bhi	42480 <__Stack_Size+0x42080>
    247c:	000bb002 	andeq	fp, fp, r2
    2480:	00000208 	andeq	r0, r0, r8, lsl #4
    2484:	0e9c0100 	fmleqe	f0, f4, f0
    2488:	00000dbd 			; <UNDEFINED> instruction: 0x00000dbd
    248c:	b2029501 	andlt	r9, r2, #4194304	; 0x400000
    2490:	0208000b 	andeq	r0, r8, #11
    2494:	01000000 	mrseq	r0, (UNDEF: 0)
    2498:	11240e9c 			; <UNDEFINED> instruction: 0x11240e9c
    249c:	a0010000 	andge	r0, r1, r0
    24a0:	000bb402 	andeq	fp, fp, r2, lsl #8
    24a4:	00000208 	andeq	r0, r0, r8, lsl #4
    24a8:	0e9c0100 	fmleqe	f0, f4, f0
    24ac:	00000f83 	andeq	r0, r0, r3, lsl #31
    24b0:	b602ac01 	strlt	sl, [r2], -r1, lsl #24
    24b4:	0208000b 	andeq	r0, r8, #11
    24b8:	01000000 	mrseq	r0, (UNDEF: 0)
    24bc:	0ee10e9c 	mcreq	14, 7, r0, cr1, cr12, {4}
    24c0:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    24c4:	000bb802 	andeq	fp, fp, r2, lsl #16
    24c8:	00000208 	andeq	r0, r0, r8, lsl #4
    24cc:	0e9c0100 	fmleqe	f0, f4, f0
    24d0:	00000d6d 	andeq	r0, r0, sp, ror #26
    24d4:	ba02c301 	blt	b30e0 <__Stack_Size+0xb2ce0>
    24d8:	0208000b 	andeq	r0, r8, #11
    24dc:	01000000 	mrseq	r0, (UNDEF: 0)
    24e0:	0f2b0e9c 	svceq	0x002b0e9c
    24e4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    24e8:	000bbc02 	andeq	fp, fp, r2, lsl #24
    24ec:	00000208 	andeq	r0, r0, r8, lsl #4
    24f0:	0e9c0100 	fmleqe	f0, f4, f0
    24f4:	00000fc2 	andeq	r0, r0, r2, asr #31
    24f8:	be02d901 	cdplt	9, 0, cr13, cr2, cr1, {0}
    24fc:	0208000b 	andeq	r0, r8, #11
    2500:	01000000 	mrseq	r0, (UNDEF: 0)
    2504:	0e160e9c 	mrceq	14, 0, r0, cr6, cr12, {4}
    2508:	e4010000 	str	r0, [r1], #-0
    250c:	000bc002 	andeq	ip, fp, r2
    2510:	00000208 	andeq	r0, r0, r8, lsl #4
    2514:	0e9c0100 	fmleqe	f0, f4, f0
    2518:	000011df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    251c:	c202ef01 	andgt	lr, r2, #1, 30
    2520:	0208000b 	andeq	r0, r8, #11
    2524:	01000000 	mrseq	r0, (UNDEF: 0)
    2528:	0e490e9c 	mcreq	14, 2, r0, cr9, cr12, {4}
    252c:	fa010000 	blx	42534 <__Stack_Size+0x42134>
    2530:	000bc402 	andeq	ip, fp, r2, lsl #8
    2534:	00000208 	andeq	r0, r0, r8, lsl #4
    2538:	0e9c0100 	fmleqe	f0, f4, f0
    253c:	00000d48 	andeq	r0, r0, r8, asr #26
    2540:	c6030501 	strgt	r0, [r3], -r1, lsl #10
    2544:	0208000b 	andeq	r0, r8, #11
    2548:	01000000 	mrseq	r0, (UNDEF: 0)
    254c:	0fd20e9c 	svceq	0x00d20e9c
    2550:	10010000 	andne	r0, r1, r0
    2554:	000bc803 	andeq	ip, fp, r3, lsl #16
    2558:	00000208 	andeq	r0, r0, r8, lsl #4
    255c:	0e9c0100 	fmleqe	f0, f4, f0
    2560:	00000ef9 	strdeq	r0, [r0], -r9
    2564:	ca031b01 	bgt	c9170 <__Stack_Size+0xc8d70>
    2568:	0208000b 	andeq	r0, r8, #11
    256c:	01000000 	mrseq	r0, (UNDEF: 0)
    2570:	0e6f0e9c 	mcreq	14, 3, r0, cr15, cr12, {4}
    2574:	26010000 	strcs	r0, [r1], -r0
    2578:	000bcc03 	andeq	ip, fp, r3, lsl #24
    257c:	00000208 	andeq	r0, r0, r8, lsl #4
    2580:	0e9c0100 	fmleqe	f0, f4, f0
    2584:	00000f58 	andeq	r0, r0, r8, asr pc
    2588:	ce033101 	adfgts	f3, f3, f1
    258c:	0208000b 	andeq	r0, r8, #11
    2590:	01000000 	mrseq	r0, (UNDEF: 0)
    2594:	11380e9c 			; <UNDEFINED> instruction: 0x11380e9c
    2598:	3c010000 	stccc	0, cr0, [r1], {-0}
    259c:	000bd003 	andeq	sp, fp, r3
    25a0:	00000208 	andeq	r0, r0, r8, lsl #4
    25a4:	0e9c0100 	fmleqe	f0, f4, f0
    25a8:	00000d91 	muleq	r0, r1, sp
    25ac:	d2034701 	andle	r4, r3, #262144	; 0x40000
    25b0:	0208000b 	andeq	r0, r8, #11
    25b4:	01000000 	mrseq	r0, (UNDEF: 0)
    25b8:	0d040e9c 	stceq	14, cr0, [r4, #-624]	; 0xfffffd90
    25bc:	53010000 	movwpl	r0, #4096	; 0x1000
    25c0:	000bd403 	andeq	sp, fp, r3, lsl #8
    25c4:	00000208 	andeq	r0, r0, r8, lsl #4
    25c8:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    25cc:	00000205 	andeq	r0, r0, r5, lsl #4
    25d0:	006f1d01 	rsbeq	r1, pc, r1, lsl #26
    25d4:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    25d8:	13000000 	movwne	r0, #0
    25dc:	17000009 	strne	r0, [r0, -r9]
    25e0:	000000af 	andeq	r0, r0, pc, lsr #1
    25e4:	180003ff 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}
    25e8:	000000a5 	andeq	r0, r0, r5, lsr #1
    25ec:	1f024701 	svcne	0x00024701
    25f0:	05000009 	streq	r0, [r0, #-9]
    25f4:	00000902 	andeq	r0, r0, r2, lsl #18
    25f8:	0003e918 	andeq	lr, r3, r8, lsl r9
    25fc:	02480100 	subeq	r0, r8, #0, 2
    2600:	00000930 	andeq	r0, r0, r0, lsr r9
    2604:	00004c05 	andeq	r4, r0, r5, lsl #24
    2608:	09721800 	ldmdbeq	r2!, {fp, ip}^
    260c:	4a010000 	bmi	42614 <__Stack_Size+0x42214>
    2610:	00094102 	andeq	r4, r9, r2, lsl #2
    2614:	005e0500 	subseq	r0, lr, r0, lsl #10
    2618:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    261c:	56000000 	strpl	r0, [r0], -r0
    2620:	19000009 	stmdbne	r0, {r0, r3}
    2624:	000000af 	andeq	r0, r0, pc, lsr #1
    2628:	de1800ff 	mrcle	0, 0, r0, cr8, cr15, {7}
    262c:	01000006 	tsteq	r0, r6
    2630:	0962024b 	stmdbeq	r2!, {r0, r1, r3, r6, r9}^
    2634:	46050000 	strmi	r0, [r5], -r0
    2638:	1a000009 	bne	2664 <__Stack_Size+0x2264>
    263c:	00001030 	andeq	r1, r0, r0, lsr r0
    2640:	591b1501 	ldmdbpl	fp, {r0, r8, sl, ip}
    2644:	0400000e 	streq	r0, [r0], #-14
    2648:	098502fe 	stmibeq	r5, {r1, r2, r3, r4, r5, r6, r7, r9}
    264c:	851c0000 	ldrhi	r0, [ip, #-0]
    2650:	1c000009 	stcne	0, cr0, [r0], {9}
    2654:	0000004c 	andeq	r0, r0, ip, asr #32
    2658:	c7041d00 	strgt	r1, [r4, -r0, lsl #26]
    265c:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    2660:	00000680 	andeq	r0, r0, r0, lsl #13
    2664:	1f01d901 	svcne	0x0001d901
    2668:	0000101e 	andeq	r1, r0, lr, lsl r0
    266c:	00a4f805 	adceq	pc, r4, r5, lsl #16
    2670:	09ad0000 	stmibeq	sp!, {}	; <UNPREDICTABLE>
    2674:	ad1c0000 	ldcge	0, cr0, [ip, #-0]
    2678:	1c000009 	stcne	0, cr0, [r0], {9}
    267c:	0000004c 	andeq	r0, r0, ip, asr #32
    2680:	91041d00 	tstls	r4, r0, lsl #26
    2684:	20000003 	andcs	r0, r0, r3
    2688:	00000e26 	andeq	r0, r0, r6, lsr #28
    268c:	004ced05 	subeq	lr, ip, r5, lsl #26
    2690:	ad1c0000 	ldcge	0, cr0, [ip, #-0]
    2694:	00000009 	andeq	r0, r0, r9
    2698:	00012400 	andeq	r2, r1, r0, lsl #8
    269c:	bd000400 	cfstrslt	mvf0, [r0, #-0]
    26a0:	04000005 	streq	r0, [r0], #-5
    26a4:	00002901 	andeq	r2, r0, r1, lsl #18
    26a8:	12330100 	eorsne	r0, r3, #0, 2
    26ac:	039f0000 	orrseq	r0, pc, #0
    26b0:	0a740000 	beq	1d026b8 <__Stack_Size+0x1d022b8>
    26b4:	04020000 	streq	r0, [r2], #-0
    26b8:	00082605 	andeq	r2, r8, r5, lsl #12
    26bc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    26c0:	000007f8 	strdeq	r0, [r0], -r8
    26c4:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    26c8:	02000009 	andeq	r0, r0, #9
    26cc:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    26d0:	02020000 	andeq	r0, r2, #0
    26d4:	000bd007 	andeq	sp, fp, r7
    26d8:	38750300 	ldmdacc	r5!, {r8, r9}^
    26dc:	4a290200 	bmi	a42ee4 <__Stack_Size+0xa42ae4>
    26e0:	02000000 	andeq	r0, r0, #0
    26e4:	09d50801 	ldmibeq	r5, {r0, fp}^
    26e8:	04020000 	streq	r0, [r2], #-0
    26ec:	00092a07 	andeq	r2, r9, r7, lsl #20
    26f0:	00400400 	subeq	r0, r0, r0, lsl #8
    26f4:	00680000 	rsbeq	r0, r8, r0
    26f8:	51050000 	mrspl	r0, (UNDEF: 5)
    26fc:	11000000 	mrsne	r0, (UNDEF: 0)
    2700:	127a0600 	rsbsne	r0, sl, #0, 12
    2704:	16010000 	strne	r0, [r1], -r0
    2708:	00000079 	andeq	r0, r0, r9, ror r0
    270c:	26e90305 	strbtcs	r0, [r9], r5, lsl #6
    2710:	58070800 	stmdapl	r7, {fp}
    2714:	04000000 	streq	r0, [r0], #-0
    2718:	00000040 	andeq	r0, r0, r0, asr #32
    271c:	0000008e 	andeq	r0, r0, lr, lsl #1
    2720:	00005105 	andeq	r5, r0, r5, lsl #2
    2724:	06004200 	streq	r4, [r0], -r0, lsl #4
    2728:	000012d9 	ldrdeq	r1, [r0], -r9
    272c:	009f3001 	addseq	r3, pc, r1
    2730:	03050000 	movweq	r0, #20480	; 0x5000
    2734:	080026a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, sp}
    2738:	00007e07 	andeq	r7, r0, r7, lsl #28
    273c:	00400400 	subeq	r0, r0, r0, lsl #8
    2740:	00b40000 	adcseq	r0, r4, r0
    2744:	51050000 	mrspl	r0, (UNDEF: 5)
    2748:	03000000 	movweq	r0, #0
    274c:	129c0600 	addsne	r0, ip, #0, 12
    2750:	83010000 	movwhi	r0, #4096	; 0x1000
    2754:	000000c5 	andeq	r0, r0, r5, asr #1
    2758:	26a20305 	strtcs	r0, [r2], r5, lsl #6
    275c:	a4070800 	strge	r0, [r7], #-2048	; 0x800
    2760:	06000000 	streq	r0, [r0], -r0
    2764:	0000125c 	andeq	r1, r0, ip, asr r2
    2768:	00db8b01 	sbcseq	r8, fp, r1, lsl #22
    276c:	03050000 	movweq	r0, #20480	; 0x5000
    2770:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
    2774:	00005807 	andeq	r5, r0, r7, lsl #16
    2778:	00400400 	subeq	r0, r0, r0, lsl #8
    277c:	00f00000 	rscseq	r0, r0, r0
    2780:	51050000 	mrspl	r0, (UNDEF: 5)
    2784:	33000000 	movwcc	r0, #0
    2788:	12ba0600 	adcsne	r0, sl, #0, 12
    278c:	9d010000 	stcls	0, cr0, [r1, #-0]
    2790:	00000101 	andeq	r0, r0, r1, lsl #2
    2794:	265c0305 	ldrbcs	r0, [ip], -r5, lsl #6
    2798:	e0070800 	and	r0, r7, r0, lsl #16
    279c:	04000000 	streq	r0, [r0], #-0
    27a0:	00000040 	andeq	r0, r0, r0, asr #32
    27a4:	00000116 	andeq	r0, r0, r6, lsl r1
    27a8:	00005105 	andeq	r5, r0, r5, lsl #2
    27ac:	06001900 	streq	r1, [r0], -r0, lsl #18
    27b0:	0000123e 	andeq	r1, r0, lr, lsr r2
    27b4:	0106b701 	tsteq	r6, r1, lsl #14
    27b8:	03050000 	movweq	r0, #20480	; 0x5000
    27bc:	20000001 	andcs	r0, r0, r1
    27c0:	00038600 	andeq	r8, r3, r0, lsl #12
    27c4:	0f000400 	svceq	0x00000400
    27c8:	04000006 	streq	r0, [r0], #-6
    27cc:	00002901 	andeq	r2, r0, r1, lsl #18
    27d0:	130c0100 	movwne	r0, #49408	; 0xc100
    27d4:	039f0000 	orrseq	r0, pc, #0
    27d8:	03480000 	movteq	r0, #32768	; 0x8000
    27dc:	00000000 	andeq	r0, r0, r0
    27e0:	0abb0000 	beq	feec27e8 <SCS_BASE+0x1eeb47e8>
    27e4:	04020000 	streq	r0, [r2], #-0
    27e8:	00082605 	andeq	r2, r8, r5, lsl #12
    27ec:	05020200 	streq	r0, [r2, #-512]	; 0x200
    27f0:	000007f8 	strdeq	r0, [r0], -r8
    27f4:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    27f8:	03000009 	movweq	r0, #9
    27fc:	00323375 	eorseq	r3, r2, r5, ror r3
    2800:	00452702 	subeq	r2, r5, r2, lsl #14
    2804:	04020000 	streq	r0, [r2], #-0
    2808:	00093307 	andeq	r3, r9, r7, lsl #6
    280c:	31750300 	cmncc	r5, r0, lsl #6
    2810:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2814:	00000057 	andeq	r0, r0, r7, asr r0
    2818:	d0070202 	andle	r0, r7, r2, lsl #4
    281c:	0300000b 	movweq	r0, #11
    2820:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2824:	00006829 	andeq	r6, r0, r9, lsr #16
    2828:	08010200 	stmdaeq	r1, {r9}
    282c:	000009d5 	ldrdeq	r0, [r0], -r5
    2830:	00045204 	andeq	r5, r4, r4, lsl #4
    2834:	7a2f0200 	bvc	bc303c <__Stack_Size+0xbc2c3c>
    2838:	05000000 	streq	r0, [r0, #-0]
    283c:	00000045 	andeq	r0, r0, r5, asr #32
    2840:	3a020106 	bcc	82c60 <__Stack_Size+0x82860>
    2844:	00000094 	muleq	r0, r4, r0
    2848:	00086e07 	andeq	r6, r8, r7, lsl #28
    284c:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    2850:	01000002 	tsteq	r0, r2
    2854:	05fc0400 	ldrbeq	r0, [ip, #1024]!	; 0x400
    2858:	3a020000 	bcc	82860 <__Stack_Size+0x82460>
    285c:	0000007f 	andeq	r0, r0, pc, ror r0
    2860:	2a070402 	bcs	1c3870 <__Stack_Size+0x1c3470>
    2864:	06000009 	streq	r0, [r0], -r9
    2868:	cd1c0301 	ldcgt	3, cr0, [ip, #-4]
    286c:	07000000 	streq	r0, [r0, -r0]
    2870:	00000465 	andeq	r0, r0, r5, ror #8
    2874:	08340701 	ldmdaeq	r4!, {r0, r8, r9, sl}
    2878:	07020000 	streq	r0, [r2, -r0]
    287c:	00000132 	andeq	r0, r0, r2, lsr r1
    2880:	04ef0703 	strbteq	r0, [pc], #1795	; 2888 <__Stack_Size+0x2488>
    2884:	07040000 	streq	r0, [r4, -r0]
    2888:	00000407 	andeq	r0, r0, r7, lsl #8
    288c:	51040005 	tstpl	r4, r5
    2890:	03000007 	movweq	r0, #7
    2894:	0000a622 	andeq	sl, r0, r2, lsr #12
    2898:	5e040800 	cdppl	8, 0, cr0, cr4, cr0, {0}
    289c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    28a0:	00000a1f 	andeq	r0, r0, pc, lsl sl
    28a4:	0f300501 	svceq	0x00300501
    28a8:	07000001 	streq	r0, [r0, -r1]
    28ac:	00000a61 	andeq	r0, r0, r1, ror #20
    28b0:	0be30700 	bleq	ff8c44b8 <SCS_BASE+0x1f8b64b8>
    28b4:	07010000 	streq	r0, [r1, -r0]
    28b8:	000005e9 	andeq	r0, r0, r9, ror #11
    28bc:	0c230702 	stceq	7, cr0, [r3], #-8
    28c0:	07030000 	streq	r0, [r3, -r0]
    28c4:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    28c8:	09b90704 	ldmibeq	r9!, {r2, r8, r9, sl}
    28cc:	00050000 	andeq	r0, r5, r0
    28d0:	00135c0a 	andseq	r5, r3, sl, lsl #24
    28d4:	d8410100 	stmdale	r1, {r8}^
    28d8:	0c08000b 	stceq	0, cr0, [r8], {11}
    28dc:	01000000 	mrseq	r0, (UNDEF: 0)
    28e0:	13350b9c 	teqne	r5, #156, 22	; 0x27000
    28e4:	76010000 	strvc	r0, [r1], -r0
    28e8:	00000094 	muleq	r0, r4, r0
    28ec:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
    28f0:	00000104 	andeq	r0, r0, r4, lsl #2
    28f4:	01b79c01 			; <UNDEFINED> instruction: 0x01b79c01
    28f8:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    28fc:	01000003 	tsteq	r0, r3
    2900:	0000d876 	andeq	sp, r0, r6, ror r8
    2904:	00071f00 	andeq	r1, r7, r0, lsl #30
    2908:	3c6f0c00 	stclcc	12, cr0, [pc], #-0	; 2910 <__Stack_Size+0x2510>
    290c:	76010000 	strvc	r0, [r1], -r0
    2910:	0000004c 	andeq	r0, r0, ip, asr #32
    2914:	0000074b 	andeq	r0, r0, fp, asr #14
    2918:	0013170d 	andseq	r1, r3, sp, lsl #14
    291c:	4c780100 	ldfmie	f0, [r8], #-0
    2920:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2924:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
    2928:	00001391 	muleq	r0, r1, r3
    292c:	005e7901 	subseq	r7, lr, r1, lsl #18
    2930:	07960000 	ldreq	r0, [r6, r0]
    2934:	6b0e0000 	blvs	38293c <__Stack_Size+0x38253c>
    2938:	01000003 	tsteq	r0, r3
    293c:	0001b77a 	andeq	fp, r1, sl, ror r7
    2940:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
    2944:	0003280f 	andeq	r2, r3, pc, lsl #16
    2948:	35540d00 	ldrbcc	r0, [r4, #-3328]	; 0xd00
    294c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2950:	0000003a 	andeq	r0, r0, sl, lsr r0
    2954:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    2958:	000c3e10 	andeq	r3, ip, r0, lsl lr
    295c:	00031808 	andeq	r1, r3, r8, lsl #16
    2960:	0001ac00 	andeq	sl, r1, r0, lsl #24
    2964:	51011100 	mrspl	r1, (UNDEF: 17)
    2968:	06007d03 	streq	r7, [r0], -r3, lsl #26
    296c:	0c601200 	sfmeq	f1, 2, [r0], #-0
    2970:	03320800 	teqeq	r2, #0, 16
    2974:	00000000 	andeq	r0, r0, r0
    2978:	0000cd05 	andeq	ip, r0, r5, lsl #26
    297c:	12fb1300 	rscsne	r1, fp, #0, 6
    2980:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    2984:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
    2988:	0000005c 	andeq	r0, r0, ip, asr r0
    298c:	02359c01 	eorseq	r9, r5, #256	; 0x100
    2990:	02140000 	andseq	r0, r4, #0
    2994:	0e08000d 	cdpeq	0, 0, cr0, cr8, cr13, {0}
    2998:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    299c:	15000002 	strne	r0, [r0, #-2]
    29a0:	0000072d 	andeq	r0, r0, sp, lsr #14
    29a4:	02356701 	eorseq	r6, r5, #262144	; 0x40000
    29a8:	01ef0000 	mvneq	r0, r0
    29ac:	00160000 	andseq	r0, r6, r0
    29b0:	000d0612 	andeq	r0, sp, r2, lsl r6
    29b4:	00035008 	andeq	r5, r3, r8
    29b8:	0d101700 	ldceq	7, cr1, [r0, #-0]
    29bc:	01200800 	teqeq	r0, r0, lsl #16
    29c0:	01110000 	tsteq	r1, r0
    29c4:	00740250 	rsbseq	r0, r4, r0, asr r2
    29c8:	f2100000 	vhadd.s16	d0, d0, d0
    29cc:	6108000c 	tstvs	r8, ip
    29d0:	25000003 	strcs	r0, [r0, #-3]
    29d4:	11000002 	tstne	r0, r2
    29d8:	03055101 	movweq	r5, #20737	; 0x5101
    29dc:	200006a5 	andcs	r0, r0, r5, lsr #13
    29e0:	01500111 	cmpeq	r0, r1, lsl r1
    29e4:	30180033 	andscc	r0, r8, r3, lsr r0
    29e8:	7b08000d 	blvc	202a24 <__Stack_Size+0x202624>
    29ec:	11000003 	tstne	r0, r3
    29f0:	33015001 	movwcc	r5, #4097	; 0x1001
    29f4:	04190000 	ldreq	r0, [r9], #-0
    29f8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    29fc:	136c1300 	cmnne	ip, #0, 6
    2a00:	bd010000 	stclt	0, cr0, [r1, #-0]
    2a04:	00000000 	andeq	r0, r0, r0
    2a08:	00000020 	andeq	r0, r0, r0, lsr #32
    2a0c:	02639c01 	rsbeq	r9, r3, #256	; 0x100
    2a10:	790e0000 	stmdbvc	lr, {}	; <UNPREDICTABLE>
    2a14:	01000013 	tsteq	r0, r3, lsl r0
    2a18:	00003ac0 	andeq	r3, r0, r0, asr #21
    2a1c:	14030500 	strne	r0, [r3], #-1280	; 0x500
    2a20:	00200001 	eoreq	r0, r0, r1
    2a24:	00005e1a 	andeq	r5, r0, sl, lsl lr
    2a28:	00027300 	andeq	r7, r2, r0, lsl #6
    2a2c:	009f1b00 	addseq	r1, pc, r0, lsl #22
    2a30:	003f0000 	eorseq	r0, pc, r0
    2a34:	000b3f1c 	andeq	r3, fp, ip, lsl pc
    2a38:	63210100 	teqvs	r1, #0, 2
    2a3c:	05000002 	streq	r0, [r0, #-2]
    2a40:	0006a503 	andeq	sl, r6, r3, lsl #10
    2a44:	005e1a20 	subseq	r1, lr, r0, lsr #20
    2a48:	028f0000 	addeq	r0, pc, #0
    2a4c:	001d0000 	andseq	r0, sp, r0
    2a50:	0000a51e 	andeq	sl, r0, lr, lsl r5
    2a54:	9a240100 	bls	902e5c <__Stack_Size+0x902a5c>
    2a58:	05000002 	streq	r0, [r0, #-2]
    2a5c:	00000284 	andeq	r0, r0, r4, lsl #5
    2a60:	0003e91e 	andeq	lr, r3, lr, lsl r9
    2a64:	aa250100 	bge	942e6c <__Stack_Size+0x942a6c>
    2a68:	05000002 	streq	r0, [r0, #-2]
    2a6c:	0000004c 	andeq	r0, r0, ip, asr #32
    2a70:	0003041e 	andeq	r0, r3, lr, lsl r4
    2a74:	6f270100 	svcvs	0x00270100
    2a78:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2a7c:	00000b91 	muleq	r0, r1, fp
    2a80:	006f2701 	rsbeq	r2, pc, r1, lsl #14
    2a84:	8e1e0000 	cdphi	0, 1, cr0, cr14, cr0, {0}
    2a88:	01000001 	tsteq	r0, r1
    2a8c:	00006f27 	andeq	r6, r0, r7, lsr #30
    2a90:	04d21e00 	ldrbeq	r1, [r2], #3584	; 0xe00
    2a94:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    2a98:	0000005e 	andeq	r0, r0, lr, asr r0
    2a9c:	00063b1e 	andeq	r3, r6, lr, lsl fp
    2aa0:	94290100 	strtls	r0, [r9], #-256	; 0x100
    2aa4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2aa8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    2aac:	02f12a01 	rscseq	r2, r1, #4096	; 0x1000
    2ab0:	3a050000 	bcc	142ab8 <__Stack_Size+0x1426b8>
    2ab4:	1c000000 	stcne	0, cr0, [r0], {-0}
    2ab8:	00001342 	andeq	r1, r0, r2, asr #6
    2abc:	005e3801 	subseq	r3, lr, r1, lsl #16
    2ac0:	03050000 	movweq	r0, #20480	; 0x5000
    2ac4:	20000110 	andcs	r0, r0, r0, lsl r1
    2ac8:	0008f11c 	andeq	pc, r8, ip, lsl r1	; <UNPREDICTABLE>
    2acc:	aa580100 	bge	1602ed4 <__Stack_Size+0x1602ad4>
    2ad0:	05000002 	streq	r0, [r0, #-2]
    2ad4:	00011203 	andeq	r1, r1, r3, lsl #4
    2ad8:	13231f20 	teqne	r3, #32, 30	; 0x80
    2adc:	bd030000 	stclt	0, cr0, [r3, #-0]
    2ae0:	000000cd 	andeq	r0, r0, sp, asr #1
    2ae4:	00000332 	andeq	r0, r0, r2, lsr r3
    2ae8:	00003a20 	andeq	r3, r0, r0, lsr #20
    2aec:	003a2000 	eorseq	r2, sl, r0
    2af0:	21000000 	mrscs	r0, (UNDEF: 0)
    2af4:	00000984 	andeq	r0, r0, r4, lsl #19
    2af8:	03433301 	movteq	r3, #13057	; 0x3301
    2afc:	43200000 	teqmi	r0, #0
    2b00:	00000003 	andeq	r0, r0, r3
    2b04:	03490408 	movteq	r0, #37896	; 0x9408
    2b08:	01020000 	mrseq	r0, (UNDEF: 2)
    2b0c:	0009de08 	andeq	sp, r9, r8, lsl #28
    2b10:	072d1500 	streq	r1, [sp, -r0, lsl #10]!
    2b14:	67010000 	strvs	r0, [r1, -r0]
    2b18:	00000235 	andeq	r0, r0, r5, lsr r2
    2b1c:	00000361 	andeq	r0, r0, r1, ror #6
    2b20:	4f1f0016 	svcmi	0x001f0016
    2b24:	04000013 	streq	r0, [r0], #-19
    2b28:	00003a1e 	andeq	r3, r0, lr, lsl sl
    2b2c:	00037b00 	andeq	r7, r3, r0, lsl #22
    2b30:	005e2000 	subseq	r2, lr, r0
    2b34:	d8200000 	stmdale	r0!, {}	; <UNPREDICTABLE>
    2b38:	00000000 	andeq	r0, r0, r0
    2b3c:	00138422 	andseq	r8, r3, r2, lsr #8
    2b40:	02720600 	rsbseq	r0, r2, #0, 12
    2b44:	00005e20 	andeq	r5, r0, r0, lsr #28
    2b48:	22000000 	andcs	r0, r0, #0
    2b4c:	04000002 	streq	r0, [r0], #-2
    2b50:	0007e300 	andeq	lr, r7, r0, lsl #6
    2b54:	29010400 	stmdbcs	r1, {sl}
    2b58:	01000000 	mrseq	r0, (UNDEF: 0)
    2b5c:	00001437 	andeq	r1, r0, r7, lsr r4
    2b60:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2b64:	00000370 	andeq	r0, r0, r0, ror r3
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	00000c20 	andeq	r0, r0, r0, lsr #24
    2b70:	26050402 	strcs	r0, [r5], -r2, lsl #8
    2b74:	02000008 	andeq	r0, r0, #8
    2b78:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    2b7c:	01020000 	mrseq	r0, (UNDEF: 2)
    2b80:	0009d706 	andeq	sp, r9, r6, lsl #14
    2b84:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2b88:	00000933 	andeq	r0, r0, r3, lsr r9
    2b8c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2b90:	4c280200 	sfmmi	f0, 4, [r8], #-0
    2b94:	02000000 	andeq	r0, r0, #0
    2b98:	0bd00702 	bleq	ff4047a8 <SCS_BASE+0x1f3f67a8>
    2b9c:	75030000 	strvc	r0, [r3, #-0]
    2ba0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2ba4:	0000005d 	andeq	r0, r0, sp, asr r0
    2ba8:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    2bac:	02000009 	andeq	r0, r0, #9
    2bb0:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    2bb4:	04040000 	streq	r0, [r4], #-0
    2bb8:	00000053 	andeq	r0, r0, r3, asr r0
    2bbc:	0013ec05 	andseq	lr, r3, r5, lsl #24
    2bc0:	30030100 	andcc	r0, r3, r0, lsl #2
    2bc4:	00000096 	muleq	r0, r6, r0
    2bc8:	00140006 	andseq	r0, r4, r6
    2bcc:	96060000 	strls	r0, [r6], -r0
    2bd0:	01000014 	tsteq	r0, r4, lsl r0
    2bd4:	00142906 	andseq	r2, r4, r6, lsl #18
    2bd8:	88060200 	stmdahi	r6, {r9}
    2bdc:	03000014 	movweq	r0, #20
    2be0:	13ed0700 	mvnne	r0, #0, 14
    2be4:	37030000 	strcc	r0, [r3, -r0]
    2be8:	00000071 	andeq	r0, r0, r1, ror r0
    2bec:	00006b08 	andeq	r6, r0, r8, lsl #22
    2bf0:	0000b000 	andeq	fp, r0, r0
    2bf4:	00410900 	subeq	r0, r1, r0, lsl #18
    2bf8:	04000000 	streq	r0, [r0], #-0
    2bfc:	0000a104 	andeq	sl, r0, r4, lsl #2
    2c00:	139f0a00 	orrsne	r0, pc, #0, 20
    2c04:	03300000 	teqeq	r0, #0
    2c08:	0001537f 	andeq	r5, r1, pc, ror r3
    2c0c:	29650b00 	stmdbcs	r5!, {r8, r9, fp}^
    2c10:	81030000 	mrshi	r0, (UNDEF: 3)
    2c14:	00000154 	andeq	r0, r0, r4, asr r1
    2c18:	16cc0b00 	strbne	r0, [ip], r0, lsl #22
    2c1c:	82030000 	andhi	r0, r3, #0
    2c20:	00000154 	andeq	r0, r0, r4, asr r1
    2c24:	146f0b04 	strbtne	r0, [pc], #-2820	; 2c2c <__Stack_Size+0x282c>
    2c28:	85030000 	strhi	r0, [r3, #-0]
    2c2c:	00000154 	andeq	r0, r0, r4, asr r1
    2c30:	140c0b08 	strne	r0, [ip], #-2824	; 0xb08
    2c34:	86030000 	strhi	r0, [r3], -r0
    2c38:	00000154 	andeq	r0, r0, r4, asr r1
    2c3c:	14420b0c 	strbne	r0, [r2], #-2828	; 0xb0c
    2c40:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    2c44:	00000169 	andeq	r0, r0, r9, ror #2
    2c48:	13c30b10 	bicne	r0, r3, #16, 22	; 0x4000
    2c4c:	a3030000 	movwge	r0, #12288	; 0x3000
    2c50:	00000169 	andeq	r0, r0, r9, ror #2
    2c54:	14530b14 	ldrbne	r0, [r3], #-2836	; 0xb14
    2c58:	ad030000 	stcge	0, cr0, [r3, #-0]
    2c5c:	00000183 	andeq	r0, r0, r3, lsl #3
    2c60:	16980b18 			; <UNDEFINED> instruction: 0x16980b18
    2c64:	af030000 	svcge	0x00030000
    2c68:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c6c:	19db0b1c 	ldmibne	fp, {r2, r3, r4, r8, r9, fp}^
    2c70:	b0030000 	andlt	r0, r3, r0
    2c74:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c78:	18d90b20 	ldmne	r9, {r5, r8, r9, fp}^
    2c7c:	b1030000 	mrslt	r0, (UNDEF: 3)
    2c80:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c84:	13ac0b24 			; <UNDEFINED> instruction: 0x13ac0b24
    2c88:	b5030000 	strlt	r0, [r3, #-0]
    2c8c:	00000189 	andeq	r0, r0, r9, lsl #3
    2c90:	37430b28 	strbcc	r0, [r3, -r8, lsr #22]
    2c94:	b7030000 	strlt	r0, [r3, -r0]
    2c98:	00000053 	andeq	r0, r0, r3, asr r0
    2c9c:	040c002c 	streq	r0, [ip], #-44	; 0x2c
    2ca0:	00015304 	andeq	r5, r1, r4, lsl #6
    2ca4:	00960800 	addseq	r0, r6, r0, lsl #16
    2ca8:	01690000 	cmneq	r9, r0
    2cac:	53090000 	movwpl	r0, #36864	; 0x9000
    2cb0:	00000000 	andeq	r0, r0, r0
    2cb4:	015a0404 	cmpeq	sl, r4, lsl #8
    2cb8:	96080000 	strls	r0, [r8], -r0
    2cbc:	83000000 	movwhi	r0, #0
    2cc0:	09000001 	stmdbeq	r0, {r0}
    2cc4:	00000053 	andeq	r0, r0, r3, asr r0
    2cc8:	00005309 	andeq	r5, r0, r9, lsl #6
    2ccc:	04040000 	streq	r0, [r4], #-0
    2cd0:	0000016f 	andeq	r0, r0, pc, ror #2
    2cd4:	a007040d 	andge	r0, r7, sp, lsl #8
    2cd8:	03000013 	movweq	r0, #19
    2cdc:	0000b6b9 			; <UNDEFINED> instruction: 0x0000b6b9
    2ce0:	10300e00 	eorsne	r0, r0, r0, lsl #28
    2ce4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    2ce8:	08000d44 	stmdaeq	r0, {r2, r6, r8, sl, fp}
    2cec:	0000006c 	andeq	r0, r0, ip, rrx
    2cf0:	01b59c01 			; <UNDEFINED> instruction: 0x01b59c01
    2cf4:	720f0000 	andvc	r0, pc, #0
    2cf8:	1e08000d 	cdpne	0, 0, cr0, cr8, cr13, {0}
    2cfc:	00000002 	andeq	r0, r0, r2
    2d00:	0013e610 	andseq	lr, r3, r0, lsl r6
    2d04:	c61a0100 	ldrgt	r0, [sl], -r0, lsl #2
    2d08:	05000001 	streq	r0, [r0, #-1]
    2d0c:	0006e603 	andeq	lr, r6, r3, lsl #12
    2d10:	00411120 	subeq	r1, r1, r0, lsr #2
    2d14:	d6120000 	ldrle	r0, [r2], -r0
    2d18:	03000013 	movweq	r0, #19
    2d1c:	00018bee 	andeq	r8, r1, lr, ror #23
    2d20:	13f41000 	mvnsne	r1, #0
    2d24:	1b010000 	blne	42d2c <__Stack_Size+0x4292c>
    2d28:	000001e7 	andeq	r0, r0, r7, ror #3
    2d2c:	01180305 	tsteq	r8, r5, lsl #6
    2d30:	53112000 	tstpl	r1, #0
    2d34:	13000000 	movwne	r0, #0
    2d38:	00000154 	andeq	r0, r0, r4, asr r1
    2d3c:	000001fc 	strdeq	r0, [r0], -ip
    2d40:	00006414 	andeq	r6, r0, r4, lsl r4
    2d44:	10000600 	andne	r0, r0, r0, lsl #12
    2d48:	0000141f 	andeq	r1, r0, pc, lsl r4
    2d4c:	01ec2501 	mvneq	r2, r1, lsl #10
    2d50:	03050000 	movweq	r0, #20480	; 0x5000
    2d54:	20000038 	andcs	r0, r0, r8, lsr r0
    2d58:	0013b810 	andseq	fp, r3, r0, lsl r8
    2d5c:	ec300100 	ldfs	f0, [r0], #-0
    2d60:	05000001 	streq	r0, [r0, #-1]
    2d64:	00001c03 	andeq	r1, r0, r3, lsl #24
    2d68:	14811520 	strne	r1, [r1], #1312	; 0x520
    2d6c:	1a040000 	bne	102d74 <__Stack_Size+0x102974>
    2d70:	000b5500 	andeq	r5, fp, r0, lsl #10
    2d74:	ec000400 	cfstrs	mvf0, [r0], {-0}
    2d78:	04000008 	streq	r0, [r0], #-8
    2d7c:	00002901 	andeq	r2, r0, r1, lsl #18
    2d80:	153e0100 	ldrne	r0, [lr, #-256]!	; 0x100
    2d84:	039f0000 	orrseq	r0, pc, #0
    2d88:	03800000 	orreq	r0, r0, #0
    2d8c:	00000000 	andeq	r0, r0, r0
    2d90:	0cb20000 	ldceq	0, cr0, [r2]
    2d94:	04020000 	streq	r0, [r2], #-0
    2d98:	00082605 	andeq	r2, r8, r5, lsl #12
    2d9c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2da0:	000007f8 	strdeq	r0, [r0], -r8
    2da4:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    2da8:	03000009 	movweq	r0, #9
    2dac:	00323375 	eorseq	r3, r2, r5, ror r3
    2db0:	00452702 	subeq	r2, r5, r2, lsl #14
    2db4:	04020000 	streq	r0, [r2], #-0
    2db8:	00093307 	andeq	r3, r9, r7, lsl #6
    2dbc:	31750300 	cmncc	r5, r0, lsl #6
    2dc0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2dc4:	00000057 	andeq	r0, r0, r7, asr r0
    2dc8:	d0070202 	andle	r0, r7, r2, lsl #4
    2dcc:	0300000b 	movweq	r0, #11
    2dd0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2dd4:	00006829 	andeq	r6, r0, r9, lsr #16
    2dd8:	08010200 	stmdaeq	r1, {r9}
    2ddc:	000009d5 	ldrdeq	r0, [r0], -r5
    2de0:	2a070402 	bcs	1c3df0 <__Stack_Size+0x1c39f0>
    2de4:	04000009 	streq	r0, [r0], #-9
    2de8:	00001600 	andeq	r1, r0, r0, lsl #12
    2dec:	9b160401 	blls	583df8 <__Stack_Size+0x5839f8>
    2df0:	05000000 	streq	r0, [r0, #-0]
    2df4:	0000177e 	andeq	r1, r0, lr, ror r7
    2df8:	18990500 	ldmne	r9, {r8, sl}
    2dfc:	05010000 	streq	r0, [r1, #-0]
    2e00:	0000158b 	andeq	r1, r0, fp, lsl #11
    2e04:	19ef0502 	stmibne	pc!, {r1, r8, sl}^	; <UNPREDICTABLE>
    2e08:	00030000 	andeq	r0, r3, r0
    2e0c:	0014d806 	andseq	sp, r4, r6, lsl #16
    2e10:	27030800 	strcs	r0, [r3, -r0, lsl #16]
    2e14:	000000c0 	andeq	r0, r0, r0, asr #1
    2e18:	00174707 	andseq	r4, r7, r7, lsl #14
    2e1c:	c0290300 	eorgt	r0, r9, r0, lsl #6
    2e20:	00000000 	andeq	r0, r0, r0
    2e24:	0016d207 	andseq	sp, r6, r7, lsl #4
    2e28:	4c2a0300 	stcmi	3, cr0, [sl], #-0
    2e2c:	04000000 	streq	r0, [r0], #-0
    2e30:	5e040800 	cdppl	8, 0, cr0, cr4, cr0, {0}
    2e34:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2e38:	000017c9 	andeq	r1, r0, r9, asr #15
    2e3c:	009b2c03 	addseq	r2, fp, r3, lsl #24
    2e40:	c8090000 	stmdagt	r9, {}	; <UNPREDICTABLE>
    2e44:	03000017 	movweq	r0, #23
    2e48:	0000dc2c 	andeq	sp, r0, ip, lsr #24
    2e4c:	9b040800 	blls	104e54 <__Stack_Size+0x104a54>
    2e50:	04000000 	streq	r0, [r0], #-0
    2e54:	000013ec 	andeq	r1, r0, ip, ror #7
    2e58:	07300301 	ldreq	r0, [r0, -r1, lsl #6]!
    2e5c:	05000001 	streq	r0, [r0, #-1]
    2e60:	00001400 	andeq	r1, r0, r0, lsl #8
    2e64:	14960500 	ldrne	r0, [r6], #1280	; 0x500
    2e68:	05010000 	streq	r0, [r1, #-0]
    2e6c:	00001429 	andeq	r1, r0, r9, lsr #8
    2e70:	14880502 	strne	r0, [r8], #1282	; 0x502
    2e74:	00030000 	andeq	r0, r3, r0
    2e78:	0013ed09 	andseq	lr, r3, r9, lsl #26
    2e7c:	e2370300 	eors	r0, r7, #0, 6
    2e80:	06000000 	streq	r0, [r0], -r0
    2e84:	0000183e 	andeq	r1, r0, lr, lsr r8
    2e88:	4f3b030c 	svcmi	0x003b030c
    2e8c:	07000001 	streq	r0, [r0, -r1]
    2e90:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    2e94:	004c5303 	subeq	r5, ip, r3, lsl #6
    2e98:	07000000 	streq	r0, [r0, -r0]
    2e9c:	0000198a 	andeq	r1, r0, sl, lsl #19
    2ea0:	004c5403 	subeq	r5, ip, r3, lsl #8
    2ea4:	07020000 	streq	r0, [r2, -r0]
    2ea8:	00003746 	andeq	r3, r0, r6, asr #14
    2eac:	004c5503 	subeq	r5, ip, r3, lsl #10
    2eb0:	07040000 	streq	r0, [r4, -r0]
    2eb4:	000018ad 	andeq	r1, r0, sp, lsr #17
    2eb8:	015e5603 	cmpeq	lr, r3, lsl #12
    2ebc:	00080000 	andeq	r0, r8, r0
    2ec0:	0000c00a 	andeq	ip, r0, sl
    2ec4:	00015e00 	andeq	r5, r1, r0, lsl #28
    2ec8:	004c0b00 	subeq	r0, ip, r0, lsl #22
    2ecc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ed0:	00014f04 	andeq	r4, r1, r4, lsl #30
    2ed4:	183f0900 	ldmdane	pc!, {r8, fp}	; <UNPREDICTABLE>
    2ed8:	57030000 	strpl	r0, [r3, -r0]
    2edc:	00000112 	andeq	r0, r0, r2, lsl r1
    2ee0:	00188406 	andseq	r8, r8, r6, lsl #8
    2ee4:	5b030200 	blpl	c36ec <__Stack_Size+0xc32ec>
    2ee8:	00000194 	muleq	r0, r4, r1
    2eec:	0016ac07 	andseq	sl, r6, r7, lsl #24
    2ef0:	5e5d0300 	cdppl	3, 5, cr0, cr13, cr0, {0}
    2ef4:	00000000 	andeq	r0, r0, r0
    2ef8:	0017d807 	andseq	sp, r7, r7, lsl #16
    2efc:	5e5e0300 	cdppl	3, 5, cr0, cr14, cr0, {0}
    2f00:	01000000 	mrseq	r0, (UNDEF: 0)
    2f04:	18850900 	stmne	r5, {r8, fp}
    2f08:	60030000 	andvs	r0, r3, r0
    2f0c:	0000016f 	andeq	r0, r0, pc, ror #2
    2f10:	0057420c 	subseq	r4, r7, ip, lsl #4
    2f14:	c3650302 	cmngt	r5, #134217728	; 0x8000000
    2f18:	0d000001 	stceq	0, cr0, [r0, #-4]
    2f1c:	00316262 	eorseq	r6, r1, r2, ror #4
    2f20:	005e6703 	subseq	r6, lr, r3, lsl #14
    2f24:	0d000000 	stceq	0, cr0, [r0, #-0]
    2f28:	00306262 	eorseq	r6, r0, r2, ror #4
    2f2c:	005e6803 	subseq	r6, lr, r3, lsl #16
    2f30:	00010000 	andeq	r0, r1, r0
    2f34:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    2f38:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2f3c:	0300770f 	movweq	r7, #1807	; 0x70f
    2f40:	00004c64 	andeq	r4, r0, r4, ror #24
    2f44:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    2f48:	9f6a0300 	svcls	0x006a0300
    2f4c:	00000001 	andeq	r0, r0, r1
    2f50:	0019ff09 	andseq	pc, r9, r9, lsl #30
    2f54:	c36b0300 	cmngt	fp, #0, 6
    2f58:	06000001 	streq	r0, [r0], -r1
    2f5c:	00001531 	andeq	r1, r0, r1, lsr r5
    2f60:	7b6d031c 	blvc	1b43bd8 <__Stack_Size+0x1b437d8>
    2f64:	07000002 	streq	r0, [r0, -r2]
    2f68:	000018ed 	andeq	r1, r0, sp, ror #17
    2f6c:	005e6f03 	subseq	r6, lr, r3, lsl #30
    2f70:	07000000 	streq	r0, [r0, -r0]
    2f74:	000014a0 	andeq	r1, r0, r0, lsr #9
    2f78:	005e7003 	subseq	r7, lr, r3
    2f7c:	07010000 	streq	r0, [r1, -r0]
    2f80:	0000167c 	andeq	r1, r0, ip, ror r6
    2f84:	01df7103 	bicseq	r7, pc, r3, lsl #2
    2f88:	07020000 	streq	r0, [r2, -r0]
    2f8c:	00001557 	andeq	r1, r0, r7, asr r5
    2f90:	01df7203 	bicseq	r7, pc, r3, lsl #4
    2f94:	07040000 	streq	r0, [r4, -r0]
    2f98:	0000175c 	andeq	r1, r0, ip, asr r7
    2f9c:	01df7303 	bicseq	r7, pc, r3, lsl #6
    2fa0:	07060000 	streq	r0, [r6, -r0]
    2fa4:	0000188c 	andeq	r1, r0, ip, lsl #17
    2fa8:	005e7503 	subseq	r7, lr, r3, lsl #10
    2fac:	07080000 	streq	r0, [r8, -r0]
    2fb0:	0000197a 	andeq	r1, r0, sl, ror r9
    2fb4:	005e7603 	subseq	r7, lr, r3, lsl #12
    2fb8:	07090000 	streq	r0, [r9, -r0]
    2fbc:	00001768 	andeq	r1, r0, r8, ror #14
    2fc0:	005e7703 	subseq	r7, lr, r3, lsl #14
    2fc4:	070a0000 	streq	r0, [sl, -r0]
    2fc8:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    2fcc:	005e7803 	subseq	r7, lr, r3, lsl #16
    2fd0:	070b0000 	streq	r0, [fp, -r0]
    2fd4:	00001825 	andeq	r1, r0, r5, lsr #16
    2fd8:	005e7903 	subseq	r7, lr, r3, lsl #18
    2fdc:	070c0000 	streq	r0, [ip, -r0]
    2fe0:	0000195e 	andeq	r1, r0, lr, asr r9
    2fe4:	01647c03 	cmneq	r4, r3, lsl #24
    2fe8:	00100000 	andseq	r0, r0, r0
    2fec:	00153209 	andseq	r3, r5, r9, lsl #4
    2ff0:	ea7d0300 	b	1f43bf8 <__Stack_Size+0x1f437f8>
    2ff4:	06000001 	streq	r0, [r0], -r1
    2ff8:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2ffc:	237f0330 	cmncs	pc, #48, 6	; 0xc0000000
    3000:	07000003 	streq	r0, [r0, -r3]
    3004:	00002965 	andeq	r2, r0, r5, ror #18
    3008:	03248103 	teqeq	r4, #-1073741824	; 0xc0000000
    300c:	07000000 	streq	r0, [r0, -r0]
    3010:	000016cc 	andeq	r1, r0, ip, asr #13
    3014:	03248203 	teqeq	r4, #805306368	; 0x30000000
    3018:	07040000 	streq	r0, [r4, -r0]
    301c:	0000146f 	andeq	r1, r0, pc, ror #8
    3020:	03248503 	teqeq	r4, #12582912	; 0xc00000
    3024:	07080000 	streq	r0, [r8, -r0]
    3028:	0000140c 	andeq	r1, r0, ip, lsl #8
    302c:	03248603 	teqeq	r4, #3145728	; 0x300000
    3030:	070c0000 	streq	r0, [ip, -r0]
    3034:	00001442 	andeq	r1, r0, r2, asr #8
    3038:	03399803 	teqeq	r9, #196608	; 0x30000
    303c:	07100000 	ldreq	r0, [r0, -r0]
    3040:	000013c3 	andeq	r1, r0, r3, asr #7
    3044:	0339a303 	teqeq	r9, #201326592	; 0xc000000
    3048:	07140000 	ldreq	r0, [r4, -r0]
    304c:	00001453 	andeq	r1, r0, r3, asr r4
    3050:	0353ad03 	cmpeq	r3, #3, 26	; 0xc0
    3054:	07180000 	ldreq	r0, [r8, -r0]
    3058:	00001698 	muleq	r0, r8, r6
    305c:	015eaf03 	cmpeq	lr, r3, lsl #30
    3060:	071c0000 	ldreq	r0, [ip, -r0]
    3064:	000019db 	ldrdeq	r1, [r0], -fp
    3068:	015eb003 	cmpeq	lr, r3
    306c:	07200000 	streq	r0, [r0, -r0]!
    3070:	000018d9 	ldrdeq	r1, [r0], -r9
    3074:	015eb103 	cmpeq	lr, r3, lsl #2
    3078:	07240000 	streq	r0, [r4, -r0]!
    307c:	000013ac 	andeq	r1, r0, ip, lsr #7
    3080:	0359b503 	cmpeq	r9, #12582912	; 0xc00000
    3084:	07280000 	streq	r0, [r8, -r0]!
    3088:	00003743 	andeq	r3, r0, r3, asr #14
    308c:	005eb703 	subseq	fp, lr, r3, lsl #14
    3090:	002c0000 	eoreq	r0, ip, r0
    3094:	23040810 	movwcs	r0, #18448	; 0x4810
    3098:	0a000003 	beq	30ac <__Stack_Size+0x2cac>
    309c:	00000107 	andeq	r0, r0, r7, lsl #2
    30a0:	00000339 	andeq	r0, r0, r9, lsr r3
    30a4:	00005e0b 	andeq	r5, r0, fp, lsl #28
    30a8:	04080000 	streq	r0, [r8], #-0
    30ac:	0000032a 	andeq	r0, r0, sl, lsr #6
    30b0:	0001070a 	andeq	r0, r1, sl, lsl #14
    30b4:	00035300 	andeq	r5, r3, r0, lsl #6
    30b8:	005e0b00 	subseq	r0, lr, r0, lsl #22
    30bc:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    30c0:	00000000 	andeq	r0, r0, r0
    30c4:	033f0408 	teqeq	pc, #8, 8	; 0x8000000
    30c8:	04110000 	ldreq	r0, [r1], #-0
    30cc:	0013a009 	andseq	sl, r3, r9
    30d0:	86b90300 	ldrthi	r0, [r9], r0, lsl #6
    30d4:	06000002 	streq	r0, [r0], -r2
    30d8:	000014f2 	strdeq	r1, [r0], -r2
    30dc:	dfbb0324 	svcle	0x00bb0324
    30e0:	07000003 	streq	r0, [r0, -r3]
    30e4:	000017f4 	strdeq	r1, [r0], -r4
    30e8:	0324bd03 	teqeq	r4, #3, 26	; 0xc0
    30ec:	07000000 	streq	r0, [r0, -r0]
    30f0:	000016f0 	strdeq	r1, [r0], -r0
    30f4:	0324be03 	teqeq	r4, #3, 28	; 0x30
    30f8:	07040000 	streq	r0, [r4, -r0]
    30fc:	00001654 	andeq	r1, r0, r4, asr r6
    3100:	0324bf03 	teqeq	r4, #3, 30
    3104:	07080000 	streq	r0, [r8, -r0]
    3108:	00001706 	andeq	r1, r0, r6, lsl #14
    310c:	0324c003 	teqeq	r4, #3
    3110:	070c0000 	streq	r0, [ip, -r0]
    3114:	0000150a 	andeq	r1, r0, sl, lsl #10
    3118:	0324c103 	teqeq	r4, #-1073741824	; 0xc0000000
    311c:	07100000 	ldreq	r0, [r0, -r0]
    3120:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    3124:	0324c203 	teqeq	r4, #805306368	; 0x30000000
    3128:	07140000 	ldreq	r0, [r4, -r0]
    312c:	00001996 	muleq	r0, r6, r9
    3130:	0324c303 	teqeq	r4, #201326592	; 0xc000000
    3134:	07180000 	ldreq	r0, [r8, -r0]
    3138:	0000159e 	muleq	r0, lr, r5
    313c:	0324c403 	teqeq	r4, #50331648	; 0x3000000
    3140:	071c0000 	ldreq	r0, [ip, -r0]
    3144:	00001666 	andeq	r1, r0, r6, ror #12
    3148:	0324c503 	teqeq	r4, #12582912	; 0xc00000
    314c:	00200000 	eoreq	r0, r0, r0
    3150:	0014f309 	andseq	pc, r4, r9, lsl #6
    3154:	66c70300 	strbvs	r0, [r7], r0, lsl #6
    3158:	12000003 	andne	r0, r0, #3
    315c:	23160508 	tstcs	r6, #8, 10	; 0x2000000
    3160:	07000004 	streq	r0, [r0, -r4]
    3164:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3168:	003a1805 	eorseq	r1, sl, r5, lsl #16
    316c:	07000000 	streq	r0, [r0, -r0]
    3170:	000014b9 			; <UNDEFINED> instruction: 0x000014b9
    3174:	005e1905 	subseq	r1, lr, r5, lsl #18
    3178:	07040000 	streq	r0, [r4, -r0]
    317c:	00001519 	andeq	r1, r0, r9, lsl r5
    3180:	005e1a05 	subseq	r1, lr, r5, lsl #20
    3184:	07050000 	streq	r0, [r5, -r0]
    3188:	0000187b 	andeq	r1, r0, fp, ror r8
    318c:	005e1b05 	subseq	r1, lr, r5, lsl #22
    3190:	00060000 	andeq	r0, r6, r0
    3194:	001a1c09 	andseq	r1, sl, r9, lsl #24
    3198:	ea1c0500 	b	7045a0 <__Stack_Size+0x7041a0>
    319c:	04000003 	streq	r0, [r0], #-3
    31a0:	00000a1f 	andeq	r0, r0, pc, lsl sl
    31a4:	5f300601 	svcpl	0x00300601
    31a8:	05000004 	streq	r0, [r0, #-4]
    31ac:	00000a61 	andeq	r0, r0, r1, ror #20
    31b0:	0be30500 	bleq	ff8c45b8 <SCS_BASE+0x1f8b65b8>
    31b4:	05010000 	streq	r0, [r1, #-0]
    31b8:	000005e9 	andeq	r0, r0, r9, ror #11
    31bc:	0c230502 	cfstr32eq	mvfx0, [r3], #-8
    31c0:	05030000 	streq	r0, [r3, #-0]
    31c4:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    31c8:	09b90504 	ldmibeq	r9!, {r2, r8, sl}
    31cc:	00050000 	andeq	r0, r5, r0
    31d0:	00184d13 	andseq	r4, r8, r3, lsl sp
    31d4:	b0c90100 	sbclt	r0, r9, r0, lsl #2
    31d8:	1808000d 	stmdane	r8, {r0, r2, r3}
    31dc:	01000000 	mrseq	r0, (UNDEF: 0)
    31e0:	0004809c 	muleq	r4, ip, r0
    31e4:	17181400 	ldrne	r1, [r8, -r0, lsl #8]
    31e8:	cb010000 	blgt	431f0 <__Stack_Size+0x42df0>
    31ec:	00000480 	andeq	r0, r0, r0, lsl #9
    31f0:	7b040800 	blvc	1051f8 <__Stack_Size+0x104df8>
    31f4:	15000002 	strne	r0, [r0, #-2]
    31f8:	0000171e 	andeq	r1, r0, lr, lsl r7
    31fc:	0dc8db01 	vstreq	d29, [r8, #4]
    3200:	000c0800 	andeq	r0, ip, r0, lsl #16
    3204:	9c010000 	stcls	0, cr0, [r1], {-0}
    3208:	00180a15 	andseq	r0, r8, r5, lsl sl
    320c:	d4e80100 	strbtle	r0, [r8], #256	; 0x100
    3210:	1408000d 	strne	r0, [r8], #-13
    3214:	01000000 	mrseq	r0, (UNDEF: 0)
    3218:	18fe159c 	ldmne	lr!, {r2, r3, r4, r7, r8, sl, ip}^
    321c:	fb010000 	blx	43226 <__Stack_Size+0x42e26>
    3220:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
    3224:	00000002 	andeq	r0, r0, r2
    3228:	ae169c01 	cdpge	12, 1, cr9, cr6, cr1, {0}
    322c:	01000019 	tsteq	r0, r9, lsl r0
    3230:	01070108 	tsteq	r7, r8, lsl #2
    3234:	0dec0000 	stcleq	0, cr0, [ip]
    3238:	005c0800 	subseq	r0, ip, r0, lsl #16
    323c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3240:	00000500 	andeq	r0, r0, r0, lsl #10
    3244:	00175217 	andseq	r5, r7, r7, lsl r2
    3248:	01080100 	mrseq	r0, (UNDEF: 24)
    324c:	0000005e 	andeq	r0, r0, lr, asr r0
    3250:	000007d4 	ldrdeq	r0, [r0], -r4
    3254:	00186f18 	andseq	r6, r8, r8, lsl pc
    3258:	010d0100 	mrseq	r0, (UNDEF: 29)
    325c:	0000015e 	andeq	r0, r0, lr, asr r1
    3260:	0000080e 	andeq	r0, r0, lr, lsl #16
    3264:	000e3219 	andeq	r3, lr, r9, lsl r2
    3268:	50011a08 	andpl	r1, r1, r8, lsl #20
    326c:	00007402 	andeq	r7, r0, r2, lsl #8
    3270:	156d1600 	strbne	r1, [sp, #-1536]!	; 0x600
    3274:	34010000 	strcc	r0, [r1], #-0
    3278:	00010701 	andeq	r0, r1, r1, lsl #14
    327c:	000e4800 	andeq	r4, lr, r0, lsl #16
    3280:	00002408 	andeq	r2, r0, r8, lsl #8
    3284:	2b9c0100 	blcs	fe70368c <SCS_BASE+0x1e6f568c>
    3288:	17000005 	strne	r0, [r0, -r5]
    328c:	00001752 	andeq	r1, r0, r2, asr r7
    3290:	5e013401 	cdppl	4, 0, cr3, cr1, cr1, {0}
    3294:	50000000 	andpl	r0, r0, r0
    3298:	00000008 	andeq	r0, r0, r8
    329c:	00192b16 	andseq	r2, r9, r6, lsl fp
    32a0:	018e0100 	orreq	r0, lr, r0, lsl #2
    32a4:	00000107 	andeq	r0, r0, r7, lsl #2
    32a8:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
    32ac:	00000010 	andeq	r0, r0, r0, lsl r0
    32b0:	05649c01 	strbeq	r9, [r4, #-3073]!	; 0xc01
    32b4:	be170000 	cdplt	0, 1, cr0, cr7, cr0, {0}
    32b8:	01000017 	tsteq	r0, r7, lsl r0
    32bc:	005e018e 	subseq	r0, lr, lr, lsl #3
    32c0:	088a0000 	stmeq	sl, {}	; <UNPREDICTABLE>
    32c4:	2d1b0000 	ldccs	0, cr0, [fp, #-0]
    32c8:	01000018 	tsteq	r0, r8, lsl r0
    32cc:	005e018e 	subseq	r0, lr, lr, lsl #3
    32d0:	51010000 	mrspl	r0, (UNDEF: 1)
    32d4:	162b1600 	strtne	r1, [fp], -r0, lsl #12
    32d8:	a3010000 	movwge	r0, #4096	; 0x1000
    32dc:	0000c001 	andeq	ip, r0, r1
    32e0:	000e7c00 	andeq	r7, lr, r0, lsl #24
    32e4:	00001808 	andeq	r1, r0, r8, lsl #16
    32e8:	8f9c0100 	svchi	0x009c0100
    32ec:	17000005 	strne	r0, [r0, -r5]
    32f0:	00003d32 	andeq	r3, r0, r2, lsr sp
    32f4:	4c01a301 	stcmi	3, cr10, [r1], {1}
    32f8:	c4000000 	strgt	r0, [r0], #-0
    32fc:	00000008 	andeq	r0, r0, r8
    3300:	00179716 	andseq	r9, r7, r6, lsl r7
    3304:	01c10100 	biceq	r0, r1, r0, lsl #2
    3308:	000000c0 	andeq	r0, r0, r0, asr #1
    330c:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
    3310:	0000002c 	andeq	r0, r0, ip, lsr #32
    3314:	05ba9c01 	ldreq	r9, [sl, #3073]!	; 0xc01
    3318:	32170000 	andscc	r0, r7, #0
    331c:	0100003d 	tsteq	r0, sp, lsr r0
    3320:	004c01c1 	subeq	r0, ip, r1, asr #3
    3324:	08e50000 	stmiaeq	r5!, {}^	; <UNPREDICTABLE>
    3328:	13000000 	movwne	r0, #0
    332c:	00001a06 	andeq	r1, r0, r6, lsl #20
    3330:	0ec06a01 	vdiveq.f32	s13, s0, s2
    3334:	00240800 	eoreq	r0, r4, r0, lsl #16
    3338:	9c010000 	stcls	0, cr0, [r1], {-0}
    333c:	000005eb 	andeq	r0, r0, fp, ror #11
    3340:	000ec61c 	andeq	ip, lr, ip, lsl r6
    3344:	000a5408 	andeq	r5, sl, r8, lsl #8
    3348:	0ed21c00 	cdpeq	12, 13, cr1, cr2, cr0, {0}
    334c:	0a5b0800 	beq	16c5354 <__Stack_Size+0x16c4f54>
    3350:	d61c0000 	ldrle	r0, [ip], -r0
    3354:	6608000e 	strvs	r0, [r8], -lr
    3358:	0000000a 	andeq	r0, r0, sl
    335c:	0016bb13 	andseq	fp, r6, r3, lsl fp
    3360:	e4840100 	str	r0, [r4], #256	; 0x100
    3364:	e008000e 	and	r0, r8, lr
    3368:	01000000 	mrseq	r0, (UNDEF: 0)
    336c:	0008129c 	muleq	r8, ip, r2
    3370:	0efc1d00 	cdpeq	13, 15, cr1, cr12, cr0, {0}
    3374:	0a710800 	beq	1c4537c <__Stack_Size+0x1c44f7c>
    3378:	06140000 	ldreq	r0, [r4], -r0
    337c:	011a0000 	tsteq	sl, r0
    3380:	00740250 	rsbseq	r0, r4, r0, asr r2
    3384:	0f061d00 	svceq	0x00061d00
    3388:	0a830800 	beq	fe0c5390 <SCS_BASE+0x1e0b7390>
    338c:	062f0000 	strteq	r0, [pc], -r0
    3390:	011a0000 	tsteq	sl, r0
    3394:	000a0351 	andeq	r0, sl, r1, asr r3
    3398:	50011a02 	andpl	r1, r1, r2, lsl #20
    339c:	00007402 	andeq	r7, r0, r2, lsl #8
    33a0:	000f0e1d 	andeq	r0, pc, sp, lsl lr	; <UNPREDICTABLE>
    33a4:	000a9a08 	andeq	r9, sl, r8, lsl #20
    33a8:	00064800 	andeq	r4, r6, r0, lsl #16
    33ac:	51011a00 	tstpl	r1, r0, lsl #20
    33b0:	011a4001 	tsteq	sl, r1
    33b4:	00740250 	rsbseq	r0, r4, r0, asr r2
    33b8:	0f161d00 	svceq	0x00161d00
    33bc:	0ab10800 	beq	fec453c4 <SCS_BASE+0x1ec373c4>
    33c0:	06620000 	strbteq	r0, [r2], -r0
    33c4:	011a0000 	tsteq	sl, r0
    33c8:	40080251 	andmi	r0, r8, r1, asr r2
    33cc:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    33d0:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    33d4:	08000f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp}
    33d8:	00000ac8 	andeq	r0, r0, r8, asr #21
    33dc:	0000067c 	andeq	r0, r0, ip, ror r6
    33e0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    33e4:	011a8008 	tsteq	sl, r8
    33e8:	00740250 	rsbseq	r0, r4, r0, asr r2
    33ec:	0f241d00 	svceq	0x00241d00
    33f0:	0adf0800 	beq	ff7c53f8 <SCS_BASE+0x1f7b73f8>
    33f4:	06900000 	ldreq	r0, [r0], r0
    33f8:	011a0000 	tsteq	sl, r0
    33fc:	00740250 	rsbseq	r0, r4, r0, asr r2
    3400:	0f301d00 	svceq	0x00301d00
    3404:	0af10800 	beq	ffc4540c <SCS_BASE+0x1fc3740c>
    3408:	06a40000 	strteq	r0, [r4], r0
    340c:	011a0000 	tsteq	sl, r0
    3410:	00740250 	rsbseq	r0, r4, r0, asr r2
    3414:	0f361d00 	svceq	0x00361d00
    3418:	0b080800 	bleq	205420 <__Stack_Size+0x205020>
    341c:	06b80000 	ldrteq	r0, [r8], r0
    3420:	011a0000 	tsteq	sl, r0
    3424:	00740250 	rsbseq	r0, r4, r0, asr r2
    3428:	0f3e1d00 	svceq	0x003e1d00
    342c:	0a830800 	beq	fe0c5434 <SCS_BASE+0x1e0b7434>
    3430:	06d10000 	ldrbeq	r0, [r1], r0
    3434:	011a0000 	tsteq	sl, r0
    3438:	00740251 	rsbseq	r0, r4, r1, asr r2
    343c:	0150011a 	cmpeq	r0, sl, lsl r1
    3440:	461d0031 			; <UNDEFINED> instruction: 0x461d0031
    3444:	c808000f 	stmdagt	r8, {r0, r1, r2, r3}
    3448:	ea00000a 	b	3478 <__Stack_Size+0x3078>
    344c:	1a000006 	bne	346c <__Stack_Size+0x306c>
    3450:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3454:	50011ac0 	andpl	r1, r1, r0, asr #21
    3458:	1d003101 	stfnes	f3, [r0, #-4]
    345c:	08000f4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, fp}
    3460:	00000a9a 	muleq	r0, sl, sl
    3464:	00000703 	andeq	r0, r0, r3, lsl #14
    3468:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    346c:	011a2008 	tsteq	sl, r8
    3470:	00310150 	eorseq	r0, r1, r0, asr r1
    3474:	000f561d 	andeq	r5, pc, sp, lsl r6	; <UNPREDICTABLE>
    3478:	000b1a08 	andeq	r1, fp, r8, lsl #20
    347c:	00071c00 	andeq	r1, r7, r0, lsl #24
    3480:	51011a00 	tstpl	r1, r0, lsl #20
    3484:	1a007402 	bne	20494 <__Stack_Size+0x20094>
    3488:	31015001 	tstcc	r1, r1
    348c:	0f601d00 	svceq	0x00601d00
    3490:	0a830800 	beq	fe0c5498 <SCS_BASE+0x1e0b7498>
    3494:	07360000 	ldreq	r0, [r6, -r0]!
    3498:	011a0000 	tsteq	sl, r0
    349c:	000a0351 	andeq	r0, sl, r1, asr r3
    34a0:	50011a06 	andpl	r1, r1, r6, lsl #20
    34a4:	1d003201 	sfmne	f3, 4, [r0, #-4]
    34a8:	08000f6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, fp}
    34ac:	00000ac8 	andeq	r0, r0, r8, asr #21
    34b0:	00000750 	andeq	r0, r0, r0, asr r7
    34b4:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    34b8:	1a01000a 	bne	434e8 <__Stack_Size+0x430e8>
    34bc:	32015001 	andcc	r5, r1, #1
    34c0:	0f721d00 	svceq	0x00721d00
    34c4:	0b1a0800 	bleq	6854cc <__Stack_Size+0x6850cc>
    34c8:	07690000 	strbeq	r0, [r9, -r0]!
    34cc:	011a0000 	tsteq	sl, r0
    34d0:	00740251 	rsbseq	r0, r4, r1, asr r2
    34d4:	0150011a 	cmpeq	r0, sl, lsl r1
    34d8:	7a1d0032 	bvc	7435a8 <__Stack_Size+0x7431a8>
    34dc:	9a08000f 	bls	203520 <__Stack_Size+0x203120>
    34e0:	8200000a 	andhi	r0, r0, #10
    34e4:	1a000007 	bne	3508 <__Stack_Size+0x3108>
    34e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    34ec:	50011a20 	andpl	r1, r1, r0, lsr #20
    34f0:	1d003201 	sfmne	f3, 4, [r0, #-4]
    34f4:	08000f82 	stmdaeq	r0, {r1, r7, r8, r9, sl, fp}
    34f8:	00000a83 	andeq	r0, r0, r3, lsl #21
    34fc:	0000079b 	muleq	r0, fp, r7
    3500:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3504:	011a0074 	tsteq	sl, r4, ror r0
    3508:	00330150 	eorseq	r0, r3, r0, asr r1
    350c:	000f8c1d 	andeq	r8, pc, sp, lsl ip	; <UNPREDICTABLE>
    3510:	000ab108 	andeq	fp, sl, r8, lsl #2
    3514:	0007b500 	andeq	fp, r7, r0, lsl #10
    3518:	51011a00 	tstpl	r1, r0, lsl #20
    351c:	01100a03 	tsteq	r0, r3, lsl #20
    3520:	0150011a 	cmpeq	r0, sl, lsl r1
    3524:	941d0033 	ldrls	r0, [sp], #-51	; 0x33
    3528:	f108000f 	cps	#15
    352c:	ce00000a 	cdpgt	0, 0, cr0, cr0, cr10, {0}
    3530:	1a000007 	bne	3554 <__Stack_Size+0x3154>
    3534:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3538:	50011a40 	andpl	r1, r1, r0, asr #20
    353c:	1d003301 	stcne	3, cr3, [r0, #-4]
    3540:	08000f9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp}
    3544:	00000b1a 	andeq	r0, r0, sl, lsl fp
    3548:	000007e8 	andeq	r0, r0, r8, ror #15
    354c:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3550:	1a30000a 	bne	c03580 <__Stack_Size+0xc03180>
    3554:	33015001 	movwcc	r5, #4097	; 0x1001
    3558:	0fa61d00 	svceq	0x00a61d00
    355c:	0a9a0800 	beq	fe685564 <SCS_BASE+0x1e677564>
    3560:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    3564:	011a0000 	tsteq	sl, r0
    3568:	00740251 	rsbseq	r0, r4, r1, asr r2
    356c:	0150011a 	cmpeq	r0, sl, lsl r1
    3570:	ac1e0033 	ldcge	0, cr0, [lr], {51}	; 0x33
    3574:	3108000f 	tstcc	r8, pc
    3578:	1a00000b 	bne	35ac <__Stack_Size+0x31ac>
    357c:	74025001 	strvc	r5, [r2], #-1
    3580:	16000000 	strne	r0, [r0], -r0
    3584:	00001687 	andeq	r1, r0, r7, lsl #13
    3588:	c0015d01 	andgt	r5, r1, r1, lsl #26
    358c:	c4000000 	strgt	r0, [r0], #-0
    3590:	0c08000f 	stceq	0, cr0, [r8], {15}
    3594:	01000000 	mrseq	r0, (UNDEF: 0)
    3598:	0008509c 	muleq	r8, ip, r0
    359c:	3d321700 	ldccc	7, cr1, [r2, #-0]
    35a0:	5d010000 	stcpl	0, cr0, [r1, #-0]
    35a4:	00004c01 	andeq	r4, r0, r1, lsl #24
    35a8:	00090600 	andeq	r0, r9, r0, lsl #12
    35ac:	0fca1f00 	svceq	0x00ca1f00
    35b0:	0b420800 	bleq	10855b8 <__Stack_Size+0x10851b8>
    35b4:	011a0000 	tsteq	sl, r0
    35b8:	8c030551 	cfstr32hi	mvfx0, [r3], {81}	; 0x51
    35bc:	00200000 	eoreq	r0, r0, r0
    35c0:	19ca1600 	stmibne	sl, {r9, sl, ip}^
    35c4:	6a010000 	bvs	435cc <__Stack_Size+0x431cc>
    35c8:	0000c001 	andeq	ip, r0, r1
    35cc:	000fd000 	andeq	sp, pc, r0
    35d0:	00000c08 	andeq	r0, r0, r8, lsl #24
    35d4:	8e9c0100 	fmlhie	f0, f4, f0
    35d8:	17000008 	strne	r0, [r0, -r8]
    35dc:	00003d32 	andeq	r3, r0, r2, lsr sp
    35e0:	4c016a01 	stcmi	10, cr6, [r1], {1}
    35e4:	27000000 	strcs	r0, [r0, -r0]
    35e8:	1f000009 	svcne	0x00000009
    35ec:	08000fd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    35f0:	00000b42 	andeq	r0, r0, r2, asr #22
    35f4:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0x11a
    35f8:	00009403 	andeq	r9, r0, r3, lsl #8
    35fc:	16000020 	strne	r0, [r0], -r0, lsr #32
    3600:	000018c8 	andeq	r1, r0, r8, asr #17
    3604:	c0017701 	andgt	r7, r1, r1, lsl #14
    3608:	dc000000 	stcle	0, cr0, [r0], {-0}
    360c:	2008000f 	andcs	r0, r8, pc
    3610:	01000000 	mrseq	r0, (UNDEF: 0)
    3614:	0008d29c 	muleq	r8, ip, r2
    3618:	3d321700 	ldccc	7, cr1, [r2, #-0]
    361c:	77010000 	strvc	r0, [r1, -r0]
    3620:	00004c01 	andeq	r4, r0, r1, lsl #24
    3624:	00094800 	andeq	r4, r9, r0, lsl #16
    3628:	178f1800 	strne	r1, [pc, r0, lsl #16]
    362c:	7a010000 	bvc	43634 <__Stack_Size+0x43234>
    3630:	00005e01 	andeq	r5, r0, r1, lsl #28
    3634:	00098200 	andeq	r8, r9, r0, lsl #4
    3638:	0ff02000 	svceq	0x00f02000
    363c:	0b420800 	bleq	1085644 <__Stack_Size+0x1085244>
    3640:	21000000 	mrscs	r0, (UNDEF: 0)
    3644:	000013d6 	ldrdeq	r1, [r0], -r6
    3648:	035b2e01 	cmpeq	fp, #1, 28
    364c:	03050000 	movweq	r0, #20480	; 0x5000
    3650:	2000005c 	andcs	r0, r0, ip, asr r0
    3654:	00356421 	eorseq	r6, r5, r1, lsr #8
    3658:	df3e0100 	svcle	0x003e0100
    365c:	05000003 	streq	r0, [r0, #-3]
    3660:	0000bc03 	andeq	fp, r0, r3, lsl #24
    3664:	15e72120 	strbne	r2, [r7, #288]!	; 0x120
    3668:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    366c:	00000194 	muleq	r0, r4, r1
    3670:	00e00305 	rsceq	r0, r0, r5, lsl #6
    3674:	52222000 	eorpl	r2, r2, #0
    3678:	03000019 	movweq	r0, #25
    367c:	00027bf1 	strdeq	r7, [r2], -r1
    3680:	15c02200 	strbne	r2, [r0, #512]	; 0x200
    3684:	22070000 	andcs	r0, r7, #0
    3688:	00000480 	andeq	r0, r0, r0, lsl #9
    368c:	00005e23 	andeq	r5, r0, r3, lsr #28
    3690:	00092b00 	andeq	r2, r9, r0, lsl #22
    3694:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3698:	00110000 	andseq	r0, r1, r0
    369c:	00127a22 	andseq	r7, r2, r2, lsr #20
    36a0:	36370800 	ldrtcc	r0, [r7], -r0, lsl #16
    36a4:	25000009 	strcs	r0, [r0, #-9]
    36a8:	0000091b 	andeq	r0, r0, fp, lsl r9
    36ac:	00005e23 	andeq	r5, r0, r3, lsr #28
    36b0:	00094b00 	andeq	r4, r9, r0, lsl #22
    36b4:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    36b8:	00420000 	subeq	r0, r2, r0
    36bc:	0012d922 	andseq	sp, r2, r2, lsr #18
    36c0:	56380800 	ldrtpl	r0, [r8], -r0, lsl #16
    36c4:	25000009 	strcs	r0, [r0, #-9]
    36c8:	0000093b 	andeq	r0, r0, fp, lsr r9
    36cc:	00005e23 	andeq	r5, r0, r3, lsr #28
    36d0:	00096b00 	andeq	r6, r9, r0, lsl #22
    36d4:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    36d8:	00030000 	andeq	r0, r3, r0
    36dc:	00129c22 	andseq	r9, r2, r2, lsr #24
    36e0:	763a0800 	ldrtvc	r0, [sl], -r0, lsl #16
    36e4:	25000009 	strcs	r0, [r0, #-9]
    36e8:	0000095b 	andeq	r0, r0, fp, asr r9
    36ec:	00125c22 	andseq	r5, r2, r2, lsr #24
    36f0:	863b0800 	ldrthi	r0, [fp], -r0, lsl #16
    36f4:	25000009 	strcs	r0, [r0, #-9]
    36f8:	0000091b 	andeq	r0, r0, fp, lsl r9
    36fc:	00005e23 	andeq	r5, r0, r3, lsr #28
    3700:	00099b00 	andeq	r9, r9, r0, lsl #22
    3704:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3708:	00330000 	eorseq	r0, r3, r0
    370c:	0012ba22 	andseq	fp, r2, r2, lsr #20
    3710:	a63c0800 	ldrtge	r0, [ip], -r0, lsl #16
    3714:	25000009 	strcs	r0, [r0, #-9]
    3718:	0000098b 	andeq	r0, r0, fp, lsl #19
    371c:	00005e23 	andeq	r5, r0, r3, lsr #28
    3720:	0009bb00 	andeq	fp, r9, r0, lsl #22
    3724:	006f2400 	rsbeq	r2, pc, r0, lsl #8
    3728:	00190000 	andseq	r0, r9, r0
    372c:	00123e22 	andseq	r3, r2, r2, lsr #28
    3730:	ab3d0800 	blge	f45738 <__Stack_Size+0xf45338>
    3734:	21000009 	tstcs	r0, r9
    3738:	000014a4 	andeq	r1, r0, r4, lsr #9
    373c:	005e1801 	subseq	r1, lr, r1, lsl #16
    3740:	03050000 	movweq	r0, #20480	; 0x5000
    3744:	2000011c 	andcs	r0, r0, ip, lsl r1
    3748:	0003ba22 	andeq	fp, r3, r2, lsr #20
    374c:	e21a0100 	ands	r0, sl, #0, 2
    3750:	26000009 	strcs	r0, [r0], -r9
    3754:	0000003a 	andeq	r0, r0, sl, lsr r0
    3758:	00156221 	andseq	r6, r5, r1, lsr #4
    375c:	231c0100 	tstcs	ip, #0, 2
    3760:	05000004 	streq	r0, [r0, #-4]
    3764:	00005403 	andeq	r5, r0, r3, lsl #8
    3768:	17402120 	strbne	r2, [r0, -r0, lsr #2]
    376c:	4b010000 	blmi	43774 <__Stack_Size+0x43374>
    3770:	000000c6 	andeq	r0, r0, r6, asr #1
    3774:	008c0305 	addeq	r0, ip, r5, lsl #6
    3778:	68212000 	stmdavs	r1!, {sp}
    377c:	01000019 	tsteq	r0, r9, lsl r0
    3780:	0000c651 	andeq	ip, r0, r1, asr r6
    3784:	94030500 	strls	r0, [r3], #-1280	; 0x500
    3788:	23200000 	teqcs	r0, #0
    378c:	000000c6 	andeq	r0, r0, r6, asr #1
    3790:	00000a2a 	andeq	r0, r0, sl, lsr #20
    3794:	00006f24 	andeq	r6, r0, r4, lsr #30
    3798:	21000300 	mrscs	r0, LR_irq
    379c:	000015cd 	andeq	r1, r0, sp, asr #11
    37a0:	0a1a5701 	beq	6993ac <__Stack_Size+0x698fac>
    37a4:	03050000 	movweq	r0, #20480	; 0x5000
    37a8:	2000009c 	mulcs	r0, ip, r0
    37ac:	0014ac27 	andseq	sl, r4, r7, lsr #24
    37b0:	01070100 	mrseq	r0, (UNDEF: 23)
    37b4:	00000a4d 	andeq	r0, r0, sp, asr #20
    37b8:	01200305 	teqeq	r0, r5, lsl #6
    37bc:	04282000 	strteq	r2, [r8], #-0
    37c0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    37c4:	15492900 	strbne	r2, [r9, #-2304]	; 0x900
    37c8:	54060000 	strpl	r0, [r6], #-0
    37cc:	0017ec2a 	andseq	lr, r7, sl, lsr #24
    37d0:	07440600 	strbeq	r0, [r4, -r0, lsl #12]
    37d4:	2a000001 	bcs	37e0 <__Stack_Size+0x33e0>
    37d8:	00001524 	andeq	r1, r0, r4, lsr #10
    37dc:	003a1a09 	eorseq	r1, sl, r9, lsl #20
    37e0:	4a2b0000 	bmi	ac37e8 <__Stack_Size+0xac33e8>
    37e4:	0a000016 	beq	3844 <__Stack_Size+0x3444>
    37e8:	0a830262 	beq	fe0c4178 <SCS_BASE+0x1e0b6178>
    37ec:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    37f0:	00000000 	andeq	r0, r0, r0
    37f4:	0014ce2b 	andseq	ip, r4, fp, lsr #28
    37f8:	026a0a00 	rsbeq	r0, sl, #0, 20
    37fc:	00000a9a 	muleq	r0, sl, sl
    3800:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3804:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3808:	2b000000 	blcs	3810 <__Stack_Size+0x3410>
    380c:	000014c0 	andeq	r1, r0, r0, asr #9
    3810:	b1026c0a 	tstlt	r2, sl, lsl #24
    3814:	0b00000a 	bleq	3844 <__Stack_Size+0x3444>
    3818:	0000005e 	andeq	r0, r0, lr, asr r0
    381c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3820:	e62b0000 	strt	r0, [fp], -r0
    3824:	0a000014 	beq	387c <__Stack_Size+0x347c>
    3828:	0ac80284 	beq	ff204240 <SCS_BASE+0x1f1f6240>
    382c:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3830:	0b000000 	bleq	3838 <__Stack_Size+0x3438>
    3834:	0000004c 	andeq	r0, r0, ip, asr #32
    3838:	15f42b00 	ldrbne	r2, [r4, #2816]!	; 0xb00
    383c:	830a0000 	movwhi	r0, #40960	; 0xa000
    3840:	000adf02 	andeq	sp, sl, r2, lsl #30
    3844:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3848:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    384c:	00000000 	andeq	r0, r0, r0
    3850:	00191a2b 	andseq	r1, r9, fp, lsr #20
    3854:	02780a00 	rsbseq	r0, r8, #0, 20
    3858:	00000af1 	strdeq	r0, [r0], -r1
    385c:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3860:	282b0000 	stmdacs	fp!, {}	; <UNPREDICTABLE>
    3864:	0a00001a 	beq	38d4 <__Stack_Size+0x34d4>
    3868:	0b080289 	bleq	204294 <__Stack_Size+0x203e94>
    386c:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3870:	0b000000 	bleq	3878 <__Stack_Size+0x3478>
    3874:	0000004c 	andeq	r0, r0, ip, asr #32
    3878:	13842b00 	orrne	r2, r4, #0, 22
    387c:	720a0000 	andvc	r0, sl, #0
    3880:	000b1a02 	andeq	r1, fp, r2, lsl #20
    3884:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3888:	2b000000 	blcs	3890 <__Stack_Size+0x3490>
    388c:	000016e2 	andeq	r1, r0, r2, ror #13
    3890:	31026d0a 	tstcc	r2, sl, lsl #26
    3894:	0b00000b 	bleq	38c8 <__Stack_Size+0x34c8>
    3898:	0000005e 	andeq	r0, r0, lr, asr r0
    389c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    38a0:	6b2c0000 	blvs	b038a8 <__Stack_Size+0xb034a8>
    38a4:	03000016 	movweq	r0, #22
    38a8:	000b42eb 	andeq	r4, fp, fp, ror #5
    38ac:	005e0b00 	subseq	r0, lr, r0, lsl #22
    38b0:	2d000000 	stccs	0, cr0, [r0, #-0]
    38b4:	00001610 	andeq	r1, r0, r0, lsl r6
    38b8:	00c0e703 	sbceq	lr, r0, r3, lsl #14
    38bc:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    38c0:	0b000000 	bleq	38c8 <__Stack_Size+0x34c8>
    38c4:	000000d1 	ldrdeq	r0, [r0], -r1
    38c8:	05000000 	streq	r0, [r0, #-0]
    38cc:	00040000 	andeq	r0, r4, r0
    38d0:	00000b60 	andeq	r0, r0, r0, ror #22
    38d4:	00290104 	eoreq	r0, r9, r4, lsl #2
    38d8:	4b010000 	blmi	438e0 <__Stack_Size+0x434e0>
    38dc:	9f00001a 	svcls	0x0000001a
    38e0:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    38e4:	00000003 	andeq	r0, r0, r3
    38e8:	c5000000 	strgt	r0, [r0, #-0]
    38ec:	0200000e 	andeq	r0, r0, #14
    38f0:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    38f4:	02020000 	andeq	r0, r2, #0
    38f8:	0007f805 	andeq	pc, r7, r5, lsl #16
    38fc:	06010200 	streq	r0, [r1], -r0, lsl #4
    3900:	000009d7 	ldrdeq	r0, [r0], -r7
    3904:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3908:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    390c:	02000000 	andeq	r0, r0, #0
    3910:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    3914:	75030000 	strvc	r0, [r3, #-0]
    3918:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    391c:	00005728 	andeq	r5, r0, r8, lsr #14
    3920:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3924:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3928:	00387503 	eorseq	r7, r8, r3, lsl #10
    392c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3930:	01020000 	mrseq	r0, (UNDEF: 2)
    3934:	0009d508 	andeq	sp, r9, r8, lsl #10
    3938:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    393c:	2f020000 	svccs	0x00020000
    3940:	0000007a 	andeq	r0, r0, sl, ror r0
    3944:	00004505 	andeq	r4, r0, r5, lsl #10
    3948:	02010600 	andeq	r0, r1, #0, 12
    394c:	0000943e 	andeq	r9, r0, lr, lsr r4
    3950:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    3954:	07000000 	streq	r0, [r0, -r0]
    3958:	00000910 	andeq	r0, r0, r0, lsl r9
    395c:	22040001 	andcs	r0, r4, #1
    3960:	02000001 	andeq	r0, r0, #1
    3964:	00007f3e 	andeq	r7, r0, lr, lsr pc
    3968:	07040200 	streq	r0, [r4, -r0, lsl #4]
    396c:	0000092a 	andeq	r0, r0, sl, lsr #18
    3970:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    3974:	00010b01 	andeq	r0, r1, r1, lsl #22
    3978:	52430900 	subpl	r0, r3, #0, 18
    397c:	5003004c 	andpl	r0, r3, ip, asr #32
    3980:	00006f01 	andeq	r6, r0, r1, lsl #30
    3984:	43090000 	movwmi	r0, #36864	; 0x9000
    3988:	03004852 	movweq	r4, #2130	; 0x852
    398c:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    3990:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    3994:	00524449 	subseq	r4, r2, r9, asr #8
    3998:	6f015203 	svcvs	0x00015203
    399c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    39a0:	52444f09 	subpl	r4, r4, #9, 30	; 0x24
    39a4:	01530300 	cmpeq	r3, r0, lsl #6
    39a8:	0000006f 	andeq	r0, r0, pc, rrx
    39ac:	00db0a0c 	sbcseq	r0, fp, ip, lsl #20
    39b0:	54030000 	strpl	r0, [r3], #-0
    39b4:	00006f01 	andeq	r6, r0, r1, lsl #30
    39b8:	42091000 	andmi	r1, r9, #0
    39bc:	03005252 	movweq	r5, #594	; 0x252
    39c0:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    39c4:	0a140000 	beq	5039cc <__Stack_Size+0x5035cc>
    39c8:	00000cb6 			; <UNDEFINED> instruction: 0x00000cb6
    39cc:	6f015603 	svcvs	0x00015603
    39d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    39d4:	08d30b00 	ldmeq	r3, {r8, r9, fp}^
    39d8:	57030000 	strpl	r0, [r3, -r0]
    39dc:	0000a601 	andeq	sl, r0, r1, lsl #12
    39e0:	5e040c00 	cdppl	12, 0, cr0, cr4, cr0, {0}
    39e4:	0d000000 	stceq	0, cr0, [r0, #-0]
    39e8:	000013ec 	andeq	r1, r0, ip, ror #7
    39ec:	42300401 	eorsmi	r0, r0, #16777216	; 0x1000000
    39f0:	07000001 	streq	r0, [r0, -r1]
    39f4:	00001400 	andeq	r1, r0, r0, lsl #8
    39f8:	14960700 	ldrne	r0, [r6], #1792	; 0x700
    39fc:	07010000 	streq	r0, [r1, -r0]
    3a00:	00001429 	andeq	r1, r0, r9, lsr #8
    3a04:	14880702 	strne	r0, [r8], #1794	; 0x702
    3a08:	00030000 	andeq	r0, r3, r0
    3a0c:	0013ed04 	andseq	lr, r3, r4, lsl #26
    3a10:	1d370400 	cfldrsne	mvf0, [r7, #-0]
    3a14:	0d000001 	stceq	0, cr0, [r0, #-4]
    3a18:	00000a1f 	andeq	r0, r0, pc, lsl sl
    3a1c:	7e300501 	cdpvc	5, 3, cr0, cr0, cr1, {0}
    3a20:	07000001 	streq	r0, [r0, -r1]
    3a24:	00000a61 	andeq	r0, r0, r1, ror #20
    3a28:	0be30700 	bleq	ff8c5630 <SCS_BASE+0x1f8b7630>
    3a2c:	07010000 	streq	r0, [r1, -r0]
    3a30:	000005e9 	andeq	r0, r0, r9, ror #11
    3a34:	0c230702 	stceq	7, cr0, [r3], #-8
    3a38:	07030000 	streq	r0, [r3, -r0]
    3a3c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    3a40:	09b90704 	ldmibeq	r9!, {r2, r8, r9, sl}
    3a44:	00050000 	andeq	r0, r5, r0
    3a48:	001ab30e 	andseq	fp, sl, lr, lsl #6
    3a4c:	01260100 	teqeq	r6, r0, lsl #2
    3a50:	00019801 	andeq	r9, r1, r1, lsl #16
    3a54:	1a7c0f00 	bne	1f0765c <__Stack_Size+0x1f0725c>
    3a58:	26010000 	strcs	r0, [r1], -r0
    3a5c:	00009401 	andeq	r9, r0, r1, lsl #8
    3a60:	3e100000 	cdpcc	0, 1, cr0, cr0, cr0, {0}
    3a64:	0100001a 	tsteq	r0, sl, lsl r0
    3a68:	0ffc0173 	svceq	0x00fc0173
    3a6c:	00280800 	eoreq	r0, r8, r0, lsl #16
    3a70:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a74:	000001eb 	andeq	r0, r0, fp, ror #3
    3a78:	001b0011 	andseq	r0, fp, r1, lsl r0
    3a7c:	01730100 	cmneq	r3, r0, lsl #2
    3a80:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a84:	000009a0 	andeq	r0, r0, r0, lsr #19
    3a88:	001b1612 	andseq	r1, fp, r2, lsl r6
    3a8c:	01730100 	cmneq	r3, r0, lsl #2
    3a90:	00000117 	andeq	r0, r0, r7, lsl r1
    3a94:	6c135101 	ldfvss	f5, [r3], {1}
    3a98:	01006e65 	tsteq	r0, r5, ror #28
    3a9c:	005e0173 	subseq	r0, lr, r3, ror r1
    3aa0:	52010000 	andpl	r0, r1, #0
    3aa4:	78646914 	stmdavc	r4!, {r2, r4, r8, fp, sp, lr}^
    3aa8:	01750100 	cmneq	r5, r0, lsl #2
    3aac:	0000005e 	andeq	r0, r0, lr, asr r0
    3ab0:	000009be 			; <UNDEFINED> instruction: 0x000009be
    3ab4:	17ec1500 	strbne	r1, [ip, r0, lsl #10]!
    3ab8:	27010000 	strcs	r0, [r1, -r0]
    3abc:	00000142 	andeq	r0, r0, r2, asr #2
    3ac0:	08001024 	stmdaeq	r0, {r2, r5, ip}
    3ac4:	00000038 	andeq	r0, r0, r8, lsr r0
    3ac8:	02519c01 	subseq	r9, r1, #256	; 0x100
    3acc:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    3ad0:	01000038 	tsteq	r0, r8, lsr r0
    3ad4:	00004c2a 	andeq	r4, r0, sl, lsr #24
    3ad8:	7e170100 	mufvcs	f0, f7, f0
    3adc:	26000001 	strcs	r0, [r0], -r1
    3ae0:	0a080010 	beq	203b28 <__Stack_Size+0x203728>
    3ae4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae8:	018b182d 	orreq	r1, fp, sp, lsr #16
    3aec:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    3af0:	08001026 	stmdaeq	r0, {r1, r2, r5, ip}
    3af4:	0000000a 	andeq	r0, r0, sl
    3af8:	00018b18 	andeq	r8, r1, r8, lsl fp
    3afc:	301a0100 	andscc	r0, sl, r0, lsl #2
    3b00:	80080010 	andhi	r0, r8, r0, lsl r0
    3b04:	1b000004 	blne	3b1c <__Stack_Size+0x371c>
    3b08:	0a035101 	beq	d7f14 <__Stack_Size+0xd7b14>
    3b0c:	011b2000 	tsteq	fp, r0
    3b10:	000c0550 	andeq	r0, ip, r0, asr r5
    3b14:	00400110 	subeq	r0, r0, r0, lsl r1
    3b18:	1c000000 	stcne	0, cr0, [r0], {-0}
    3b1c:	00001ad1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3b20:	00005a01 	andeq	r5, r0, r1, lsl #20
    3b24:	00040000 	andeq	r0, r4, r0
    3b28:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b2c:	00000270 	andeq	r0, r0, r0, ror r2
    3b30:	0000001d 	andeq	r0, r0, sp, lsl r0
    3b34:	0001eb00 	andeq	lr, r1, r0, lsl #22
    3b38:	7e1e0000 	cdpvc	0, 1, cr0, cr14, cr0, {0}
    3b3c:	5c000001 	stcpl	0, cr0, [r0], {1}
    3b40:	1c080010 	stcne	0, cr0, [r8], {16}
    3b44:	01000000 	mrseq	r0, (UNDEF: 0)
    3b48:	0002d89c 	muleq	r2, ip, r8
    3b4c:	018b1f00 	orreq	r1, fp, r0, lsl #30
    3b50:	09f50000 	ldmibeq	r5!, {}^	; <UNPREDICTABLE>
    3b54:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
    3b58:	0a080010 	beq	203ba0 <__Stack_Size+0x2037a0>
    3b5c:	bd000000 	stclt	0, cr0, [r0, #-0]
    3b60:	1f000002 	svcne	0x00000002
    3b64:	0000018b 	andeq	r0, r0, fp, lsl #3
    3b68:	00000a2f 	andeq	r0, r0, pc, lsr #20
    3b6c:	00106821 	andseq	r6, r0, r1, lsr #16
    3b70:	00048008 	andeq	r8, r4, r8
    3b74:	51011b00 	tstpl	r1, r0, lsl #22
    3b78:	20000a03 	andcs	r0, r0, r3, lsl #20
    3b7c:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3b80:	0110000c 	tsteq	r0, ip
    3b84:	21000040 	tstcs	r0, r0, asr #32
    3b88:	08001072 	stmdaeq	r0, {r1, r4, r5, r6, ip}
    3b8c:	0000049c 	muleq	r0, ip, r4
    3b90:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    3b94:	1b20000a 	blne	803bc4 <__Stack_Size+0x8037c4>
    3b98:	0c055001 	stceq	0, cr5, [r5], {1}
    3b9c:	40011000 	andmi	r1, r1, r0
    3ba0:	35150000 	ldrcc	r0, [r5, #-0]
    3ba4:	0100001a 	tsteq	r0, sl, lsl r0
    3ba8:	00014247 	andeq	r4, r1, r7, asr #4
    3bac:	00107800 	andseq	r7, r0, r0, lsl #16
    3bb0:	00002408 	andeq	r2, r0, r8, lsl #8
    3bb4:	029c0100 	addseq	r0, ip, #0, 2
    3bb8:	1a000003 	bne	3bcc <__Stack_Size+0x37cc>
    3bbc:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
    3bc0:	0000017e 	andeq	r0, r0, lr, ror r1
    3bc4:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    3bc8:	00000074 	andeq	r0, r0, r4, ror r0
    3bcc:	0009451c 	andeq	r4, r9, ip, lsl r5
    3bd0:	9c5f0100 	ldflse	f0, [pc], {-0}
    3bd4:	04080010 	streq	r0, [r8], #-16
    3bd8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bdc:	0003219c 	muleq	r3, ip, r1
    3be0:	10a01d00 	adcne	r1, r0, r0, lsl #26
    3be4:	02d80800 	sbcseq	r0, r8, #0, 16
    3be8:	22000000 	andcs	r0, r0, #0
    3bec:	00001549 	andeq	r1, r0, r9, asr #10
    3bf0:	a0013b01 	andge	r3, r1, r1, lsl #22
    3bf4:	34080010 	strcc	r0, [r8], #-16
    3bf8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bfc:	00038a9c 	muleq	r3, ip, sl
    3c00:	1a952300 	bne	fe54c808 <SCS_BASE+0x1e53e808>
    3c04:	3d010000 	stccc	0, cr0, [r1, #-0]
    3c08:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c0c:	000a4200 	andeq	r4, sl, r0, lsl #4
    3c10:	1a602300 	bne	180c818 <__Stack_Size+0x180c418>
    3c14:	3d010000 	stccc	0, cr0, [r1, #-0]
    3c18:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c1c:	000a7b00 	andeq	r7, sl, r0, lsl #22
    3c20:	1aa42300 	bne	fe90c828 <SCS_BASE+0x1e8fe828>
    3c24:	3d010000 	stccc	0, cr0, [r1, #-0]
    3c28:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c2c:	000aa400 	andeq	sl, sl, r0, lsl #8
    3c30:	10b82400 	adcsne	r2, r8, r0, lsl #8
    3c34:	01980800 	orrseq	r0, r8, r0, lsl #16
    3c38:	037a0000 	cmneq	sl, #0
    3c3c:	011b0000 	tsteq	fp, r0
    3c40:	00380152 	eorseq	r0, r8, r2, asr r1
    3c44:	0010c621 	andseq	ip, r0, r1, lsr #12
    3c48:	00019808 	andeq	r9, r1, r8, lsl #16
    3c4c:	52011b00 	andpl	r1, r1, #0, 22
    3c50:	00003401 	andeq	r3, r0, r1, lsl #8
    3c54:	000b5822 	andeq	r5, fp, r2, lsr #16
    3c58:	015d0100 	cmpeq	sp, r0, lsl #2
    3c5c:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
    3c60:	0000002a 	andeq	r0, r0, sl, lsr #32
    3c64:	04229c01 	strteq	r9, [r2], #-3073	; 0xc01
    3c68:	64250000 	strtvs	r0, [r5], #-0
    3c6c:	01007461 	tsteq	r0, r1, ror #8
    3c70:	005e015d 	subseq	r0, lr, sp, asr r1
    3c74:	0ac20000 	beq	ff083c7c <SCS_BASE+0x1f075c7c>
    3c78:	55260000 	strpl	r0, [r6, #-0]!
    3c7c:	0100001a 	tsteq	r0, sl, lsl r0
    3c80:	006f015f 	rsbeq	r0, pc, pc, asr r1	; <UNPREDICTABLE>
    3c84:	57260000 	strpl	r0, [r6, -r0]!
    3c88:	01000008 	tsteq	r0, r8
    3c8c:	006f0160 	rsbeq	r0, pc, r0, ror #2
    3c90:	e2240000 	eor	r0, r4, #0
    3c94:	b2080010 	andlt	r0, r8, #16
    3c98:	db000004 	blle	3cb0 <__Stack_Size+0x38b0>
    3c9c:	1b000003 	blne	3cb0 <__Stack_Size+0x38b0>
    3ca0:	35015001 	strcc	r5, [r1, #-1]
    3ca4:	10ec2400 	rscne	r2, ip, r0, lsl #8
    3ca8:	04c30800 	strbeq	r0, [r3], #2048	; 0x800
    3cac:	03fa0000 	mvnseq	r0, #0
    3cb0:	011b0000 	tsteq	fp, r0
    3cb4:	1b310152 	blne	c44204 <__Stack_Size+0xc43e04>
    3cb8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3cbc:	50011bc0 	andpl	r1, r1, r0, asr #23
    3cc0:	00007402 	andeq	r7, r0, r2, lsl #8
    3cc4:	0010f424 	andseq	pc, r0, r4, lsr #8
    3cc8:	0004de08 	andeq	sp, r4, r8, lsl #28
    3ccc:	00041200 	andeq	r1, r4, r0, lsl #4
    3cd0:	51011b00 	tstpl	r1, r0, lsl #22
    3cd4:	011b3101 	tsteq	fp, r1, lsl #2
    3cd8:	00310150 	eorseq	r0, r1, r0, asr r1
    3cdc:	0010fa1a 	andseq	pc, r0, sl, lsl sl	; <UNPREDICTABLE>
    3ce0:	0004f508 	andeq	pc, r4, r8, lsl #10
    3ce4:	50011b00 	andpl	r1, r1, r0, lsl #22
    3ce8:	00003101 	andeq	r3, r0, r1, lsl #2
    3cec:	001a8527 	andseq	r8, sl, r7, lsr #10
    3cf0:	4c2d0600 	stcmi	6, cr0, [sp], #-0
    3cf4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3cf8:	0000005e 	andeq	r0, r0, lr, asr r0
    3cfc:	0000043d 	andeq	r0, r0, sp, lsr r4
    3d00:	00009f29 	andeq	r9, r0, r9, lsr #30
    3d04:	27001900 	strcs	r1, [r0, -r0, lsl #18]
    3d08:	0000123e 	andeq	r1, r0, lr, lsr r2
    3d0c:	042d3d07 	strteq	r3, [sp], #-3335	; 0xd07
    3d10:	062a0000 	strteq	r0, [sl], -r0
    3d14:	0100001b 	tsteq	r0, fp, lsl r0
    3d18:	00003a0d 	andeq	r3, r0, sp, lsl #20
    3d1c:	2c030500 	cfstr32cs	mvfx0, [r3], {-0}
    3d20:	2a200001 	bcs	803d2c <__Stack_Size+0x80392c>
    3d24:	00001ac4 	andeq	r1, r0, r4, asr #21
    3d28:	005e0e01 	subseq	r0, lr, r1, lsl #28
    3d2c:	03050000 	movweq	r0, #20480	; 0x5000
    3d30:	20000128 	andcs	r0, r0, r8, lsr #2
    3d34:	0003ba2a 	andeq	fp, r3, sl, lsr #20
    3d38:	7b150100 	blvc	544140 <__Stack_Size+0x543d40>
    3d3c:	05000004 	streq	r0, [r0, #-4]
    3d40:	00012403 	andeq	r2, r1, r3, lsl #8
    3d44:	003a0520 	eorseq	r0, sl, r0, lsr #10
    3d48:	1e2b0000 	cdpne	0, 2, cr0, cr11, cr0, {0}
    3d4c:	08000007 	stmdaeq	r0, {r0, r1, r2}
    3d50:	000496e2 	andeq	r9, r4, r2, ror #13
    3d54:	04962c00 	ldreq	r2, [r6], #3072	; 0xc00
    3d58:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3d5c:	00000000 	andeq	r0, r0, r0
    3d60:	010b040c 	tsteq	fp, ip, lsl #8
    3d64:	552b0000 	strpl	r0, [fp, #-0]!
    3d68:	08000003 	stmdaeq	r0, {r0, r1}
    3d6c:	0004b2e1 	andeq	fp, r4, r1, ror #5
    3d70:	04962c00 	ldreq	r2, [r6], #3072	; 0xc00
    3d74:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3d78:	00000000 	andeq	r0, r0, r0
    3d7c:	00020b2b 	andeq	r0, r2, fp, lsr #22
    3d80:	c3570500 	cmpgt	r7, #0, 10
    3d84:	2c000004 	stccs	0, cr0, [r0], {4}
    3d88:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d8c:	1adf2b00 	bne	ff7ce994 <SCS_BASE+0x1f7c0994>
    3d90:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
    3d94:	000004de 	ldrdeq	r0, [r0], -lr
    3d98:	0001172c 	andeq	r1, r1, ip, lsr #14
    3d9c:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3da0:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    3da4:	00000000 	andeq	r0, r0, r0
    3da8:	001a6f2d 	andseq	r6, sl, sp, lsr #30
    3dac:	02880a00 	addeq	r0, r8, #0, 20
    3db0:	000004f5 	strdeq	r0, [r0], -r5
    3db4:	00005e2c 	andeq	r5, r0, ip, lsr #28
    3db8:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3dbc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3dc0:	00001af3 	strdeq	r1, [r0], -r3
    3dc4:	2c02710a 	stfcss	f7, [r2], {10}
    3dc8:	0000005e 	andeq	r0, r0, lr, asr r0
    3dcc:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
    3dd0:	00040000 	andeq	r0, r4, r0
    3dd4:	00000dfd 	strdeq	r0, [r0], -sp
    3dd8:	00290104 	eoreq	r0, r9, r4, lsl #2
    3ddc:	93010000 	movwls	r0, #4096	; 0x1000
    3de0:	9f00001b 	svcls	0x0000001b
    3de4:	40000003 	andmi	r0, r0, r3
    3de8:	00000004 	andeq	r0, r0, r4
    3dec:	4c000000 	stcmi	0, cr0, [r0], {-0}
    3df0:	02000010 	andeq	r0, r0, #16
    3df4:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    3df8:	02020000 	andeq	r0, r2, #0
    3dfc:	0007f805 	andeq	pc, r7, r5, lsl #16
    3e00:	06010200 	streq	r0, [r1], -r0, lsl #4
    3e04:	000009d7 	ldrdeq	r0, [r0], -r7
    3e08:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3e0c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    3e10:	02000000 	andeq	r0, r0, #0
    3e14:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    3e18:	75030000 	strvc	r0, [r3, #-0]
    3e1c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3e20:	00005728 	andeq	r5, r0, r8, lsr #14
    3e24:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3e28:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3e2c:	00387503 	eorseq	r7, r8, r3, lsl #10
    3e30:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3e34:	01020000 	mrseq	r0, (UNDEF: 2)
    3e38:	0009d508 	andeq	sp, r9, r8, lsl #10
    3e3c:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    3e40:	2f020000 	svccs	0x00020000
    3e44:	0000007a 	andeq	r0, r0, sl, ror r0
    3e48:	00004505 	andeq	r4, r0, r5, lsl #10
    3e4c:	02b30400 	adcseq	r0, r3, #0, 8
    3e50:	30020000 	andcc	r0, r2, r0
    3e54:	0000008a 	andeq	r0, r0, sl, lsl #1
    3e58:	00005705 	andeq	r5, r0, r5, lsl #14
    3e5c:	02010600 	andeq	r0, r1, #0, 12
    3e60:	0000a43c 	andeq	sl, r0, ip, lsr r4
    3e64:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    3e68:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3e6c:	00544553 	subseq	r4, r4, r3, asr r5
    3e70:	87040001 	strhi	r0, [r4, -r1]
    3e74:	02000007 	andeq	r0, r0, #7
    3e78:	00008f3c 	andeq	r8, r0, ip, lsr pc
    3e7c:	02010600 	andeq	r0, r1, #0, 12
    3e80:	0000c43e 	andeq	ip, r0, lr, lsr r4
    3e84:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    3e88:	07000000 	streq	r0, [r0, -r0]
    3e8c:	00000910 	andeq	r0, r0, r0, lsl r9
    3e90:	22040001 	andcs	r0, r4, #1
    3e94:	02000001 	andeq	r0, r0, #1
    3e98:	0000af3e 	andeq	sl, r0, lr, lsr pc
    3e9c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3ea0:	0000092a 	andeq	r0, r0, sl, lsr #18
    3ea4:	0c032409 	cfstrseq	mvf2, [r3], {9}
    3ea8:	00015201 	andeq	r5, r1, r1, lsl #4
    3eac:	43410a00 	movtmi	r0, #6656	; 0x1a00
    3eb0:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    3eb4:	00006f01 	andeq	r6, r0, r1, lsl #30
    3eb8:	000b0000 	andeq	r0, fp, r0
    3ebc:	0300001c 	movweq	r0, #28
    3ec0:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    3ec4:	0b040000 	bleq	103ecc <__Stack_Size+0x103acc>
    3ec8:	00001bfd 	strdeq	r1, [r0], -sp
    3ecc:	6f011003 	svcvs	0x00011003
    3ed0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3ed4:	0052530a 	subseq	r5, r2, sl, lsl #6
    3ed8:	6f011103 	svcvs	0x00011103
    3edc:	0c000000 	stceq	0, cr0, [r0], {-0}
    3ee0:	0052430a 	subseq	r4, r2, sl, lsl #6
    3ee4:	6f011203 	svcvs	0x00011203
    3ee8:	10000000 	andne	r0, r0, r0
    3eec:	0052410a 	subseq	r4, r2, sl, lsl #2
    3ef0:	6f011303 	svcvs	0x00011303
    3ef4:	14000000 	strne	r0, [r0], #-0
    3ef8:	001da80b 	andseq	sl, sp, fp, lsl #16
    3efc:	01140300 	tsteq	r4, r0, lsl #6
    3f00:	0000006f 	andeq	r0, r0, pc, rrx
    3f04:	424f0a18 	submi	r0, pc, #24, 20	; 0x18000
    3f08:	15030052 	strne	r0, [r3, #-82]	; 0x52
    3f0c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f10:	ad0b1c00 	stcge	12, cr1, [fp, #-0]
    3f14:	0300001b 	movweq	r0, #27
    3f18:	006f0116 	rsbeq	r0, pc, r6, lsl r1	; <UNPREDICTABLE>
    3f1c:	00200000 	eoreq	r0, r0, r0
    3f20:	001db10c 	andseq	fp, sp, ip, lsl #2
    3f24:	01170300 	tsteq	r7, r0, lsl #6
    3f28:	000000d6 	ldrdeq	r0, [r0], -r6
    3f2c:	19031009 	stmdbne	r3, {r0, r3, ip}
    3f30:	0001d001 	andeq	sp, r1, r1
    3f34:	44520a00 	ldrbmi	r0, [r2], #-2560	; 0xa00
    3f38:	1b030050 	blne	c4080 <__Stack_Size+0xc3c80>
    3f3c:	00007f01 	andeq	r7, r0, r1, lsl #30
    3f40:	820b0000 	andhi	r0, fp, #0
    3f44:	0300001d 	movweq	r0, #29
    3f48:	007f011c 	rsbseq	r0, pc, ip, lsl r1	; <UNPREDICTABLE>
    3f4c:	0b020000 	bleq	83f54 <__Stack_Size+0x83b54>
    3f50:	00001d87 	andeq	r1, r0, r7, lsl #27
    3f54:	7f011d03 	svcvc	0x00011d03
    3f58:	04000000 	streq	r0, [r0], #-0
    3f5c:	001d8d0b 	andseq	r8, sp, fp, lsl #26
    3f60:	011e0300 	tsteq	lr, r0, lsl #6
    3f64:	0000007f 	andeq	r0, r0, pc, ror r0
    3f68:	1bc60b06 	blne	ff186b88 <SCS_BASE+0x1f178b88>
    3f6c:	1f030000 	svcne	0x00030000
    3f70:	00007f01 	andeq	r7, r0, r1, lsl #30
    3f74:	cb0b0800 	blgt	2c5f7c <__Stack_Size+0x2c5b7c>
    3f78:	0300001b 	movweq	r0, #27
    3f7c:	007f0120 	rsbseq	r0, pc, r0, lsr #2
    3f80:	0b0a0000 	bleq	283f88 <__Stack_Size+0x283b88>
    3f84:	00001bd0 	ldrdeq	r1, [r0], -r0
    3f88:	7f012103 	svcvc	0x00012103
    3f8c:	0c000000 	stceq	0, cr0, [r0], {-0}
    3f90:	001bd50b 	andseq	sp, fp, fp, lsl #10
    3f94:	01220300 	teqeq	r2, r0, lsl #6
    3f98:	0000007f 	andeq	r0, r0, pc, ror r0
    3f9c:	ed0c000e 	stc	0, cr0, [ip, #-56]	; 0xffffffc8
    3fa0:	0300001c 	movweq	r0, #28
    3fa4:	015e0123 	cmpeq	lr, r3, lsr #2
    3fa8:	01060000 	mrseq	r0, (UNDEF: 6)
    3fac:	02031c04 	andeq	r1, r3, #4, 24	; 0x400
    3fb0:	65070000 	strvs	r0, [r7, #-0]
    3fb4:	01000004 	tsteq	r0, r4
    3fb8:	00083407 	andeq	r3, r8, r7, lsl #8
    3fbc:	32070200 	andcc	r0, r7, #0, 4
    3fc0:	03000001 	movweq	r0, #1
    3fc4:	0004ef07 	andeq	lr, r4, r7, lsl #30
    3fc8:	07070400 	streq	r0, [r7, -r0, lsl #8]
    3fcc:	05000004 	streq	r0, [r0, #-4]
    3fd0:	07510400 	ldrbeq	r0, [r1, -r0, lsl #8]
    3fd4:	22040000 	andcs	r0, r4, #0
    3fd8:	000001dc 	ldrdeq	r0, [r0], -ip
    3fdc:	001cdd0d 	andseq	sp, ip, sp, lsl #26
    3fe0:	033f0100 	teqeq	pc, #0, 2
    3fe4:	00000203 	andeq	r0, r0, r3, lsl #4
    3fe8:	00022c01 	andeq	r2, r2, r1, lsl #24
    3fec:	1c400e00 	mcrrne	14, 0, r0, r0, cr0
    3ff0:	41010000 	mrsmi	r0, (UNDEF: 1)
    3ff4:	00020303 	andeq	r0, r2, r3, lsl #6
    3ff8:	400f0000 	andmi	r0, pc, r0
    3ffc:	01000007 	tsteq	r0, r7
    4000:	00110056 	andseq	r0, r1, r6, asr r0
    4004:	00001808 	andeq	r1, r0, r8, lsl #16
    4008:	519c0100 	orrspl	r0, ip, r0, lsl #2
    400c:	10000002 	andne	r0, r0, r2
    4010:	00001b61 	andeq	r1, r0, r1, ror #22
    4014:	003a5601 	eorseq	r5, sl, r1, lsl #12
    4018:	0ae10000 	beq	ff844020 <SCS_BASE+0x1f836020>
    401c:	0f000000 	svceq	0x00000000
    4020:	00001cf8 	strdeq	r1, [r0], -r8
    4024:	00006a01 	andeq	r6, r0, r1, lsl #20
    4028:	00180000 	andseq	r0, r8, r0
    402c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4030:	00000276 	andeq	r0, r0, r6, ror r2
    4034:	001cc710 	andseq	ip, ip, r0, lsl r7
    4038:	3a6a0100 	bcc	1a84440 <__Stack_Size+0x1a84040>
    403c:	02000000 	andeq	r0, r0, #0
    4040:	0000000b 	andeq	r0, r0, fp
    4044:	0001cb0f 	andeq	ip, r1, pc, lsl #22
    4048:	187e0100 	ldmdane	lr!, {r8}^
    404c:	18080011 	stmdane	r8, {r0, r4}
    4050:	01000000 	mrseq	r0, (UNDEF: 0)
    4054:	00029b9c 	muleq	r2, ip, fp
    4058:	1dda1000 	ldclne	0, cr1, [sl]
    405c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4060:	0000003a 	andeq	r0, r0, sl, lsr r0
    4064:	00000b23 	andeq	r0, r0, r3, lsr #22
    4068:	04811100 	streq	r1, [r1], #256	; 0x100
    406c:	90010000 	andls	r0, r1, r0
    4070:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
    4074:	00000018 	andeq	r0, r0, r8, lsl r0
    4078:	f1119c01 			; <UNDEFINED> instruction: 0xf1119c01
    407c:	01000005 	tsteq	r0, r5
    4080:	0011489e 	mulseq	r1, lr, r8
    4084:	00001008 	andeq	r1, r0, r8
    4088:	129c0100 	addsne	r0, ip, #0, 2
    408c:	00001d2d 	andeq	r1, r0, sp, lsr #26
    4090:	3a029601 	bcc	a989c <__Stack_Size+0xa949c>
    4094:	00000000 	andeq	r0, r0, r0
    4098:	0c000000 	stceq	0, cr0, [r0], {-0}
    409c:	01000000 	mrseq	r0, (UNDEF: 0)
    40a0:	1bda129c 	blne	ff688b18 <SCS_BASE+0x1f67ab18>
    40a4:	a3010000 	movwge	r0, #4096	; 0x1000
    40a8:	00003a02 	andeq	r3, r0, r2, lsl #20
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00000c00 	andeq	r0, r0, r0, lsl #24
    40b4:	139c0100 	orrsne	r0, ip, #0, 2
    40b8:	00001c93 	muleq	r0, r3, ip
    40bc:	a402b101 	strge	fp, [r2], #-257	; 0x101
    40c0:	00000000 	andeq	r0, r0, r0
    40c4:	10000000 	andne	r0, r0, r0
    40c8:	01000000 	mrseq	r0, (UNDEF: 0)
    40cc:	0003149c 	muleq	r3, ip, r4
    40d0:	1b531400 	blne	14c90d8 <__Stack_Size+0x14c8cd8>
    40d4:	b3010000 	movwlt	r0, #4096	; 0x1000
    40d8:	0000a402 	andeq	sl, r0, r2, lsl #8
    40dc:	000b4400 	andeq	r4, fp, r0, lsl #8
    40e0:	6f130000 	svcvs	0x00130000
    40e4:	0100001b 	tsteq	r0, fp, lsl r0
    40e8:	00a402c7 	adceq	r0, r4, r7, asr #5
    40ec:	00000000 	andeq	r0, r0, r0
    40f0:	00100000 	andseq	r0, r0, r0
    40f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    40f8:	0000033f 	andeq	r0, r0, pc, lsr r3
    40fc:	001c4c14 	andseq	r4, ip, r4, lsl ip
    4100:	02c90100 	sbceq	r0, r9, #0, 2
    4104:	000000a4 	andeq	r0, r0, r4, lsr #1
    4108:	00000b69 	andeq	r0, r0, r9, ror #22
    410c:	1b1b1500 	blne	6c9514 <__Stack_Size+0x6c9114>
    4110:	e2010000 	and	r0, r1, #0
    4114:	00000002 	andeq	r0, r0, r2
    4118:	00001800 	andeq	r1, r0, r0, lsl #16
    411c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    4120:	16000003 	strne	r0, [r0], -r3
    4124:	00001d9f 	muleq	r0, pc, sp	; <UNPREDICTABLE>
    4128:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    412c:	8f000000 	svchi	0x00000000
    4130:	1700000b 	strne	r0, [r0, -fp]
    4134:	00001a7c 	andeq	r1, r0, ip, ror sl
    4138:	c402e201 	strgt	lr, [r2], #-513	; 0x201
    413c:	01000000 	mrseq	r0, (UNDEF: 0)
    4140:	6d130051 	ldcvs	0, cr0, [r3, #-324]	; 0xfffffebc
    4144:	0100001c 	tsteq	r0, ip, lsl r0
    4148:	00a40301 	adceq	r0, r4, r1, lsl #6
    414c:	00000000 	andeq	r0, r0, r0
    4150:	00200000 	eoreq	r0, r0, r0
    4154:	9c010000 	stcls	0, cr0, [r1], {-0}
    4158:	000003af 	andeq	r0, r0, pc, lsr #7
    415c:	001d5b16 	andseq	r5, sp, r6, lsl fp
    4160:	03010100 	movweq	r0, #4352	; 0x1100
    4164:	0000004c 	andeq	r0, r0, ip, asr #32
    4168:	00000bc9 	andeq	r0, r0, r9, asr #23
    416c:	001c4c14 	andseq	r4, ip, r4, lsl ip
    4170:	03030100 	movweq	r0, #12544	; 0x3100
    4174:	000000a4 	andeq	r0, r0, r4, lsr #1
    4178:	00000c03 	andeq	r0, r0, r3, lsl #24
    417c:	022c1500 	eoreq	r1, ip, #0, 10
    4180:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4184:	00115803 	andseq	r5, r1, r3, lsl #16
    4188:	00000c08 	andeq	r0, r0, r8, lsl #24
    418c:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    4190:	17000003 	strne	r0, [r0, -r3]
    4194:	00001d5b 	andeq	r1, r0, fp, asr sp
    4198:	4c032e01 	stcmi	14, cr2, [r3], {1}
    419c:	01000000 	mrseq	r0, (UNDEF: 0)
    41a0:	0e180050 	mrceq	0, 0, r0, cr8, cr0, {2}
    41a4:	64000002 	strvs	r0, [r0], #-2
    41a8:	28080011 	stmdacs	r8, {r0, r4}
    41ac:	01000000 	mrseq	r0, (UNDEF: 0)
    41b0:	0004009c 	muleq	r4, ip, r0
    41b4:	021f1900 	andseq	r1, pc, #0, 18
    41b8:	0c220000 	stceq	0, cr0, [r2], #-0
    41bc:	721a0000 	andsvc	r0, sl, #0
    41c0:	0e080011 	mcreq	0, 0, r0, cr8, cr1, {0}
    41c4:	1b000000 	blne	41cc <__Stack_Size+0x3dcc>
    41c8:	0000021f 	andeq	r0, r0, pc, lsl r2
    41cc:	8d1c0000 	ldchi	0, cr0, [ip, #-0]
    41d0:	0100001b 	tsteq	r0, fp, lsl r0
    41d4:	18010385 	stmdane	r1, {r0, r2, r7, r8, r9}
    41d8:	1d000004 	stcne	0, cr0, [r0, #-16]
    41dc:	87010069 	strhi	r0, [r1, -r9, rrx]
    41e0:	00006f03 	andeq	r6, r0, r3, lsl #30
    41e4:	bf130000 	svclt	0x00130000
    41e8:	0100001d 	tsteq	r0, sp, lsl r0
    41ec:	02030366 	andeq	r0, r3, #-1744830463	; 0x98000001
    41f0:	118c0000 	orrne	r0, ip, r0
    41f4:	00360800 	eorseq	r0, r6, r0, lsl #16
    41f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    41fc:	0000048c 	andeq	r0, r0, ip, lsl #9
    4200:	001c8b16 	andseq	r8, ip, r6, lsl fp
    4204:	03660100 	cmneq	r6, #0, 2
    4208:	0000003a 	andeq	r0, r0, sl, lsr r0
    420c:	00000c41 	andeq	r0, r0, r1, asr #24
    4210:	001c4514 	andseq	r4, ip, r4, lsl r5
    4214:	03680100 	cmneq	r8, #0, 2
    4218:	00000203 	andeq	r0, r0, r3, lsl #4
    421c:	00000c5f 	andeq	r0, r0, pc, asr ip
    4220:	0004001e 	andeq	r0, r4, lr, lsl r0
    4224:	00119a00 	andseq	r9, r1, r0, lsl #20
    4228:	00001208 	andeq	r1, r0, r8, lsl #4
    422c:	03700100 	cmneq	r0, #0, 2
    4230:	00000479 	andeq	r0, r0, r9, ror r4
    4234:	00119a1a 	andseq	r9, r1, sl, lsl sl
    4238:	00001208 	andeq	r1, r0, r8, lsl #4
    423c:	040d1f00 	streq	r1, [sp], #-3840	; 0xf00
    4240:	91020000 	mrsls	r0, (UNDEF: 2)
    4244:	20000074 	andcs	r0, r0, r4, ror r0
    4248:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
    424c:	0000020e 	andeq	r0, r0, lr, lsl #4
    4250:	0011b020 	andseq	fp, r1, r0, lsr #32
    4254:	00020e08 	andeq	r0, r2, r8, lsl #28
    4258:	f1210000 			; <UNDEFINED> instruction: 0xf1210000
    425c:	0100000b 	tsteq	r0, fp
    4260:	000203ad 	andeq	r0, r2, sp, lsr #7
    4264:	0011c400 	andseq	ip, r1, r0, lsl #8
    4268:	00004008 	andeq	r4, r0, r8
    426c:	ea9c0100 	b	fe704674 <SCS_BASE+0x1e6f6674>
    4270:	10000004 	andne	r0, r0, r4
    4274:	00001c56 	andeq	r1, r0, r6, asr ip
    4278:	003aad01 	eorseq	sl, sl, r1, lsl #26
    427c:	0c940000 	ldceq	0, cr0, [r4], {0}
    4280:	45220000 	strmi	r0, [r2, #-0]!
    4284:	0100001c 	tsteq	r0, ip, lsl r0
    4288:	000203af 	andeq	r0, r2, pc, lsr #7
    428c:	000cc000 	andeq	ip, ip, r0
    4290:	11d02300 	bicsne	r2, r0, r0, lsl #6
    4294:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4298:	04d80000 	ldrbeq	r0, [r8], #0
    429c:	01240000 	teqeq	r4, r0
    42a0:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    42a4:	f025000f 			; <UNDEFINED> instruction: 0xf025000f
    42a8:	18080011 	stmdane	r8, {r0, r4}
    42ac:	24000004 	strcs	r0, [r0], #-4
    42b0:	0a035001 	beq	d82bc <__Stack_Size+0xd7ebc>
    42b4:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    42b8:	001bb221 	andseq	fp, fp, r1, lsr #4
    42bc:	03d40100 	bicseq	r0, r4, #0, 2
    42c0:	00000002 	andeq	r0, r0, r2
    42c4:	3c000000 	stccc	0, cr0, [r0], {-0}
    42c8:	01000000 	mrseq	r0, (UNDEF: 0)
    42cc:	0005399c 	muleq	r5, ip, r9
    42d0:	1c452200 	sfmne	f2, 2, [r5], {-0}
    42d4:	d6010000 	strle	r0, [r1], -r0
    42d8:	00000203 	andeq	r0, r0, r3, lsl #4
    42dc:	00000cea 	andeq	r0, r0, sl, ror #25
    42e0:	00000023 	andeq	r0, r0, r3, lsr #32
    42e4:	00041800 	andeq	r1, r4, r0, lsl #16
    42e8:	00052700 	andeq	r2, r5, r0, lsl #14
    42ec:	50012400 	andpl	r2, r1, r0, lsl #8
    42f0:	0fff0a03 	svceq	0x00ff0a03
    42f4:	00002500 	andeq	r2, r0, r0, lsl #10
    42f8:	04180000 	ldreq	r0, [r8], #-0
    42fc:	01240000 	teqeq	r4, r0
    4300:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4304:	2100000f 	tstcs	r0, pc
    4308:	00001b3c 	andeq	r1, r0, ip, lsr fp
    430c:	0203f701 	andeq	pc, r3, #262144	; 0x40000
    4310:	00000000 	andeq	r0, r0, r0
    4314:	00700000 	rsbseq	r0, r0, r0
    4318:	9c010000 	stcls	0, cr0, [r1], {-0}
    431c:	0000059b 	muleq	r0, fp, r5
    4320:	001c4522 	andseq	r4, ip, r2, lsr #10
    4324:	03f90100 	mvnseq	r0, #0, 2
    4328:	14000002 	strne	r0, [r0], #-2
    432c:	2300000d 	movwcs	r0, #13
    4330:	00000000 	andeq	r0, r0, r0
    4334:	00000418 	andeq	r0, r0, r8, lsl r4
    4338:	00000576 	andeq	r0, r0, r6, ror r5
    433c:	03500124 	cmpeq	r0, #36, 2
    4340:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4344:	00000023 	andeq	r0, r0, r3, lsr #32
    4348:	00041800 	andeq	r1, r4, r0, lsl #16
    434c:	00058b00 	andeq	r8, r5, r0, lsl #22
    4350:	50012400 	andpl	r2, r1, r0, lsl #8
    4354:	0fff0a03 	svceq	0x00ff0a03
    4358:	00002500 	andeq	r2, r0, r0, lsl #10
    435c:	04180000 	ldreq	r0, [r8], #-0
    4360:	01240000 	teqeq	r4, r0
    4364:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4368:	13231300 	teqne	r3, #0, 6
    436c:	36010000 	strcc	r0, [r1], -r0
    4370:	00020301 	andeq	r0, r2, r1, lsl #6
    4374:	00120400 	andseq	r0, r2, r0, lsl #8
    4378:	00004808 	andeq	r4, r0, r8, lsl #16
    437c:	1b9c0100 	blne	fe704784 <SCS_BASE+0x1e6f6784>
    4380:	16000006 	strne	r0, [r0], -r6
    4384:	00003c3e 	andeq	r3, r0, lr, lsr ip
    4388:	3a013601 	bcc	51b94 <__Stack_Size+0x51794>
    438c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    4390:	1600000d 	strne	r0, [r0], -sp
    4394:	00001cc2 	andeq	r1, r0, r2, asr #25
    4398:	3a013601 	bcc	51ba4 <__Stack_Size+0x517a4>
    439c:	75000000 	strvc	r0, [r0, #-0]
    43a0:	1400000d 	strne	r0, [r0], #-13
    43a4:	00001c45 	andeq	r1, r0, r5, asr #24
    43a8:	03013801 	movweq	r3, #6145	; 0x1801
    43ac:	a1000002 	tstge	r0, r2
    43b0:	2300000d 	movwcs	r0, #13
    43b4:	08001210 	stmdaeq	r0, {r4, r9, ip}
    43b8:	00000418 	andeq	r0, r0, r8, lsl r4
    43bc:	000005f8 	strdeq	r0, [r0], -r8
    43c0:	01500124 	cmpeq	r0, r4, lsr #2
    43c4:	2823003f 	stmdacs	r3!, {r0, r1, r2, r3, r4, r5}
    43c8:	18080012 	stmdane	r8, {r1, r4}
    43cc:	0b000004 	bleq	43e4 <__Stack_Size+0x3fe4>
    43d0:	24000006 	strcs	r0, [r0], #-6
    43d4:	3f015001 	svccc	0x00015001
    43d8:	12362500 	eorsne	r2, r6, #0, 10
    43dc:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    43e0:	01240000 	teqeq	r4, r0
    43e4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    43e8:	1d451300 	stclne	3, cr1, [r5, #-0]
    43ec:	71010000 	mrsvc	r0, (UNDEF: 1)
    43f0:	00020301 	andeq	r0, r2, r1, lsl #6
    43f4:	00000000 	andeq	r0, r0, r0
    43f8:	00003800 	andeq	r3, r0, r0, lsl #16
    43fc:	889c0100 	ldmhi	ip, {r8}
    4400:	16000006 	strne	r0, [r0], -r6
    4404:	00003c3e 	andeq	r3, r0, lr, lsr ip
    4408:	3a017101 	bcc	60814 <__Stack_Size+0x60414>
    440c:	d6000000 	strle	r0, [r0], -r0
    4410:	1600000d 	strne	r0, [r0], -sp
    4414:	00001cc2 	andeq	r1, r0, r2, asr #25
    4418:	4c017101 	stfmis	f7, [r1], {1}
    441c:	02000000 	andeq	r0, r0, #0
    4420:	1400000e 	strne	r0, [r0], #-14
    4424:	00001c45 	andeq	r1, r0, r5, asr #24
    4428:	03017301 	movweq	r7, #4865	; 0x1301
    442c:	23000002 	movwcs	r0, #2
    4430:	2300000e 	movwcs	r0, #14
    4434:	00000000 	andeq	r0, r0, r0
    4438:	00000418 	andeq	r0, r0, r8, lsl r4
    443c:	00000678 	andeq	r0, r0, r8, ror r6
    4440:	01500124 	cmpeq	r0, r4, lsr #2
    4444:	0025003f 	eoreq	r0, r5, pc, lsr r0
    4448:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    444c:	24000004 	strcs	r0, [r0], #-4
    4450:	3f015001 	svccc	0x00015001
    4454:	11130000 	tstne	r3, r0
    4458:	0100001d 	tsteq	r0, sp, lsl r0
    445c:	02030199 	andeq	r0, r3, #1073741862	; 0x40000026
    4460:	00000000 	andeq	r0, r0, r0
    4464:	00480000 	subeq	r0, r8, r0
    4468:	9c010000 	stcls	0, cr0, [r1], {-0}
    446c:	000006f5 	strdeq	r0, [r0], -r5
    4470:	003c3e16 	eorseq	r3, ip, r6, lsl lr
    4474:	01990100 	orrseq	r0, r9, r0, lsl #2
    4478:	0000003a 	andeq	r0, r0, sl, lsr r0
    447c:	00000e4d 	andeq	r0, r0, sp, asr #28
    4480:	001cc216 	andseq	ip, ip, r6, lsl r2
    4484:	01990100 	orrseq	r0, r9, r0, lsl #2
    4488:	0000005e 	andeq	r0, r0, lr, asr r0
    448c:	00000e79 	andeq	r0, r0, r9, ror lr
    4490:	001c4514 	andseq	r4, ip, r4, lsl r5
    4494:	019b0100 	orrseq	r0, fp, r0, lsl #2
    4498:	00000203 	andeq	r0, r0, r3, lsl #4
    449c:	00000e9a 	muleq	r0, sl, lr
    44a0:	00000023 	andeq	r0, r0, r3, lsr #32
    44a4:	00041800 	andeq	r1, r4, r0, lsl #16
    44a8:	0006e500 	andeq	lr, r6, r0, lsl #10
    44ac:	50012400 	andpl	r2, r1, r0, lsl #8
    44b0:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    44b4:	00000000 	andeq	r0, r0, r0
    44b8:	00000418 	andeq	r0, r0, r8, lsl r4
    44bc:	01500124 	cmpeq	r0, r4, lsr #2
    44c0:	1300003f 	movwne	r0, #63	; 0x3f
    44c4:	00001d66 	andeq	r1, r0, r6, ror #26
    44c8:	0301ca01 	movweq	ip, #6657	; 0x1a01
    44cc:	00000002 	andeq	r0, r0, r2
    44d0:	a0000000 	andge	r0, r0, r0
    44d4:	01000000 	mrseq	r0, (UNDEF: 0)
    44d8:	0007cb9c 	muleq	r7, ip, fp
    44dc:	1d931600 	ldcne	6, cr1, [r3]
    44e0:	ca010000 	bgt	444e8 <__Stack_Size+0x440e8>
    44e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    44e8:	000ec400 	andeq	ip, lr, r0, lsl #8
    44ec:	1cbd1400 	cfldrsne	mvf1, [sp]
    44f0:	cc010000 	stcgt	0, cr0, [r1], {-0}
    44f4:	00004c01 	andeq	r4, r0, r1, lsl #24
    44f8:	000f0d00 	andeq	r0, pc, r0, lsl #26
    44fc:	1c811400 	cfstrsne	mvf1, [r1], {0}
    4500:	cc010000 	stcgt	0, cr0, [r1], {-0}
    4504:	00004c01 	andeq	r4, r0, r1, lsl #24
    4508:	000f5900 	andeq	r5, pc, r0, lsl #18
    450c:	1b2a1400 	blne	a89514 <__Stack_Size+0xa89114>
    4510:	cc010000 	stcgt	0, cr0, [r1], {-0}
    4514:	00004c01 	andeq	r4, r0, r1, lsl #24
    4518:	000fb100 	andeq	fp, pc, r0, lsl #2
    451c:	1c631400 	cfstrdne	mvd1, [r3], #-0
    4520:	cc010000 	stcgt	0, cr0, [r1], {-0}
    4524:	00004c01 	andeq	r4, r0, r1, lsl #24
    4528:	00100d00 	andseq	r0, r0, r0, lsl #26
    452c:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    4530:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    4534:	00020301 	andeq	r0, r2, r1, lsl #6
    4538:	00105500 	andseq	r5, r0, r0, lsl #10
    453c:	00002300 	andeq	r2, r0, r0, lsl #6
    4540:	04180000 	ldreq	r0, [r8], #-0
    4544:	07820000 	streq	r0, [r2, r0]
    4548:	01240000 	teqeq	r4, r0
    454c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4550:	00000023 	andeq	r0, r0, r3, lsr #32
    4554:	00041800 	andeq	r1, r4, r0, lsl #16
    4558:	00079500 	andeq	r9, r7, r0, lsl #10
    455c:	50012400 	andpl	r2, r1, r0, lsl #8
    4560:	23003f01 	movwcs	r3, #3841	; 0xf01
    4564:	00000000 	andeq	r0, r0, r0
    4568:	00000418 	andeq	r0, r0, r8, lsl r4
    456c:	000007a8 	andeq	r0, r0, r8, lsr #15
    4570:	01500124 	cmpeq	r0, r4, lsr #2
    4574:	0023003f 	eoreq	r0, r3, pc, lsr r0
    4578:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    457c:	bb000004 	bllt	4594 <__Stack_Size+0x4194>
    4580:	24000007 	strcs	r0, [r0], #-7
    4584:	3f015001 	svccc	0x00015001
    4588:	00002500 	andeq	r2, r0, r0, lsl #10
    458c:	04180000 	ldreq	r0, [r8], #-0
    4590:	01240000 	teqeq	r4, r0
    4594:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4598:	1c281300 	stcne	3, cr1, [r8], #-0
    459c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    45a0:	00020302 	andeq	r0, r2, r2, lsl #6
    45a4:	00000000 	andeq	r0, r0, r0
    45a8:	00008c00 	andeq	r8, r0, r0, lsl #24
    45ac:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    45b0:	16000008 	strne	r0, [r0], -r8
    45b4:	00001a7c 	andeq	r1, r0, ip, ror sl
    45b8:	c4021901 	strgt	r1, [r2], #-2305	; 0x901
    45bc:	ab000000 	blge	45c4 <__Stack_Size+0x41c4>
    45c0:	14000010 	strne	r0, [r0], #-16
    45c4:	00001c45 	andeq	r1, r0, r5, asr #24
    45c8:	03021b01 	movweq	r1, #11009	; 0x2b01
    45cc:	cc000002 	stcgt	0, cr0, [r0], {2}
    45d0:	23000010 	movwcs	r0, #16
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	00000418 	andeq	r0, r0, r8, lsl r4
    45dc:	0000081a 	andeq	r0, r0, sl, lsl r8
    45e0:	03500124 	cmpeq	r0, #36, 2
    45e4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    45e8:	00000023 	andeq	r0, r0, r3, lsr #32
    45ec:	00041800 	andeq	r1, r4, r0, lsl #16
    45f0:	00082f00 	andeq	r2, r8, r0, lsl #30
    45f4:	50012400 	andpl	r2, r1, r0, lsl #8
    45f8:	0fff0a03 	svceq	0x00ff0a03
    45fc:	00002500 	andeq	r2, r0, r0, lsl #10
    4600:	04180000 	ldreq	r0, [r8], #-0
    4604:	01240000 	teqeq	r4, r0
    4608:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    460c:	2600000f 	strcs	r0, [r0], -pc
    4610:	00001c05 	andeq	r1, r0, r5, lsl #24
    4614:	03026a01 	movweq	r6, #10753	; 0x2a01
    4618:	00000002 	andeq	r0, r0, r2
    461c:	54000000 	strpl	r0, [r0], #-0
    4620:	01000000 	mrseq	r0, (UNDEF: 0)
    4624:	1c20169c 	stcne	6, cr1, [r0], #-624	; 0xfffffd90
    4628:	6a010000 	bvs	44630 <__Stack_Size+0x44230>
    462c:	00004c02 	andeq	r4, r0, r2, lsl #24
    4630:	00110100 	andseq	r0, r1, r0, lsl #2
    4634:	1b341600 	blne	d09e3c <__Stack_Size+0xd09a3c>
    4638:	6a010000 	bvs	44640 <__Stack_Size+0x44240>
    463c:	00004c02 	andeq	r4, r0, r2, lsl #24
    4640:	00112200 	andseq	r2, r1, r0, lsl #4
    4644:	1cb41600 	ldcne	6, cr1, [r4]
    4648:	6a010000 	bvs	44650 <__Stack_Size+0x44250>
    464c:	00004c02 	andeq	r4, r0, r2, lsl #24
    4650:	00114300 	andseq	r4, r1, r0, lsl #6
    4654:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    4658:	6c010000 	stcvs	0, cr0, [r1], {-0}
    465c:	00020302 	andeq	r0, r2, r2, lsl #6
    4660:	00116400 	andseq	r6, r1, r0, lsl #8
    4664:	00002300 	andeq	r2, r0, r0, lsl #6
    4668:	04180000 	ldreq	r0, [r8], #-0
    466c:	08aa0000 	stmiaeq	sl!, {}	; <UNPREDICTABLE>
    4670:	01240000 	teqeq	r4, r0
    4674:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4678:	00000025 	andeq	r0, r0, r5, lsr #32
    467c:	00041800 	andeq	r1, r4, r0, lsl #16
    4680:	50012400 	andpl	r2, r1, r0, lsl #8
    4684:	00003f01 	andeq	r3, r0, r1, lsl #30
    4688:	0001a900 	andeq	sl, r1, r0, lsl #18
    468c:	4b000400 	blmi	5694 <__Stack_Size+0x5294>
    4690:	04000010 	streq	r0, [r0], #-16
    4694:	00002901 	andeq	r2, r0, r1, lsl #18
    4698:	1e0a0100 	adfnee	f0, f2, f0
    469c:	039f0000 	orrseq	r0, pc, #0
    46a0:	05000000 	streq	r0, [r0, #-0]
    46a4:	00000000 	andeq	r0, r0, r0
    46a8:	135e0000 	cmpne	lr, #0
    46ac:	04020000 	streq	r0, [r2], #-0
    46b0:	00082605 	andeq	r2, r8, r5, lsl #12
    46b4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    46b8:	000007f8 	strdeq	r0, [r0], -r8
    46bc:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    46c0:	03000009 	movweq	r0, #9
    46c4:	00323375 	eorseq	r3, r2, r5, ror r3
    46c8:	00452702 	subeq	r2, r5, r2, lsl #14
    46cc:	04020000 	streq	r0, [r2], #-0
    46d0:	00093307 	andeq	r3, r9, r7, lsl #6
    46d4:	31750300 	cmncc	r5, r0, lsl #6
    46d8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    46dc:	00000057 	andeq	r0, r0, r7, asr r0
    46e0:	d0070202 	andle	r0, r7, r2, lsl #4
    46e4:	0300000b 	movweq	r0, #11
    46e8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    46ec:	00006829 	andeq	r6, r0, r9, lsr #16
    46f0:	08010200 	stmdaeq	r1, {r9}
    46f4:	000009d5 	ldrdeq	r0, [r0], -r5
    46f8:	00045204 	andeq	r5, r4, r4, lsl #4
    46fc:	7a2f0200 	bvc	bc4f04 <__Stack_Size+0xbc4b04>
    4700:	05000000 	streq	r0, [r0, #-0]
    4704:	00000045 	andeq	r0, r0, r5, asr #32
    4708:	3c020106 	stfccs	f0, [r2], {6}
    470c:	00000094 	muleq	r0, r4, r0
    4710:	001ec307 	andseq	ip, lr, r7, lsl #6
    4714:	53080000 	movwpl	r0, #32768	; 0x8000
    4718:	01005445 	tsteq	r0, r5, asr #8
    471c:	07870400 	streq	r0, [r7, r0, lsl #8]
    4720:	3c020000 	stccc	0, cr0, [r2], {-0}
    4724:	0000007f 	andeq	r0, r0, pc, ror r0
    4728:	2a070402 	bcs	1c5738 <__Stack_Size+0x1c5338>
    472c:	09000009 	stmdbeq	r0, {r0, r3}
    4730:	01780310 	cmneq	r8, r0, lsl r3
    4734:	000000e1 	andeq	r0, r0, r1, ror #1
    4738:	00524b0a 	subseq	r4, r2, sl, lsl #22
    473c:	6f017a03 	svcvs	0x00017a03
    4740:	00000000 	andeq	r0, r0, r0
    4744:	0052500a 	subseq	r5, r2, sl
    4748:	6f017b03 	svcvs	0x00017b03
    474c:	04000000 	streq	r0, [r0], #-0
    4750:	524c520a 	subpl	r5, ip, #-1610612736	; 0xa0000000
    4754:	017c0300 	cmneq	ip, r0, lsl #6
    4758:	0000006f 	andeq	r0, r0, pc, rrx
    475c:	52530a08 	subspl	r0, r3, #8, 20	; 0x8000
    4760:	017d0300 	cmneq	sp, r0, lsl #6
    4764:	0000006f 	andeq	r0, r0, pc, rrx
    4768:	640b000c 	strvs	r0, [fp], #-12
    476c:	0300001e 	movweq	r0, #30
    4770:	00a6017e 	adceq	r0, r6, lr, ror r1
    4774:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    4778:	01000003 	tsteq	r0, r3
    477c:	00124c2d 	andseq	r4, r2, sp, lsr #24
    4780:	00000c08 	andeq	r0, r0, r8, lsl #24
    4784:	109c0100 	addsne	r0, ip, r0, lsl #2
    4788:	0d000001 	stceq	0, cr0, [r0, #-4]
    478c:	00001e40 	andeq	r1, r0, r0, asr #28
    4790:	004c2d01 	subeq	r2, ip, r1, lsl #26
    4794:	50010000 	andpl	r0, r1, r0
    4798:	065c0c00 	ldrbeq	r0, [ip], -r0, lsl #24
    479c:	44010000 	strmi	r0, [r1], #-0
    47a0:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
    47a4:	0000000c 	andeq	r0, r0, ip
    47a8:	01339c01 	teqeq	r3, r1, lsl #24
    47ac:	fb0d0000 	blx	3447b6 <__Stack_Size+0x3443b6>
    47b0:	0100001d 	tsteq	r0, sp, lsl r0
    47b4:	00005e44 	andeq	r5, r0, r4, asr #28
    47b8:	00500100 	subseq	r0, r0, r0, lsl #2
    47bc:	00062c0c 	andeq	r2, r6, ip, lsl #24
    47c0:	64540100 	ldrbvs	r0, [r4], #-256	; 0x100
    47c4:	0c080012 	stceq	0, cr0, [r8], {18}
    47c8:	01000000 	mrseq	r0, (UNDEF: 0)
    47cc:	0001569c 	muleq	r1, ip, r6
    47d0:	06340d00 	ldrteq	r0, [r4], -r0, lsl #26
    47d4:	54010000 	strpl	r0, [r1], #-0
    47d8:	0000004c 	andeq	r0, r0, ip, asr #32
    47dc:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    47e0:	00001e23 	andeq	r1, r0, r3, lsr #28
    47e4:	00006401 	andeq	r6, r0, r1, lsl #8
    47e8:	00100000 	andseq	r0, r0, r0
    47ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    47f0:	001def0e 	andseq	lr, sp, lr, lsl #30
    47f4:	00710100 	rsbseq	r0, r1, r0, lsl #2
    47f8:	10000000 	andne	r0, r0, r0
    47fc:	01000000 	mrseq	r0, (UNDEF: 0)
    4800:	1e510f9c 	mrcne	15, 2, r0, cr1, cr12, {4}
    4804:	80010000 	andhi	r0, r1, r0
    4808:	00000094 	muleq	r0, r4, r0
    480c:	00000000 	andeq	r0, r0, r0
    4810:	00000014 	andeq	r0, r0, r4, lsl r0
    4814:	36109c01 	ldrcc	r9, [r0], -r1, lsl #24
    4818:	0100001e 	tsteq	r0, lr, lsl r0
    481c:	00004c80 	andeq	r4, r0, r0, lsl #25
    4820:	00118e00 	andseq	r8, r1, r0, lsl #28
    4824:	1c4c1100 	stfnee	f1, [ip], {-0}
    4828:	82010000 	andhi	r0, r1, #0
    482c:	00000094 	muleq	r0, r4, r0
    4830:	000011af 	andeq	r1, r0, pc, lsr #3
    4834:	07430000 	strbeq	r0, [r3, -r0]
    4838:	00040000 	andeq	r0, r4, r0
    483c:	0000114c 	andeq	r1, r0, ip, asr #2
    4840:	00290104 	eoreq	r0, r9, r4, lsl #2
    4844:	d7010000 	strle	r0, [r1, -r0]
    4848:	9f00001e 	svcls	0x0000001e
    484c:	38000003 	stmdacc	r0, {r0, r1}
    4850:	00000005 	andeq	r0, r0, r5
    4854:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    4858:	02000014 	andeq	r0, r0, #20
    485c:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    4860:	02020000 	andeq	r0, r2, #0
    4864:	0007f805 	andeq	pc, r7, r5, lsl #16
    4868:	06010200 	streq	r0, [r1], -r0, lsl #4
    486c:	000009d7 	ldrdeq	r0, [r0], -r7
    4870:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4874:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    4878:	02000000 	andeq	r0, r0, #0
    487c:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    4880:	75030000 	strvc	r0, [r3, #-0]
    4884:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4888:	00005728 	andeq	r5, r0, r8, lsr #14
    488c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4890:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4894:	00387503 	eorseq	r7, r8, r3, lsl #10
    4898:	00682902 	rsbeq	r2, r8, r2, lsl #18
    489c:	01020000 	mrseq	r0, (UNDEF: 2)
    48a0:	0009d508 	andeq	sp, r9, r8, lsl #10
    48a4:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    48a8:	2f020000 	svccs	0x00020000
    48ac:	0000007a 	andeq	r0, r0, sl, ror r0
    48b0:	00004505 	andeq	r4, r0, r5, lsl #10
    48b4:	02010600 	andeq	r0, r1, #0, 12
    48b8:	0000943e 	andeq	r9, r0, lr, lsr r4
    48bc:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    48c0:	07000000 	streq	r0, [r0, -r0]
    48c4:	00000910 	andeq	r0, r0, r0, lsl r9
    48c8:	22040001 	andcs	r0, r4, #1
    48cc:	02000001 	andeq	r0, r0, #1
    48d0:	00007f3e 	andeq	r7, r0, lr, lsr pc
    48d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    48d8:	0000092a 	andeq	r0, r0, sl, lsr #18
    48dc:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    48e0:	00010b01 	andeq	r0, r1, r1, lsl #22
    48e4:	52430900 	subpl	r0, r3, #0, 18
    48e8:	5003004c 	andpl	r0, r3, ip, asr #32
    48ec:	00006f01 	andeq	r6, r0, r1, lsl #30
    48f0:	43090000 	movwmi	r0, #36864	; 0x9000
    48f4:	03004852 	movweq	r4, #2130	; 0x852
    48f8:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    48fc:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    4900:	00524449 	subseq	r4, r2, r9, asr #8
    4904:	6f015203 	svcvs	0x00015203
    4908:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    490c:	52444f09 	subpl	r4, r4, #9, 30	; 0x24
    4910:	01530300 	cmpeq	r3, r0, lsl #6
    4914:	0000006f 	andeq	r0, r0, pc, rrx
    4918:	00db0a0c 	sbcseq	r0, fp, ip, lsl #20
    491c:	54030000 	strpl	r0, [r3], #-0
    4920:	00006f01 	andeq	r6, r0, r1, lsl #30
    4924:	42091000 	andmi	r1, r9, #0
    4928:	03005252 	movweq	r5, #594	; 0x252
    492c:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    4930:	0a140000 	beq	504938 <__Stack_Size+0x504538>
    4934:	00000cb6 			; <UNDEFINED> instruction: 0x00000cb6
    4938:	6f015603 	svcvs	0x00015603
    493c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4940:	08d30b00 	ldmeq	r3, {r8, r9, fp}^
    4944:	57030000 	strpl	r0, [r3, -r0]
    4948:	0000a601 	andeq	sl, r0, r1, lsl #12
    494c:	03180800 	tsteq	r8, #0, 16
    4950:	01480159 	cmpeq	r8, r9, asr r1
    4954:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    4958:	03000020 	movweq	r0, #32
    495c:	006f015b 	rsbeq	r0, pc, fp, asr r1	; <UNPREDICTABLE>
    4960:	0a000000 	beq	4968 <__Stack_Size+0x4568>
    4964:	00002002 	andeq	r2, r0, r2
    4968:	6f015c03 	svcvs	0x00015c03
    496c:	04000000 	streq	r0, [r0], #-0
    4970:	001ef00a 	andseq	pc, lr, sl
    4974:	015d0300 	cmpeq	sp, r0, lsl #6
    4978:	00000158 	andeq	r0, r0, r8, asr r1
    497c:	6f0c0008 	svcvs	0x000c0008
    4980:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4984:	0d000001 	stceq	0, cr0, [r0, #-4]
    4988:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    498c:	48050003 	stmdami	r5, {r0, r1}
    4990:	0b000001 	bleq	499c <__Stack_Size+0x459c>
    4994:	00001feb 	andeq	r1, r0, fp, ror #31
    4998:	17015e03 	strne	r5, [r1, -r3, lsl #28]
    499c:	06000001 	streq	r0, [r0], -r1
    49a0:	84230401 	strthi	r0, [r3], #-1025	; 0x401
    49a4:	07000001 	streq	r0, [r0, -r1]
    49a8:	000002f3 	strdeq	r0, [r0], -r3
    49ac:	021c0701 	andseq	r0, ip, #262144	; 0x40000
    49b0:	07020000 	streq	r0, [r2, -r0]
    49b4:	000009e8 	andeq	r0, r0, r8, ror #19
    49b8:	92040003 	andls	r0, r4, #3
    49bc:	04000007 	streq	r0, [r0], #-7
    49c0:	00016927 	andeq	r6, r1, r7, lsr #18
    49c4:	04010600 	streq	r0, [r1], #-1536	; 0x600
    49c8:	0001c92e 	andeq	ip, r1, lr, lsr #18
    49cc:	07a40700 	streq	r0, [r4, r0, lsl #14]!
    49d0:	07000000 	streq	r0, [r0, -r0]
    49d4:	00000c2d 	andeq	r0, r0, sp, lsr #24
    49d8:	03c70704 	biceq	r0, r7, #4, 14	; 0x100000
    49dc:	07280000 	streq	r0, [r8, -r0]!
    49e0:	000003f9 	strdeq	r0, [r0], -r9
    49e4:	220700c8 	andcs	r0, r7, #200	; 0xc8
    49e8:	14000004 	strne	r0, [r0], #-4
    49ec:	00000007 	andeq	r0, r0, r7
    49f0:	ef071000 	svc	0x00071000
    49f4:	1c000006 	stcne	0, cr0, [r0], {6}
    49f8:	00081607 	andeq	r1, r8, r7, lsl #12
    49fc:	04001800 	streq	r1, [r0], #-2048	; 0x800
    4a00:	000008e0 	andeq	r0, r0, r0, ror #17
    4a04:	018f3604 	orreq	r3, pc, r4, lsl #12
    4a08:	040e0000 	streq	r0, [lr], #-0
    4a0c:	02013e04 	andeq	r3, r1, #4, 28	; 0x40
    4a10:	030f0000 	movweq	r0, #61440	; 0xf000
    4a14:	04000001 	streq	r0, [r0], #-1
    4a18:	00004c40 	andeq	r4, r0, r0, asr #24
    4a1c:	bf0f0000 	svclt	0x000f0000
    4a20:	0400000b 	streq	r0, [r0], #-11
    4a24:	00018441 	andeq	r8, r1, r1, asr #8
    4a28:	e00f0200 	and	r0, pc, r0, lsl #4
    4a2c:	04000000 	streq	r0, [r0], #-0
    4a30:	0001c942 	andeq	ip, r1, r2, asr #18
    4a34:	04000300 	streq	r0, [r0], #-768	; 0x300
    4a38:	000009c4 	andeq	r0, r0, r4, asr #19
    4a3c:	01d44304 	bicseq	r4, r4, r4, lsl #6
    4a40:	01060000 	mrseq	r0, (UNDEF: 6)
    4a44:	02214704 	eoreq	r4, r1, #4, 14	; 0x100000
    4a48:	bf070000 	svclt	0x00070000
    4a4c:	0000001e 	andeq	r0, r0, lr, lsl r0
    4a50:	001e7807 	andseq	r7, lr, r7, lsl #16
    4a54:	04000100 	streq	r0, [r0], #-256	; 0x100
    4a58:	00001ff8 	strdeq	r1, [r0], -r8
    4a5c:	020c4904 	andeq	r4, ip, #4, 18	; 0x10000
    4a60:	0f100000 	svceq	0x00100000
    4a64:	0100001f 	tsteq	r0, pc, lsl r0
    4a68:	00000033 	andeq	r0, r0, r3, lsr r0
    4a6c:	0000a400 	andeq	sl, r0, r0, lsl #8
    4a70:	0d9c0100 	ldfeqs	f0, [ip]
    4a74:	11000003 	tstne	r0, r3
    4a78:	00002007 	andeq	r2, r0, r7
    4a7c:	030d3301 	movweq	r3, #54017	; 0xd301
    4a80:	11f00000 	mvnsne	r0, r0
    4a84:	00120000 	andseq	r0, r2, r0
    4a88:	33000000 	movwcc	r0, #0
    4a8c:	68000007 	stmdavs	r0, {r0, r1, r2}
    4a90:	13000002 	movwne	r0, #2
    4a94:	31015101 	tstcc	r1, r1, lsl #2
    4a98:	01500113 	cmpeq	r0, r3, lsl r1
    4a9c:	00120034 	andseq	r0, r2, r4, lsr r0
    4aa0:	33000000 	movwcc	r0, #0
    4aa4:	81000007 	tsthi	r0, r7
    4aa8:	13000002 	movwne	r0, #2
    4aac:	31015101 	tstcc	r1, r1, lsl #2
    4ab0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4ab4:	12004008 	andne	r4, r0, #8
    4ab8:	00000000 	andeq	r0, r0, r0
    4abc:	00000733 	andeq	r0, r0, r3, lsr r7
    4ac0:	00000299 	muleq	r0, r9, r2
    4ac4:	01510113 	cmpeq	r1, r3, lsl r1
    4ac8:	50011331 	andpl	r1, r1, r1, lsr r3
    4acc:	12003801 	andne	r3, r0, #65536	; 0x10000
    4ad0:	00000000 	andeq	r0, r0, r0
    4ad4:	00000733 	andeq	r0, r0, r3, lsr r7
    4ad8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    4adc:	01510113 	cmpeq	r1, r3, lsl r1
    4ae0:	50011331 	andpl	r1, r1, r1, lsr r3
    4ae4:	12004001 	andne	r4, r0, #1
    4ae8:	00000000 	andeq	r0, r0, r0
    4aec:	00000733 	andeq	r0, r0, r3, lsr r7
    4af0:	000002ca 	andeq	r0, r0, sl, asr #5
    4af4:	01510113 	cmpeq	r1, r3, lsl r1
    4af8:	50011331 	andpl	r1, r1, r1, lsr r3
    4afc:	00200802 	eoreq	r0, r0, r2, lsl #16
    4b00:	00000012 	andeq	r0, r0, r2, lsl r0
    4b04:	00073300 	andeq	r3, r7, r0, lsl #6
    4b08:	0002e300 	andeq	lr, r2, r0, lsl #6
    4b0c:	51011300 	mrspl	r1, SP_irq
    4b10:	01133101 	tsteq	r3, r1, lsl #2
    4b14:	80080250 	andhi	r0, r8, r0, asr r2
    4b18:	00001200 	andeq	r1, r0, r0, lsl #4
    4b1c:	07330000 	ldreq	r0, [r3, -r0]!
    4b20:	02fd0000 	rscseq	r0, sp, #0
    4b24:	01130000 	tsteq	r3, r0
    4b28:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4b2c:	0a035001 	beq	d8b38 <__Stack_Size+0xd8738>
    4b30:	14000100 	strne	r0, [r0], #-256	; 0x100
    4b34:	00000000 	andeq	r0, r0, r0
    4b38:	00000733 	andeq	r0, r0, r3, lsr r7
    4b3c:	01510113 	cmpeq	r1, r3, lsl r1
    4b40:	15000030 	strne	r0, [r0, #-48]	; 0x30
    4b44:	00010b04 	andeq	r0, r1, r4, lsl #22
    4b48:	20291000 	eorcs	r1, r9, r0
    4b4c:	6b010000 	blvs	44b54 <__Stack_Size+0x44754>
    4b50:	00000000 	andeq	r0, r0, r0
    4b54:	00000016 	andeq	r0, r0, r6, lsl r0
    4b58:	03559c01 	cmpeq	r5, #256	; 0x100
    4b5c:	00120000 	andseq	r0, r2, r0
    4b60:	33000000 	movwcc	r0, #0
    4b64:	40000007 	andmi	r0, r0, r7
    4b68:	13000003 	movwne	r0, #3
    4b6c:	31015101 	tstcc	r1, r1, lsl #2
    4b70:	01500113 	cmpeq	r0, r3, lsl r1
    4b74:	00140031 	andseq	r0, r4, r1, lsr r0
    4b78:	33000000 	movwcc	r0, #0
    4b7c:	13000007 	movwne	r0, #7
    4b80:	30015101 	andcc	r5, r1, r1, lsl #2
    4b84:	01500113 	cmpeq	r0, r3, lsl r1
    4b88:	10000031 	andne	r0, r0, r1, lsr r0
    4b8c:	000001eb 	andeq	r0, r0, fp, ror #3
    4b90:	12707c01 	rsbsne	r7, r0, #256	; 0x100
    4b94:	009c0800 	addseq	r0, ip, r0, lsl #16
    4b98:	9c010000 	stcls	0, cr0, [r1], {-0}
    4b9c:	000003e1 	andeq	r0, r0, r1, ror #7
    4ba0:	00200716 	eoreq	r0, r0, r6, lsl r7
    4ba4:	0d7c0100 	ldfeqe	f0, [ip, #-0]
    4ba8:	01000003 	tsteq	r0, r3
    4bac:	1f991150 	svcne	0x00991150
    4bb0:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4bb4:	000003e1 	andeq	r0, r0, r1, ror #7
    4bb8:	000012b2 			; <UNDEFINED> instruction: 0x000012b2
    4bbc:	001f4c17 	andseq	r4, pc, r7, lsl ip	; <UNPREDICTABLE>
    4bc0:	3a7e0100 	bcc	1f84fc8 <__Stack_Size+0x1f84bc8>
    4bc4:	d3000000 	movwle	r0, #0
    4bc8:	17000012 	smladne	r0, r2, r0, r0
    4bcc:	00001fbc 			; <UNDEFINED> instruction: 0x00001fbc
    4bd0:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4bd4:	13020000 	movwne	r0, #8192	; 0x2000
    4bd8:	71170000 	tstvc	r7, r0
    4bdc:	0100001e 	tsteq	r0, lr, lsl r0
    4be0:	00003a7e 	andeq	r3, r0, lr, ror sl
    4be4:	00132c00 	andseq	r2, r3, r0, lsl #24
    4be8:	6f701800 	svcvs	0x00701800
    4bec:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    4bf0:	0000003a 	andeq	r0, r0, sl, lsr r0
    4bf4:	00001362 	andeq	r1, r0, r2, ror #6
    4bf8:	001f3d17 	andseq	r3, pc, r7, lsl sp	; <UNPREDICTABLE>
    4bfc:	3a7f0100 	bcc	1fc5004 <__Stack_Size+0x1fc4c04>
    4c00:	c0000000 	andgt	r0, r0, r0
    4c04:	17000013 	smladne	r0, r3, r0, r0
    4c08:	00001ef7 	strdeq	r1, [r0], -r7
    4c0c:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    4c10:	13ea0000 	mvnne	r0, #0
    4c14:	15000000 	strne	r0, [r0, #-0]
    4c18:	00020104 	andeq	r0, r2, r4, lsl #2
    4c1c:	1ea81000 	cdpne	0, 10, cr1, cr8, cr0, {0}
    4c20:	e5010000 	str	r0, [r1, #-0]
    4c24:	00000000 	andeq	r0, r0, r0
    4c28:	00000010 	andeq	r0, r0, r0, lsl r0
    4c2c:	040a9c01 	streq	r9, [sl], #-3073	; 0xc01
    4c30:	99160000 	ldmdbls	r6, {}	; <UNPREDICTABLE>
    4c34:	0100001f 	tsteq	r0, pc, lsl r0
    4c38:	0003e1e5 	andeq	lr, r3, r5, ror #3
    4c3c:	00500100 	subseq	r0, r0, r0, lsl #2
    4c40:	00048e19 	andeq	r8, r4, r9, lsl lr
    4c44:	5ef60100 	cdppl	1, 15, cr0, cr6, cr0, {0}
    4c48:	0c000000 	stceq	0, cr0, [r0], {-0}
    4c4c:	0c080013 	stceq	0, cr0, [r8], {19}
    4c50:	01000000 	mrseq	r0, (UNDEF: 0)
    4c54:	00044f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    4c58:	20071100 	andcs	r1, r7, r0, lsl #2
    4c5c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    4c60:	0000030d 	andeq	r0, r0, sp, lsl #6
    4c64:	00001450 	andeq	r1, r0, r0, asr r4
    4c68:	00010316 	andeq	r0, r1, r6, lsl r3
    4c6c:	4cf60100 	ldfmie	f0, [r6]
    4c70:	01000000 	mrseq	r0, (UNDEF: 0)
    4c74:	1c4c1751 	mcrrne	7, 5, r1, ip, cr1
    4c78:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    4c7c:	0000005e 	andeq	r0, r0, lr, asr r0
    4c80:	00001471 	andeq	r1, r0, r1, ror r4
    4c84:	1f7e1a00 	svcne	0x007e1a00
    4c88:	10010000 	andne	r0, r1, r0
    4c8c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4c90:	00000000 	andeq	r0, r0, r0
    4c94:	00000600 	andeq	r0, r0, r0, lsl #12
    4c98:	7a9c0100 	bvc	fe7050a0 <SCS_BASE+0x1e6f70a0>
    4c9c:	1b000004 	blne	4cb4 <__Stack_Size+0x48b4>
    4ca0:	00002007 	andeq	r2, r0, r7
    4ca4:	0d011001 	stceq	0, cr1, [r1, #-4]
    4ca8:	9b000003 	blls	4cbc <__Stack_Size+0x48bc>
    4cac:	00000014 	andeq	r0, r0, r4, lsl r0
    4cb0:	0020121a 	eoreq	r1, r0, sl, lsl r2
    4cb4:	01210100 	teqeq	r1, r0, lsl #2
    4cb8:	0000005e 	andeq	r0, r0, lr, asr r0
    4cbc:	00000000 	andeq	r0, r0, r0
    4cc0:	0000000c 	andeq	r0, r0, ip
    4cc4:	04c39c01 	strbeq	r9, [r3], #3073	; 0xc01
    4cc8:	071b0000 	ldreq	r0, [fp, -r0]
    4ccc:	01000020 	tsteq	r0, r0, lsr #32
    4cd0:	030d0121 	movweq	r0, #53537	; 0xd121
    4cd4:	14bc0000 	ldrtne	r0, [ip], #0
    4cd8:	031c0000 	tsteq	ip, #0
    4cdc:	01000001 	tsteq	r0, r1
    4ce0:	004c0121 	subeq	r0, ip, r1, lsr #2
    4ce4:	51010000 	mrspl	r0, (UNDEF: 1)
    4ce8:	001c4c1d 	andseq	r4, ip, sp, lsl ip
    4cec:	01230100 	teqeq	r3, r0, lsl #2
    4cf0:	0000005e 	andeq	r0, r0, lr, asr r0
    4cf4:	000014dd 	ldrdeq	r1, [r0], -sp
    4cf8:	1e801a00 	vdivne.f32	s2, s0, s0
    4cfc:	3b010000 	blcc	44d04 <__Stack_Size+0x44904>
    4d00:	00004c01 	andeq	r4, r0, r1, lsl #24
    4d04:	00000000 	andeq	r0, r0, r0
    4d08:	00000600 	andeq	r0, r0, r0, lsl #12
    4d0c:	ee9c0100 	fmle	f0, f4, f0
    4d10:	1b000004 	blne	4d28 <__Stack_Size+0x4928>
    4d14:	00002007 	andeq	r2, r0, r7
    4d18:	0d013b01 	vstreq	d3, [r1, #-4]
    4d1c:	07000003 	streq	r0, [r0, -r3]
    4d20:	00000015 	andeq	r0, r0, r5, lsl r0
    4d24:	0003551e 	andeq	r5, r3, lr, lsl r5
    4d28:	014d0100 	mrseq	r0, (UNDEF: 93)
    4d2c:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
    4d30:	00000004 	andeq	r0, r0, r4
    4d34:	05219c01 	streq	r9, [r1, #-3073]!	; 0xc01
    4d38:	071c0000 	ldreq	r0, [ip, -r0]
    4d3c:	01000020 	tsteq	r0, r0, lsr #32
    4d40:	030d014d 	movweq	r0, #53581	; 0xd14d
    4d44:	50010000 	andpl	r0, r1, r0
    4d48:	0001031c 	andeq	r0, r1, ip, lsl r3
    4d4c:	014d0100 	mrseq	r0, (UNDEF: 93)
    4d50:	0000004c 	andeq	r0, r0, ip, asr #32
    4d54:	1e005101 	adfnes	f5, f0, f1
    4d58:	0000071e 	andeq	r0, r0, lr, lsl r7
    4d5c:	1c016001 	stcne	0, cr6, [r1], {1}
    4d60:	04080013 	streq	r0, [r8], #-19
    4d64:	01000000 	mrseq	r0, (UNDEF: 0)
    4d68:	0005549c 	muleq	r5, ip, r4
    4d6c:	20071c00 	andcs	r1, r7, r0, lsl #24
    4d70:	60010000 	andvs	r0, r1, r0
    4d74:	00030d01 	andeq	r0, r3, r1, lsl #26
    4d78:	1c500100 	ldfnee	f0, [r0], {-0}
    4d7c:	00000103 	andeq	r0, r0, r3, lsl #2
    4d80:	4c016001 	stcmi	0, cr6, [r1], {1}
    4d84:	01000000 	mrseq	r0, (UNDEF: 0)
    4d88:	c91e0051 	ldmdbgt	lr, {r0, r4, r6}
    4d8c:	0100001e 	tsteq	r0, lr, lsl r0
    4d90:	00000176 	andeq	r0, r0, r6, ror r1
    4d94:	000a0000 	andeq	r0, sl, r0
    4d98:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d9c:	00000595 	muleq	r0, r5, r5
    4da0:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4da4:	01760100 	cmneq	r6, r0, lsl #2
    4da8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4dac:	031c5001 	tsteq	ip, #1
    4db0:	01000001 	tsteq	r0, r1
    4db4:	004c0176 	subeq	r0, ip, r6, ror r1
    4db8:	51010000 	mrspl	r0, (UNDEF: 1)
    4dbc:	001eb81c 	andseq	fp, lr, ip, lsl r8
    4dc0:	01760100 	cmneq	r6, r0, lsl #2
    4dc4:	00000221 	andeq	r0, r0, r1, lsr #4
    4dc8:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    4dcc:	00001fc7 	andeq	r1, r0, r7, asr #31
    4dd0:	00019001 	andeq	r9, r1, r1
    4dd4:	04000000 	streq	r0, [r0], #-0
    4dd8:	01000000 	mrseq	r0, (UNDEF: 0)
    4ddc:	0005c89c 	muleq	r5, ip, r8
    4de0:	20071c00 	andcs	r1, r7, r0, lsl #24
    4de4:	90010000 	andls	r0, r1, r0
    4de8:	00030d01 	andeq	r0, r3, r1, lsl #26
    4dec:	1c500100 	ldfnee	f0, [r0], {-0}
    4df0:	00001f44 	andeq	r1, r0, r4, asr #30
    4df4:	4c019001 	stcmi	0, cr9, [r1], {1}
    4df8:	01000000 	mrseq	r0, (UNDEF: 0)
    4dfc:	a91e0051 	ldmdbge	lr, {r0, r4, r6}
    4e00:	0100001f 	tsteq	r0, pc, lsl r0
    4e04:	000001a2 	andeq	r0, r0, r2, lsr #3
    4e08:	00100000 	andseq	r0, r0, r0
    4e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e10:	0000060b 	andeq	r0, r0, fp, lsl #12
    4e14:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4e18:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4e1c:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e20:	031c5001 	tsteq	ip, #1
    4e24:	01000001 	tsteq	r0, r1
    4e28:	004c01a2 	subeq	r0, ip, r2, lsr #3
    4e2c:	51010000 	mrspl	r0, (UNDEF: 1)
    4e30:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    4e34:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    4e38:	0000003a 	andeq	r0, r0, sl, lsr r0
    4e3c:	00001528 	andeq	r1, r0, r8, lsr #10
    4e40:	1f1b1e00 	svcne	0x001b1e00
    4e44:	c3010000 	movwgt	r0, #4096	; 0x1000
    4e48:	00000001 	andeq	r0, r0, r1
    4e4c:	00001c00 	andeq	r1, r0, r0, lsl #24
    4e50:	529c0100 	addspl	r0, ip, #0, 2
    4e54:	1b000006 	blne	4e74 <__Stack_Size+0x4a74>
    4e58:	00001eff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4e5c:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    4e60:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    4e64:	1b000015 	blne	4ec0 <__Stack_Size+0x4ac0>
    4e68:	00001f58 	andeq	r1, r0, r8, asr pc
    4e6c:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    4e70:	6a000000 	bvs	4e78 <__Stack_Size+0x4a78>
    4e74:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    4e78:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4e7c:	3a01c501 	bcc	76288 <__Stack_Size+0x75e88>
    4e80:	8b000000 	blhi	4e88 <__Stack_Size+0x4a88>
    4e84:	00000015 	andeq	r0, r0, r5, lsl r0
    4e88:	001e941e 	andseq	r9, lr, lr, lsl r4
    4e8c:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    4e90:	00000000 	andeq	r0, r0, r0
    4e94:	0000000c 	andeq	r0, r0, ip
    4e98:	06779c01 	ldrbteq	r9, [r7], -r1, lsl #24
    4e9c:	7c1c0000 	ldcvc	0, cr0, [ip], {-0}
    4ea0:	0100001a 	tsteq	r0, sl, lsl r0
    4ea4:	009401dc 			; <UNDEFINED> instruction: 0x009401dc
    4ea8:	50010000 	andpl	r0, r1, r0
    4eac:	03771e00 	cmneq	r7, #0, 28
    4eb0:	07010000 	streq	r0, [r1, -r0]
    4eb4:	00132002 	andseq	r2, r3, r2
    4eb8:	00005408 	andeq	r5, r0, r8, lsl #8
    4ebc:	ec9c0100 	ldfs	f0, [ip], {0}
    4ec0:	1b000006 	blne	4ee0 <__Stack_Size+0x4ae0>
    4ec4:	00001f32 	andeq	r1, r0, r2, lsr pc
    4ec8:	3a020701 	bcc	86ad4 <__Stack_Size+0x866d4>
    4ecc:	c3000000 	movwgt	r0, #0
    4ed0:	1c000015 	stcne	0, cr0, [r0], {21}
    4ed4:	00001a7c 	andeq	r1, r0, ip, ror sl
    4ed8:	94020701 	strls	r0, [r2], #-1793	; 0x701
    4edc:	01000000 	mrseq	r0, (UNDEF: 0)
    4ee0:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    4ee4:	09010070 	stmdbeq	r1, {r4, r5, r6}
    4ee8:	00003a02 	andeq	r3, r0, r2, lsl #20
    4eec:	0015e400 	andseq	lr, r5, r0, lsl #8
    4ef0:	1fe61d00 	svcne	0x00e61d00
    4ef4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4ef8:	00003a02 	andeq	r3, r0, r2, lsl #20
    4efc:	00161500 	andseq	r1, r6, r0, lsl #10
    4f00:	1f3d1d00 	svcne	0x003d1d00
    4f04:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4f08:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f0c:	00163e00 	andseq	r3, r6, r0, lsl #28
    4f10:	1f911d00 	svcne	0x00911d00
    4f14:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4f18:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f1c:	00165d00 	andseq	r5, r6, r0, lsl #26
    4f20:	d21e0000 	andsle	r0, lr, #0
    4f24:	0100001f 	tsteq	r0, pc, lsl r0
    4f28:	00000239 	andeq	r0, r0, r9, lsr r2
    4f2c:	002a0000 	eoreq	r0, sl, r0
    4f30:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f34:	00000733 	andeq	r0, r0, r3, lsr r7
    4f38:	001eff1b 	andseq	pc, lr, fp, lsl pc	; <UNPREDICTABLE>
    4f3c:	02390100 	eorseq	r0, r9, #0, 2
    4f40:	0000005e 	andeq	r0, r0, lr, asr r0
    4f44:	00001698 	muleq	r0, r8, r6
    4f48:	001f581b 	andseq	r5, pc, fp, lsl r8	; <UNPREDICTABLE>
    4f4c:	02390100 	eorseq	r0, r9, #0, 2
    4f50:	0000005e 	andeq	r0, r0, lr, asr r0
    4f54:	000016b9 			; <UNDEFINED> instruction: 0x000016b9
    4f58:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    4f5c:	023b0100 	eorseq	r0, fp, #0, 2
    4f60:	0000003a 	andeq	r0, r0, sl, lsr r0
    4f64:	000016da 	ldrdeq	r1, [r0], -sl
    4f68:	1f672000 	svcne	0x00672000
    4f6c:	14050000 	strne	r0, [r5], #-0
    4f70:	003a2101 	eorseq	r2, sl, r1, lsl #2
    4f74:	94210000 	strtls	r0, [r1], #-0
    4f78:	00000000 	andeq	r0, r0, r0
    4f7c:	00097900 	andeq	r7, r9, r0, lsl #18
    4f80:	34000400 	strcc	r0, [r0], #-1024	; 0x400
    4f84:	04000013 	streq	r0, [r0], #-19
    4f88:	00002901 	andeq	r2, r0, r1, lsl #18
    4f8c:	20d30100 	sbcscs	r0, r3, r0, lsl #2
    4f90:	039f0000 	orrseq	r0, pc, #0
    4f94:	05c80000 	strbeq	r0, [r8]
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	166c0000 	strbtne	r0, [ip], -r0
    4fa0:	04020000 	streq	r0, [r2], #-0
    4fa4:	00082605 	andeq	r2, r8, r5, lsl #12
    4fa8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4fac:	000007f8 	strdeq	r0, [r0], -r8
    4fb0:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    4fb4:	03000009 	movweq	r0, #9
    4fb8:	00323375 	eorseq	r3, r2, r5, ror r3
    4fbc:	00452702 	subeq	r2, r5, r2, lsl #14
    4fc0:	04020000 	streq	r0, [r2], #-0
    4fc4:	00093307 	andeq	r3, r9, r7, lsl #6
    4fc8:	31750300 	cmncc	r5, r0, lsl #6
    4fcc:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4fd0:	00000057 	andeq	r0, r0, r7, asr r0
    4fd4:	d0070202 	andle	r0, r7, r2, lsl #4
    4fd8:	0300000b 	movweq	r0, #11
    4fdc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4fe0:	00006829 	andeq	r6, r0, r9, lsr #16
    4fe4:	08010200 	stmdaeq	r1, {r9}
    4fe8:	000009d5 	ldrdeq	r0, [r0], -r5
    4fec:	00045204 	andeq	r5, r4, r4, lsl #4
    4ff0:	7a2f0200 	bvc	bc57f8 <__Stack_Size+0xbc53f8>
    4ff4:	05000000 	streq	r0, [r0, #-0]
    4ff8:	00000045 	andeq	r0, r0, r5, asr #32
    4ffc:	0023a804 	eoreq	sl, r3, r4, lsl #16
    5000:	8a330200 	bhi	cc5808 <__Stack_Size+0xcc5408>
    5004:	06000000 	streq	r0, [r0], -r0
    5008:	0000007a 	andeq	r0, r0, sl, ror r0
    500c:	3c020107 	stfccs	f0, [r2], {7}
    5010:	000000a4 	andeq	r0, r0, r4, lsr #1
    5014:	001ec308 	andseq	ip, lr, r8, lsl #6
    5018:	53090000 	movwpl	r0, #36864	; 0x9000
    501c:	01005445 	tsteq	r0, r5, asr #8
    5020:	251b0400 	ldrcs	r0, [fp, #-1024]	; 0x400
    5024:	3c020000 	stccc	0, cr0, [r2], {-0}
    5028:	0000008f 	andeq	r0, r0, pc, lsl #1
    502c:	3e020107 	adfccs	f0, f2, f7
    5030:	000000c4 	andeq	r0, r0, r4, asr #1
    5034:	00053808 	andeq	r3, r5, r8, lsl #16
    5038:	10080000 	andne	r0, r8, r0
    503c:	01000009 	tsteq	r0, r9
    5040:	01220400 	teqeq	r2, r0, lsl #8
    5044:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    5048:	000000af 	andeq	r0, r0, pc, lsr #1
    504c:	2a070402 	bcs	1c605c <__Stack_Size+0x1c5c5c>
    5050:	0a000009 	beq	507c <__Stack_Size+0x4c7c>
    5054:	8103033c 	tsthi	r3, ip, lsr r3
    5058:	00017701 	andeq	r7, r1, r1, lsl #14
    505c:	23330b00 	teqcs	r3, #0, 22
    5060:	83030000 	movwhi	r0, #12288	; 0x3000
    5064:	00018701 	andeq	r8, r1, r1, lsl #14
    5068:	b20b0000 	andlt	r0, fp, #0
    506c:	03000007 	movweq	r0, #7
    5070:	018c0184 	orreq	r0, ip, r4, lsl #3
    5074:	0b080000 	bleq	20507c <__Stack_Size+0x204c7c>
    5078:	000022f7 	strdeq	r2, [r0], -r7
    507c:	9c018503 	cfstr32ls	mvfx8, [r1], {3}
    5080:	80000001 	andhi	r0, r0, r1
    5084:	00219e0b 	eoreq	r9, r1, fp, lsl #28
    5088:	01860300 	orreq	r0, r6, r0, lsl #6
    508c:	0000018c 	andeq	r0, r0, ip, lsl #3
    5090:	230d0c88 	movwcs	r0, #56456	; 0xdc88
    5094:	87030000 	strhi	r0, [r3, -r0]
    5098:	0001a101 	andeq	sl, r1, r1, lsl #2
    509c:	0c010000 	stceq	0, cr0, [r1], {-0}
    50a0:	000007c6 	andeq	r0, r0, r6, asr #15
    50a4:	8c018803 	stchi	8, cr8, [r1], {3}
    50a8:	08000001 	stmdaeq	r0, {r0}
    50ac:	22590c01 	subscs	r0, r9, #256	; 0x100
    50b0:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    50b4:	0001a601 	andeq	sl, r1, r1, lsl #12
    50b8:	0c018000 	stceq	0, cr8, [r1], {-0}
    50bc:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    50c0:	8c018a03 	stchi	10, cr8, [r1], {3}
    50c4:	88000001 	stmdahi	r0, {r0}
    50c8:	20390c01 	eorscs	r0, r9, r1, lsl #24
    50cc:	8b030000 	blhi	c50d4 <__Stack_Size+0xc4cd4>
    50d0:	0001ab01 	andeq	sl, r1, r1, lsl #22
    50d4:	0c020000 	stceq	0, cr0, [r2], {-0}
    50d8:	000007da 	ldrdeq	r0, [r0], -sl
    50dc:	b0018c03 	andlt	r8, r1, r3, lsl #24
    50e0:	08000001 	stmdaeq	r0, {r0}
    50e4:	50490d02 	subpl	r0, r9, r2, lsl #26
    50e8:	8d030052 	stchi	0, cr0, [r3, #-328]	; 0xfffffeb8
    50ec:	0001d001 	andeq	sp, r1, r1
    50f0:	00030000 	andeq	r0, r3, r0
    50f4:	00006f0e 	andeq	r6, r0, lr, lsl #30
    50f8:	00018700 	andeq	r8, r1, r0, lsl #14
    50fc:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5100:	00010000 	andeq	r0, r1, r0
    5104:	00017705 	andeq	r7, r1, r5, lsl #14
    5108:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    510c:	019c0000 	orrseq	r0, ip, r0
    5110:	cf0f0000 	svcgt	0x000f0000
    5114:	1d000000 	stcne	0, cr0, [r0, #-0]
    5118:	01770500 	cmneq	r7, r0, lsl #10
    511c:	77050000 	strvc	r0, [r5, -r0]
    5120:	05000001 	streq	r0, [r0, #-1]
    5124:	00000177 	andeq	r0, r0, r7, ror r1
    5128:	00017705 	andeq	r7, r1, r5, lsl #14
    512c:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    5130:	01c00000 	biceq	r0, r0, r0
    5134:	cf0f0000 	svcgt	0x000f0000
    5138:	3d000000 	stccc	0, cr0, [r0, #-0]
    513c:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    5140:	01d00000 	bicseq	r0, r0, r0
    5144:	cf0f0000 	svcgt	0x000f0000
    5148:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    514c:	01c00500 	biceq	r0, r0, r0, lsl #10
    5150:	7f100000 	svcvc	0x00100000
    5154:	03000022 	movweq	r0, #34	; 0x22
    5158:	00d6018e 	sbcseq	r0, r6, lr, lsl #3
    515c:	40110000 	andsmi	r0, r1, r0
    5160:	a1019003 	tstge	r1, r3
    5164:	0b000002 	bleq	5174 <__Stack_Size+0x4d74>
    5168:	00002141 	andeq	r2, r0, r1, asr #2
    516c:	7f019203 	svcvc	0x00019203
    5170:	00000000 	andeq	r0, r0, r0
    5174:	0021990b 	eoreq	r9, r1, fp, lsl #18
    5178:	01930300 	orrseq	r0, r3, r0, lsl #6
    517c:	0000006f 	andeq	r0, r0, pc, rrx
    5180:	23080b04 	movwcs	r0, #35588	; 0x8b04
    5184:	94030000 	strls	r0, [r3], #-0
    5188:	00006f01 	andeq	r6, r0, r1, lsl #30
    518c:	530b0800 	movwpl	r0, #47104	; 0xb800
    5190:	03000022 	movweq	r0, #34	; 0x22
    5194:	006f0195 	mlseq	pc, r5, r1, r0	; <UNPREDICTABLE>
    5198:	120c0000 	andne	r0, ip, #0
    519c:	00524353 	subseq	r4, r2, r3, asr r3
    51a0:	6f019603 	svcvs	0x00019603
    51a4:	10000000 	andne	r0, r0, r0
    51a8:	52434312 	subpl	r4, r3, #1207959552	; 0x48000000
    51ac:	01970300 	orrseq	r0, r7, r0, lsl #6
    51b0:	0000006f 	andeq	r0, r0, pc, rrx
    51b4:	22740b14 	rsbscs	r0, r4, #20, 22	; 0x5000
    51b8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    51bc:	0002b101 	andeq	fp, r2, r1, lsl #2
    51c0:	790b1800 	stmdbvc	fp, {fp, ip}
    51c4:	03000022 	movweq	r0, #34	; 0x22
    51c8:	006f0199 	mlseq	pc, r9, r1, r0	; <UNPREDICTABLE>
    51cc:	0b240000 	bleq	9051d4 <__Stack_Size+0x904dd4>
    51d0:	0000222e 	andeq	r2, r0, lr, lsr #4
    51d4:	6f019a03 	svcvs	0x00019a03
    51d8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    51dc:	00232e0b 	eoreq	r2, r3, fp, lsl #28
    51e0:	019b0300 	orrseq	r0, fp, r0, lsl #6
    51e4:	0000006f 	andeq	r0, r0, pc, rrx
    51e8:	23120b2c 	tstcs	r2, #44, 22	; 0xb000
    51ec:	9c030000 	stcls	0, cr0, [r3], {-0}
    51f0:	00006f01 	andeq	r6, r0, r1, lsl #30
    51f4:	ad0b3000 	stcge	0, cr3, [fp, #-0]
    51f8:	03000022 	movweq	r0, #34	; 0x22
    51fc:	006f019d 	mlseq	pc, sp, r1, r0	; <UNPREDICTABLE>
    5200:	0b340000 	bleq	d05208 <__Stack_Size+0xd04e08>
    5204:	00002205 	andeq	r2, r0, r5, lsl #4
    5208:	6f019e03 	svcvs	0x00019e03
    520c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5210:	0024430b 	eoreq	r4, r4, fp, lsl #6
    5214:	019f0300 	orrseq	r0, pc, r0, lsl #6
    5218:	0000006f 	andeq	r0, r0, pc, rrx
    521c:	6f0e003c 	svcvs	0x000e003c
    5220:	b1000000 	mrslt	r0, (UNDEF: 0)
    5224:	0f000002 	svceq	0x00000002
    5228:	000000cf 	andeq	r0, r0, pc, asr #1
    522c:	a1050002 	tstge	r5, r2
    5230:	10000002 	andne	r0, r0, r2
    5234:	00002354 	andeq	r2, r0, r4, asr r3
    5238:	e101a003 	tst	r1, r3
    523c:	13000001 	movwne	r0, #1
    5240:	fb1a0404 	blx	68625a <__Stack_Size+0x685e5a>
    5244:	14000002 	strne	r0, [r0], #-2
    5248:	000006a2 	andeq	r0, r0, r2, lsr #13
    524c:	005e1c04 	subseq	r1, lr, r4, lsl #24
    5250:	14000000 	strne	r0, [r0], #-0
    5254:	00000c01 	andeq	r0, r0, r1, lsl #24
    5258:	005e1d04 	subseq	r1, lr, r4, lsl #26
    525c:	14010000 	strne	r0, [r1], #-0
    5260:	00000b00 	andeq	r0, r0, r0, lsl #22
    5264:	005e1e04 	subseq	r1, lr, r4, lsl #28
    5268:	14020000 	strne	r0, [r2], #-0
    526c:	00000917 	andeq	r0, r0, r7, lsl r9
    5270:	00c41f04 	sbceq	r1, r4, r4, lsl #30
    5274:	00030000 	andeq	r0, r3, r0
    5278:	0002b804 	andeq	fp, r2, r4, lsl #16
    527c:	c2200400 	eorgt	r0, r0, #0, 8
    5280:	15000002 	strne	r0, [r0, #-2]
    5284:	00002492 	muleq	r0, r2, r4
    5288:	00002401 	andeq	r2, r0, r1, lsl #8
    528c:	00340000 	eorseq	r0, r4, r0
    5290:	9c010000 	stcls	0, cr0, [r1], {-0}
    5294:	0000032b 	andeq	r0, r0, fp, lsr #6
    5298:	00359816 	eorseq	r9, r5, r6, lsl r8
    529c:	3a260100 	bcc	9856a4 <__Stack_Size+0x9852a4>
    52a0:	17000000 	strne	r0, [r0, -r0]
    52a4:	00000017 	andeq	r0, r0, r7, lsl r0
    52a8:	0023fe15 	eoreq	pc, r3, r5, lsl lr	; <UNPREDICTABLE>
    52ac:	003b0100 	eorseq	r0, fp, r0, lsl #2
    52b0:	30000000 	andcc	r0, r0, r0
    52b4:	01000000 	mrseq	r0, (UNDEF: 0)
    52b8:	0003509c 	muleq	r3, ip, r0
    52bc:	35981600 	ldrcc	r1, [r8, #1536]	; 0x600
    52c0:	3d010000 	stccc	0, cr0, [r1, #-0]
    52c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    52c8:	00001736 	andeq	r1, r0, r6, lsr r7
    52cc:	0ba61500 	bleq	fe98a6d4 <SCS_BASE+0x1e97c6d4>
    52d0:	61010000 	mrsvs	r0, (UNDEF: 1)
    52d4:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
    52d8:	00000014 	andeq	r0, r0, r4, lsl r0
    52dc:	03759c01 	cmneq	r5, #256	; 0x100
    52e0:	47170000 	ldrmi	r0, [r7, -r0]
    52e4:	01000021 	tsteq	r0, r1, lsr #32
    52e8:	00003a61 	andeq	r3, r0, r1, ror #20
    52ec:	00176e00 	andseq	r6, r7, r0, lsl #28
    52f0:	cd150000 	ldcgt	0, cr0, [r5, #-0]
    52f4:	01000006 	tsteq	r0, r6
    52f8:	00138874 	andseq	r8, r3, r4, ror r8
    52fc:	00008408 	andeq	r8, r0, r8, lsl #8
    5300:	e39c0100 	orrs	r0, ip, #0, 2
    5304:	18000003 	stmdane	r0, {r0, r1}
    5308:	0000205d 	andeq	r2, r0, sp, asr r0
    530c:	03e37401 	mvneq	r7, #16777216	; 0x1000000
    5310:	50010000 	andpl	r0, r1, r0
    5314:	0022fc16 	eoreq	pc, r2, r6, lsl ip	; <UNPREDICTABLE>
    5318:	3a760100 	bcc	1d85720 <__Stack_Size+0x1d85320>
    531c:	8f000000 	svchi	0x00000000
    5320:	16000017 			; <UNDEFINED> instruction: 0x16000017
    5324:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5328:	003a7601 	eorseq	r7, sl, r1, lsl #12
    532c:	17eb0000 	strbne	r0, [fp, r0]!
    5330:	91160000 	tstls	r6, r0
    5334:	0100001f 	tsteq	r0, pc, lsl r0
    5338:	00003a76 	andeq	r3, r0, r6, ror sl
    533c:	00182100 	andseq	r2, r8, r0, lsl #2
    5340:	20cc1600 	sbccs	r1, ip, r0, lsl #12
    5344:	77010000 	strvc	r0, [r1, -r0]
    5348:	0000003a 	andeq	r0, r0, sl, lsr r0
    534c:	0000185c 	andeq	r1, r0, ip, asr r8
    5350:	0022b316 	eoreq	fp, r2, r6, lsl r3
    5354:	3a770100 	bcc	1dc575c <__Stack_Size+0x1dc535c>
    5358:	a5000000 	strge	r0, [r0, #-0]
    535c:	00000018 	andeq	r0, r0, r8, lsl r0
    5360:	02fb0419 	rscseq	r0, fp, #419430400	; 0x19000000
    5364:	e7150000 	ldr	r0, [r5, -r0]
    5368:	01000022 	tsteq	r0, r2, lsr #32
    536c:	000000a8 	andeq	r0, r0, r8, lsr #1
    5370:	00000c00 	andeq	r0, r0, r0, lsl #24
    5374:	0c9c0100 	ldfeqs	f0, [ip], {0}
    5378:	18000004 	stmdane	r0, {r2}
    537c:	0000205d 	andeq	r2, r0, sp, asr r0
    5380:	03e3a801 	mvneq	sl, #65536	; 0x10000
    5384:	50010000 	andpl	r0, r1, r0
    5388:	20bc1500 	adcscs	r1, ip, r0, lsl #10
    538c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    5390:	00000000 	andeq	r0, r0, r0
    5394:	00000004 	andeq	r0, r0, r4
    5398:	042b9c01 	strteq	r9, [fp], #-3073	; 0xc01
    539c:	001a0000 	andseq	r0, sl, r0
    53a0:	3d000000 	stccc	0, cr0, [r0, #-0]
    53a4:	00000009 	andeq	r0, r0, r9
    53a8:	0020ec15 	eoreq	lr, r0, r5, lsl ip
    53ac:	00c40100 	sbceq	r0, r4, r0, lsl #2
    53b0:	04000000 	streq	r0, [r0], #-0
    53b4:	01000000 	mrseq	r0, (UNDEF: 0)
    53b8:	00044a9c 	muleq	r4, ip, sl
    53bc:	00001a00 	andeq	r1, r0, r0, lsl #20
    53c0:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
    53c4:	15000000 	strne	r0, [r0, #-0]
    53c8:	00002317 	andeq	r2, r0, r7, lsl r3
    53cc:	0000d001 	andeq	sp, r0, r1
    53d0:	00040000 	andeq	r0, r4, r0
    53d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    53d8:	00000469 	andeq	r0, r0, r9, ror #8
    53dc:	0000001a 	andeq	r0, r0, sl, lsl r0
    53e0:	00094b00 	andeq	r4, r9, r0, lsl #22
    53e4:	5a150000 	bpl	5453ec <__Stack_Size+0x544fec>
    53e8:	01000021 	tsteq	r0, r1, lsr #32
    53ec:	000000dc 	ldrdeq	r0, [r0], -ip
    53f0:	00000400 	andeq	r0, r0, r0, lsl #8
    53f4:	889c0100 	ldmhi	ip, {r8}
    53f8:	1a000004 	bne	5410 <__Stack_Size+0x5010>
    53fc:	00000000 	andeq	r0, r0, r0
    5400:	00000952 	andeq	r0, r0, r2, asr r9
    5404:	21f21500 	mvnscs	r1, r0, lsl #10
    5408:	ea010000 	b	45410 <__Stack_Size+0x45010>
    540c:	00000000 	andeq	r0, r0, r0
    5410:	00000006 	andeq	r0, r0, r6
    5414:	04c09c01 	strbeq	r9, [r0], #3073	; 0xc01
    5418:	0d170000 	ldceq	0, cr0, [r7, #-0]
    541c:	01000024 	tsteq	r0, r4, lsr #32
    5420:	00003aea 	andeq	r3, r0, sl, ror #21
    5424:	0018df00 	andseq	sp, r8, r0, lsl #30
    5428:	00001b00 	andeq	r1, r0, r0, lsl #22
    542c:	09590000 	ldmdbeq	r9, {}^	; <UNPREDICTABLE>
    5430:	011c0000 	tsteq	ip, r0
    5434:	01f30550 	mvnseq	r0, r0, asr r5
    5438:	00243450 	eoreq	r3, r4, r0, asr r4
    543c:	228c1d00 	addcs	r1, ip, #0, 26
    5440:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    5444:	0000003a 	andeq	r0, r0, sl, lsr r0
    5448:	00000000 	andeq	r0, r0, r0
    544c:	00000004 	andeq	r0, r0, r4
    5450:	04e39c01 	strbteq	r9, [r3], #3073	; 0xc01
    5454:	001a0000 	andseq	r0, sl, r0
    5458:	6a000000 	bvs	5460 <__Stack_Size+0x5060>
    545c:	00000009 	andeq	r0, r0, r9
    5460:	00206d1e 	eoreq	r6, r0, lr, lsl sp
    5464:	01050100 	mrseq	r0, (UNDEF: 21)
    5468:	0000004c 	andeq	r0, r0, ip, asr #32
    546c:	00000000 	andeq	r0, r0, r0
    5470:	00000010 	andeq	r0, r0, r0, lsl r0
    5474:	db1f9c01 	blle	7ec480 <__Stack_Size+0x7ec080>
    5478:	01000023 	tsteq	r0, r3, lsr #32
    547c:	00a40112 	adceq	r0, r4, r2, lsl r1
    5480:	00000000 	andeq	r0, r0, r0
    5484:	00200000 	eoreq	r0, r0, r0
    5488:	9c010000 	stcls	0, cr0, [r1], {-0}
    548c:	00000544 	andeq	r0, r0, r4, asr #10
    5490:	0006a220 	andeq	sl, r6, r0, lsr #4
    5494:	01120100 	tsteq	r2, r0, lsl #2
    5498:	0000005e 	andeq	r0, r0, lr, asr r0
    549c:	00001900 	andeq	r1, r0, r0, lsl #18
    54a0:	00249e21 	eoreq	r9, r4, r1, lsr #28
    54a4:	01140100 	tsteq	r4, r0, lsl #2
    54a8:	000000a4 	andeq	r0, r0, r4, lsr #1
    54ac:	00001921 	andeq	r1, r0, r1, lsr #18
    54b0:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    54b4:	01150100 	tsteq	r5, r0, lsl #2
    54b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    54bc:	00001948 	andeq	r1, r0, r8, asr #18
    54c0:	220a2300 	andcs	r2, sl, #0, 6
    54c4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    54c8:	00000001 	andeq	r0, r0, r1
    54cc:	00000c00 	andeq	r0, r0, r0, lsl #24
    54d0:	699c0100 	ldmibvs	ip, {r8}
    54d4:	24000005 	strcs	r0, [r0], #-5
    54d8:	000006a2 	andeq	r0, r0, r2, lsr #13
    54dc:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    54e0:	01000000 	mrseq	r0, (UNDEF: 0)
    54e4:	3e230050 	mcrcc	0, 1, r0, cr3, cr0, {2}
    54e8:	01000020 	tsteq	r0, r0, lsr #32
    54ec:	0000013d 	andeq	r0, r0, sp, lsr r1
    54f0:	00180000 	andseq	r0, r8, r0
    54f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    54f8:	00000590 	muleq	r0, r0, r5
    54fc:	0006a220 	andeq	sl, r6, r0, lsr #4
    5500:	013d0100 	teqeq	sp, r0, lsl #2
    5504:	0000005e 	andeq	r0, r0, lr, asr r0
    5508:	00001967 	andeq	r1, r0, r7, ror #18
    550c:	216e1e00 	cmncs	lr, r0, lsl #28
    5510:	4d010000 	stcmi	0, cr0, [r1, #-0]
    5514:	00004c01 	andeq	r4, r0, r1, lsl #24
    5518:	00000000 	andeq	r0, r0, r0
    551c:	00001000 	andeq	r1, r0, r0
    5520:	1f9c0100 	svcne	0x009c0100
    5524:	00002470 	andeq	r2, r0, r0, ror r4
    5528:	a4015a01 	strge	r5, [r1], #-2561	; 0xa01
    552c:	00000000 	andeq	r0, r0, r0
    5530:	20000000 	andcs	r0, r0, r0
    5534:	01000000 	mrseq	r0, (UNDEF: 0)
    5538:	0005f19c 	muleq	r5, ip, r1
    553c:	06a22000 	strteq	r2, [r2], r0
    5540:	5a010000 	bpl	45548 <__Stack_Size+0x45148>
    5544:	00005e01 	andeq	r5, r0, r1, lsl #28
    5548:	00198800 	andseq	r8, r9, r0, lsl #16
    554c:	24262100 	strtcs	r2, [r6], #-256	; 0x100
    5550:	5c010000 	stcpl	0, cr0, [r1], {-0}
    5554:	0000a401 	andeq	sl, r0, r1, lsl #8
    5558:	0019a900 	andseq	sl, r9, r0, lsl #18
    555c:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5560:	5d010070 	stcpl	0, cr0, [r1, #-448]	; 0xfffffe40
    5564:	00003a01 	andeq	r3, r0, r1, lsl #20
    5568:	0019d000 	andseq	sp, r9, r0
    556c:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
    5570:	01000021 	tsteq	r0, r1, lsr #32
    5574:	003a0177 	eorseq	r0, sl, r7, ror r1
    5578:	00000000 	andeq	r0, r0, r0
    557c:	000c0000 	andeq	r0, ip, r0
    5580:	9c010000 	stcls	0, cr0, [r1], {-0}
    5584:	00056223 	andeq	r6, r5, r3, lsr #4
    5588:	01890100 	orreq	r0, r9, r0, lsl #2
    558c:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    5590:	00000014 	andeq	r0, r0, r4, lsl r0
    5594:	063e9c01 	ldrteq	r9, [lr], -r1, lsl #24
    5598:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    559c:	01000024 	tsteq	r0, r4, lsr #32
    55a0:	003a0189 	eorseq	r0, sl, r9, lsl #3
    55a4:	19ef0000 	stmibne	pc!, {}^	; <UNPREDICTABLE>
    55a8:	8f200000 	svchi	0x00200000
    55ac:	01000019 	tsteq	r0, r9, lsl r0
    55b0:	003a0189 	eorseq	r0, sl, r9, lsl #3
    55b4:	1a100000 	bne	4055bc <__Stack_Size+0x4051bc>
    55b8:	23000000 	movwcs	r0, #0
    55bc:	0000019d 	muleq	r0, sp, r1
    55c0:	20019901 	andcs	r9, r1, r1, lsl #18
    55c4:	18080014 	stmdane	r8, {r2, r4}
    55c8:	01000000 	mrseq	r0, (UNDEF: 0)
    55cc:	00065e9c 	muleq	r6, ip, lr
    55d0:	142c2500 	strtne	r2, [ip], #-1280	; 0x500
    55d4:	09750800 	ldmdbeq	r5!, {fp}^
    55d8:	26000000 	strcs	r0, [r0], -r0
    55dc:	000021b6 			; <UNDEFINED> instruction: 0x000021b6
    55e0:	0001a701 	andeq	sl, r1, r1, lsl #14
    55e4:	10000000 	andne	r0, r0, r0
    55e8:	01000000 	mrseq	r0, (UNDEF: 0)
    55ec:	22d3239c 	sbcscs	r2, r3, #156, 6	; 0x70000002
    55f0:	ba010000 	blt	455f8 <__Stack_Size+0x451f8>
    55f4:	00000001 	andeq	r0, r0, r1
    55f8:	00001800 	andeq	r1, r0, r0, lsl #16
    55fc:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    5600:	20000006 	andcs	r0, r0, r6
    5604:	00002463 	andeq	r2, r0, r3, ror #8
    5608:	5e01ba01 	vmlapl.f32	s22, s2, s2
    560c:	31000000 	mrscc	r0, (UNDEF: 0)
    5610:	2400001a 	strcs	r0, [r0], #-26
    5614:	00001a7c 	andeq	r1, r0, ip, ror sl
    5618:	c401ba01 	strgt	fp, [r1], #-2561	; 0xa01
    561c:	01000000 	mrseq	r0, (UNDEF: 0)
    5620:	ba230051 	blt	8c576c <__Stack_Size+0x8c536c>
    5624:	01000022 	tsteq	r0, r2, lsr #32
    5628:	000001d8 	ldrdeq	r0, [r0], -r8
    562c:	00200000 	eoreq	r0, r0, r0
    5630:	9c010000 	stcls	0, cr0, [r1], {-0}
    5634:	000006ec 	andeq	r0, r0, ip, ror #13
    5638:	00218b20 	eoreq	r8, r1, r0, lsr #22
    563c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    5640:	0000003a 	andeq	r0, r0, sl, lsr r0
    5644:	00001a6b 	andeq	r1, r0, fp, ror #20
    5648:	001a7c20 	andseq	r7, sl, r0, lsr #24
    564c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    5650:	000000c4 	andeq	r0, r0, r4, asr #1
    5654:	00001a8c 	andeq	r1, r0, ip, lsl #21
    5658:	001f3d21 	andseq	r3, pc, r1, lsr #26
    565c:	01da0100 	bicseq	r0, sl, r0, lsl #2
    5660:	0000003a 	andeq	r0, r0, sl, lsr r0
    5664:	00001ac6 	andeq	r1, r0, r6, asr #21
    5668:	210b2300 	mrscs	r2, (UNDEF: 59)
    566c:	00010000 	andeq	r0, r1, r0
    5670:	00000002 	andeq	r0, r0, r2
    5674:	00004c00 	andeq	r4, r0, r0, lsl #24
    5678:	739c0100 	orrsvc	r0, ip, #0, 2
    567c:	20000007 	andcs	r0, r0, r7
    5680:	0000218b 	andeq	r2, r0, fp, lsl #3
    5684:	3a020001 	bcc	85690 <__Stack_Size+0x85290>
    5688:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    568c:	2000001b 	andcs	r0, r0, fp, lsl r0
    5690:	000023bb 			; <UNDEFINED> instruction: 0x000023bb
    5694:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    5698:	2f000000 	svccs	0x00000000
    569c:	2000001b 	andcs	r0, r0, fp, lsl r0
    56a0:	000020a3 	andeq	r2, r0, r3, lsr #1
    56a4:	5e020101 	adfpls	f0, f2, f1
    56a8:	50000000 	andpl	r0, r0, r0
    56ac:	2100001b 	tstcs	r0, fp, lsl r0
    56b0:	00001fe6 	andeq	r1, r0, r6, ror #31
    56b4:	3a020301 	bcc	862c0 <__Stack_Size+0x85ec0>
    56b8:	71000000 	mrsvc	r0, (UNDEF: 0)
    56bc:	2100001b 	tstcs	r0, fp, lsl r0
    56c0:	00002329 	andeq	r2, r0, r9, lsr #6
    56c4:	3a020301 	bcc	862d0 <__Stack_Size+0x85ed0>
    56c8:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    56cc:	2100001b 	tstcs	r0, fp, lsl r0
    56d0:	00002448 	andeq	r2, r0, r8, asr #8
    56d4:	3a020301 	bcc	862e0 <__Stack_Size+0x85ee0>
    56d8:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    56dc:	2100001b 	tstcs	r0, fp, lsl r0
    56e0:	000022fc 	strdeq	r2, [r0], -ip
    56e4:	3a020401 	bcc	866f0 <__Stack_Size+0x862f0>
    56e8:	02000000 	andeq	r0, r0, #0
    56ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    56f0:	0023601f 	eoreq	r6, r3, pc, lsl r0
    56f4:	022a0100 	eoreq	r0, sl, #0, 2
    56f8:	000000a4 	andeq	r0, r0, r4, lsr #1
    56fc:	00000000 	andeq	r0, r0, r0
    5700:	0000001c 	andeq	r0, r0, ip, lsl r0
    5704:	07ce9c01 	strbeq	r9, [lr, r1, lsl #24]
    5708:	8b200000 	blhi	805710 <__Stack_Size+0x805310>
    570c:	01000021 	tsteq	r0, r1, lsr #32
    5710:	003a022a 	eorseq	r0, sl, sl, lsr #4
    5714:	1c470000 	marne	acc0, r0, r7
    5718:	4c210000 	stcmi	0, cr0, [r1], #-0
    571c:	0100001c 	tsteq	r0, ip, lsl r0
    5720:	00a4022c 	adceq	r0, r4, ip, lsr #4
    5724:	1c680000 	stclne	0, cr0, [r8], #-0
    5728:	74220000 	strtvc	r0, [r2], #-0
    572c:	0100706d 	tsteq	r0, sp, rrx
    5730:	003a022d 	eorseq	r0, sl, sp, lsr #4
    5734:	1c8f0000 	stcne	0, cr0, [pc], {0}
    5738:	27210000 	strcs	r0, [r1, -r0]!
    573c:	01000022 	tsteq	r0, r2, lsr #32
    5740:	003a022d 	eorseq	r0, sl, sp, lsr #4
    5744:	1cbe0000 	ldcne	0, cr0, [lr]
    5748:	23000000 	movwcs	r0, #0
    574c:	00002233 	andeq	r2, r0, r3, lsr r2
    5750:	00025001 	andeq	r5, r2, r1
    5754:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5758:	01000000 	mrseq	r0, (UNDEF: 0)
    575c:	0008059c 	muleq	r8, ip, r5
    5760:	218b2000 	orrcs	r2, fp, r0
    5764:	50010000 	andpl	r0, r1, r0
    5768:	00003a02 	andeq	r3, r0, r2, lsl #20
    576c:	001d0700 	andseq	r0, sp, r0, lsl #14
    5770:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5774:	52010070 	andpl	r0, r1, #112	; 0x70
    5778:	00003a02 	andeq	r3, r0, r2, lsl #20
    577c:	001d2800 	andseq	r2, sp, r0, lsl #16
    5780:	86230000 	strthi	r0, [r3], -r0
    5784:	01000023 	tsteq	r0, r3, lsr #32
    5788:	00000268 	andeq	r0, r0, r8, ror #4
    578c:	00180000 	andseq	r0, r8, r0
    5790:	9c010000 	stcls	0, cr0, [r1], {-0}
    5794:	0000083c 	andeq	r0, r0, ip, lsr r8
    5798:	00218b20 	eoreq	r8, r1, r0, lsr #22
    579c:	02680100 	rsbeq	r0, r8, #0, 2
    57a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    57a4:	00001d4a 	andeq	r1, r0, sl, asr #26
    57a8:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    57ac:	026a0100 	rsbeq	r0, sl, #0, 2
    57b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    57b4:	00001d6b 	andeq	r1, r0, fp, ror #26
    57b8:	21cd1f00 	biccs	r1, sp, r0, lsl #30
    57bc:	86010000 	strhi	r0, [r1], -r0
    57c0:	0000a402 	andeq	sl, r0, r2, lsl #8
    57c4:	00000000 	andeq	r0, r0, r0
    57c8:	00001c00 	andeq	r1, r0, r0, lsl #24
    57cc:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    57d0:	20000008 	andcs	r0, r0, r8
    57d4:	0000218b 	andeq	r2, r0, fp, lsl #3
    57d8:	3a028601 	bcc	a6fe4 <__Stack_Size+0xa6be4>
    57dc:	9a000000 	bls	57e4 <__Stack_Size+0x53e4>
    57e0:	2100001d 	tstcs	r0, sp, lsl r0
    57e4:	00001c4c 	andeq	r1, r0, ip, asr #24
    57e8:	a4028801 	strge	r8, [r2], #-2049	; 0x801
    57ec:	bb000000 	bllt	57f4 <__Stack_Size+0x53f4>
    57f0:	2200001d 	andcs	r0, r0, #29
    57f4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    57f8:	3a028a01 	bcc	a8004 <__Stack_Size+0xa7c04>
    57fc:	e2000000 	and	r0, r0, #0
    5800:	2100001d 	tstcs	r0, sp, lsl r0
    5804:	00002227 	andeq	r2, r0, r7, lsr #4
    5808:	3a028a01 	bcc	a8014 <__Stack_Size+0xa7c14>
    580c:	11000000 	mrsne	r0, (UNDEF: 0)
    5810:	0000001e 	andeq	r0, r0, lr, lsl r0
    5814:	0023381f 	eoreq	r3, r3, pc, lsl r8
    5818:	02ae0100 	adceq	r0, lr, #0, 2
    581c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5820:	00000000 	andeq	r0, r0, r0
    5824:	00000030 	andeq	r0, r0, r0, lsr r0
    5828:	08f29c01 	ldmeq	r2!, {r0, sl, fp, ip, pc}^
    582c:	8b200000 	blhi	805834 <__Stack_Size+0x805434>
    5830:	01000021 	tsteq	r0, r1, lsr #32
    5834:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    5838:	1e5a0000 	cdpne	0, 5, cr0, cr10, cr0, {0}
    583c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    5840:	01000023 	tsteq	r0, r3, lsr #32
    5844:	003a02b0 	ldrhteq	r0, [sl], -r0
    5848:	1ead0000 	cdpne	0, 10, cr0, cr13, cr0, {0}
    584c:	3d210000 	stccc	0, cr0, [r1, #-0]
    5850:	0100001f 	tsteq	r0, pc, lsl r0
    5854:	003a02b1 	ldrhteq	r0, [sl], -r1
    5858:	1efa0000 	cdpne	0, 15, cr0, cr10, cr0, {0}
    585c:	27210000 	strcs	r0, [r1, -r0]!
    5860:	01000022 	tsteq	r0, r2, lsr #32
    5864:	003a02b1 	ldrhteq	r0, [sl], -r1
    5868:	1f490000 	svcne	0x00490000
    586c:	1f000000 	svcne	0x00000000
    5870:	0000208e 	andeq	r2, r0, lr, lsl #1
    5874:	3a02dc01 	bcc	bc880 <__Stack_Size+0xbc480>
    5878:	00000000 	andeq	r0, r0, r0
    587c:	14000000 	strne	r0, [r0], #-0
    5880:	01000000 	mrseq	r0, (UNDEF: 0)
    5884:	00093d9c 	muleq	r9, ip, sp
    5888:	218b2000 	orrcs	r2, fp, r0
    588c:	dc010000 	stcle	0, cr0, [r1], {-0}
    5890:	00003a02 	andeq	r3, r0, r2, lsl #20
    5894:	001fc600 	andseq	ip, pc, r0, lsl #12
    5898:	20fe2100 	rscscs	r2, lr, r0, lsl #2
    589c:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    58a0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58a4:	001fe700 	andseq	lr, pc, r0, lsl #14
    58a8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    58ac:	df010070 	svcle	0x00010070
    58b0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58b4:	00200600 	eoreq	r0, r0, r0, lsl #12
    58b8:	36270000 	strtcc	r0, [r7], -r0
    58bc:	05000024 	streq	r0, [r0, #-36]	; 0x24
    58c0:	24542729 	ldrbcs	r2, [r4], #-1833	; 0x729
    58c4:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    58c8:	0021a727 	eoreq	sl, r1, r7, lsr #14
    58cc:	272c0500 	strcs	r0, [ip, -r0, lsl #10]!
    58d0:	0000229c 	muleq	r0, ip, r2
    58d4:	5e282b05 	vmulpl.f64	d2, d8, d5
    58d8:	05000022 	streq	r0, [r0, #-34]	; 0x22
    58dc:	00096a2e 	andeq	r6, r9, lr, lsr #20
    58e0:	003a2900 	eorseq	r2, sl, r0, lsl #18
    58e4:	2a000000 	bcs	58ec <__Stack_Size+0x54ec>
    58e8:	0000212c 	andeq	r2, r0, ip, lsr #2
    58ec:	003a2f05 	eorseq	r2, sl, r5, lsl #30
    58f0:	6e270000 	cdpvs	0, 2, cr0, cr7, cr0, {0}
    58f4:	05000022 	streq	r0, [r0, #-34]	; 0x22
    58f8:	086d001f 	stmdaeq	sp!, {r0, r1, r2, r3, r4}^
    58fc:	00040000 	andeq	r0, r4, r0
    5900:	000015ac 	andeq	r1, r0, ip, lsr #11
    5904:	00290104 	eoreq	r0, r9, r4, lsl #2
    5908:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    590c:	9f000024 	svcls	0x00000024
    5910:	c0000003 	andgt	r0, r0, r3
    5914:	00000006 	andeq	r0, r0, r6
    5918:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    591c:	02000019 	andeq	r0, r0, #25
    5920:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    5924:	02020000 	andeq	r0, r2, #0
    5928:	0007f805 	andeq	pc, r7, r5, lsl #16
    592c:	06010200 	streq	r0, [r1], -r0, lsl #4
    5930:	000009d7 	ldrdeq	r0, [r0], -r7
    5934:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    5938:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    593c:	02000000 	andeq	r0, r0, #0
    5940:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    5944:	75030000 	strvc	r0, [r3, #-0]
    5948:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    594c:	00005728 	andeq	r5, r0, r8, lsr #14
    5950:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5954:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5958:	00387503 	eorseq	r7, r8, r3, lsl #10
    595c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    5960:	01020000 	mrseq	r0, (UNDEF: 2)
    5964:	0009d508 	andeq	sp, r9, r8, lsl #10
    5968:	63750300 	cmnvs	r5, #0, 6
    596c:	2d020038 	stccs	0, cr0, [r2, #-224]	; 0xffffff20
    5970:	0000007a 	andeq	r0, r0, sl, ror r0
    5974:	00006804 	andeq	r6, r0, r4, lsl #16
    5978:	04520500 	ldrbeq	r0, [r2], #-1280	; 0x500
    597c:	2f020000 	svccs	0x00020000
    5980:	0000008a 	andeq	r0, r0, sl, lsl #1
    5984:	00004506 	andeq	r4, r0, r6, lsl #10
    5988:	75760300 	ldrbvc	r0, [r6, #-768]!	; 0x300
    598c:	31020038 	tstcc	r2, r8, lsr r0
    5990:	0000009a 	muleq	r0, sl, r0
    5994:	00006806 	andeq	r6, r0, r6, lsl #16
    5998:	02010700 	andeq	r0, r1, #0, 14
    599c:	0000b43c 	andeq	fp, r0, ip, lsr r4
    59a0:	1ec30800 	cdpne	8, 12, cr0, cr3, cr0, {0}
    59a4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    59a8:	00544553 	subseq	r4, r4, r3, asr r5
    59ac:	87050001 	strhi	r0, [r5, -r1]
    59b0:	02000007 	andeq	r0, r0, #7
    59b4:	00009f3c 	andeq	r9, r0, ip, lsr pc
    59b8:	251b0500 	ldrcs	r0, [fp, #-1280]	; 0x500
    59bc:	3c020000 	stccc	0, cr0, [r2], {-0}
    59c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59c4:	3e020107 	adfccs	f0, f2, f7
    59c8:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59cc:	00053808 	andeq	r3, r5, r8, lsl #16
    59d0:	10080000 	andne	r0, r8, r0
    59d4:	01000009 	tsteq	r0, r9
    59d8:	01220500 	teqeq	r2, r0, lsl #10
    59dc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    59e0:	000000ca 	andeq	r0, r0, sl, asr #1
    59e4:	41020107 	tstmi	r2, r7, lsl #2
    59e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59ec:	00149a08 	andseq	r9, r4, r8, lsl #20
    59f0:	04080000 	streq	r0, [r8], #-0
    59f4:	01000014 	tsteq	r0, r4, lsl r0
    59f8:	01570500 	cmpeq	r7, r0, lsl #10
    59fc:	41020000 	mrsmi	r0, (UNDEF: 2)
    5a00:	000000ea 	andeq	r0, r0, sl, ror #1
    5a04:	2a070402 	bcs	1c6a14 <__Stack_Size+0x1c6614>
    5a08:	0a000009 	beq	5a34 <__Stack_Size+0x5634>
    5a0c:	01aa0328 			; <UNDEFINED> instruction: 0x01aa0328
    5a10:	0000019c 	muleq	r0, ip, r1
    5a14:	0052430b 	subseq	r4, r2, fp, lsl #6
    5a18:	7f01ac03 	svcvc	0x0001ac03
    5a1c:	00000000 	andeq	r0, r0, r0
    5a20:	0025750c 	eoreq	r7, r5, ip, lsl #10
    5a24:	01ad0300 			; <UNDEFINED> instruction: 0x01ad0300
    5a28:	0000007f 	andeq	r0, r0, pc, ror r0
    5a2c:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    5a30:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    5a34:	00007f01 	andeq	r7, r0, r1, lsl #30
    5a38:	da0c0800 	ble	307a40 <__Stack_Size+0x307640>
    5a3c:	03000025 	movweq	r0, #37	; 0x25
    5a40:	007f01af 	rsbseq	r0, pc, pc, lsr #3
    5a44:	0c0c0000 	stceq	0, cr0, [ip], {-0}
    5a48:	000024bb 			; <UNDEFINED> instruction: 0x000024bb
    5a4c:	7f01b003 	svcvc	0x0001b003
    5a50:	10000000 	andne	r0, r0, r0
    5a54:	0025fc0c 	eoreq	pc, r5, ip, lsl #24
    5a58:	01b10300 			; <UNDEFINED> instruction: 0x01b10300
    5a5c:	0000007f 	andeq	r0, r0, pc, ror r0
    5a60:	260d0c14 			; <UNDEFINED> instruction: 0x260d0c14
    5a64:	b2030000 	andlt	r0, r3, #0
    5a68:	00007f01 	andeq	r7, r0, r1, lsl #30
    5a6c:	890c1800 	stmdbhi	ip, {fp, ip}
    5a70:	03000025 	movweq	r0, #37	; 0x25
    5a74:	007f01b3 	ldrhteq	r0, [pc], #-19
    5a78:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
    5a7c:	00002524 	andeq	r2, r0, r4, lsr #10
    5a80:	7f01b403 	svcvc	0x0001b403
    5a84:	20000000 	andcs	r0, r0, r0
    5a88:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    5a8c:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    5a90:	0000007f 	andeq	r0, r0, pc, ror r0
    5a94:	af0d0024 	svcge	0x000d0024
    5a98:	03000024 	movweq	r0, #36	; 0x24
    5a9c:	011101b6 			; <UNDEFINED> instruction: 0x011101b6
    5aa0:	140e0000 	strne	r0, [lr], #-0
    5aa4:	01ed1904 	mvneq	r1, r4, lsl #18
    5aa8:	b40f0000 	strlt	r0, [pc], #-0	; 5ab0 <__Stack_Size+0x56b0>
    5aac:	04000026 	streq	r0, [r0], #-38	; 0x26
    5ab0:	00003a1b 	andeq	r3, r0, fp, lsl sl
    5ab4:	7a0f0000 	bvc	3c5abc <__Stack_Size+0x3c56bc>
    5ab8:	04000025 	streq	r0, [r0], #-37	; 0x25
    5abc:	00003a1c 	andeq	r3, r0, ip, lsl sl
    5ac0:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    5ac4:	04000027 	streq	r0, [r0], #-39	; 0x27
    5ac8:	00003a1d 	andeq	r3, r0, sp, lsl sl
    5acc:	d00f0800 	andle	r0, pc, r0, lsl #16
    5ad0:	04000026 	streq	r0, [r0], #-38	; 0x26
    5ad4:	00003a1e 	andeq	r3, r0, lr, lsl sl
    5ad8:	550f0c00 	strpl	r0, [pc, #-3072]	; 4ee0 <__Stack_Size+0x4ae0>
    5adc:	04000026 	streq	r0, [r0], #-38	; 0x26
    5ae0:	00003a1f 	andeq	r3, r0, pc, lsl sl
    5ae4:	05001000 	streq	r1, [r0, #-0]
    5ae8:	00002542 	andeq	r2, r0, r2, asr #10
    5aec:	01a82004 			; <UNDEFINED> instruction: 0x01a82004
    5af0:	b4100000 	ldrlt	r0, [r0], #-0
    5af4:	01000000 	mrseq	r0, (UNDEF: 0)
    5af8:	0014387c 	andseq	r3, r4, ip, ror r8
    5afc:	00003c08 	andeq	r3, r0, r8, lsl #24
    5b00:	119c0100 	orrsne	r0, ip, r0, lsl #2
    5b04:	000005ab 	andeq	r0, r0, fp, lsr #11
    5b08:	14749f01 	ldrbtne	r9, [r4], #-3841	; 0xf01
    5b0c:	00380800 	eorseq	r0, r8, r0, lsl #16
    5b10:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b14:	0000022c 	andeq	r0, r0, ip, lsr #4
    5b18:	0026f312 	eoreq	pc, r6, r2, lsl r3	; <UNPREDICTABLE>
    5b1c:	3a9f0100 	bcc	fe7c5f24 <SCS_BASE+0x1e7b7f24>
    5b20:	01000000 	mrseq	r0, (UNDEF: 0)
    5b24:	37110050 			; <UNDEFINED> instruction: 0x37110050
    5b28:	01000026 	tsteq	r0, r6, lsr #32
    5b2c:	000000e9 	andeq	r0, r0, r9, ror #1
    5b30:	00001400 	andeq	r1, r0, r0, lsl #8
    5b34:	609c0100 	addsvs	r0, ip, r0, lsl #2
    5b38:	13000002 	movwne	r0, #2
    5b3c:	00002641 	andeq	r2, r0, r1, asr #12
    5b40:	005ee901 	subseq	lr, lr, r1, lsl #18
    5b44:	20310000 	eorscs	r0, r1, r0
    5b48:	3d140000 	ldccc	0, cr0, [r4, #-0]
    5b4c:	0100001f 	tsteq	r0, pc, lsl r0
    5b50:	00003aeb 	andeq	r3, r0, fp, ror #21
    5b54:	00205200 	eoreq	r5, r0, r0, lsl #4
    5b58:	76150000 	ldrvc	r0, [r5], -r0
    5b5c:	01000027 	tsteq	r0, r7, lsr #32
    5b60:	00000106 	andeq	r0, r0, r6, lsl #2
    5b64:	000c0000 	andeq	r0, ip, r0
    5b68:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b6c:	00000285 	andeq	r0, r0, r5, lsl #5
    5b70:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5b74:	01060100 	mrseq	r0, (UNDEF: 22)
    5b78:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5b7c:	15005001 	strne	r5, [r0, #-1]
    5b80:	0000016f 	andeq	r0, r0, pc, ror #2
    5b84:	ac011f01 	stcge	15, cr1, [r1], {1}
    5b88:	14080014 	strne	r0, [r8], #-20
    5b8c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b90:	0002cc9c 	muleq	r2, ip, ip
    5b94:	266f1700 	strbtcs	r1, [pc], -r0, lsl #14
    5b98:	1f010000 	svcne	0x00010000
    5b9c:	00003a01 	andeq	r3, r0, r1, lsl #20
    5ba0:	00207c00 	eoreq	r7, r0, r0, lsl #24
    5ba4:	25541700 	ldrbcs	r1, [r4, #-1792]	; 0x700
    5ba8:	1f010000 	svcne	0x00010000
    5bac:	00003a01 	andeq	r3, r0, r1, lsl #20
    5bb0:	00209d00 	eoreq	r9, r0, r0, lsl #26
    5bb4:	1f3d1800 	svcne	0x003d1800
    5bb8:	21010000 	mrscs	r0, (UNDEF: 1)
    5bbc:	00003a01 	andeq	r3, r0, r1, lsl #20
    5bc0:	0020be00 	eoreq	fp, r0, r0, lsl #28
    5bc4:	64150000 	ldrvs	r0, [r5], #-0
    5bc8:	0100000b 	tsteq	r0, fp
    5bcc:	14c0013c 	strbne	r0, [r0], #316	; 0x13c
    5bd0:	000c0800 	andeq	r0, ip, r0, lsl #16
    5bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    5bd8:	000002f1 	strdeq	r0, [r0], -r1
    5bdc:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5be0:	013c0100 	teqeq	ip, r0, lsl #2
    5be4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5be8:	15005001 	strne	r5, [r0, #-1]
    5bec:	00000018 	andeq	r0, r0, r8, lsl r0
    5bf0:	cc014f01 	stcgt	15, cr4, [r1], {1}
    5bf4:	14080014 	strne	r0, [r8], #-20
    5bf8:	01000000 	mrseq	r0, (UNDEF: 0)
    5bfc:	0003289c 	muleq	r3, ip, r8
    5c00:	26fb1700 	ldrbtcs	r1, [fp], r0, lsl #14
    5c04:	4f010000 	svcmi	0x00010000
    5c08:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c0c:	0020fb00 	eoreq	pc, r0, r0, lsl #22
    5c10:	1f3d1800 	svcne	0x003d1800
    5c14:	51010000 	mrspl	r0, (UNDEF: 1)
    5c18:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c1c:	00211c00 	eoreq	r1, r1, r0, lsl #24
    5c20:	fc190000 	ldc2	0, cr0, [r9], {-0}
    5c24:	01000008 	tsteq	r0, r8
    5c28:	005e016d 	subseq	r0, lr, sp, ror #2
    5c2c:	14e00000 	strbtne	r0, [r0], #0
    5c30:	00100800 	andseq	r0, r0, r0, lsl #16
    5c34:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c38:	00068d15 	andeq	r8, r6, r5, lsl sp
    5c3c:	01840100 	orreq	r0, r4, r0, lsl #2
    5c40:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    5c44:	00000014 	andeq	r0, r0, r4, lsl r0
    5c48:	03759c01 	cmneq	r5, #256	; 0x100
    5c4c:	9f170000 	svcls	0x00170000
    5c50:	01000026 	tsteq	r0, r6, lsr #32
    5c54:	003a0184 	eorseq	r0, sl, r4, lsl #3
    5c58:	21460000 	mrscs	r0, (UNDEF: 70)
    5c5c:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5c60:	0100001f 	tsteq	r0, pc, lsl r0
    5c64:	003a0186 	eorseq	r0, sl, r6, lsl #3
    5c68:	21670000 	cmncs	r7, r0
    5c6c:	15000000 	strne	r0, [r0, #-0]
    5c70:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    5c74:	0401a501 	streq	sl, [r1], #-1281	; 0x501
    5c78:	14080015 	strne	r0, [r8], #-21
    5c7c:	01000000 	mrseq	r0, (UNDEF: 0)
    5c80:	0003ac9c 	muleq	r3, ip, ip
    5c84:	24c41700 	strbcs	r1, [r4], #1792	; 0x700
    5c88:	a5010000 	strge	r0, [r1, #-0]
    5c8c:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c90:	00219100 	eoreq	r9, r1, r0, lsl #2
    5c94:	1f3d1800 	svcne	0x003d1800
    5c98:	a7010000 	strge	r0, [r1, -r0]
    5c9c:	00003a01 	andeq	r3, r0, r1, lsl #20
    5ca0:	0021b200 	eoreq	fp, r1, r0, lsl #4
    5ca4:	f5150000 			; <UNDEFINED> instruction: 0xf5150000
    5ca8:	01000001 	tsteq	r0, r1
    5cac:	151801c6 	ldrne	r0, [r8, #-454]	; 0x1c6
    5cb0:	00140800 	andseq	r0, r4, r0, lsl #16
    5cb4:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cb8:	000003e3 	andeq	r0, r0, r3, ror #7
    5cbc:	0024c417 	eoreq	ip, r4, r7, lsl r4
    5cc0:	01c60100 	biceq	r0, r6, r0, lsl #2
    5cc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cc8:	000021dc 	ldrdeq	r2, [r0], -ip
    5ccc:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5cd0:	01c80100 	biceq	r0, r8, r0, lsl #2
    5cd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cd8:	000021fd 	strdeq	r2, [r0], -sp
    5cdc:	26e01500 	strbtcs	r1, [r0], r0, lsl #10
    5ce0:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5ce4:	00000001 	andeq	r0, r0, r1
    5ce8:	00001800 	andeq	r1, r0, r0, lsl #16
    5cec:	189c0100 	ldmne	ip, {r8}
    5cf0:	17000004 	strne	r0, [r0, -r4]
    5cf4:	00002789 	andeq	r2, r0, r9, lsl #15
    5cf8:	5e01e901 	cdppl	9, 0, cr14, cr1, cr1, {0}
    5cfc:	27000000 	strcs	r0, [r0, -r0]
    5d00:	16000022 	strne	r0, [r0], -r2, lsr #32
    5d04:	00001a7c 	andeq	r1, r0, ip, ror sl
    5d08:	df01e901 	svcle	0x0001e901
    5d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    5d10:	6f150051 	svcvs	0x00150051
    5d14:	01000007 	tsteq	r0, r7
    5d18:	152c0208 	strne	r0, [ip, #-520]!	; 0x208
    5d1c:	000c0800 	andeq	r0, ip, r0, lsl #16
    5d20:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d24:	0000043d 	andeq	r0, r0, sp, lsr r4
    5d28:	00268e16 	eoreq	r8, r6, r6, lsl lr
    5d2c:	02080100 	andeq	r0, r8, #0, 2
    5d30:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d34:	15005001 	strne	r5, [r0, #-1]
    5d38:	000024cd 	andeq	r2, r0, sp, asr #9
    5d3c:	00021d01 	andeq	r1, r2, r1, lsl #26
    5d40:	14000000 	strne	r0, [r0], #-0
    5d44:	01000000 	mrseq	r0, (UNDEF: 0)
    5d48:	0004749c 	muleq	r4, ip, r4
    5d4c:	25381700 	ldrcs	r1, [r8, #-1792]!	; 0x700
    5d50:	1d010000 	stcne	0, cr0, [r1, #-0]
    5d54:	00003a02 	andeq	r3, r0, r2, lsl #20
    5d58:	00226100 	eoreq	r6, r2, r0, lsl #2
    5d5c:	1f3d1800 	svcne	0x003d1800
    5d60:	1f010000 	svcne	0x00010000
    5d64:	00003a02 	andeq	r3, r0, r2, lsl #20
    5d68:	00228200 	eoreq	r8, r2, r0, lsl #4
    5d6c:	1c150000 	ldcne	0, cr0, [r5], {-0}
    5d70:	01000027 	tsteq	r0, r7, lsr #32
    5d74:	0000023c 	andeq	r0, r0, ip, lsr r2
    5d78:	00200000 	eoreq	r0, r0, r0
    5d7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d80:	00000499 	muleq	r0, r9, r4
    5d84:	00250c16 	eoreq	r0, r5, r6, lsl ip
    5d88:	023c0100 	eorseq	r0, ip, #0, 2
    5d8c:	0000005e 	andeq	r0, r0, lr, asr r0
    5d90:	15005001 	strne	r5, [r0, #-1]
    5d94:	000025cf 	andeq	r2, r0, pc, asr #11
    5d98:	00026301 	andeq	r6, r2, r1, lsl #6
    5d9c:	0c000000 	stceq	0, cr0, [r0], {-0}
    5da0:	01000000 	mrseq	r0, (UNDEF: 0)
    5da4:	0004be9c 	muleq	r4, ip, lr
    5da8:	1a7c1600 	bne	1f0b5b0 <__Stack_Size+0x1f0b1b0>
    5dac:	63010000 	movwvs	r0, #4096	; 0x1000
    5db0:	0000df02 	andeq	sp, r0, r2, lsl #30
    5db4:	00500100 	subseq	r0, r0, r0, lsl #2
    5db8:	00267d15 	eoreq	r7, r6, r5, lsl sp
    5dbc:	02790100 	rsbseq	r0, r9, #0, 2
    5dc0:	00000000 	andeq	r0, r0, r0
    5dc4:	00000010 	andeq	r0, r0, r0, lsl r0
    5dc8:	04e59c01 	strbteq	r9, [r5], #3073	; 0xc01
    5dcc:	9f170000 	svcls	0x00170000
    5dd0:	01000025 	tsteq	r0, r5, lsr #32
    5dd4:	003a0279 	eorseq	r0, sl, r9, ror r2
    5dd8:	22ac0000 	adccs	r0, ip, #0
    5ddc:	15000000 	strne	r0, [r0, #-0]
    5de0:	0000274d 	andeq	r2, r0, sp, asr #14
    5de4:	00028c01 	andeq	r8, r2, r1, lsl #24
    5de8:	0c000000 	stceq	0, cr0, [r0], {-0}
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00050a9c 	muleq	r5, ip, sl
    5df4:	1a7c1600 	bne	1f0b5fc <__Stack_Size+0x1f0b1fc>
    5df8:	8c010000 	stchi	0, cr0, [r1], {-0}
    5dfc:	0000df02 	andeq	sp, r0, r2, lsl #30
    5e00:	00500100 	subseq	r0, r0, r0, lsl #2
    5e04:	00273b15 	eoreq	r3, r7, r5, lsl fp
    5e08:	029c0100 	addseq	r0, ip, #0, 2
    5e0c:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    5e10:	00000084 	andeq	r0, r0, r4, lsl #1
    5e14:	056f9c01 	strbeq	r9, [pc, #-3073]!	; 521b <__Stack_Size+0x4e1b>
    5e18:	c5160000 	ldrgt	r0, [r6, #-0]
    5e1c:	01000026 	tsteq	r0, r6, lsr #32
    5e20:	056f029c 	strbeq	r0, [pc, #-668]!	; 5b8c <__Stack_Size+0x578c>
    5e24:	50010000 	andpl	r0, r1, r0
    5e28:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    5e2c:	029e0100 	addseq	r0, lr, #0, 2
    5e30:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e34:	000022cd 	andeq	r2, r0, sp, asr #5
    5e38:	0025c718 	eoreq	ip, r5, r8, lsl r7
    5e3c:	029e0100 	addseq	r0, lr, #0, 2
    5e40:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e44:	00002351 	andeq	r2, r0, r1, asr r3
    5e48:	0025f218 	eoreq	pc, r5, r8, lsl r2	; <UNPREDICTABLE>
    5e4c:	029e0100 	addseq	r0, lr, #0, 2
    5e50:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e54:	00002381 	andeq	r2, r0, r1, lsl #7
    5e58:	0026ed18 	eoreq	lr, r6, r8, lsl sp
    5e5c:	029e0100 	addseq	r0, lr, #0, 2
    5e60:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e64:	000023a6 	andeq	r2, r0, r6, lsr #7
    5e68:	ed041b00 	vstr	d1, [r4, #-0]
    5e6c:	15000001 	strne	r0, [r0, #-1]
    5e70:	0000255f 	andeq	r2, r0, pc, asr r5
    5e74:	00030001 	andeq	r0, r3, r1
    5e78:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    5e80:	0005aa9c 	muleq	r5, ip, sl
    5e84:	27901700 	ldrcs	r1, [r0, r0, lsl #14]
    5e88:	00010000 	andeq	r0, r1, r0
    5e8c:	00003a03 	andeq	r3, r0, r3, lsl #20
    5e90:	00243100 	eoreq	r3, r4, r0, lsl #2
    5e94:	1a7c1600 	bne	1f0b69c <__Stack_Size+0x1f0b29c>
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	0000df03 	andeq	sp, r0, r3, lsl #30
    5ea0:	00510100 	subseq	r0, r1, r0, lsl #2
    5ea4:	000b2815 	andeq	r2, fp, r5, lsl r8
    5ea8:	03210100 	teqeq	r1, #0, 2
    5eac:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
    5eb0:	00000018 	andeq	r0, r0, r8, lsl r0
    5eb4:	05df9c01 	ldrbeq	r9, [pc, #3073]	; 6abd <__Stack_Size+0x66bd>
    5eb8:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    5ebc:	01000025 	tsteq	r0, r5, lsr #32
    5ec0:	003a0321 	eorseq	r0, sl, r1, lsr #6
    5ec4:	246b0000 	strbtcs	r0, [fp], #-0
    5ec8:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5ecc:	0100001a 	tsteq	r0, sl, lsl r0
    5ed0:	00df0321 	sbcseq	r0, pc, r1, lsr #6
    5ed4:	51010000 	mrspl	r0, (UNDEF: 1)
    5ed8:	05401500 	strbeq	r1, [r0, #-1280]	; 0x500
    5edc:	43010000 	movwmi	r0, #4096	; 0x1000
    5ee0:	0015d403 	andseq	sp, r5, r3, lsl #8
    5ee4:	00001808 	andeq	r1, r0, r8, lsl #16
    5ee8:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    5eec:	17000006 	strne	r0, [r0, -r6]
    5ef0:	000025e3 	andeq	r2, r0, r3, ror #11
    5ef4:	3a034301 	bcc	d6b00 <__Stack_Size+0xd6700>
    5ef8:	a5000000 	strge	r0, [r0, #-0]
    5efc:	16000024 	strne	r0, [r0], -r4, lsr #32
    5f00:	00001a7c 	andeq	r1, r0, ip, ror sl
    5f04:	df034301 	svcle	0x00034301
    5f08:	01000000 	mrseq	r0, (UNDEF: 0)
    5f0c:	67150051 			; <UNDEFINED> instruction: 0x67150051
    5f10:	0100001f 	tsteq	r0, pc, lsl r0
    5f14:	15ec0363 	strbne	r0, [ip, #867]!	; 0x363
    5f18:	00180800 	andseq	r0, r8, r0, lsl #16
    5f1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f20:	00000649 	andeq	r0, r0, r9, asr #12
    5f24:	00252917 	eoreq	r2, r5, r7, lsl r9
    5f28:	03630100 	cmneq	r3, #0, 2
    5f2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5f30:	000024df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    5f34:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5f38:	03630100 	cmneq	r3, #0, 2
    5f3c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5f40:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5f44:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    5f48:	04038401 	streq	r8, [r3], #-1025	; 0x401
    5f4c:	18080016 	stmdane	r8, {r1, r2, r4}
    5f50:	01000000 	mrseq	r0, (UNDEF: 0)
    5f54:	00067e9c 	muleq	r6, ip, lr
    5f58:	25e31700 	strbcs	r1, [r3, #1792]!	; 0x700
    5f5c:	84010000 	strhi	r0, [r1], #-0
    5f60:	00003a03 	andeq	r3, r0, r3, lsl #20
    5f64:	00251900 	eoreq	r1, r5, r0, lsl #18
    5f68:	1a7c1600 	bne	1f0b770 <__Stack_Size+0x1f0b370>
    5f6c:	84010000 	strhi	r0, [r1], #-0
    5f70:	0000df03 	andeq	sp, r0, r3, lsl #30
    5f74:	00510100 	subseq	r0, r1, r0, lsl #2
    5f78:	00262415 	eoreq	r2, r6, r5, lsl r4
    5f7c:	039c0100 	orrseq	r0, ip, #0, 2
    5f80:	00000000 	andeq	r0, r0, r0
    5f84:	0000000c 	andeq	r0, r0, ip
    5f88:	06a39c01 	strteq	r9, [r3], r1, lsl #24
    5f8c:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5f90:	0100001a 	tsteq	r0, sl, lsl r0
    5f94:	00df039c 	smullseq	r0, pc, ip, r3	; <UNPREDICTABLE>
    5f98:	50010000 	andpl	r0, r1, r0
    5f9c:	275b1500 	ldrbcs	r1, [fp, -r0, lsl #10]
    5fa0:	ac010000 	stcge	0, cr0, [r1], {-0}
    5fa4:	00000003 	andeq	r0, r0, r3
    5fa8:	00000c00 	andeq	r0, r0, r0, lsl #24
    5fac:	c89c0100 	ldmgt	ip, {r8}
    5fb0:	16000006 	strne	r0, [r0], -r6
    5fb4:	00001a7c 	andeq	r1, r0, ip, ror sl
    5fb8:	df03ac01 	svcle	0x0003ac01
    5fbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5fc0:	91150050 	tstls	r5, r0, asr r0
    5fc4:	01000025 	tsteq	r0, r5, lsr #32
    5fc8:	000003c1 	andeq	r0, r0, r1, asr #7
    5fcc:	000c0000 	andeq	r0, ip, r0
    5fd0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5fd4:	000006ed 	andeq	r0, r0, sp, ror #13
    5fd8:	00278116 	eoreq	r8, r7, r6, lsl r1
    5fdc:	03c10100 	biceq	r0, r1, #0, 2
    5fe0:	0000005e 	andeq	r0, r0, lr, asr r0
    5fe4:	1c005001 	stcne	0, cr5, [r0], {1}
    5fe8:	00000780 	andeq	r0, r0, r0, lsl #15
    5fec:	b403dd01 	strlt	sp, [r3], #-3329	; 0xd01
    5ff0:	1c000000 	stcne	0, cr0, [r0], {-0}
    5ff4:	28080016 	stmdacs	r8, {r1, r2, r4}
    5ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ffc:	0007489c 	muleq	r7, ip, r8
    6000:	26661700 	strbtcs	r1, [r6], -r0, lsl #14
    6004:	dd010000 	stcle	0, cr0, [r1, #-0]
    6008:	00005e03 	andeq	r5, r0, r3, lsl #28
    600c:	00255300 	eoreq	r5, r5, r0, lsl #6
    6010:	6d741a00 	vldmdbvs	r4!, {s3-s2}
    6014:	df010070 	svcle	0x00010070
    6018:	00003a03 	andeq	r3, r0, r3, lsl #20
    601c:	00257400 	eoreq	r7, r5, r0, lsl #8
    6020:	26031800 	strcs	r1, [r3], -r0, lsl #16
    6024:	e0010000 	and	r0, r1, r0
    6028:	00003a03 	andeq	r3, r0, r3, lsl #20
    602c:	0025bd00 	eoreq	fp, r5, r0, lsl #26
    6030:	1c4c1800 	mcrrne	8, 0, r1, ip, cr0
    6034:	e1010000 	mrs	r0, (UNDEF: 1)
    6038:	0000b403 	andeq	fp, r0, r3, lsl #8
    603c:	0025f300 	eoreq	pc, r5, r0, lsl #6
    6040:	411d0000 	tstmi	sp, r0
    6044:	01000002 	tsteq	r0, r2
    6048:	0000ffc6 	andeq	pc, r0, r6, asr #31
    604c:	00164400 	andseq	r4, r6, r0, lsl #8
    6050:	00002e08 	andeq	r2, r0, r8, lsl #28
    6054:	b29c0100 	addslt	r0, ip, #0, 2
    6058:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    605c:	00002615 	andeq	r2, r0, r5, lsl r6
    6060:	007fc801 	rsbseq	ip, pc, r1, lsl #16
    6064:	91020000 	mrsls	r0, (UNDEF: 2)
    6068:	1c451474 	cfstrdne	mvd1, [r5], {116}	; 0x74
    606c:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    6070:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6074:	00002636 	andeq	r2, r0, r6, lsr r6
    6078:	0026aa14 	eoreq	sl, r6, r4, lsl sl
    607c:	b4ca0100 	strblt	r0, [sl], #256	; 0x100
    6080:	5b000000 	blpl	6088 <__Stack_Size+0x5c88>
    6084:	1f000026 	svcne	0x00000026
    6088:	08001650 	stmdaeq	r0, {r4, r6, r9, sl, ip}
    608c:	000006ed 	andeq	r0, r0, sp, ror #13
    6090:	000007a1 	andeq	r0, r0, r1, lsr #15
    6094:	02500120 	subseq	r0, r0, #32, 2
    6098:	21003108 	tstcs	r0, r8, lsl #2
    609c:	08001666 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, ip}
    60a0:	000006ed 	andeq	r0, r0, sp, ror #13
    60a4:	02500120 	subseq	r0, r0, #32, 2
    60a8:	00003108 	andeq	r3, r0, r8, lsl #2
    60ac:	00095622 	andeq	r5, r9, r2, lsr #12
    60b0:	04100100 	ldreq	r0, [r0], #-256	; 0x100
    60b4:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    60b8:	00000010 	andeq	r0, r0, r0, lsl r0
    60bc:	141c9c01 	ldrne	r9, [ip], #-3073	; 0xc01
    60c0:	01000025 	tsteq	r0, r5, lsr #32
    60c4:	00bf0424 	adcseq	r0, pc, r4, lsr #8
    60c8:	00000000 	andeq	r0, r0, r0
    60cc:	00140000 	andseq	r0, r4, r0
    60d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    60d4:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    60d8:	00278917 	eoreq	r8, r7, r7, lsl r9
    60dc:	04240100 	strteq	r0, [r4], #-256	; 0x100
    60e0:	0000005e 	andeq	r0, r0, lr, asr r0
    60e4:	0000266e 	andeq	r2, r0, lr, ror #12
    60e8:	001c4c18 	andseq	r4, ip, r8, lsl ip
    60ec:	04260100 	strteq	r0, [r6], #-256	; 0x100
    60f0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    60f4:	0000268f 	andeq	r2, r0, pc, lsl #13
    60f8:	24de1500 	ldrbcs	r1, [lr], #1280	; 0x500
    60fc:	47010000 	strmi	r0, [r1, -r0]
    6100:	00000004 	andeq	r0, r0, r4
    6104:	00000c00 	andeq	r0, r0, r0, lsl #24
    6108:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    610c:	16000008 	strne	r0, [r0], -r8
    6110:	00002789 	andeq	r2, r0, r9, lsl #15
    6114:	5e044701 	cdppl	7, 0, cr4, cr4, cr1, {0}
    6118:	01000000 	mrseq	r0, (UNDEF: 0)
    611c:	6f230050 	svcvs	0x00230050
    6120:	34000000 	strcc	r0, [r0], #-0
    6124:	24000008 	strcs	r0, [r0], #-8
    6128:	0000010a 	andeq	r0, r0, sl, lsl #2
    612c:	2a1e000f 	bcs	786170 <__Stack_Size+0x785d70>
    6130:	01000027 	tsteq	r0, r7, lsr #32
    6134:	0008456f 	andeq	r4, r8, pc, ror #10
    6138:	fb030500 	blx	c7542 <__Stack_Size+0xc7142>
    613c:	04080026 	streq	r0, [r8], #-38	; 0x26
    6140:	00000824 	andeq	r0, r0, r4, lsr #16
    6144:	00006f23 	andeq	r6, r0, r3, lsr #30
    6148:	00085a00 	andeq	r5, r8, r0, lsl #20
    614c:	010a2400 	tsteq	sl, r0, lsl #8
    6150:	00030000 	andeq	r0, r3, r0
    6154:	00279e1e 	eoreq	r9, r7, lr, lsl lr
    6158:	6b700100 	blvs	1c06560 <__Stack_Size+0x1c06160>
    615c:	05000008 	streq	r0, [r0, #-8]
    6160:	00270b03 	eoreq	r0, r7, r3, lsl #22
    6164:	084a0408 	stmdaeq	sl, {r3, sl}^
    6168:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    616c:	0400001f 	streq	r0, [r0], #-31
    6170:	0017d300 	andseq	sp, r7, r0, lsl #6
    6174:	29010400 	stmdbcs	r1, {sl}
    6178:	01000000 	mrseq	r0, (UNDEF: 0)
    617c:	00002d6a 	andeq	r2, r0, sl, ror #26
    6180:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    6184:	00000800 	andeq	r0, r0, r0, lsl #16
    6188:	00000000 	andeq	r0, r0, r0
    618c:	00001cc5 	andeq	r1, r0, r5, asr #25
    6190:	26050402 	strcs	r0, [r5], -r2, lsl #8
    6194:	02000008 	andeq	r0, r0, #8
    6198:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    619c:	01020000 	mrseq	r0, (UNDEF: 2)
    61a0:	0009d706 	andeq	sp, r9, r6, lsl #14
    61a4:	33750300 	cmncc	r5, #0, 6
    61a8:	27020032 	smladxcs	r2, r2, r0, r0
    61ac:	00000045 	andeq	r0, r0, r5, asr #32
    61b0:	33070402 	movwcc	r0, #29698	; 0x7402
    61b4:	03000009 	movweq	r0, #9
    61b8:	00363175 	eorseq	r3, r6, r5, ror r1
    61bc:	00572802 	subseq	r2, r7, r2, lsl #16
    61c0:	02020000 	andeq	r0, r2, #0
    61c4:	000bd007 	andeq	sp, fp, r7
    61c8:	38750300 	ldmdacc	r5!, {r8, r9}^
    61cc:	68290200 	stmdavs	r9!, {r9}
    61d0:	02000000 	andeq	r0, r0, #0
    61d4:	09d50801 	ldmibeq	r5, {r0, fp}^
    61d8:	52040000 	andpl	r0, r4, #0
    61dc:	02000004 	andeq	r0, r0, #4
    61e0:	00007a2f 	andeq	r7, r0, pc, lsr #20
    61e4:	00450500 	subeq	r0, r5, r0, lsl #10
    61e8:	b3040000 	movwlt	r0, #16384	; 0x4000
    61ec:	02000002 	andeq	r0, r0, #2
    61f0:	00008a30 	andeq	r8, r0, r0, lsr sl
    61f4:	00570500 	subseq	r0, r7, r0, lsl #10
    61f8:	01060000 	mrseq	r0, (UNDEF: 6)
    61fc:	00a43c02 	adceq	r3, r4, r2, lsl #24
    6200:	c3070000 	movwgt	r0, #28672	; 0x7000
    6204:	0000001e 	andeq	r0, r0, lr, lsl r0
    6208:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    620c:	04000100 	streq	r0, [r0], #-256	; 0x100
    6210:	00000787 	andeq	r0, r0, r7, lsl #15
    6214:	008f3c02 	addeq	r3, pc, r2, lsl #24
    6218:	1b040000 	blne	106220 <__Stack_Size+0x105e20>
    621c:	02000025 	andeq	r0, r0, #37	; 0x25
    6220:	00008f3c 	andeq	r8, r0, ip, lsr pc
    6224:	02010600 	andeq	r0, r1, #0, 12
    6228:	0000cf3e 	andeq	ip, r0, lr, lsr pc
    622c:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    6230:	07000000 	streq	r0, [r0, -r0]
    6234:	00000910 	andeq	r0, r0, r0, lsl r9
    6238:	22040001 	andcs	r0, r4, #1
    623c:	02000001 	andeq	r0, r0, #1
    6240:	0000ba3e 	andeq	fp, r0, lr, lsr sl
    6244:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6248:	0000092a 	andeq	r0, r0, sl, lsr #18
    624c:	0b035009 	bleq	da278 <__Stack_Size+0xd9e78>
    6250:	0002f202 	andeq	pc, r2, r2, lsl #4
    6254:	52430a00 	subpl	r0, r3, #0, 20
    6258:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    625c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6260:	b20b0000 	andlt	r0, fp, #0
    6264:	03000007 	movweq	r0, #7
    6268:	004c020e 	subeq	r0, ip, lr, lsl #4
    626c:	0a020000 	beq	86274 <__Stack_Size+0x85e74>
    6270:	00325243 	eorseq	r5, r2, r3, asr #4
    6274:	7f020f03 	svcvc	0x00020f03
    6278:	04000000 	streq	r0, [r0], #-0
    627c:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    6280:	02100300 	andseq	r0, r0, #0, 6
    6284:	0000004c 	andeq	r0, r0, ip, asr #32
    6288:	05a60b06 	streq	r0, [r6, #2822]!	; 0xb06
    628c:	11030000 	mrsne	r0, (UNDEF: 3)
    6290:	00007f02 	andeq	r7, r0, r2, lsl #30
    6294:	c60b0800 	strgt	r0, [fp], -r0, lsl #16
    6298:	03000007 	movweq	r0, #7
    629c:	004c0212 	subeq	r0, ip, r2, lsl r2
    62a0:	0b0a0000 	bleq	2862a8 <__Stack_Size+0x285ea8>
    62a4:	00000470 	andeq	r0, r0, r0, ror r4
    62a8:	7f021303 	svcvc	0x00021303
    62ac:	0c000000 	stceq	0, cr0, [r0], {-0}
    62b0:	0007d00b 	andeq	sp, r7, fp
    62b4:	02140300 	andseq	r0, r4, #0, 6
    62b8:	0000004c 	andeq	r0, r0, ip, asr #32
    62bc:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    62c0:	02150300 	andseq	r0, r5, #0, 6
    62c4:	0000007f 	andeq	r0, r0, pc, ror r0
    62c8:	07da0b10 	bfieq	r0, r0, #22, #5
    62cc:	16030000 	strne	r0, [r3], -r0
    62d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    62d4:	450a1200 	strmi	r1, [sl, #-512]	; 0x200
    62d8:	03005247 	movweq	r5, #583	; 0x247
    62dc:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    62e0:	0b140000 	bleq	5062e8 <__Stack_Size+0x505ee8>
    62e4:	000007e4 	andeq	r0, r0, r4, ror #15
    62e8:	4c021803 	stcmi	8, cr1, [r2], {3}
    62ec:	16000000 	strne	r0, [r0], -r0
    62f0:	0002e70b 	andeq	lr, r2, fp, lsl #14
    62f4:	02190300 	andseq	r0, r9, #0, 6
    62f8:	0000007f 	andeq	r0, r0, pc, ror r0
    62fc:	07ee0b18 			; <UNDEFINED> instruction: 0x07ee0b18
    6300:	1a030000 	bne	c6308 <__Stack_Size+0xc5f08>
    6304:	00004c02 	andeq	r4, r0, r2, lsl #24
    6308:	ed0b1a00 	vstr	s2, [fp, #-0]
    630c:	03000002 	movweq	r0, #2
    6310:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    6314:	0b1c0000 	bleq	70631c <__Stack_Size+0x705f1c>
    6318:	00000c43 	andeq	r0, r0, r3, asr #24
    631c:	4c021c03 	stcmi	12, cr1, [r2], {3}
    6320:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    6324:	0005200b 	andeq	r2, r5, fp
    6328:	021d0300 	andseq	r0, sp, #0, 6
    632c:	0000007f 	andeq	r0, r0, pc, ror r0
    6330:	08020b20 	stmdaeq	r2, {r5, r8, r9, fp}
    6334:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    6338:	00004c02 	andeq	r4, r0, r2, lsl #24
    633c:	430a2200 	movwmi	r2, #41472	; 0xa200
    6340:	0300544e 	movweq	r5, #1102	; 0x44e
    6344:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    6348:	0b240000 	bleq	906350 <__Stack_Size+0x905f50>
    634c:	0000080c 	andeq	r0, r0, ip, lsl #16
    6350:	4c022003 	stcmi	0, cr2, [r2], {3}
    6354:	26000000 	strcs	r0, [r0], -r0
    6358:	4353500a 	cmpmi	r3, #10
    635c:	02210300 	eoreq	r0, r1, #0, 6
    6360:	0000007f 	andeq	r0, r0, pc, ror r0
    6364:	0a6d0b28 	beq	1b4900c <__Stack_Size+0x1b48c0c>
    6368:	22030000 	andcs	r0, r3, #0
    636c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6370:	410a2a00 	tstmi	sl, r0, lsl #20
    6374:	03005252 	movweq	r5, #594	; 0x252
    6378:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    637c:	0b2c0000 	bleq	b06384 <__Stack_Size+0xb05f84>
    6380:	00000a78 	andeq	r0, r0, r8, ror sl
    6384:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    6388:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    638c:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    6390:	02250300 	eoreq	r0, r5, #0, 6
    6394:	0000007f 	andeq	r0, r0, pc, ror r0
    6398:	0a830b30 	beq	fe0c9060 <SCS_BASE+0x1e0bb060>
    639c:	26030000 	strcs	r0, [r3], -r0
    63a0:	00004c02 	andeq	r4, r0, r2, lsl #24
    63a4:	d30b3200 	movwle	r3, #45568	; 0xb200
    63a8:	03000002 	movweq	r0, #2
    63ac:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    63b0:	0b340000 	bleq	d063b8 <__Stack_Size+0xd05fb8>
    63b4:	00000a8e 	andeq	r0, r0, lr, lsl #21
    63b8:	4c022803 	stcmi	8, cr2, [r2], {3}
    63bc:	36000000 	strcc	r0, [r0], -r0
    63c0:	0002d80b 	andeq	sp, r2, fp, lsl #16
    63c4:	02290300 	eoreq	r0, r9, #0, 6
    63c8:	0000007f 	andeq	r0, r0, pc, ror r0
    63cc:	0a990b38 	beq	fe6490b4 <SCS_BASE+0x1e63b0b4>
    63d0:	2a030000 	bcs	c63d8 <__Stack_Size+0xc5fd8>
    63d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    63d8:	dd0b3a00 	vstrle	s6, [fp, #-0]
    63dc:	03000002 	movweq	r0, #2
    63e0:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    63e4:	0b3c0000 	bleq	f063ec <__Stack_Size+0xf05fec>
    63e8:	00000aa4 	andeq	r0, r0, r4, lsr #21
    63ec:	4c022c03 	stcmi	12, cr2, [r2], {3}
    63f0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    63f4:	0002e20b 	andeq	lr, r2, fp, lsl #4
    63f8:	022d0300 	eoreq	r0, sp, #0, 6
    63fc:	0000007f 	andeq	r0, r0, pc, ror r0
    6400:	0aaf0b40 	beq	febc9108 <SCS_BASE+0x1ebbb108>
    6404:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    6408:	00004c02 	andeq	r4, r0, r2, lsl #24
    640c:	ae0b4200 	cdpge	2, 0, cr4, cr11, cr0, {0}
    6410:	03000002 	movweq	r0, #2
    6414:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    6418:	0b440000 	bleq	1106420 <__Stack_Size+0x1106020>
    641c:	00000aba 			; <UNDEFINED> instruction: 0x00000aba
    6420:	4c023003 	stcmi	0, cr3, [r2], {3}
    6424:	46000000 	strmi	r0, [r0], -r0
    6428:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    642c:	02310300 	eorseq	r0, r1, #0, 6
    6430:	0000007f 	andeq	r0, r0, pc, ror r0
    6434:	0ac50b48 	beq	ff14915c <SCS_BASE+0x1f13b15c>
    6438:	32030000 	andcc	r0, r3, #0
    643c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6440:	2f0b4a00 	svccs	0x000b4a00
    6444:	03000008 	movweq	r0, #8
    6448:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    644c:	0b4c0000 	bleq	1306454 <__Stack_Size+0x1306054>
    6450:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6454:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    6458:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    645c:	02570c00 	subseq	r0, r7, #0, 24
    6460:	35030000 	strcc	r0, [r3, #-0]
    6464:	0000e102 	andeq	lr, r0, r2, lsl #2
    6468:	040a0d00 	streq	r0, [sl], #-3328	; 0xd00
    646c:	0003431b 	andeq	r4, r3, fp, lsl r3
    6470:	04570e00 	ldrbeq	r0, [r7], #-3584	; 0xe00
    6474:	1d040000 	stcne	0, cr0, [r4, #-0]
    6478:	0000004c 	andeq	r0, r0, ip, asr #32
    647c:	057c0e00 	ldrbeq	r0, [ip, #-3584]!	; 0xe00
    6480:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    6484:	0000004c 	andeq	r0, r0, ip, asr #32
    6488:	06b20e02 	ldrteq	r0, [r2], r2, lsl #28
    648c:	1f040000 	svcne	0x00040000
    6490:	0000004c 	andeq	r0, r0, ip, asr #32
    6494:	028e0e04 	addeq	r0, lr, #4, 28	; 0x40
    6498:	20040000 	andcs	r0, r4, r0
    649c:	0000004c 	andeq	r0, r0, ip, asr #32
    64a0:	04bc0e06 	ldrteq	r0, [ip], #3590	; 0xe06
    64a4:	21040000 	mrscs	r0, (UNDEF: 4)
    64a8:	0000005e 	andeq	r0, r0, lr, asr r0
    64ac:	79040008 	stmdbvc	r4, {r3}
    64b0:	0400000b 	streq	r0, [r0], #-11
    64b4:	0002fe22 	andeq	pc, r2, r2, lsr #28
    64b8:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    64bc:	0003b725 	andeq	fp, r3, r5, lsr #14
    64c0:	2f220e00 	svccs	0x00220e00
    64c4:	27040000 	strcs	r0, [r4, -r0]
    64c8:	0000004c 	andeq	r0, r0, ip, asr #32
    64cc:	2aa20e00 	bcs	fe889cd4 <SCS_BASE+0x1e87bcd4>
    64d0:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    64d4:	0000004c 	andeq	r0, r0, ip, asr #32
    64d8:	2ff30e02 	svccs	0x00f30e02
    64dc:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    64e0:	0000004c 	andeq	r0, r0, ip, asr #32
    64e4:	2a850e04 	bcs	fe149cfc <SCS_BASE+0x1e13bcfc>
    64e8:	2a040000 	bcs	1064f0 <__Stack_Size+0x1060f0>
    64ec:	0000004c 	andeq	r0, r0, ip, asr #32
    64f0:	284b0e06 	stmdacs	fp, {r1, r2, r9, sl, fp}^
    64f4:	2b040000 	blcs	1064fc <__Stack_Size+0x1060fc>
    64f8:	0000004c 	andeq	r0, r0, ip, asr #32
    64fc:	2ca80e08 	stccs	14, cr0, [r8], #32
    6500:	2c040000 	stccs	0, cr0, [r4], {-0}
    6504:	0000004c 	andeq	r0, r0, ip, asr #32
    6508:	299f0e0a 	ldmibcs	pc, {r1, r3, r9, sl, fp}	; <UNPREDICTABLE>
    650c:	2d040000 	stccs	0, cr0, [r4, #-0]
    6510:	0000004c 	andeq	r0, r0, ip, asr #32
    6514:	2ded0e0c 	stclcs	14, cr0, [sp, #48]!	; 0x30
    6518:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    651c:	0000004c 	andeq	r0, r0, ip, asr #32
    6520:	3904000e 	stmdbcc	r4, {r1, r2, r3}
    6524:	04000028 	streq	r0, [r0], #-40	; 0x28
    6528:	00034e2f 	andeq	r4, r3, pc, lsr #28
    652c:	040a0d00 	streq	r0, [sl], #-3328	; 0xd00
    6530:	00040732 	andeq	r0, r4, r2, lsr r7
    6534:	2e4f0e00 	cdpcs	14, 4, cr0, cr15, cr0, {0}
    6538:	34040000 	strcc	r0, [r4], #-0
    653c:	0000004c 	andeq	r0, r0, ip, asr #32
    6540:	2f4a0e00 	svccs	0x004a0e00
    6544:	35040000 	strcc	r0, [r4, #-0]
    6548:	0000004c 	andeq	r0, r0, ip, asr #32
    654c:	2eda0e02 	cdpcs	14, 13, cr0, cr10, cr2, {0}
    6550:	36040000 	strcc	r0, [r4], -r0
    6554:	0000004c 	andeq	r0, r0, ip, asr #32
    6558:	2bd50e04 	blcs	ff549d70 <SCS_BASE+0x1f53bd70>
    655c:	37040000 	strcc	r0, [r4, -r0]
    6560:	0000004c 	andeq	r0, r0, ip, asr #32
    6564:	31220e06 	teqcc	r2, r6, lsl #28
    6568:	38040000 	stmdacc	r4, {}	; <UNPREDICTABLE>
    656c:	0000004c 	andeq	r0, r0, ip, asr #32
    6570:	9f040008 	svcls	0x00040008
    6574:	04000028 	streq	r0, [r0], #-40	; 0x28
    6578:	0003c239 	andeq	ip, r3, r9, lsr r2
    657c:	040e0d00 	streq	r0, [lr], #-3328	; 0xd00
    6580:	00046f3c 	andeq	r6, r4, ip, lsr pc
    6584:	2f3c0e00 	svccs	0x003c0e00
    6588:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    658c:	0000004c 	andeq	r0, r0, ip, asr #32
    6590:	2a110e00 	bcs	449d98 <__Stack_Size+0x449998>
    6594:	3f040000 	svccc	0x00040000
    6598:	0000004c 	andeq	r0, r0, ip, asr #32
    659c:	2ba80e02 	blcs	fea09dac <SCS_BASE+0x1e9fbdac>
    65a0:	40040000 	andmi	r0, r4, r0
    65a4:	0000004c 	andeq	r0, r0, ip, asr #32
    65a8:	30450e04 	subcc	r0, r5, r4, lsl #28
    65ac:	41040000 	mrsmi	r0, (UNDEF: 4)
    65b0:	0000004c 	andeq	r0, r0, ip, asr #32
    65b4:	2c9e0e06 	ldccs	14, cr0, [lr], {6}
    65b8:	42040000 	andmi	r0, r4, #0
    65bc:	0000004c 	andeq	r0, r0, ip, asr #32
    65c0:	2b4f0e08 	blcs	13c9de8 <__Stack_Size+0x13c99e8>
    65c4:	43040000 	movwmi	r0, #16384	; 0x4000
    65c8:	0000004c 	andeq	r0, r0, ip, asr #32
    65cc:	2fcd0e0a 	svccs	0x00cd0e0a
    65d0:	44040000 	strmi	r0, [r4], #-0
    65d4:	0000004c 	andeq	r0, r0, ip, asr #32
    65d8:	2b04000c 	blcs	106610 <__Stack_Size+0x106210>
    65dc:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    65e0:	00041245 	andeq	r1, r4, r5, asr #4
    65e4:	31570f00 	cmpcc	r7, r0, lsl #30
    65e8:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    65ec:	04ac0105 	strteq	r0, [ip], #261	; 0x105
    65f0:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    65f4:	01000029 	tsteq	r0, r9, lsr #32
    65f8:	04ac0518 	strteq	r0, [ip], #1304	; 0x518
    65fc:	b1100000 	tstlt	r0, r0
    6600:	01000028 	tsteq	r0, r8, lsr #32
    6604:	004c0518 	subeq	r0, ip, r8, lsl r5
    6608:	af110000 	svcge	0x00110000
    660c:	01000029 	tsteq	r0, r9, lsr #32
    6610:	004c051a 	subeq	r0, ip, sl, lsl r5
    6614:	12000000 	andne	r0, r0, #0
    6618:	0002f204 	andeq	pc, r2, r4, lsl #4
    661c:	2a4a1300 	bcs	128b224 <__Stack_Size+0x128ae24>
    6620:	ed010000 	stc	0, cr0, [r1, #-0]
    6624:	0000000b 	andeq	r0, r0, fp
    6628:	00003200 	andeq	r3, r0, r0, lsl #4
    662c:	279c0100 	ldrcs	r0, [ip, r0, lsl #2]
    6630:	14000005 	strne	r0, [r0], #-5
    6634:	000029c9 	andeq	r2, r0, r9, asr #19
    6638:	ac0bed01 	stcge	13, cr14, [fp], {1}
    663c:	01000004 	tsteq	r0, r4
    6640:	2f4a1550 	svccs	0x004a1550
    6644:	ed010000 	stc	0, cr0, [r1, #-0]
    6648:	00004c0b 	andeq	r4, r0, fp, lsl #24
    664c:	0026ce00 	eoreq	ip, r6, r0, lsl #28
    6650:	2eda1500 	cdpcs	5, 13, cr1, cr10, cr0, {0}
    6654:	ed010000 	stc	0, cr0, [r1, #-0]
    6658:	00004c0b 	andeq	r4, r0, fp, lsl #24
    665c:	0026ef00 	eoreq	lr, r6, r0, lsl #30
    6660:	31221500 	teqcc	r2, r0, lsl #10
    6664:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    6668:	00004c0b 	andeq	r4, r0, fp, lsl #24
    666c:	00271000 	eoreq	r1, r7, r0
    6670:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    6674:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    6678:	00004c0b 	andeq	r4, r0, fp, lsl #24
    667c:	00273100 	eoreq	r3, r7, r0, lsl #2
    6680:	2b201600 	blcs	80be88 <__Stack_Size+0x80ba88>
    6684:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    6688:	00004c0b 	andeq	r4, r0, fp, lsl #24
    668c:	00276c00 	eoreq	r6, r7, r0, lsl #24
    6690:	81130000 	tsthi	r3, r0
    6694:	01000028 	tsteq	r0, r8, lsr #32
    6698:	00000c1b 	andeq	r0, r0, fp, lsl ip
    669c:	003a0000 	eorseq	r0, sl, r0
    66a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    66a4:	000005ac 	andeq	r0, r0, ip, lsr #11
    66a8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    66ac:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    66b0:	000004ac 	andeq	r0, r0, ip, lsr #9
    66b4:	4a155001 	bmi	55a6c0 <__Stack_Size+0x55a2c0>
    66b8:	0100002f 	tsteq	r0, pc, lsr #32
    66bc:	004c0c1b 	subeq	r0, ip, fp, lsl ip
    66c0:	27960000 	ldrcs	r0, [r6, r0]
    66c4:	da150000 	ble	5466cc <__Stack_Size+0x5462cc>
    66c8:	0100002e 	tsteq	r0, lr, lsr #32
    66cc:	004c0c1b 	subeq	r0, ip, fp, lsl ip
    66d0:	27b70000 	ldrcs	r0, [r7, r0]!
    66d4:	22150000 	andscs	r0, r5, #0
    66d8:	01000031 	tsteq	r0, r1, lsr r0
    66dc:	004c0c1c 	subeq	r0, ip, ip, lsl ip
    66e0:	27d80000 	ldrbcs	r0, [r8, r0]
    66e4:	3d160000 	ldccc	0, cr0, [r6, #-0]
    66e8:	0100002e 	tsteq	r0, lr, lsr #32
    66ec:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    66f0:	27f90000 	ldrbcs	r0, [r9, r0]!
    66f4:	20160000 	andscs	r0, r6, r0
    66f8:	0100002b 	tsteq	r0, fp, lsr #32
    66fc:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    6700:	28230000 	stmdacs	r3!, {}	; <UNPREDICTABLE>
    6704:	74170000 	ldrvc	r0, [r7], #-0
    6708:	0100706d 	tsteq	r0, sp, rrx
    670c:	004c0c1e 	subeq	r0, ip, lr, lsl ip
    6710:	284d0000 	stmdacs	sp, {}^	; <UNPREDICTABLE>
    6714:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6718:	00003052 	andeq	r3, r0, r2, asr r0
    671c:	00008601 	andeq	r8, r0, r1, lsl #12
    6720:	00c80000 	sbceq	r0, r8, r0
    6724:	9c010000 	stcls	0, cr0, [r1], {-0}
    6728:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    672c:	0029c919 	eoreq	ip, r9, r9, lsl r9
    6730:	ac860100 	stfges	f0, [r6], {0}
    6734:	80000004 	andhi	r0, r0, r4
    6738:	1a000028 	bne	67e0 <__Stack_Size+0x63e0>
    673c:	00000000 	andeq	r0, r0, r0
    6740:	00001f17 	andeq	r1, r0, r7, lsl pc
    6744:	000005e8 	andeq	r0, r0, r8, ror #11
    6748:	0151011b 	cmpeq	r1, fp, lsl r1
    674c:	50011b31 	andpl	r1, r1, r1, lsr fp
    6750:	1a003101 	bne	12b5c <__Stack_Size+0x1275c>
    6754:	00000000 	andeq	r0, r0, r0
    6758:	00001f2e 	andeq	r1, r0, lr, lsr #30
    675c:	00000602 	andeq	r0, r0, r2, lsl #12
    6760:	0151011b 	cmpeq	r1, fp, lsl r1
    6764:	50011b31 	andpl	r1, r1, r1, lsr fp
    6768:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    676c:	00001a00 	andeq	r1, r0, r0, lsl #20
    6770:	1f170000 	svcne	0x00170000
    6774:	061a0000 	ldreq	r0, [sl], -r0
    6778:	011b0000 	tsteq	fp, r0
    677c:	1b310151 	blne	c46cc8 <__Stack_Size+0xc468c8>
    6780:	32015001 	andcc	r5, r1, #1
    6784:	00001c00 	andeq	r1, r0, r0, lsl #24
    6788:	1f170000 	svcne	0x00170000
    678c:	062d0000 	strteq	r0, [sp], -r0
    6790:	011b0000 	tsteq	fp, r0
    6794:	00300151 	eorseq	r0, r0, r1, asr r1
    6798:	0000001a 	andeq	r0, r0, sl, lsl r0
    679c:	001f1700 	andseq	r1, pc, r0, lsl #14
    67a0:	00064500 	andeq	r4, r6, r0, lsl #10
    67a4:	51011b00 	tstpl	r1, r0, lsl #22
    67a8:	011b3101 	tsteq	fp, r1, lsl #2
    67ac:	00340150 	eorseq	r0, r4, r0, asr r1
    67b0:	0000001a 	andeq	r0, r0, sl, lsl r0
    67b4:	001f1700 	andseq	r1, pc, r0, lsl #14
    67b8:	00065d00 	andeq	r5, r6, r0, lsl #26
    67bc:	51011b00 	tstpl	r1, r0, lsl #22
    67c0:	011b3101 	tsteq	fp, r1, lsl #2
    67c4:	00380150 	eorseq	r0, r8, r0, asr r1
    67c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    67cc:	001f1700 	andseq	r1, pc, r0, lsl #14
    67d0:	00067500 	andeq	r7, r6, r0, lsl #10
    67d4:	51011b00 	tstpl	r1, r0, lsl #22
    67d8:	011b3101 	tsteq	fp, r1, lsl #2
    67dc:	00400150 	subeq	r0, r0, r0, asr r1
    67e0:	0000001a 	andeq	r0, r0, sl, lsl r0
    67e4:	001f1700 	andseq	r1, pc, r0, lsl #14
    67e8:	00068e00 	andeq	r8, r6, r0, lsl #28
    67ec:	51011b00 	tstpl	r1, r0, lsl #22
    67f0:	011b3101 	tsteq	fp, r1, lsl #2
    67f4:	20080250 	andcs	r0, r8, r0, asr r2
    67f8:	00001a00 	andeq	r1, r0, r0, lsl #20
    67fc:	1f2e0000 	svcne	0x002e0000
    6800:	06a80000 	strteq	r0, [r8], r0
    6804:	011b0000 	tsteq	fp, r0
    6808:	1b310151 	blne	c46d54 <__Stack_Size+0xc46954>
    680c:	0a035001 	beq	da818 <__Stack_Size+0xda418>
    6810:	1d002000 	stcne	0, cr2, [r0, #-0]
    6814:	00000000 	andeq	r0, r0, r0
    6818:	00001f2e 	andeq	r1, r0, lr, lsr #30
    681c:	0151011b 	cmpeq	r1, fp, lsl r1
    6820:	18000030 	stmdane	r0, {r4, r5}
    6824:	00000c78 	andeq	r0, r0, r8, ror ip
    6828:	1684c601 	strne	ip, [r4], r1, lsl #12
    682c:	003c0800 	eorseq	r0, ip, r0, lsl #16
    6830:	9c010000 	stcls	0, cr0, [r1], {-0}
    6834:	000006e8 	andeq	r0, r0, r8, ror #13
    6838:	0029c91e 	eoreq	ip, r9, lr, lsl r9
    683c:	acc60100 	stfgee	f0, [r6], {0}
    6840:	01000004 	tsteq	r0, r4
    6844:	2b791e50 	blcs	1e4e18c <__Stack_Size+0x1e4dd8c>
    6848:	c6010000 	strgt	r0, [r1], -r0
    684c:	000006e8 	andeq	r0, r0, r8, ror #13
    6850:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    6854:	00034304 	andeq	r4, r3, r4, lsl #6
    6858:	295e1800 	ldmdbcs	lr, {fp, ip}^
    685c:	ed010000 	stc	0, cr0, [r1, #-0]
    6860:	00000000 	andeq	r0, r0, r0
    6864:	00000074 	andeq	r0, r0, r4, ror r0
    6868:	074b9c01 	strbeq	r9, [fp, -r1, lsl #24]
    686c:	c91e0000 	ldmdbgt	lr, {}	; <UNPREDICTABLE>
    6870:	01000029 	tsteq	r0, r9, lsr #32
    6874:	0004aced 	andeq	sl, r4, sp, ror #25
    6878:	1e500100 	rdfnes	f0, f0, f0
    687c:	00002d91 	muleq	r0, r1, sp
    6880:	074bed01 	strbeq	lr, [fp, -r1, lsl #26]
    6884:	51010000 	mrspl	r0, (UNDEF: 1)
    6888:	002f021f 	eoreq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    688c:	4cef0100 	stfmie	f0, [pc]	; 6894 <__Stack_Size+0x6494>
    6890:	5b000000 	blpl	6898 <__Stack_Size+0x6498>
    6894:	1f000029 	svcne	0x00000029
    6898:	00002b20 	andeq	r2, r0, r0, lsr #22
    689c:	004cef01 	subeq	lr, ip, r1, lsl #30
    68a0:	297a0000 	ldmdbcs	sl!, {}^	; <UNPREDICTABLE>
    68a4:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
    68a8:	01000030 	tsteq	r0, r0, lsr r0
    68ac:	00004cef 	andeq	r4, r0, pc, ror #25
    68b0:	0029a400 	eoreq	sl, r9, r0, lsl #8
    68b4:	04120000 	ldreq	r0, [r2], #-0
    68b8:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    68bc:	002a2620 	eoreq	r2, sl, r0, lsr #12
    68c0:	01480100 	mrseq	r0, (UNDEF: 88)
    68c4:	00000000 	andeq	r0, r0, r0
    68c8:	00000088 	andeq	r0, r0, r8, lsl #1
    68cc:	07b49c01 	ldreq	r9, [r4, r1, lsl #24]!
    68d0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    68d4:	01000029 	tsteq	r0, r9, lsr #32
    68d8:	04ac0148 	strteq	r0, [ip], #328	; 0x148
    68dc:	50010000 	andpl	r0, r1, r0
    68e0:	002d9114 	eoreq	r9, sp, r4, lsl r1
    68e4:	01480100 	mrseq	r0, (UNDEF: 88)
    68e8:	0000074b 	andeq	r0, r0, fp, asr #14
    68ec:	02165101 	andseq	r5, r6, #1073741824	; 0x40000000
    68f0:	0100002f 	tsteq	r0, pc, lsr #32
    68f4:	004c014a 	subeq	r0, ip, sl, asr #2
    68f8:	29e00000 	stmibcs	r0!, {}^	; <UNPREDICTABLE>
    68fc:	20160000 	andscs	r0, r6, r0
    6900:	0100002b 	tsteq	r0, fp, lsr #32
    6904:	004c014a 	subeq	r0, ip, sl, asr #2
    6908:	29ff0000 	ldmibcs	pc!, {}^	; <UNPREDICTABLE>
    690c:	f5160000 			; <UNDEFINED> instruction: 0xf5160000
    6910:	01000030 	tsteq	r0, r0, lsr r0
    6914:	004c014a 	subeq	r0, ip, sl, asr #2
    6918:	2a600000 	bcs	1806920 <__Stack_Size+0x1806520>
    691c:	20000000 	andcs	r0, r0, r0
    6920:	00002ab2 			; <UNDEFINED> instruction: 0x00002ab2
    6924:	0001a401 	andeq	sl, r1, r1, lsl #8
    6928:	84000000 	strhi	r0, [r0], #-0
    692c:	01000000 	mrseq	r0, (UNDEF: 0)
    6930:	0008179c 	muleq	r8, ip, r7
    6934:	29c91400 	stmibcs	r9, {sl, ip}^
    6938:	a4010000 	strge	r0, [r1], #-0
    693c:	0004ac01 	andeq	sl, r4, r1, lsl #24
    6940:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6944:	00002d91 	muleq	r0, r1, sp
    6948:	4b01a401 	blmi	6f954 <__Stack_Size+0x6f554>
    694c:	01000007 	tsteq	r0, r7
    6950:	2f021651 	svccs	0x00021651
    6954:	a6010000 	strge	r0, [r1], -r0
    6958:	00004c01 	andeq	r4, r0, r1, lsl #24
    695c:	002a9500 	eoreq	r9, sl, r0, lsl #10
    6960:	2b201600 	blcs	80c168 <__Stack_Size+0x80bd68>
    6964:	a6010000 	strge	r0, [r1], -r0
    6968:	00004c01 	andeq	r4, r0, r1, lsl #24
    696c:	002ab400 	eoreq	fp, sl, r0, lsl #8
    6970:	30f51600 	rscscc	r1, r5, r0, lsl #12
    6974:	a6010000 	strge	r0, [r1], -r0
    6978:	00004c01 	andeq	r4, r0, r1, lsl #24
    697c:	002b1500 	eoreq	r1, fp, r0, lsl #10
    6980:	4a200000 	bmi	806988 <__Stack_Size+0x806588>
    6984:	0100002d 	tsteq	r0, sp, lsr #32
    6988:	00000200 	andeq	r0, r0, r0, lsl #4
    698c:	00680000 	rsbeq	r0, r8, r0
    6990:	9c010000 	stcls	0, cr0, [r1], {-0}
    6994:	0000087c 	andeq	r0, r0, ip, ror r8
    6998:	0029c914 	eoreq	ip, r9, r4, lsl r9
    699c:	02000100 	andeq	r0, r0, #0, 2
    69a0:	000004ac 	andeq	r0, r0, ip, lsr #9
    69a4:	91155001 	tstls	r5, r1
    69a8:	0100002d 	tsteq	r0, sp, lsr #32
    69ac:	074b0200 	strbeq	r0, [fp, -r0, lsl #4]
    69b0:	2b4a0000 	blcs	12869b8 <__Stack_Size+0x12865b8>
    69b4:	02160000 	andseq	r0, r6, #0
    69b8:	0100002f 	tsteq	r0, pc, lsr #32
    69bc:	004c0202 	subeq	r0, ip, r2, lsl #4
    69c0:	2b6b0000 	blcs	1ac69c8 <__Stack_Size+0x1ac65c8>
    69c4:	20160000 	andscs	r0, r6, r0
    69c8:	0100002b 	tsteq	r0, fp, lsr #32
    69cc:	004c0202 	subeq	r0, ip, r2, lsl #4
    69d0:	2b8a0000 	blcs	fe2869d8 <SCS_BASE+0x1e2789d8>
    69d4:	f5160000 			; <UNDEFINED> instruction: 0xf5160000
    69d8:	01000030 	tsteq	r0, r0, lsr r0
    69dc:	004c0202 	subeq	r0, ip, r2, lsl #4
    69e0:	2bb40000 	blcs	fed069e8 <SCS_BASE+0x1ecf89e8>
    69e4:	20000000 	andcs	r0, r0, r0
    69e8:	00002f7f 	andeq	r2, r0, pc, ror pc
    69ec:	0002d101 	andeq	sp, r2, r1, lsl #2
    69f0:	22000000 	andcs	r0, r0, #0
    69f4:	01000000 	mrseq	r0, (UNDEF: 0)
    69f8:	0008af9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    69fc:	29c91400 	stmibcs	r9, {sl, ip}^
    6a00:	d1010000 	mrsle	r0, (UNDEF: 1)
    6a04:	0004ac02 	andeq	sl, r4, r2, lsl #24
    6a08:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6a0c:	00002b0d 	andeq	r2, r0, sp, lsl #22
    6a10:	af02d101 	svcge	0x0002d101
    6a14:	01000008 	tsteq	r0, r8
    6a18:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    6a1c:	0000046f 	andeq	r0, r0, pc, ror #8
    6a20:	00300f20 	eorseq	r0, r0, r0, lsr #30
    6a24:	02ee0100 	rsceq	r0, lr, #0, 2
    6a28:	00000000 	andeq	r0, r0, r0
    6a2c:	00000012 	andeq	r0, r0, r2, lsl r0
    6a30:	08da9c01 	ldmeq	sl, {r0, sl, fp, ip, pc}^
    6a34:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    6a38:	0100002b 	tsteq	r0, fp, lsr #32
    6a3c:	06e802ee 	strbteq	r0, [r8], lr, ror #5
    6a40:	50010000 	andpl	r0, r1, r0
    6a44:	291a2000 	ldmdbcs	sl, {sp}
    6a48:	00010000 	andeq	r0, r1, r0
    6a4c:	00000003 	andeq	r0, r0, r3
    6a50:	00001400 	andeq	r1, r0, r0, lsl #8
    6a54:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    6a58:	14000008 	strne	r0, [r0], #-8
    6a5c:	00002d91 	muleq	r0, r1, sp
    6a60:	4b030001 	blmi	c6a6c <__Stack_Size+0xc666c>
    6a64:	01000007 	tsteq	r0, r7
    6a68:	be200050 	mcrlt	0, 1, r0, cr0, cr0, {2}
    6a6c:	01000027 	tsteq	r0, r7, lsr #32
    6a70:	00000315 	andeq	r0, r0, r5, lsl r3
    6a74:	00100000 	andseq	r0, r0, r0
    6a78:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a7c:	00000924 	andeq	r0, r0, r4, lsr #18
    6a80:	002cf814 	eoreq	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    6a84:	03150100 	tsteq	r5, #0, 2
    6a88:	00000924 	andeq	r0, r0, r4, lsr #18
    6a8c:	12005001 	andne	r5, r0, #1
    6a90:	00040704 	andeq	r0, r4, r4, lsl #14
    6a94:	308a2000 	addcc	r2, sl, r0
    6a98:	27010000 	strcs	r0, [r1, -r0]
    6a9c:	00000003 	andeq	r0, r0, r3
    6aa0:	00001200 	andeq	r1, r0, r0, lsl #4
    6aa4:	4f9c0100 	svcmi	0x009c0100
    6aa8:	14000009 	strne	r0, [r0], #-9
    6aac:	00002b0d 	andeq	r2, r0, sp, lsl #22
    6ab0:	af032701 	svcge	0x00032701
    6ab4:	01000008 	tsteq	r0, r8
    6ab8:	e7200050 			; <UNDEFINED> instruction: 0xe7200050
    6abc:	01000004 	tsteq	r0, r4
    6ac0:	16c0033c 			; <UNDEFINED> instruction: 0x16c0033c
    6ac4:	00180800 	andseq	r0, r8, r0, lsl #16
    6ac8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6acc:	00000982 	andeq	r0, r0, r2, lsl #19
    6ad0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6ad4:	033c0100 	teqeq	ip, #0, 2
    6ad8:	000004ac 	andeq	r0, r0, ip, lsr #9
    6adc:	7c145001 	ldcvc	0, cr5, [r4], {1}
    6ae0:	0100001a 	tsteq	r0, sl, lsl r0
    6ae4:	00cf033c 	sbceq	r0, pc, ip, lsr r3	; <UNPREDICTABLE>
    6ae8:	51010000 	mrspl	r0, (UNDEF: 1)
    6aec:	2f592000 	svccs	0x00592000
    6af0:	57010000 	strpl	r0, [r1, -r0]
    6af4:	00000003 	andeq	r0, r0, r3
    6af8:	00001c00 	andeq	r1, r0, r0, lsl #24
    6afc:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    6b00:	14000009 	strne	r0, [r0], #-9
    6b04:	000029c9 	andeq	r2, r0, r9, asr #19
    6b08:	ac035701 	stcge	7, cr5, [r3], {1}
    6b0c:	01000004 	tsteq	r0, r4
    6b10:	1a7c1450 	bne	1f0bc58 <__Stack_Size+0x1f0b858>
    6b14:	57010000 	strpl	r0, [r1, -r0]
    6b18:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6b1c:	00510100 	subseq	r0, r1, r0, lsl #2
    6b20:	00088820 	andeq	r8, r8, r0, lsr #16
    6b24:	037d0100 	cmneq	sp, #0, 2
    6b28:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
    6b2c:	00000012 	andeq	r0, r0, r2, lsl r0
    6b30:	09f89c01 	ldmibeq	r8!, {r0, sl, fp, ip, pc}^
    6b34:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6b38:	01000029 	tsteq	r0, r9, lsr #32
    6b3c:	04ac037d 	strteq	r0, [ip], #893	; 0x37d
    6b40:	50010000 	andpl	r0, r1, r0
    6b44:	0030fc15 	eorseq	pc, r0, r5, lsl ip	; <UNPREDICTABLE>
    6b48:	037d0100 	cmneq	sp, #0, 2
    6b4c:	0000004c 	andeq	r0, r0, ip, asr #32
    6b50:	00002bde 	ldrdeq	r2, [r0], -lr
    6b54:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6b58:	037d0100 	cmneq	sp, #0, 2
    6b5c:	000000cf 	andeq	r0, r0, pc, asr #1
    6b60:	20005201 	andcs	r5, r0, r1, lsl #4
    6b64:	00002c54 	andeq	r2, r0, r4, asr ip
    6b68:	0003a001 	andeq	sl, r3, r1
    6b6c:	04000000 	streq	r0, [r0], #-0
    6b70:	01000000 	mrseq	r0, (UNDEF: 0)
    6b74:	000a2b9c 	muleq	sl, ip, fp
    6b78:	29c91400 	stmibcs	r9, {sl, ip}^
    6b7c:	a0010000 	andge	r0, r1, r0
    6b80:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6b84:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6b88:	00002e2d 	andeq	r2, r0, sp, lsr #28
    6b8c:	4c03a001 	stcmi	0, cr10, [r3], {1}
    6b90:	01000000 	mrseq	r0, (UNDEF: 0)
    6b94:	ea200051 	b	806ce0 <__Stack_Size+0x8068e0>
    6b98:	0100002a 	tsteq	r0, sl, lsr #32
    6b9c:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
    6ba0:	00080000 	andeq	r0, r8, r0
    6ba4:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ba8:	00000a6e 	andeq	r0, r0, lr, ror #20
    6bac:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6bb0:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6bb4:	000004ac 	andeq	r0, r0, ip, lsr #9
    6bb8:	1f145001 	svcne	0x00145001
    6bbc:	0100002c 	tsteq	r0, ip, lsr #32
    6bc0:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    6bc4:	51010000 	mrspl	r0, (UNDEF: 1)
    6bc8:	002a8f15 	eoreq	r8, sl, r5, lsl pc
    6bcc:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6bd0:	0000004c 	andeq	r0, r0, ip, asr #32
    6bd4:	00002c18 	andeq	r2, r0, r8, lsl ip
    6bd8:	30042000 	andcc	r2, r4, r0
    6bdc:	dc010000 	stcle	0, cr0, [r1], {-0}
    6be0:	00000003 	andeq	r0, r0, r3
    6be4:	00001200 	andeq	r1, r0, r0, lsl #4
    6be8:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    6bec:	1400000a 	strne	r0, [r0], #-10
    6bf0:	000029c9 	andeq	r2, r0, r9, asr #19
    6bf4:	ac03dc01 	stcge	12, cr13, [r3], {1}
    6bf8:	01000004 	tsteq	r0, r4
    6bfc:	312f1550 	teqcc	pc, r0, asr r5	; <UNPREDICTABLE>
    6c00:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c04:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c08:	002c3900 	eoreq	r3, ip, r0, lsl #18
    6c0c:	1a7c1400 	bne	1f0bc14 <__Stack_Size+0x1f0b814>
    6c10:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c14:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6c18:	00520100 	subseq	r0, r2, r0, lsl #2
    6c1c:	002e9220 	eoreq	r9, lr, r0, lsr #4
    6c20:	03f80100 	mvnseq	r0, #0, 2
    6c24:	00000000 	andeq	r0, r0, r0
    6c28:	0000000e 	andeq	r0, r0, lr
    6c2c:	0ad69c01 	beq	ff5adc38 <SCS_BASE+0x1f59fc38>
    6c30:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c34:	01000029 	tsteq	r0, r9, lsr #32
    6c38:	04ac03f8 	strteq	r0, [ip], #1016	; 0x3f8
    6c3c:	50010000 	andpl	r0, r1, r0
    6c40:	2ace2000 	bcs	ff38ec48 <SCS_BASE+0x1f380c48>
    6c44:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6c48:	00000004 	andeq	r0, r0, r4
    6c4c:	00001a00 	andeq	r1, r0, r0, lsl #20
    6c50:	3f9c0100 	svccc	0x009c0100
    6c54:	1400000b 	strne	r0, [r0], #-11
    6c58:	000029c9 	andeq	r2, r0, r9, asr #19
    6c5c:	ac040e01 	stcge	14, cr0, [r4], {1}
    6c60:	01000004 	tsteq	r0, r4
    6c64:	28b11550 	ldmcs	r1!, {r4, r6, r8, sl, ip}
    6c68:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6c6c:	00004c04 	andeq	r4, r0, r4, lsl #24
    6c70:	002c7300 	eoreq	r7, ip, r0, lsl #6
    6c74:	047a2100 	ldrbteq	r2, [sl], #-256	; 0x100
    6c78:	00000000 	andeq	r0, r0, r0
    6c7c:	000e0000 	andeq	r0, lr, r0
    6c80:	15010000 	strne	r0, [r1, #-0]
    6c84:	04932204 	ldreq	r2, [r3], #516	; 0x204
    6c88:	2c730000 	ldclcs	0, cr0, [r3], #-0
    6c8c:	87230000 	strhi	r0, [r3, -r0]!
    6c90:	01000004 	tsteq	r0, r4
    6c94:	00002450 	andeq	r2, r0, r0, asr r4
    6c98:	000e0000 	andeq	r0, lr, r0
    6c9c:	9f250000 	svcls	0x00250000
    6ca0:	94000004 	strls	r0, [r0], #-4
    6ca4:	0000002c 	andeq	r0, r0, ip, lsr #32
    6ca8:	9e200000 	cdpls	0, 2, cr0, cr0, cr0, {0}
    6cac:	0100002f 	tsteq	r0, pc, lsr #32
    6cb0:	0000042d 	andeq	r0, r0, sp, lsr #8
    6cb4:	00340000 	eorseq	r0, r4, r0
    6cb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6cbc:	00000bee 	andeq	r0, r0, lr, ror #23
    6cc0:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6cc4:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6cc8:	000004ac 	andeq	r0, r0, ip, lsr #9
    6ccc:	00002cc9 	andeq	r2, r0, r9, asr #25
    6cd0:	002cb815 	eoreq	fp, ip, r5, lsl r8
    6cd4:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6cd8:	0000004c 	andeq	r0, r0, ip, asr #32
    6cdc:	00002cfd 	strdeq	r2, [r0], -sp
    6ce0:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    6ce4:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    6ce8:	0000004c 	andeq	r0, r0, ip, asr #32
    6cec:	00002d1e 	andeq	r2, r0, lr, lsl sp
    6cf0:	00312615 	eorseq	r2, r1, r5, lsl r6
    6cf4:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    6cf8:	0000004c 	andeq	r0, r0, ip, asr #32
    6cfc:	00002d3f 	andeq	r2, r0, pc, lsr sp
    6d00:	00047a26 	andeq	r7, r4, r6, lsr #20
    6d04:	00000000 	andeq	r0, r0, r0
    6d08:	00000e00 	andeq	r0, r0, r0, lsl #28
    6d0c:	04410100 	strbeq	r0, [r1], #-256	; 0x100
    6d10:	00000bcb 	andeq	r0, r0, fp, asr #23
    6d14:	00049323 	andeq	r9, r4, r3, lsr #6
    6d18:	23550100 	cmpcs	r5, #0, 2
    6d1c:	00000487 	andeq	r0, r0, r7, lsl #9
    6d20:	00245401 	eoreq	r5, r4, r1, lsl #8
    6d24:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6d28:	25000000 	strcs	r0, [r0, #-0]
    6d2c:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6d30:	00002d79 	andeq	r2, r0, r9, ror sp
    6d34:	001a0000 	andseq	r0, sl, r0
    6d38:	27000000 	strcs	r0, [r0, -r0]
    6d3c:	e4000005 	str	r0, [r0], #-5
    6d40:	1b00000b 	blne	6d74 <__Stack_Size+0x6974>
    6d44:	31015201 	tstcc	r1, r1, lsl #4
    6d48:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6d4c:	27000074 	smlsdxcs	r0, r4, r0, r0
    6d50:	00000000 	andeq	r0, r0, r0
    6d54:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    6d58:	2dfe2000 	ldclcs	0, cr2, [lr]
    6d5c:	b1010000 	mrslt	r0, (UNDEF: 1)
    6d60:	00000004 	andeq	r0, r0, r4
    6d64:	00001400 	andeq	r1, r0, r0, lsl #8
    6d68:	519c0100 	orrspl	r0, ip, r0, lsl #2
    6d6c:	1400000c 	strne	r0, [r0], #-12
    6d70:	000029c9 	andeq	r2, r0, r9, asr #19
    6d74:	ac04b101 	stfged	f3, [r4], {1}
    6d78:	01000004 	tsteq	r0, r4
    6d7c:	28c81550 	stmiacs	r8, {r4, r6, r8, sl, ip}^
    6d80:	b1010000 	mrslt	r0, (UNDEF: 1)
    6d84:	00004c04 	andeq	r4, r0, r4, lsl #24
    6d88:	002da300 	eoreq	sl, sp, r0, lsl #6
    6d8c:	30c31400 	sbccc	r1, r3, r0, lsl #8
    6d90:	b1010000 	mrslt	r0, (UNDEF: 1)
    6d94:	00004c04 	andeq	r4, r0, r4, lsl #24
    6d98:	15520100 	ldrbne	r0, [r2, #-256]	; 0x100
    6d9c:	00002da2 	andeq	r2, r0, r2, lsr #27
    6da0:	4c04b201 	sfmmi	f3, 1, [r4], {1}
    6da4:	c4000000 	strgt	r0, [r0], #-0
    6da8:	1600002d 	strne	r0, [r0], -sp, lsr #32
    6dac:	000029af 	andeq	r2, r0, pc, lsr #19
    6db0:	4c04b401 	cfstrsmi	mvf11, [r4], {1}
    6db4:	e5000000 	str	r0, [r0, #-0]
    6db8:	0000002d 	andeq	r0, r0, sp, lsr #32
    6dbc:	002eea20 	eoreq	lr, lr, r0, lsr #20
    6dc0:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6dc4:	00000000 	andeq	r0, r0, r0
    6dc8:	0000001a 	andeq	r0, r0, sl, lsl r0
    6dcc:	0cc89c01 	stcleq	12, cr9, [r8], {1}
    6dd0:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6dd4:	01000029 	tsteq	r0, r9, lsr #32
    6dd8:	04ac045b 	strteq	r0, [ip], #1115	; 0x45b
    6ddc:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    6de0:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
    6de4:	01000028 	tsteq	r0, r8, lsr #32
    6de8:	004c045b 	subeq	r0, ip, fp, asr r4
    6dec:	2e320000 	cdpcs	0, 3, cr0, cr2, cr0, {0}
    6df0:	c3150000 	tstgt	r5, #0
    6df4:	01000030 	tsteq	r0, r0, lsr r0
    6df8:	004c045b 	subeq	r0, ip, fp, asr r4
    6dfc:	2e530000 	cdpcs	0, 5, cr0, cr3, cr0, {0}
    6e00:	a2150000 	andsge	r0, r5, #0
    6e04:	0100002d 	tsteq	r0, sp, lsr #32
    6e08:	004c045c 	subeq	r0, ip, ip, asr r4
    6e0c:	2e740000 	cdpcs	0, 7, cr0, cr4, cr0, {0}
    6e10:	af160000 	svcge	0x00160000
    6e14:	01000029 	tsteq	r0, r9, lsr #32
    6e18:	004c045e 	subeq	r0, ip, lr, asr r4
    6e1c:	2e950000 	cdpcs	0, 9, cr0, cr5, cr0, {0}
    6e20:	00280000 	eoreq	r0, r8, r0
    6e24:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    6e28:	1b00000b 	blne	6e5c <__Stack_Size+0x6a5c>
    6e2c:	74025001 	strvc	r5, [r2], #-1
    6e30:	20000000 	andcs	r0, r0, r0
    6e34:	00002a32 	andeq	r2, r0, r2, lsr sl
    6e38:	00048d01 	andeq	r8, r4, r1, lsl #26
    6e3c:	14000000 	strne	r0, [r0], #-0
    6e40:	01000000 	mrseq	r0, (UNDEF: 0)
    6e44:	000d2f9c 	muleq	sp, ip, pc	; <UNPREDICTABLE>
    6e48:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    6e4c:	8d010000 	stchi	0, cr0, [r1, #-0]
    6e50:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6e54:	002ed200 	eoreq	sp, lr, r0, lsl #4
    6e58:	28c81500 	stmiacs	r8, {r8, sl, ip}^
    6e5c:	8d010000 	stchi	0, cr0, [r1, #-0]
    6e60:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e64:	002ef000 	eoreq	pc, lr, r0
    6e68:	30c31500 	sbccc	r1, r3, r0, lsl #10
    6e6c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6e70:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e74:	002f1100 	eoreq	r1, pc, r0, lsl #2
    6e78:	2da21500 	cfstr32cs	mvfx1, [r2]
    6e7c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6e80:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e84:	002f3200 	eoreq	r3, pc, r0, lsl #4
    6e88:	00002800 	andeq	r2, r0, r0, lsl #16
    6e8c:	0bee0000 	bleq	ffb86e94 <SCS_BASE+0x1fb78e94>
    6e90:	011b0000 	tsteq	fp, r0
    6e94:	00740250 	rsbseq	r0, r4, r0, asr r2
    6e98:	4d200000 	stcmi	0, cr0, [r0, #-0]
    6e9c:	0100000c 	tsteq	r0, ip
    6ea0:	16ea04d6 	usatne	r0, #10, r6, asr #9
    6ea4:	00060800 	andeq	r0, r6, r0, lsl #16
    6ea8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6eac:	00000d70 	andeq	r0, r0, r0, ror sp
    6eb0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6eb4:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6eb8:	000004ac 	andeq	r0, r0, ip, lsr #9
    6ebc:	b4145001 	ldrlt	r5, [r4], #-1
    6ec0:	0100002e 	tsteq	r0, lr, lsr #32
    6ec4:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    6ec8:	51010000 	mrspl	r0, (UNDEF: 1)
    6ecc:	002bf114 	eoreq	pc, fp, r4, lsl r1	; <UNPREDICTABLE>
    6ed0:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6ed4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ed8:	20005201 	andcs	r5, r0, r1, lsl #4
    6edc:	00002d14 	andeq	r2, r0, r4, lsl sp
    6ee0:	0004f201 	andeq	pc, r4, r1, lsl #4
    6ee4:	10000000 	andne	r0, r0, r0
    6ee8:	01000000 	mrseq	r0, (UNDEF: 0)
    6eec:	000db59c 	muleq	sp, ip, r5
    6ef0:	29c91400 	stmibcs	r9, {sl, ip}^
    6ef4:	f2010000 	vhadd.s8	d0, d1, d0
    6ef8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6efc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6f00:	0000057c 	andeq	r0, r0, ip, ror r5
    6f04:	4c04f201 	sfmmi	f7, 1, [r4], {1}
    6f08:	53000000 	movwpl	r0, #0
    6f0c:	1600002f 	strne	r0, [r0], -pc, lsr #32
    6f10:	00002a1f 	andeq	r2, r0, pc, lsl sl
    6f14:	4c04f401 	cfstrsmi	mvf15, [r4], {1}
    6f18:	74000000 	strvc	r0, [r0], #-0
    6f1c:	0000002f 	andeq	r0, r0, pc, lsr #32
    6f20:	00047a29 	andeq	r7, r4, r9, lsr #20
    6f24:	00000000 	andeq	r0, r0, r0
    6f28:	00001000 	andeq	r1, r0, r0
    6f2c:	e29c0100 	adds	r0, ip, #0, 2
    6f30:	2300000d 	movwcs	r0, #13
    6f34:	00000487 	andeq	r0, r0, r7, lsl #9
    6f38:	93225001 	teqls	r2, #1
    6f3c:	a9000004 	stmdbge	r0, {r2}
    6f40:	2500002f 	strcs	r0, [r0, #-47]	; 0x2f
    6f44:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6f48:	00002fca 	andeq	r2, r0, sl, asr #31
    6f4c:	2c7a2000 	ldclcs	0, cr2, [sl], #-0
    6f50:	45010000 	strmi	r0, [r1, #-0]
    6f54:	00000005 	andeq	r0, r0, r5
    6f58:	00003c00 	andeq	r3, r0, r0, lsl #24
    6f5c:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    6f60:	1400000e 	strne	r0, [r0], #-14
    6f64:	000029c9 	andeq	r2, r0, r9, asr #19
    6f68:	ac054501 	cfstr32ge	mvfx4, [r5], {1}
    6f6c:	01000004 	tsteq	r0, r4
    6f70:	2bc51550 	blcs	ff14c4b8 <SCS_BASE+0x1f13e4b8>
    6f74:	45010000 	strmi	r0, [r1, #-0]
    6f78:	00004c05 	andeq	r4, r0, r5, lsl #24
    6f7c:	002fff00 	eoreq	pc, pc, r0, lsl #30
    6f80:	297f1500 	ldmdbcs	pc!, {r8, sl, ip}^	; <UNPREDICTABLE>
    6f84:	46010000 	strmi	r0, [r1], -r0
    6f88:	00004c05 	andeq	r4, r0, r5, lsl #24
    6f8c:	00302000 	eorseq	r2, r0, r0
    6f90:	29df1500 	ldmibcs	pc, {r8, sl, ip}^	; <UNPREDICTABLE>
    6f94:	46010000 	strmi	r0, [r1], -r0
    6f98:	00004c05 	andeq	r4, r0, r5, lsl #24
    6f9c:	00304100 	eorseq	r4, r0, r0, lsl #2
    6fa0:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    6fa4:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    6fa8:	00004c05 	andeq	r4, r0, r5, lsl #24
    6fac:	00306200 	eorseq	r6, r0, r0, lsl #4
    6fb0:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    6fb4:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    6fb8:	00004c05 	andeq	r4, r0, r5, lsl #24
    6fbc:	00309700 	eorseq	r9, r0, r0, lsl #14
    6fc0:	2b201600 	blcs	80c7c8 <__Stack_Size+0x80c3c8>
    6fc4:	4a010000 	bmi	46fcc <__Stack_Size+0x46bcc>
    6fc8:	00004c05 	andeq	r4, r0, r5, lsl #24
    6fcc:	0030c100 	eorseq	ip, r0, r0, lsl #2
    6fd0:	26200000 	strtcs	r0, [r0], -r0
    6fd4:	01000030 	tsteq	r0, r0, lsr r0
    6fd8:	0000057f 	andeq	r0, r0, pc, ror r5
    6fdc:	00100000 	andseq	r0, r0, r0
    6fe0:	9c010000 	stcls	0, cr0, [r1], {-0}
    6fe4:	00000eac 	andeq	r0, r0, ip, lsr #29
    6fe8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6fec:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6ef4 <__Stack_Size+0x6af4>
    6ff0:	000004ac 	andeq	r0, r0, ip, lsr #9
    6ff4:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    6ff8:	01000029 	tsteq	r0, r9, lsr #32
    6ffc:	004c057f 	subeq	r0, ip, pc, ror r5
    7000:	30eb0000 	rsccc	r0, fp, r0
    7004:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7008:	0100002e 	tsteq	r0, lr, lsr #32
    700c:	004c0581 	subeq	r0, ip, r1, lsl #11
    7010:	310c0000 	mrscc	r0, (UNDEF: 12)
    7014:	20000000 	andcs	r0, r0, r0
    7018:	00002906 	andeq	r2, r0, r6, lsl #18
    701c:	0005a101 	andeq	sl, r5, r1, lsl #2
    7020:	14000000 	strne	r0, [r0], #-0
    7024:	01000000 	mrseq	r0, (UNDEF: 0)
    7028:	000ef19c 	muleq	lr, ip, r1
    702c:	29c91400 	stmibcs	r9, {sl, ip}^
    7030:	a1010000 	mrsge	r0, (UNDEF: 1)
    7034:	0004ac05 	andeq	sl, r4, r5, lsl #24
    7038:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    703c:	000029ce 	andeq	r2, r0, lr, asr #19
    7040:	4c05a101 	stfmid	f2, [r5], {1}
    7044:	41000000 	mrsmi	r0, (UNDEF: 0)
    7048:	16000031 			; <UNDEFINED> instruction: 0x16000031
    704c:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7050:	4c05a301 	stcmi	3, cr10, [r5], {1}
    7054:	62000000 	andvs	r0, r0, #0
    7058:	00000031 	andeq	r0, r0, r1, lsr r0
    705c:	00310320 	eorseq	r0, r1, r0, lsr #6
    7060:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7064:	00000000 	andeq	r0, r0, r0
    7068:	00000010 	andeq	r0, r0, r0, lsl r0
    706c:	0f369c01 	svceq	0x00369c01
    7070:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7074:	01000029 	tsteq	r0, r9, lsr #32
    7078:	04ac05c3 	strteq	r0, [ip], #1475	; 0x5c3
    707c:	50010000 	andpl	r0, r1, r0
    7080:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    7084:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7088:	0000004c 	andeq	r0, r0, ip, asr #32
    708c:	00003197 	muleq	r0, r7, r1
    7090:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7094:	05c50100 	strbeq	r0, [r5, #256]	; 0x100
    7098:	0000004c 	andeq	r0, r0, ip, asr #32
    709c:	000031b8 			; <UNDEFINED> instruction: 0x000031b8
    70a0:	2d562000 	ldclcs	0, cr2, [r6, #-0]
    70a4:	e5010000 	str	r0, [r1, #-0]
    70a8:	00000005 	andeq	r0, r0, r5
    70ac:	00001400 	andeq	r1, r0, r0, lsl #8
    70b0:	7b9c0100 	blvc	fe7074b8 <SCS_BASE+0x1e6f94b8>
    70b4:	1400000f 	strne	r0, [r0], #-15
    70b8:	000029c9 	andeq	r2, r0, r9, asr #19
    70bc:	ac05e501 	cfstr32ge	mvfx14, [r5], {1}
    70c0:	01000004 	tsteq	r0, r4
    70c4:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    70c8:	e5010000 	str	r0, [r1, #-0]
    70cc:	00004c05 	andeq	r4, r0, r5, lsl #24
    70d0:	0031ed00 	eorseq	lr, r1, r0, lsl #26
    70d4:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    70d8:	e7010000 	str	r0, [r1, -r0]
    70dc:	00004c05 	andeq	r4, r0, r5, lsl #24
    70e0:	00320e00 	eorseq	r0, r2, r0, lsl #28
    70e4:	f8200000 			; <UNDEFINED> instruction: 0xf8200000
    70e8:	0100002a 	tsteq	r0, sl, lsr #32
    70ec:	00000602 	andeq	r0, r0, r2, lsl #12
    70f0:	00180000 	andseq	r0, r8, r0
    70f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    70f8:	00000fae 	andeq	r0, r0, lr, lsr #31
    70fc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7100:	06020100 	streq	r0, [r2], -r0, lsl #2
    7104:	000004ac 	andeq	r0, r0, ip, lsr #9
    7108:	7c145001 	ldcvc	0, cr5, [r4], {1}
    710c:	0100001a 	tsteq	r0, sl, lsl r0
    7110:	00cf0602 	sbceq	r0, pc, r2, lsl #12
    7114:	51010000 	mrspl	r0, (UNDEF: 1)
    7118:	2e5b2000 	cdpcs	0, 5, cr2, cr11, cr0, {0}
    711c:	1d010000 	stcne	0, cr0, [r1, #-0]
    7120:	00000006 	andeq	r0, r0, r6
    7124:	00001800 	andeq	r1, r0, r0, lsl #16
    7128:	e19c0100 	orrs	r0, ip, r0, lsl #2
    712c:	1400000f 	strne	r0, [r0], #-15
    7130:	000029c9 	andeq	r2, r0, r9, asr #19
    7134:	ac061d01 	stcge	13, cr1, [r6], {1}
    7138:	01000004 	tsteq	r0, r4
    713c:	1a7c1450 	bne	1f0c284 <__Stack_Size+0x1f0be84>
    7140:	1d010000 	stcne	0, cr0, [r1, #-0]
    7144:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7148:	00510100 	subseq	r0, r1, r0, lsl #2
    714c:	00294320 	eoreq	r4, r9, r0, lsr #6
    7150:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    7154:	00000000 	andeq	r0, r0, r0
    7158:	00000018 	andeq	r0, r0, r8, lsl r0
    715c:	10149c01 	andsne	r9, r4, r1, lsl #24
    7160:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7164:	01000029 	tsteq	r0, r9, lsr #32
    7168:	04ac0639 	strteq	r0, [ip], #1593	; 0x639
    716c:	50010000 	andpl	r0, r1, r0
    7170:	001a7c14 	andseq	r7, sl, r4, lsl ip
    7174:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    7178:	000000cf 	andeq	r0, r0, pc, asr #1
    717c:	20005101 	andcs	r5, r0, r1, lsl #2
    7180:	00002e69 	andeq	r2, r0, r9, ror #28
    7184:	00065501 	andeq	r5, r6, r1, lsl #10
    7188:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    718c:	01000000 	mrseq	r0, (UNDEF: 0)
    7190:	0010479c 	mulseq	r0, ip, r7
    7194:	29c91400 	stmibcs	r9, {sl, ip}^
    7198:	55010000 	strpl	r0, [r1, #-0]
    719c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    71a0:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    71a4:	00001a7c 	andeq	r1, r0, ip, ror sl
    71a8:	cf065501 	svcgt	0x00065501
    71ac:	01000000 	mrseq	r0, (UNDEF: 0)
    71b0:	6a200051 	bvs	8072fc <__Stack_Size+0x806efc>
    71b4:	01000029 	tsteq	r0, r9, lsr #32
    71b8:	00000674 	andeq	r0, r0, r4, ror r6
    71bc:	00100000 	andseq	r0, r0, r0
    71c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    71c4:	0000108c 	andeq	r1, r0, ip, lsl #1
    71c8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    71cc:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    71d0:	000004ac 	andeq	r0, r0, ip, lsr #9
    71d4:	2b155001 	blcs	55b1e0 <__Stack_Size+0x55ade0>
    71d8:	01000028 	tsteq	r0, r8, lsr #32
    71dc:	004c0674 	subeq	r0, ip, r4, ror r6
    71e0:	32430000 	subcc	r0, r3, #0
    71e4:	3d160000 	ldccc	0, cr0, [r6, #-0]
    71e8:	0100002e 	tsteq	r0, lr, lsr #32
    71ec:	004c0676 	subeq	r0, ip, r6, ror r6
    71f0:	32640000 	rsbcc	r0, r4, #0
    71f4:	20000000 	andcs	r0, r0, r0
    71f8:	000028f1 	strdeq	r2, [r0], -r1
    71fc:	00069501 	andeq	r9, r6, r1, lsl #10
    7200:	14000000 	strne	r0, [r0], #-0
    7204:	01000000 	mrseq	r0, (UNDEF: 0)
    7208:	0010d19c 	mulseq	r0, ip, r1
    720c:	29c91400 	stmibcs	r9, {sl, ip}^
    7210:	95010000 	strls	r0, [r1, #-0]
    7214:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7218:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    721c:	0000282b 	andeq	r2, r0, fp, lsr #16
    7220:	4c069501 	cfstr32mi	mvfx9, [r6], {1}
    7224:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    7228:	16000032 			; <UNDEFINED> instruction: 0x16000032
    722c:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7230:	4c069701 	stcmi	7, cr9, [r6], {1}
    7234:	ba000000 	blt	723c <__Stack_Size+0x6e3c>
    7238:	00000032 	andeq	r0, r0, r2, lsr r0
    723c:	00285a20 	eoreq	r5, r8, r0, lsr #20
    7240:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    7244:	00000000 	andeq	r0, r0, r0
    7248:	00000010 	andeq	r0, r0, r0, lsl r0
    724c:	11169c01 	tstne	r6, r1, lsl #24
    7250:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7254:	01000029 	tsteq	r0, r9, lsr #32
    7258:	04ac06b6 	strteq	r0, [ip], #1718	; 0x6b6
    725c:	50010000 	andpl	r0, r1, r0
    7260:	00282b15 	eoreq	r2, r8, r5, lsl fp
    7264:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    7268:	0000004c 	andeq	r0, r0, ip, asr #32
    726c:	000032ef 	andeq	r3, r0, pc, ror #5
    7270:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7274:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    7278:	0000004c 	andeq	r0, r0, ip, asr #32
    727c:	00003310 	andeq	r3, r0, r0, lsl r3
    7280:	27cf2000 	strbcs	r2, [pc, r0]
    7284:	d7010000 	strle	r0, [r1, -r0]
    7288:	00000006 	andeq	r0, r0, r6
    728c:	00001400 	andeq	r1, r0, r0, lsl #8
    7290:	5b9c0100 	blpl	fe707698 <SCS_BASE+0x1e6f9698>
    7294:	14000011 	strne	r0, [r0], #-17
    7298:	000029c9 	andeq	r2, r0, r9, asr #19
    729c:	ac06d701 	stcge	7, cr13, [r6], {1}
    72a0:	01000004 	tsteq	r0, r4
    72a4:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    72a8:	d7010000 	strle	r0, [r1, -r0]
    72ac:	00004c06 	andeq	r4, r0, r6, lsl #24
    72b0:	00334500 	eorseq	r4, r3, r0, lsl #10
    72b4:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    72b8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    72bc:	00004c06 	andeq	r4, r0, r6, lsl #24
    72c0:	00336600 	eorseq	r6, r3, r0, lsl #12
    72c4:	db200000 	blle	8072cc <__Stack_Size+0x806ecc>
    72c8:	0100002d 	tsteq	r0, sp, lsr #32
    72cc:	000006f7 	strdeq	r0, [r0], -r7
    72d0:	00100000 	andseq	r0, r0, r0
    72d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    72d8:	000011a0 	andeq	r1, r0, r0, lsr #3
    72dc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    72e0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    72e4:	000004ac 	andeq	r0, r0, ip, lsr #9
    72e8:	8c155001 	ldchi	0, cr5, [r5], {1}
    72ec:	01000028 	tsteq	r0, r8, lsr #32
    72f0:	004c06f7 	strdeq	r0, [ip], #-103	; 0xffffff99
    72f4:	339b0000 	orrscc	r0, fp, #0
    72f8:	3d160000 	ldccc	0, cr0, [r6, #-0]
    72fc:	0100002e 	tsteq	r0, lr, lsr #32
    7300:	004c06f9 	strdeq	r0, [ip], #-105	; 0xffffff97
    7304:	33bc0000 			; <UNDEFINED> instruction: 0x33bc0000
    7308:	20000000 	andcs	r0, r0, r0
    730c:	00002b3d 	andeq	r2, r0, sp, lsr fp
    7310:	00071801 	andeq	r1, r7, r1, lsl #16
    7314:	14000000 	strne	r0, [r0], #-0
    7318:	01000000 	mrseq	r0, (UNDEF: 0)
    731c:	0011e59c 	mulseq	r1, ip, r5
    7320:	29c91400 	stmibcs	r9, {sl, ip}^
    7324:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7328:	0004ac07 	andeq	sl, r4, r7, lsl #24
    732c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7330:	0000288c 	andeq	r2, r0, ip, lsl #17
    7334:	4c071801 	stcmi	8, cr1, [r7], {1}
    7338:	f1000000 	cps	#0
    733c:	16000033 			; <UNDEFINED> instruction: 0x16000033
    7340:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7344:	4c071a01 	stcmi	10, cr1, [r7], {1}
    7348:	12000000 	andne	r0, r0, #0
    734c:	00000034 	andeq	r0, r0, r4, lsr r0
    7350:	0029b720 	eoreq	fp, r9, r0, lsr #14
    7354:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    7358:	00000000 	andeq	r0, r0, r0
    735c:	00000010 	andeq	r0, r0, r0, lsl r0
    7360:	122a9c01 	eorne	r9, sl, #256	; 0x100
    7364:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7368:	01000029 	tsteq	r0, r9, lsr #32
    736c:	04ac0739 	strteq	r0, [ip], #1849	; 0x739
    7370:	50010000 	andpl	r0, r1, r0
    7374:	00288c15 	eoreq	r8, r8, r5, lsl ip
    7378:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    737c:	0000004c 	andeq	r0, r0, ip, asr #32
    7380:	00003447 	andeq	r3, r0, r7, asr #8
    7384:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7388:	073b0100 	ldreq	r0, [fp, -r0, lsl #2]!
    738c:	0000004c 	andeq	r0, r0, ip, asr #32
    7390:	00003468 	andeq	r3, r0, r8, ror #8
    7394:	27ac2000 	strcs	r2, [ip, r0]!
    7398:	5a010000 	bpl	473a0 <__Stack_Size+0x46fa0>
    739c:	00000007 	andeq	r0, r0, r7
    73a0:	00001400 	andeq	r1, r0, r0, lsl #8
    73a4:	6f9c0100 	svcvs	0x009c0100
    73a8:	14000012 	strne	r0, [r0], #-18
    73ac:	000029c9 	andeq	r2, r0, r9, asr #19
    73b0:	ac075a01 	stcge	10, cr5, [r7], {1}
    73b4:	01000004 	tsteq	r0, r4
    73b8:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    73bc:	5a010000 	bpl	473c4 <__Stack_Size+0x46fc4>
    73c0:	00004c07 	andeq	r4, r0, r7, lsl #24
    73c4:	00349d00 	eorseq	r9, r4, r0, lsl #26
    73c8:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    73cc:	5c010000 	stcpl	0, cr0, [r1], {-0}
    73d0:	00004c07 	andeq	r4, r0, r7, lsl #24
    73d4:	0034be00 	eorseq	fp, r4, r0, lsl #28
    73d8:	9d200000 	stcls	0, cr0, [r0, #-0]
    73dc:	01000030 	tsteq	r0, r0, lsr r0
    73e0:	0000077b 	andeq	r0, r0, fp, ror r7
    73e4:	00100000 	andseq	r0, r0, r0
    73e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    73ec:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
    73f0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    73f4:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    73f8:	000004ac 	andeq	r0, r0, ip, lsr #9
    73fc:	e5155001 	ldr	r5, [r5, #-1]
    7400:	0100002b 	tsteq	r0, fp, lsr #32
    7404:	004c077b 	subeq	r0, ip, fp, ror r7
    7408:	34f30000 	ldrbtcc	r0, [r3], #0
    740c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7410:	0100002e 	tsteq	r0, lr, lsr #32
    7414:	004c077d 	subeq	r0, ip, sp, ror r7
    7418:	35140000 	ldrcc	r0, [r4, #-0]
    741c:	20000000 	andcs	r0, r0, r0
    7420:	00002f8e 	andeq	r2, r0, lr, lsl #31
    7424:	00079b01 	andeq	r9, r7, r1, lsl #22
    7428:	10000000 	andne	r0, r0, r0
    742c:	01000000 	mrseq	r0, (UNDEF: 0)
    7430:	0012f99c 	mulseq	r2, ip, r9
    7434:	29c91400 	stmibcs	r9, {sl, ip}^
    7438:	9b010000 	blls	47440 <__Stack_Size+0x47040>
    743c:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7440:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7444:	00002be5 	andeq	r2, r0, r5, ror #23
    7448:	4c079b01 	stcmi	11, cr9, [r7], {1}
    744c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    7450:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7454:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7458:	4c079d01 	stcmi	13, cr9, [r7], {1}
    745c:	6a000000 	bvs	7464 <__Stack_Size+0x7064>
    7460:	00000035 	andeq	r0, r0, r5, lsr r0
    7464:	002d3a20 	eoreq	r3, sp, r0, lsr #20
    7468:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    746c:	00000000 	andeq	r0, r0, r0
    7470:	00000010 	andeq	r0, r0, r0, lsl r0
    7474:	133e9c01 	teqne	lr, #256	; 0x100
    7478:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    747c:	01000029 	tsteq	r0, r9, lsr #32
    7480:	04ac07bb 	strteq	r0, [ip], #1979	; 0x7bb
    7484:	50010000 	andpl	r0, r1, r0
    7488:	002be515 	eoreq	lr, fp, r5, lsl r5
    748c:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    7490:	0000004c 	andeq	r0, r0, ip, asr #32
    7494:	00003594 	muleq	r0, r4, r5
    7498:	002e4616 	eoreq	r4, lr, r6, lsl r6
    749c:	07bd0100 	ldreq	r0, [sp, r0, lsl #2]!
    74a0:	0000004c 	andeq	r0, r0, ip, asr #32
    74a4:	000035b5 			; <UNDEFINED> instruction: 0x000035b5
    74a8:	2abe2000 	bcs	fef8f4b0 <SCS_BASE+0x1ef814b0>
    74ac:	db010000 	blle	474b4 <__Stack_Size+0x470b4>
    74b0:	00000007 	andeq	r0, r0, r7
    74b4:	00001000 	andeq	r1, r0, r0
    74b8:	839c0100 	orrshi	r0, ip, #0, 2
    74bc:	14000013 	strne	r0, [r0], #-19
    74c0:	000029c9 	andeq	r2, r0, r9, asr #19
    74c4:	ac07db01 	stcge	11, cr13, [r7], {1}
    74c8:	01000004 	tsteq	r0, r4
    74cc:	2be51550 	blcs	ff94ca14 <SCS_BASE+0x1f93ea14>
    74d0:	db010000 	blle	474d8 <__Stack_Size+0x470d8>
    74d4:	00004c07 	andeq	r4, r0, r7, lsl #24
    74d8:	0035ea00 	eorseq	lr, r5, r0, lsl #20
    74dc:	2e461600 	cdpcs	6, 4, cr1, cr6, cr0, {0}
    74e0:	dd010000 	stcle	0, cr0, [r1, #-0]
    74e4:	00004c07 	andeq	r4, r0, r7, lsl #24
    74e8:	00360b00 	eorseq	r0, r6, r0, lsl #22
    74ec:	d1200000 	teqle	r0, r0
    74f0:	0100002c 	tsteq	r0, ip, lsr #32
    74f4:	000007fb 	strdeq	r0, [r0], -fp
    74f8:	00100000 	andseq	r0, r0, r0
    74fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    7500:	000013c8 	andeq	r1, r0, r8, asr #7
    7504:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7508:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    750c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7510:	4b155001 	blmi	55b51c <__Stack_Size+0x55b11c>
    7514:	01000028 	tsteq	r0, r8, lsr #32
    7518:	004c07fb 	strdeq	r0, [ip], #-123	; 0xffffff85
    751c:	36350000 	ldrtcc	r0, [r5], -r0
    7520:	20160000 	andscs	r0, r6, r0
    7524:	0100002b 	tsteq	r0, fp, lsr #32
    7528:	004c07fd 	strdeq	r0, [ip], #-125	; 0xffffff83
    752c:	36560000 	ldrbcc	r0, [r6], -r0
    7530:	20000000 	andcs	r0, r0, r0
    7534:	00002e0c 	andeq	r2, r0, ip, lsl #28
    7538:	00081801 	andeq	r1, r8, r1, lsl #16
    753c:	10000000 	andne	r0, r0, r0
    7540:	01000000 	mrseq	r0, (UNDEF: 0)
    7544:	00140d9c 	mulseq	r4, ip, sp
    7548:	29c91400 	stmibcs	r9, {sl, ip}^
    754c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7550:	0004ac08 	andeq	sl, r4, r8, lsl #24
    7554:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7558:	00002ca8 	andeq	r2, r0, r8, lsr #25
    755c:	4c081801 	stcmi	8, cr1, [r8], {1}
    7560:	8b000000 	blhi	7568 <__Stack_Size+0x7168>
    7564:	16000036 			; <UNDEFINED> instruction: 0x16000036
    7568:	00002b20 	andeq	r2, r0, r0, lsr #22
    756c:	4c081a01 	stcmi	10, cr1, [r8], {1}
    7570:	ac000000 	stcge	0, cr0, [r0], {-0}
    7574:	00000036 	andeq	r0, r0, r6, lsr r0
    7578:	00316e20 	eorseq	r6, r1, r0, lsr #28
    757c:	08360100 	ldmdaeq	r6!, {r8}
    7580:	00000000 	andeq	r0, r0, r0
    7584:	00000014 	andeq	r0, r0, r4, lsl r0
    7588:	14529c01 	ldrbne	r9, [r2], #-3073	; 0xc01
    758c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7590:	01000029 	tsteq	r0, r9, lsr #32
    7594:	04ac0836 	strteq	r0, [ip], #2102	; 0x836
    7598:	50010000 	andpl	r0, r1, r0
    759c:	00284b15 	eoreq	r4, r8, r5, lsl fp
    75a0:	08360100 	ldmdaeq	r6!, {r8}
    75a4:	0000004c 	andeq	r0, r0, ip, asr #32
    75a8:	000036e1 	andeq	r3, r0, r1, ror #13
    75ac:	002b2016 	eoreq	r2, fp, r6, lsl r0
    75b0:	08380100 	ldmdaeq	r8!, {r8}
    75b4:	0000004c 	andeq	r0, r0, ip, asr #32
    75b8:	00003702 	andeq	r3, r0, r2, lsl #14
    75bc:	305d2000 	subscc	r2, sp, r0
    75c0:	53010000 	movwpl	r0, #4096	; 0x1000
    75c4:	00000008 	andeq	r0, r0, r8
    75c8:	00001400 	andeq	r1, r0, r0, lsl #8
    75cc:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    75d0:	14000014 	strne	r0, [r0], #-20
    75d4:	000029c9 	andeq	r2, r0, r9, asr #19
    75d8:	ac085301 	stcge	3, cr5, [r8], {1}
    75dc:	01000004 	tsteq	r0, r4
    75e0:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    75e4:	53010000 	movwpl	r0, #4096	; 0x1000
    75e8:	00004c08 	andeq	r4, r0, r8, lsl #24
    75ec:	00373700 	eorseq	r3, r7, r0, lsl #14
    75f0:	2b201600 	blcs	80cdf8 <__Stack_Size+0x80c9f8>
    75f4:	55010000 	strpl	r0, [r1, #-0]
    75f8:	00004c08 	andeq	r4, r0, r8, lsl #24
    75fc:	00375800 	eorseq	r5, r7, r0, lsl #16
    7600:	ad200000 	stcge	0, cr0, [r0, #-0]
    7604:	01000030 	tsteq	r0, r0, lsr r0
    7608:	00000871 	andeq	r0, r0, r1, ror r8
    760c:	00140000 	andseq	r0, r4, r0
    7610:	9c010000 	stcls	0, cr0, [r1], {-0}
    7614:	000014dc 	ldrdeq	r1, [r0], -ip
    7618:	0029c914 	eoreq	ip, r9, r4, lsl r9
    761c:	08710100 	ldmdaeq	r1!, {r8}^
    7620:	000004ac 	andeq	r0, r0, ip, lsr #9
    7624:	4b155001 	blmi	55b630 <__Stack_Size+0x55b230>
    7628:	01000028 	tsteq	r0, r8, lsr #32
    762c:	004c0871 	subeq	r0, ip, r1, ror r8
    7630:	378d0000 	strcc	r0, [sp, r0]
    7634:	20160000 	andscs	r0, r6, r0
    7638:	0100002b 	tsteq	r0, fp, lsr #32
    763c:	004c0873 	subeq	r0, ip, r3, ror r8
    7640:	37ae0000 	strcc	r0, [lr, r0]!
    7644:	20000000 	andcs	r0, r0, r0
    7648:	00002814 	andeq	r2, r0, r4, lsl r8
    764c:	00088e01 	andeq	r8, r8, r1, lsl #28
    7650:	14000000 	strne	r0, [r0], #-0
    7654:	01000000 	mrseq	r0, (UNDEF: 0)
    7658:	0015219c 	mulseq	r5, ip, r1
    765c:	29c91400 	stmibcs	r9, {sl, ip}^
    7660:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7664:	0004ac08 	andeq	sl, r4, r8, lsl #24
    7668:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    766c:	00002ca8 	andeq	r2, r0, r8, lsr #25
    7670:	4c088e01 	stcmi	14, cr8, [r8], {1}
    7674:	e3000000 	movw	r0, #0
    7678:	16000037 			; <UNDEFINED> instruction: 0x16000037
    767c:	00002b20 	andeq	r2, r0, r0, lsr #22
    7680:	4c089001 	stcmi	0, cr9, [r8], {1}
    7684:	04000000 	streq	r0, [r0], #-0
    7688:	00000038 	andeq	r0, r0, r8, lsr r0
    768c:	00307420 	eorseq	r7, r0, r0, lsr #8
    7690:	08ac0100 	stmiaeq	ip!, {r8}
    7694:	00000000 	andeq	r0, r0, r0
    7698:	00000014 	andeq	r0, r0, r4, lsl r0
    769c:	15669c01 	strbne	r9, [r6, #-3073]!	; 0xc01
    76a0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    76a4:	01000029 	tsteq	r0, r9, lsr #32
    76a8:	04ac08ac 	strteq	r0, [ip], #2220	; 0x8ac
    76ac:	50010000 	andpl	r0, r1, r0
    76b0:	00284b15 	eoreq	r4, r8, r5, lsl fp
    76b4:	08ac0100 	stmiaeq	ip!, {r8}
    76b8:	0000004c 	andeq	r0, r0, ip, asr #32
    76bc:	00003839 	andeq	r3, r0, r9, lsr r8
    76c0:	002b2016 	eoreq	r2, fp, r6, lsl r0
    76c4:	08ae0100 	stmiaeq	lr!, {r8}
    76c8:	0000004c 	andeq	r0, r0, ip, asr #32
    76cc:	0000385a 	andeq	r3, r0, sl, asr r8
    76d0:	2c032000 	stccs	0, cr2, [r3], {-0}
    76d4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    76d8:	00000008 	andeq	r0, r0, r8
    76dc:	00001c00 	andeq	r1, r0, r0, lsl #24
    76e0:	a99c0100 	ldmibge	ip, {r8}
    76e4:	14000015 	strne	r0, [r0], #-21
    76e8:	000029c9 	andeq	r2, r0, r9, asr #19
    76ec:	ac08ce01 	stcge	14, cr12, [r8], {1}
    76f0:	01000004 	tsteq	r0, r4
    76f4:	2e4f1450 	mcrcs	4, 2, r1, cr15, cr0, {2}
    76f8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    76fc:	00004c08 	andeq	r4, r0, r8, lsl #24
    7700:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    7704:	00002ebe 			; <UNDEFINED> instruction: 0x00002ebe
    7708:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    770c:	8f000000 	svchi	0x00000000
    7710:	00000038 	andeq	r0, r0, r8, lsr r0
    7714:	0028dc20 	eoreq	sp, r8, r0, lsr #24
    7718:	08ea0100 	stmiaeq	sl!, {r8}^
    771c:	00000000 	andeq	r0, r0, r0
    7720:	0000001c 	andeq	r0, r0, ip, lsl r0
    7724:	15ec9c01 	strbne	r9, [ip, #3073]!	; 0xc01
    7728:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    772c:	01000029 	tsteq	r0, r9, lsr #32
    7730:	04ac08ea 	strteq	r0, [ip], #2282	; 0x8ea
    7734:	50010000 	andpl	r0, r1, r0
    7738:	002e4f14 	eoreq	r4, lr, r4, lsl pc
    773c:	08ea0100 	stmiaeq	sl!, {r8}^
    7740:	0000004c 	andeq	r0, r0, ip, asr #32
    7744:	95155101 	ldrls	r5, [r5, #-257]	; 0x101
    7748:	0100002c 	tsteq	r0, ip, lsr #32
    774c:	004c08ea 	subeq	r0, ip, sl, ror #17
    7750:	38b00000 	ldmcc	r0!, {}	; <UNPREDICTABLE>
    7754:	20000000 	andcs	r0, r0, r0
    7758:	00002b90 	muleq	r0, r0, fp
    775c:	00091201 	andeq	r1, r9, r1, lsl #4
    7760:	44000000 	strmi	r0, [r0], #-0
    7764:	01000000 	mrseq	r0, (UNDEF: 0)
    7768:	0016339c 	mulseq	r6, ip, r3
    776c:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7770:	12010000 	andne	r0, r1, #0
    7774:	0004ac09 	andeq	sl, r4, r9, lsl #24
    7778:	0038d100 	eorseq	sp, r8, r0, lsl #2
    777c:	2e4f1500 	cdpcs	5, 4, cr1, cr15, cr0, {0}
    7780:	12010000 	andne	r0, r1, #0
    7784:	00004c09 	andeq	r4, r0, r9, lsl #24
    7788:	0038f100 	eorseq	pc, r8, r0, lsl #2
    778c:	2f221500 	svccs	0x00221500
    7790:	12010000 	andne	r0, r1, #0
    7794:	00004c09 	andeq	r4, r0, r9, lsl #24
    7798:	00392b00 	eorseq	r2, r9, r0, lsl #22
    779c:	c3200000 	teqgt	r0, #0
    77a0:	0100002d 	tsteq	r0, sp, lsr #32
    77a4:	00000938 	andeq	r0, r0, r8, lsr r9
    77a8:	00180000 	andseq	r0, r8, r0
    77ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    77b0:	00001666 	andeq	r1, r0, r6, ror #12
    77b4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    77b8:	09380100 	ldmdbeq	r8!, {r8}
    77bc:	000004ac 	andeq	r0, r0, ip, lsr #9
    77c0:	7c145001 	ldcvc	0, cr5, [r4], {1}
    77c4:	0100001a 	tsteq	r0, sl, lsl r0
    77c8:	00cf0938 	sbceq	r0, pc, r8, lsr r9	; <UNPREDICTABLE>
    77cc:	51010000 	mrspl	r0, (UNDEF: 1)
    77d0:	292b2000 	stmdbcs	fp!, {sp}
    77d4:	55010000 	strpl	r0, [r1, #-0]
    77d8:	00000009 	andeq	r0, r0, r9
    77dc:	00001800 	andeq	r1, r0, r0, lsl #16
    77e0:	999c0100 	ldmibls	ip, {r8}
    77e4:	14000016 	strne	r0, [r0], #-22
    77e8:	000029c9 	andeq	r2, r0, r9, asr #19
    77ec:	ac095501 	cfstr32ge	mvfx5, [r9], {1}
    77f0:	01000004 	tsteq	r0, r4
    77f4:	2ce71450 	cfstrdcs	mvd1, [r7], #320	; 0x140
    77f8:	55010000 	strpl	r0, [r1, #-0]
    77fc:	00004c09 	andeq	r4, r0, r9, lsl #24
    7800:	00510100 	subseq	r0, r1, r0, lsl #2
    7804:	002c3f20 	eoreq	r3, ip, r0, lsr #30
    7808:	09700100 	ldmdbeq	r0!, {r8}^
    780c:	00000000 	andeq	r0, r0, r0
    7810:	00000018 	andeq	r0, r0, r8, lsl r0
    7814:	16cc9c01 	strbne	r9, [ip], r1, lsl #24
    7818:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    781c:	01000029 	tsteq	r0, r9, lsr #32
    7820:	04ac0970 	strteq	r0, [ip], #2416	; 0x970
    7824:	50010000 	andpl	r0, r1, r0
    7828:	001a7c14 	andseq	r7, sl, r4, lsl ip
    782c:	09700100 	ldmdbeq	r0!, {r8}^
    7830:	000000cf 	andeq	r0, r0, pc, asr #1
    7834:	20005101 	andcs	r5, r0, r1, lsl #2
    7838:	00002f0b 	andeq	r2, r0, fp, lsl #30
    783c:	00098d01 	andeq	r8, r9, r1, lsl #26
    7840:	16000000 	strne	r0, [r0], -r0
    7844:	01000000 	mrseq	r0, (UNDEF: 0)
    7848:	0017019c 	mulseq	r7, ip, r1
    784c:	29c91400 	stmibcs	r9, {sl, ip}^
    7850:	8d010000 	stchi	0, cr0, [r1, #-0]
    7854:	0004ac09 	andeq	sl, r4, r9, lsl #24
    7858:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    785c:	00002953 	andeq	r2, r0, r3, asr r9
    7860:	4c098d01 	stcmi	13, cr8, [r9], {1}
    7864:	4c000000 	stcmi	0, cr0, [r0], {-0}
    7868:	00000039 	andeq	r0, r0, r9, lsr r0
    786c:	002b6120 	eoreq	r6, fp, r0, lsr #2
    7870:	09ae0100 	stmibeq	lr!, {r8}
    7874:	00000000 	andeq	r0, r0, r0
    7878:	00000016 	andeq	r0, r0, r6, lsl r0
    787c:	17369c01 	ldrne	r9, [r6, -r1, lsl #24]!
    7880:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7884:	01000029 	tsteq	r0, r9, lsr #32
    7888:	04ac09ae 	strteq	r0, [ip], #2478	; 0x9ae
    788c:	50010000 	andpl	r0, r1, r0
    7890:	002f2d15 	eoreq	r2, pc, r5, lsl sp	; <UNPREDICTABLE>
    7894:	09ae0100 	stmibeq	lr!, {r8}
    7898:	0000004c 	andeq	r0, r0, ip, asr #32
    789c:	0000396d 	andeq	r3, r0, sp, ror #18
    78a0:	2daf2000 	stccs	0, cr2, [pc]	; 78a8 <__Stack_Size+0x74a8>
    78a4:	ca010000 	bgt	478ac <__Stack_Size+0x474ac>
    78a8:	00000009 	andeq	r0, r0, r9
    78ac:	00001600 	andeq	r1, r0, r0, lsl #12
    78b0:	6b9c0100 	blvs	fe707cb8 <SCS_BASE+0x1e6f9cb8>
    78b4:	14000017 	strne	r0, [r0], #-23
    78b8:	000029c9 	andeq	r2, r0, r9, asr #19
    78bc:	ac09ca01 	stcge	10, cr12, [r9], {1}
    78c0:	01000004 	tsteq	r0, r4
    78c4:	2a031550 	bcs	cce0c <__Stack_Size+0xcca0c>
    78c8:	ca010000 	bgt	478d0 <__Stack_Size+0x474d0>
    78cc:	00004c09 	andeq	r4, r0, r9, lsl #24
    78d0:	00398e00 	eorseq	r8, r9, r0, lsl #28
    78d4:	3d200000 	stccc	0, cr0, [r0, #-0]
    78d8:	01000031 	tsteq	r0, r1, lsr r0
    78dc:	000009e4 	andeq	r0, r0, r4, ror #19
    78e0:	00160000 	andseq	r0, r6, r0
    78e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    78e8:	000017a0 	andeq	r1, r0, r0, lsr #15
    78ec:	0029c914 	eoreq	ip, r9, r4, lsl r9
    78f0:	09e40100 	stmibeq	r4!, {r8}^
    78f4:	000004ac 	andeq	r0, r0, ip, lsr #9
    78f8:	b9155001 	ldmdblt	r5, {r0, ip, lr}
    78fc:	0100002f 	tsteq	r0, pc, lsr #32
    7900:	004c09e4 	subeq	r0, ip, r4, ror #19
    7904:	39af0000 	stmibcc	pc!, {}	; <UNPREDICTABLE>
    7908:	20000000 	andcs	r0, r0, r0
    790c:	00002bb6 			; <UNDEFINED> instruction: 0x00002bb6
    7910:	0009f901 	andeq	pc, r9, r1, lsl #18
    7914:	04000000 	streq	r0, [r0], #-0
    7918:	01000000 	mrseq	r0, (UNDEF: 0)
    791c:	0017d39c 	mulseq	r7, ip, r3
    7920:	29c91400 	stmibcs	r9, {sl, ip}^
    7924:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    7928:	0004ac09 	andeq	sl, r4, r9, lsl #24
    792c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7930:	000031f9 	strdeq	r3, [r0], -r9
    7934:	4c09f901 	stcmi	9, cr15, [r9], {1}
    7938:	01000000 	mrseq	r0, (UNDEF: 0)
    793c:	e1200051 	qsub	r0, r1, r0
    7940:	0100002f 	tsteq	r0, pc, lsr #32
    7944:	00000a0a 	andeq	r0, r0, sl, lsl #20
    7948:	00040000 	andeq	r0, r4, r0
    794c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7950:	00001806 	andeq	r1, r0, r6, lsl #16
    7954:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7958:	0a0a0100 	beq	287d60 <__Stack_Size+0x287960>
    795c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7960:	e8145001 	ldmda	r4, {r0, ip, lr}
    7964:	0100002f 	tsteq	r0, pc, lsr #32
    7968:	004c0a0a 	subeq	r0, ip, sl, lsl #20
    796c:	51010000 	mrspl	r0, (UNDEF: 1)
    7970:	27e42000 	strbcs	r2, [r4, r0]!
    7974:	1c010000 	stcne	0, cr0, [r1], {-0}
    7978:	0000000a 	andeq	r0, r0, sl
    797c:	00000400 	andeq	r0, r0, r0, lsl #8
    7980:	399c0100 	ldmibcc	ip, {r8}
    7984:	14000018 	strne	r0, [r0], #-24
    7988:	000029c9 	andeq	r2, r0, r9, asr #19
    798c:	ac0a1c01 	stcge	12, cr1, [sl], {1}
    7990:	01000004 	tsteq	r0, r4
    7994:	27eb1450 	ubfxcs	r1, r0, #8, #12
    7998:	1c010000 	stcne	0, cr0, [r1], {-0}
    799c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    79a0:	00510100 	subseq	r0, r1, r0, lsl #2
    79a4:	0027f420 	eoreq	pc, r7, r0, lsr #8
    79a8:	0a2e0100 	beq	b87db0 <__Stack_Size+0xb879b0>
    79ac:	00000000 	andeq	r0, r0, r0
    79b0:	00000004 	andeq	r0, r0, r4
    79b4:	186c9c01 	stmdane	ip!, {r0, sl, fp, ip, pc}^
    79b8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    79bc:	01000029 	tsteq	r0, r9, lsr #32
    79c0:	04ac0a2e 	strteq	r0, [ip], #2606	; 0xa2e
    79c4:	50010000 	andpl	r0, r1, r0
    79c8:	0027fb14 	eoreq	pc, r7, r4, lsl fp	; <UNPREDICTABLE>
    79cc:	0a2e0100 	beq	b87dd4 <__Stack_Size+0xb879d4>
    79d0:	0000004c 	andeq	r0, r0, ip, asr #32
    79d4:	20005101 	andcs	r5, r0, r1, lsl #2
    79d8:	00002d2a 	andeq	r2, r0, sl, lsr #26
    79dc:	000a4001 	andeq	r4, sl, r1
    79e0:	04000000 	streq	r0, [r0], #-0
    79e4:	01000000 	mrseq	r0, (UNDEF: 0)
    79e8:	00189f9c 	mulseq	r8, ip, pc	; <UNPREDICTABLE>
    79ec:	29c91400 	stmibcs	r9, {sl, ip}^
    79f0:	40010000 	andmi	r0, r1, r0
    79f4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    79f8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    79fc:	00002d31 	andeq	r2, r0, r1, lsr sp
    7a00:	4c0a4001 	stcmi	0, cr4, [sl], {1}
    7a04:	01000000 	mrseq	r0, (UNDEF: 0)
    7a08:	04200051 	strteq	r0, [r0], #-81	; 0x51
    7a0c:	01000028 	tsteq	r0, r8, lsr #32
    7a10:	00000a52 	andeq	r0, r0, r2, asr sl
    7a14:	00060000 	andeq	r0, r6, r0
    7a18:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a1c:	000018d2 	ldrdeq	r1, [r0], -r2
    7a20:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a24:	0a520100 	beq	1487e2c <__Stack_Size+0x1487a2c>
    7a28:	000004ac 	andeq	r0, r0, ip, lsr #9
    7a2c:	0b145001 	bleq	51ba38 <__Stack_Size+0x51b638>
    7a30:	01000028 	tsteq	r0, r8, lsr #32
    7a34:	004c0a52 	subeq	r0, ip, r2, asr sl
    7a38:	51010000 	mrspl	r0, (UNDEF: 1)
    7a3c:	2eaa2000 	cdpcs	0, 10, cr2, cr10, cr0, {0}
    7a40:	6a010000 	bvs	47a48 <__Stack_Size+0x47648>
    7a44:	0000000a 	andeq	r0, r0, sl
    7a48:	00001600 	andeq	r1, r0, r0, lsl #12
    7a4c:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    7a50:	14000019 	strne	r0, [r0], #-25
    7a54:	000029c9 	andeq	r2, r0, r9, asr #19
    7a58:	ac0a6a01 	stcge	10, cr6, [sl], {1}
    7a5c:	01000004 	tsteq	r0, r4
    7a60:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7a64:	6a010000 	bvs	47a6c <__Stack_Size+0x4766c>
    7a68:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7a6c:	0039d000 	eorseq	sp, r9, r0
    7a70:	66200000 	strtvs	r0, [r0], -r0
    7a74:	0100002c 	tsteq	r0, ip, lsr #32
    7a78:	00000a86 	andeq	r0, r0, r6, lsl #21
    7a7c:	001a0000 	andseq	r0, sl, r0
    7a80:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a84:	0000193c 	andeq	r1, r0, ip, lsr r9
    7a88:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a8c:	0a860100 	beq	fe187e94 <SCS_BASE+0x1e179e94>
    7a90:	000004ac 	andeq	r0, r0, ip, lsr #9
    7a94:	23155001 	tstcs	r5, #1
    7a98:	0100002e 	tsteq	r0, lr, lsr #32
    7a9c:	004c0a86 	subeq	r0, ip, r6, lsl #21
    7aa0:	39f10000 	ldmibcc	r1!, {}^	; <UNPREDICTABLE>
    7aa4:	20000000 	andcs	r0, r0, r0
    7aa8:	000030d6 	ldrdeq	r3, [r0], -r6
    7aac:	00028a01 	andeq	r8, r2, r1, lsl #20
    7ab0:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    7ab4:	01000000 	mrseq	r0, (UNDEF: 0)
    7ab8:	001a3e9c 	mulseq	sl, ip, lr
    7abc:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7ac0:	8a010000 	bhi	47ac8 <__Stack_Size+0x476c8>
    7ac4:	0004ac02 	andeq	sl, r4, r2, lsl #24
    7ac8:	003a1200 	eorseq	r1, sl, r0, lsl #4
    7acc:	2cf81500 	cfldr64cs	mvdx1, [r8]
    7ad0:	8a010000 	bhi	47ad8 <__Stack_Size+0x476d8>
    7ad4:	00092402 	andeq	r2, r9, r2, lsl #8
    7ad8:	003a7800 	eorseq	r7, sl, r0, lsl #16
    7adc:	2f6c1600 	svccs	0x006c1600
    7ae0:	8c010000 	stchi	0, cr0, [r1], {-0}
    7ae4:	00004c02 	andeq	r4, r0, r2, lsl #24
    7ae8:	003abd00 	eorseq	fp, sl, r0, lsl #26
    7aec:	2e7e1600 	cdpcs	6, 7, cr1, cr14, cr0, {0}
    7af0:	8d010000 	stchi	0, cr0, [r1, #-0]
    7af4:	00004c02 	andeq	r4, r0, r2, lsl #24
    7af8:	003ae700 	eorseq	lr, sl, r0, lsl #14
    7afc:	00001a00 	andeq	r1, r0, r0, lsl #20
    7b00:	04b20000 	ldrteq	r0, [r2], #0
    7b04:	19a60000 	stmibne	r6!, {}	; <UNPREDICTABLE>
    7b08:	011b0000 	tsteq	fp, r0
    7b0c:	00750250 	rsbseq	r0, r5, r0, asr r2
    7b10:	00001a00 	andeq	r1, r0, r0, lsl #20
    7b14:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7b18:	19ba0000 	ldmibne	sl!, {}	; <UNPREDICTABLE>
    7b1c:	011b0000 	tsteq	fp, r0
    7b20:	00750250 	rsbseq	r0, r5, r0, asr r2
    7b24:	00001a00 	andeq	r1, r0, r0, lsl #20
    7b28:	05270000 	streq	r0, [r7, #-0]!
    7b2c:	19da0000 	ldmibne	sl, {}^	; <UNPREDICTABLE>
    7b30:	011b0000 	tsteq	fp, r0
    7b34:	00760252 	rsbseq	r0, r6, r2, asr r2
    7b38:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    7b3c:	011b0077 	tsteq	fp, r7, ror r0
    7b40:	00750250 	rsbseq	r0, r5, r0, asr r2
    7b44:	00001c00 	andeq	r1, r0, r0, lsl #24
    7b48:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7b4c:	19ef0000 	stmibne	pc!, {}^	; <UNPREDICTABLE>
    7b50:	011b0000 	tsteq	fp, r0
    7b54:	01f30350 	mvnseq	r0, r0, asr r3
    7b58:	00270050 	eoreq	r0, r7, r0, asr r0
    7b5c:	27000000 	strcs	r0, [r0, -r0]
    7b60:	1a000005 	bne	7b7c <__Stack_Size+0x777c>
    7b64:	00000000 	andeq	r0, r0, r0
    7b68:	00001907 	andeq	r1, r0, r7, lsl #18
    7b6c:	00001a0c 	andeq	r1, r0, ip, lsl #20
    7b70:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7b74:	1a000075 	bne	7d50 <__Stack_Size+0x7950>
    7b78:	00000000 	andeq	r0, r0, r0
    7b7c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7b80:	00001a2c 	andeq	r1, r0, ip, lsr #20
    7b84:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    7b88:	011b0076 	tsteq	fp, r6, ror r0
    7b8c:	00770251 	rsbseq	r0, r7, r1, asr r2
    7b90:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7b94:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    7b98:	00000000 	andeq	r0, r0, r0
    7b9c:	000018d2 	ldrdeq	r1, [r0], -r2
    7ba0:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7ba4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7ba8:	2ec62000 	cdpcs	0, 12, cr2, cr6, cr0, {0}
    7bac:	a2010000 	andge	r0, r1, #0
    7bb0:	0000000a 	andeq	r0, r0, sl
    7bb4:	00001600 	andeq	r1, r0, r0, lsl #12
    7bb8:	739c0100 	orrsvc	r0, ip, #0, 2
    7bbc:	1400001a 	strne	r0, [r0], #-26
    7bc0:	000029c9 	andeq	r2, r0, r9, asr #19
    7bc4:	ac0aa201 	sfmge	f2, 1, [sl], {1}
    7bc8:	01000004 	tsteq	r0, r4
    7bcc:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7bd0:	a2010000 	andge	r0, r1, #0
    7bd4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7bd8:	003b1100 	eorseq	r1, fp, r0, lsl #2
    7bdc:	ef200000 	svc	0x00200000
    7be0:	01000029 	tsteq	r0, r9, lsr #32
    7be4:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    7be8:	001a0000 	andseq	r0, sl, r0
    7bec:	9c010000 	stcls	0, cr0, [r1], {-0}
    7bf0:	00001aa8 	andeq	r1, r0, r8, lsr #21
    7bf4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7bf8:	0abe0100 	beq	fef88000 <SCS_BASE+0x1ef7a000>
    7bfc:	000004ac 	andeq	r0, r0, ip, lsr #9
    7c00:	23155001 	tstcs	r5, #1
    7c04:	0100002e 	tsteq	r0, lr, lsr #32
    7c08:	004c0abe 	strheq	r0, [ip], #-174	; 0xffffff52
    7c0c:	3b320000 	blcc	c87c14 <__Stack_Size+0xc87814>
    7c10:	2a000000 	bcs	7c18 <__Stack_Size+0x7818>
    7c14:	00002d09 	andeq	r2, r0, r9, lsl #26
    7c18:	010c4b01 	tsteq	ip, r1, lsl #22
    7c1c:	00001b0a 	andeq	r1, r0, sl, lsl #22
    7c20:	0029c910 	eoreq	ip, r9, r0, lsl r9
    7c24:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7c28:	000004ac 	andeq	r0, r0, ip, lsr #9
    7c2c:	002f4a10 	eoreq	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
    7c30:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7c34:	0000004c 	andeq	r0, r0, ip, asr #32
    7c38:	002eda10 	eoreq	sp, lr, r0, lsl sl
    7c3c:	0c4b0100 	stfeqe	f0, [fp], {-0}
    7c40:	0000004c 	andeq	r0, r0, ip, asr #32
    7c44:	00312210 	eorseq	r2, r1, r0, lsl r2
    7c48:	0c4c0100 	stfeqe	f0, [ip], {-0}
    7c4c:	0000004c 	andeq	r0, r0, ip, asr #32
    7c50:	002e4611 	eoreq	r4, lr, r1, lsl r6
    7c54:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7c58:	0000004c 	andeq	r0, r0, ip, asr #32
    7c5c:	002b2011 	eoreq	r2, fp, r1, lsl r0
    7c60:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7c64:	0000004c 	andeq	r0, r0, ip, asr #32
    7c68:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    7c6c:	0c4e0100 	stfeqe	f0, [lr], {-0}
    7c70:	0000004c 	andeq	r0, r0, ip, asr #32
    7c74:	303a2a00 	eorscc	r2, sl, r0, lsl #20
    7c78:	7a010000 	bvc	47c80 <__Stack_Size+0x47880>
    7c7c:	1b6c010c 	blne	1b080b4 <__Stack_Size+0x1b07cb4>
    7c80:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    7c84:	01000029 	tsteq	r0, r9, lsr #32
    7c88:	04ac0c7a 	strteq	r0, [ip], #3194	; 0xc7a
    7c8c:	4a100000 	bmi	407c94 <__Stack_Size+0x407894>
    7c90:	0100002f 	tsteq	r0, pc, lsr #32
    7c94:	004c0c7a 	subeq	r0, ip, sl, ror ip
    7c98:	da100000 	ble	407ca0 <__Stack_Size+0x4078a0>
    7c9c:	0100002e 	tsteq	r0, lr, lsr #32
    7ca0:	004c0c7a 	subeq	r0, ip, sl, ror ip
    7ca4:	22100000 	andscs	r0, r0, #0
    7ca8:	01000031 	tsteq	r0, r1, lsr r0
    7cac:	004c0c7b 	subeq	r0, ip, fp, ror ip
    7cb0:	46110000 	ldrmi	r0, [r1], -r0
    7cb4:	0100002e 	tsteq	r0, lr, lsr #32
    7cb8:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7cbc:	20110000 	andscs	r0, r1, r0
    7cc0:	0100002b 	tsteq	r0, fp, lsr #32
    7cc4:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7cc8:	742b0000 	strtvc	r0, [fp], #-0
    7ccc:	0100706d 	tsteq	r0, sp, rrx
    7cd0:	004c0c7d 	subeq	r0, ip, sp, ror ip
    7cd4:	20000000 	andcs	r0, r0, r0
    7cd8:	00003117 	andeq	r3, r0, r7, lsl r1
    7cdc:	00024901 	andeq	r4, r2, r1, lsl #18
    7ce0:	b6000000 	strlt	r0, [r0], -r0
    7ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    7ce8:	001cc49c 	mulseq	ip, ip, r4
    7cec:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7cf0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7cf4:	0004ac02 	andeq	sl, r4, r2, lsl #24
    7cf8:	003b5300 	eorseq	r5, fp, r0, lsl #6
    7cfc:	2cf81500 	cfldr64cs	mvdx1, [r8]
    7d00:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7d04:	00092402 	andeq	r2, r9, r2, lsl #8
    7d08:	003beb00 	eorseq	lr, fp, r0, lsl #22
    7d0c:	1aa82c00 	bne	fea12d14 <SCS_BASE+0x1ea04d14>
    7d10:	00000000 	andeq	r0, r0, r0
    7d14:	07c80000 	strbeq	r0, [r8, r0]
    7d18:	6a010000 	bvs	47d20 <__Stack_Size+0x47920>
    7d1c:	001bfc02 	andseq	pc, fp, r2, lsl #24
    7d20:	1ad92200 	bne	ff650528 <SCS_BASE+0x1f642528>
    7d24:	3c490000 	marcc	acc0, r0, r9
    7d28:	cd220000 	stcgt	0, cr0, [r2, #-0]
    7d2c:	5c00001a 	stcpl	0, cr0, [r0], {26}
    7d30:	2200003c 	andcs	r0, r0, #60	; 0x3c
    7d34:	00001ac1 	andeq	r1, r0, r1, asr #21
    7d38:	00003c6f 	andeq	r3, r0, pc, ror #24
    7d3c:	001ab522 	andseq	fp, sl, r2, lsr #10
    7d40:	003c8200 	eorseq	r8, ip, r0, lsl #4
    7d44:	07c82d00 	strbeq	r2, [r8, r0, lsl #26]
    7d48:	e5250000 	str	r0, [r5, #-0]!
    7d4c:	a300001a 	movwge	r0, #26
    7d50:	2500003c 	strcs	r0, [r0, #-60]	; 0x3c
    7d54:	00001af1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7d58:	00003cde 	ldrdeq	r3, [r0], -lr
    7d5c:	001afd25 	andseq	pc, sl, r5, lsr #26
    7d60:	003d1400 	eorseq	r1, sp, r0, lsl #8
    7d64:	2c000000 	stccs	0, cr0, [r0], {-0}
    7d68:	00001b0a 	andeq	r1, r0, sl, lsl #22
    7d6c:	00000000 	andeq	r0, r0, r0
    7d70:	000007e8 	andeq	r0, r0, r8, ror #15
    7d74:	56027401 	strpl	r7, [r2], -r1, lsl #8
    7d78:	2200001c 	andcs	r0, r0, #28
    7d7c:	00001b3b 	andeq	r1, r0, fp, lsr fp
    7d80:	00003d37 	andeq	r3, r0, r7, lsr sp
    7d84:	001b2f22 	andseq	r2, fp, r2, lsr #30
    7d88:	003d4a00 	eorseq	r4, sp, r0, lsl #20
    7d8c:	1b232200 	blne	8d0594 <__Stack_Size+0x8d0194>
    7d90:	3d5d0000 	ldclcc	0, cr0, [sp, #-0]
    7d94:	17220000 	strne	r0, [r2, -r0]!
    7d98:	7000001b 	andvc	r0, r0, fp, lsl r0
    7d9c:	2d00003d 	stccs	0, cr0, [r0, #-244]	; 0xffffff0c
    7da0:	000007e8 	andeq	r0, r0, r8, ror #15
    7da4:	001b4725 	andseq	r4, fp, r5, lsr #14
    7da8:	003d9100 	eorseq	r9, sp, r0, lsl #2
    7dac:	1b532500 	blne	14d11b4 <__Stack_Size+0x14d0db4>
    7db0:	3dd80000 	ldclcc	0, cr0, [r8]
    7db4:	5f250000 	svcpl	0x00250000
    7db8:	1300001b 	movwne	r0, #27
    7dbc:	0000003e 	andeq	r0, r0, lr, lsr r0
    7dc0:	00001a00 	andeq	r1, r0, r0, lsl #20
    7dc4:	04b20000 	ldrteq	r0, [r2], #0
    7dc8:	1c6a0000 	stclne	0, cr0, [sl], #-0
    7dcc:	011b0000 	tsteq	fp, r0
    7dd0:	00740250 	rsbseq	r0, r4, r0, asr r2
    7dd4:	00001c00 	andeq	r1, r0, r0, lsl #24
    7dd8:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7ddc:	1c7f0000 	ldclne	0, cr0, [pc], #-0	; 7de4 <__Stack_Size+0x79e4>
    7de0:	011b0000 	tsteq	fp, r0
    7de4:	01f30350 	mvnseq	r0, r0, asr r3
    7de8:	00270050 	eoreq	r0, r7, r0, asr r0
    7dec:	27000000 	strcs	r0, [r0, -r0]
    7df0:	1c000005 	stcne	0, cr0, [r0], {5}
    7df4:	00000000 	andeq	r0, r0, r0
    7df8:	00001907 	andeq	r1, r0, r7, lsl #18
    7dfc:	00001c9d 	muleq	r0, sp, ip
    7e00:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7e04:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7e08:	0000001c 	andeq	r0, r0, ip, lsl r0
    7e0c:	001a3e00 	andseq	r3, sl, r0, lsl #28
    7e10:	001cb200 	andseq	fp, ip, r0, lsl #4
    7e14:	50011b00 	andpl	r1, r1, r0, lsl #22
    7e18:	5001f303 	andpl	pc, r1, r3, lsl #6
    7e1c:	00001d00 	andeq	r1, r0, r0, lsl #26
    7e20:	1a730000 	bne	1cc7e28 <__Stack_Size+0x1cc7a28>
    7e24:	011b0000 	tsteq	fp, r0
    7e28:	01f30350 	mvnseq	r0, r0, asr r3
    7e2c:	20000050 	andcs	r0, r0, r0, asr r0
    7e30:	00002b28 	andeq	r2, r0, r8, lsr #22
    7e34:	000ad801 	andeq	sp, sl, r1, lsl #16
    7e38:	10000000 	andne	r0, r0, r0
    7e3c:	01000000 	mrseq	r0, (UNDEF: 0)
    7e40:	001cf99c 	mulseq	ip, ip, r9
    7e44:	29c91400 	stmibcs	r9, {sl, ip}^
    7e48:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7e4c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7e50:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7e54:	00002897 	muleq	r0, r7, r8
    7e58:	4c0ad801 	stcmi	8, cr13, [sl], {1}
    7e5c:	36000000 	strcc	r0, [r0], -r0
    7e60:	0000003e 	andeq	r0, r0, lr, lsr r0
    7e64:	00298f2e 	eoreq	r8, r9, lr, lsr #30
    7e68:	0aec0100 	beq	ffb08270 <SCS_BASE+0x1fafa270>
    7e6c:	0000004c 	andeq	r0, r0, ip, asr #32
    7e70:	00000000 	andeq	r0, r0, r0
    7e74:	00000006 	andeq	r0, r0, r6
    7e78:	1d249c01 	stcne	12, cr9, [r4, #-4]!
    7e7c:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7e80:	01000029 	tsteq	r0, r9, lsr #32
    7e84:	04ac0aec 	strteq	r0, [ip], #2796	; 0xaec
    7e88:	3e570000 	cdpcc	0, 5, cr0, cr7, cr0, {0}
    7e8c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7e90:	00002a55 	andeq	r2, r0, r5, asr sl
    7e94:	4c0afd01 	stcmi	13, cr15, [sl], {1}
    7e98:	00000000 	andeq	r0, r0, r0
    7e9c:	06000000 	streq	r0, [r0], -r0
    7ea0:	01000000 	mrseq	r0, (UNDEF: 0)
    7ea4:	001d4f9c 	mulseq	sp, ip, pc	; <UNPREDICTABLE>
    7ea8:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7eac:	fd010000 	stc2	0, cr0, [r1, #-0]
    7eb0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7eb4:	003e7800 	eorseq	r7, lr, r0, lsl #16
    7eb8:	652e0000 	strvs	r0, [lr, #-0]!
    7ebc:	0100002a 	tsteq	r0, sl, lsr #32
    7ec0:	004c0b0e 	subeq	r0, ip, lr, lsl #22
    7ec4:	00000000 	andeq	r0, r0, r0
    7ec8:	00060000 	andeq	r0, r6, r0
    7ecc:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ed0:	00001d7a 	andeq	r1, r0, sl, ror sp
    7ed4:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7ed8:	0b0e0100 	bleq	3882e0 <__Stack_Size+0x387ee0>
    7edc:	000004ac 	andeq	r0, r0, ip, lsr #9
    7ee0:	00003e99 	muleq	r0, r9, lr
    7ee4:	2a752e00 	bcs	1d536ec <__Stack_Size+0x1d532ec>
    7ee8:	1f010000 	svcne	0x00010000
    7eec:	00004c0b 	andeq	r4, r0, fp, lsl #24
    7ef0:	00000000 	andeq	r0, r0, r0
    7ef4:	00000800 	andeq	r0, r0, r0, lsl #16
    7ef8:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    7efc:	1500001d 	strne	r0, [r0, #-29]
    7f00:	000029c9 	andeq	r2, r0, r9, asr #19
    7f04:	ac0b1f01 	stcge	15, cr1, [fp], {1}
    7f08:	ba000004 	blt	7f20 <__Stack_Size+0x7b20>
    7f0c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7f10:	002d822e 	eoreq	r8, sp, lr, lsr #4
    7f14:	0b2f0100 	bleq	bc831c <__Stack_Size+0xbc7f1c>
    7f18:	0000004c 	andeq	r0, r0, ip, asr #32
    7f1c:	00000000 	andeq	r0, r0, r0
    7f20:	00000006 	andeq	r0, r0, r6
    7f24:	1dd09c01 	ldclne	12, cr9, [r0, #4]
    7f28:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7f2c:	01000029 	tsteq	r0, r9, lsr #32
    7f30:	04ac0b2f 	strteq	r0, [ip], #2863	; 0xb2f
    7f34:	3edb0000 	cdpcc	0, 13, cr0, cr11, cr0, {0}
    7f38:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7f3c:	00002c0e 	andeq	r2, r0, lr, lsl #24
    7f40:	4c0b3f01 	stcmi	15, cr3, [fp], {1}
    7f44:	00000000 	andeq	r0, r0, r0
    7f48:	06000000 	streq	r0, [r0], -r0
    7f4c:	01000000 	mrseq	r0, (UNDEF: 0)
    7f50:	001dfb9c 	mulseq	sp, ip, fp
    7f54:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7f58:	3f010000 	svccc	0x00010000
    7f5c:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7f60:	003efc00 	eorseq	pc, lr, r0, lsl #24
    7f64:	6f2e0000 	svcvs	0x002e0000
    7f68:	01000028 	tsteq	r0, r8, lsr #32
    7f6c:	00a40b5d 	adceq	r0, r4, sp, asr fp
    7f70:	00000000 	andeq	r0, r0, r0
    7f74:	000c0000 	andeq	r0, ip, r0
    7f78:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f7c:	00001e44 	andeq	r1, r0, r4, asr #28
    7f80:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7f84:	0b5d0100 	bleq	174838c <__Stack_Size+0x1747f8c>
    7f88:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f8c:	00003f1d 	andeq	r3, r0, sp, lsl pc
    7f90:	002b9f14 	eoreq	r9, fp, r4, lsl pc
    7f94:	0b5d0100 	bleq	174839c <__Stack_Size+0x1747f9c>
    7f98:	0000004c 	andeq	r0, r0, ip, asr #32
    7f9c:	4c165101 	ldfmis	f5, [r6], {1}
    7fa0:	0100001c 	tsteq	r0, ip, lsl r0
    7fa4:	00af0b5f 	adceq	r0, pc, pc, asr fp	; <UNPREDICTABLE>
    7fa8:	3f3e0000 	svccc	0x003e0000
    7fac:	20000000 	andcs	r0, r0, r0
    7fb0:	000002a0 	andeq	r0, r0, r0, lsr #5
    7fb4:	f00b8601 			; <UNDEFINED> instruction: 0xf00b8601
    7fb8:	08080016 	stmdaeq	r8, {r1, r2, r4}
    7fbc:	01000000 	mrseq	r0, (UNDEF: 0)
    7fc0:	001e799c 	mulseq	lr, ip, r9
    7fc4:	29c91400 	stmibcs	r9, {sl, ip}^
    7fc8:	86010000 	strhi	r0, [r1], -r0
    7fcc:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7fd0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7fd4:	00002b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    7fd8:	4c0b8601 	stcmi	6, cr8, [fp], {1}
    7fdc:	66000000 	strvs	r0, [r0], -r0
    7fe0:	0000003f 	andeq	r0, r0, pc, lsr r0
    7fe4:	0030e52e 	eorseq	lr, r0, lr, lsr #10
    7fe8:	0ba20100 	bleq	fe8883f0 <SCS_BASE+0x1e87a3f0>
    7fec:	000000af 	andeq	r0, r0, pc, lsr #1
    7ff0:	00000000 	andeq	r0, r0, r0
    7ff4:	00000016 	andeq	r0, r0, r6, lsl r0
    7ff8:	1ee29c01 	cdpne	12, 14, cr9, cr2, cr1, {0}
    7ffc:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    8000:	01000029 	tsteq	r0, r9, lsr #32
    8004:	04ac0ba2 	strteq	r0, [ip], #2978	; 0xba2
    8008:	3f870000 	svccc	0x00870000
    800c:	fc140000 	ldc2	0, cr0, [r4], {-0}
    8010:	01000030 	tsteq	r0, r0, lsr r0
    8014:	004c0ba2 	subeq	r0, ip, r2, lsr #23
    8018:	51010000 	mrspl	r0, (UNDEF: 1)
    801c:	001c4c16 	andseq	r4, ip, r6, lsl ip
    8020:	0ba40100 	bleq	fe908428 <SCS_BASE+0x1e8fa428>
    8024:	000000af 	andeq	r0, r0, pc, lsr #1
    8028:	00003fa8 	andeq	r3, r0, r8, lsr #31
    802c:	001c4d16 	andseq	r4, ip, r6, lsl sp
    8030:	0ba50100 	bleq	fe948438 <SCS_BASE+0x1e93a438>
    8034:	0000004c 	andeq	r0, r0, ip, asr #32
    8038:	00003fc7 	andeq	r3, r0, r7, asr #31
    803c:	0028e816 	eoreq	lr, r8, r6, lsl r8
    8040:	0ba50100 	bleq	fe948448 <SCS_BASE+0x1e93a448>
    8044:	0000004c 	andeq	r0, r0, ip, asr #32
    8048:	00003feb 	andeq	r3, r0, fp, ror #31
    804c:	0e592000 	cdpeq	0, 5, cr2, cr9, cr0, {0}
    8050:	cd010000 	stcgt	0, cr0, [r1, #-0]
    8054:	0016f80b 	andseq	pc, r6, fp, lsl #16
    8058:	00000808 	andeq	r0, r0, r8, lsl #16
    805c:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    8060:	1400001f 	strne	r0, [r0], #-31
    8064:	000029c9 	andeq	r2, r0, r9, asr #19
    8068:	ac0bcd01 	stcge	13, cr12, [fp], {1}
    806c:	01000004 	tsteq	r0, r4
    8070:	30fc1550 	rscscc	r1, ip, r0, asr r5
    8074:	cd010000 	stcgt	0, cr0, [r1, #-0]
    8078:	00004c0b 	andeq	r4, r0, fp, lsl #24
    807c:	00400f00 	subeq	r0, r0, r0, lsl #30
    8080:	b02f0000 	eorlt	r0, pc, r0
    8084:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8088:	1f2e0115 	svcne	0x002e0115
    808c:	3a300000 	bcc	c08094 <__Stack_Size+0xc07c94>
    8090:	30000000 	andcc	r0, r0, r0
    8094:	000000cf 	andeq	r0, r0, pc, asr #1
    8098:	1f673100 	svcne	0x00673100
    809c:	14050000 	strne	r0, [r5], #-0
    80a0:	003a3001 	eorseq	r3, sl, r1
    80a4:	cf300000 	svcgt	0x00300000
    80a8:	00000000 	andeq	r0, r0, r0
    80ac:	00020700 	andeq	r0, r2, r0, lsl #14
    80b0:	91000400 	tstls	r0, r0, lsl #8
    80b4:	0400001a 	streq	r0, [r0], #-26
    80b8:	00002901 	andeq	r2, r0, r1, lsl #18
    80bc:	31970100 	orrscc	r0, r7, r0, lsl #2
    80c0:	039f0000 	orrseq	r0, pc, #0
    80c4:	0ad00000 	beq	ff4080cc <SCS_BASE+0x1f3fa0cc>
    80c8:	00000000 	andeq	r0, r0, r0
    80cc:	25fa0000 	ldrbcs	r0, [sl, #0]!
    80d0:	04020000 	streq	r0, [r2], #-0
    80d4:	00082605 	andeq	r2, r8, r5, lsl #12
    80d8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    80dc:	000007f8 	strdeq	r0, [r0], -r8
    80e0:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    80e4:	03000009 	movweq	r0, #9
    80e8:	00323375 	eorseq	r3, r2, r5, ror r3
    80ec:	00452702 	subeq	r2, r5, r2, lsl #14
    80f0:	04020000 	streq	r0, [r2], #-0
    80f4:	00093307 	andeq	r3, r9, r7, lsl #6
    80f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    80fc:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8100:	00387503 	eorseq	r7, r8, r3, lsl #10
    8104:	005d2902 	subseq	r2, sp, r2, lsl #18
    8108:	01020000 	mrseq	r0, (UNDEF: 2)
    810c:	0009d508 	andeq	sp, r9, r8, lsl #10
    8110:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    8114:	2f020000 	svccs	0x00020000
    8118:	0000006f 	andeq	r0, r0, pc, rrx
    811c:	00004505 	andeq	r4, r0, r5, lsl #10
    8120:	23a80400 			; <UNDEFINED> instruction: 0x23a80400
    8124:	33020000 	movwcc	r0, #8192	; 0x2000
    8128:	0000007f 	andeq	r0, r0, pc, ror r0
    812c:	00006f06 	andeq	r6, r0, r6, lsl #30
    8130:	02010700 	andeq	r0, r1, #0, 14
    8134:	0000993c 	andeq	r9, r0, ip, lsr r9
    8138:	1ec30800 	cdpne	8, 12, cr0, cr3, cr0, {0}
    813c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8140:	00544553 	subseq	r4, r4, r3, asr r5
    8144:	87040001 	strhi	r0, [r4, -r1]
    8148:	02000007 	andeq	r0, r0, #7
    814c:	0000843c 	andeq	r8, r0, ip, lsr r4
    8150:	02010700 	andeq	r0, r1, #0, 14
    8154:	0000b93e 	andeq	fp, r0, lr, lsr r9
    8158:	05380800 	ldreq	r0, [r8, #-2048]!	; 0x800
    815c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8160:	00000910 	andeq	r0, r0, r0, lsl r9
    8164:	22040001 	andcs	r0, r4, #1
    8168:	02000001 	andeq	r0, r0, #1
    816c:	0000a43e 	andeq	sl, r0, lr, lsr r4
    8170:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8174:	0000092a 	andeq	r0, r0, sl, lsr #18
    8178:	0203100a 	andeq	r1, r3, #10
    817c:	00010902 	andeq	r0, r1, r2, lsl #18
    8180:	31ec0b00 	mvncc	r0, r0, lsl #22
    8184:	04030000 	streq	r0, [r3], #-0
    8188:	00006402 	andeq	r6, r0, r2, lsl #8
    818c:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    8190:	03000032 	movweq	r0, #50	; 0x32
    8194:	00640205 	rsbeq	r0, r4, r5, lsl #4
    8198:	0c040000 	stceq	0, cr0, [r4], {-0}
    819c:	004c4156 	subeq	r4, ip, r6, asr r1
    81a0:	64020603 	strvs	r0, [r2], #-1539	; 0x603
    81a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    81a8:	0031d60b 	eorseq	sp, r1, fp, lsl #12
    81ac:	02070300 	andeq	r0, r7, #0, 6
    81b0:	00000074 	andeq	r0, r0, r4, ror r0
    81b4:	dc0d000c 	stcle	0, cr0, [sp], {12}
    81b8:	03000031 	movweq	r0, #49	; 0x31
    81bc:	00cb0208 	sbceq	r0, fp, r8, lsl #4
    81c0:	010e0000 	mrseq	r0, (UNDEF: 14)
    81c4:	01000032 	tsteq	r0, r2, lsr r0
    81c8:	0000002b 	andeq	r0, r0, fp, lsr #32
    81cc:	00001800 	andeq	r1, r0, r0, lsl #16
    81d0:	389c0100 	ldmcc	ip, {r8}
    81d4:	0f000001 	svceq	0x00000001
    81d8:	0000321e 	andeq	r3, r0, lr, lsl r2
    81dc:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    81e0:	50010000 	andpl	r0, r1, r0
    81e4:	0a0d0e00 	beq	34b9ec <__Stack_Size+0x34b5ec>
    81e8:	42010000 	andmi	r0, r1, #0
    81ec:	08001700 	stmdaeq	r0, {r8, r9, sl, ip}
    81f0:	0000000c 	andeq	r0, r0, ip
    81f4:	015b9c01 	cmpeq	fp, r1, lsl #24
    81f8:	340f0000 	strcc	r0, [pc], #-0	; 8200 <__Stack_Size+0x7e00>
    81fc:	01000006 	tsteq	r0, r6
    8200:	00003a42 	andeq	r3, r0, r2, asr #20
    8204:	00500100 	subseq	r0, r0, r0, lsl #2
    8208:	0008950e 	andeq	r9, r8, lr, lsl #10
    820c:	0c550100 	ldfeqe	f0, [r5], {-0}
    8210:	28080017 	stmdacs	r8, {r0, r1, r2, r4}
    8214:	01000000 	mrseq	r0, (UNDEF: 0)
    8218:	0001809c 	muleq	r1, ip, r0
    821c:	31f11000 	mvnscc	r1, r0
    8220:	55010000 	strpl	r0, [r1, #-0]
    8224:	0000003a 	andeq	r0, r0, sl, lsr r0
    8228:	00004030 	andeq	r4, r0, r0, lsr r0
    822c:	075e0e00 	ldrbeq	r0, [lr, -r0, lsl #28]
    8230:	70010000 	andvc	r0, r1, r0
    8234:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    8238:	00000018 	andeq	r0, r0, r8, lsl r0
    823c:	01a39c01 			; <UNDEFINED> instruction: 0x01a39c01
    8240:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
    8244:	0100001a 	tsteq	r0, sl, lsl r0
    8248:	0000b970 	andeq	fp, r0, r0, ror r9
    824c:	00500100 	subseq	r0, r0, r0, lsl #2
    8250:	00318411 	eorseq	r8, r1, r1, lsl r4
    8254:	3a860100 	bcc	fe18865c <SCS_BASE+0x1e17a65c>
    8258:	00000000 	andeq	r0, r0, r0
    825c:	0c000000 	stceq	0, cr0, [r0], {-0}
    8260:	01000000 	mrseq	r0, (UNDEF: 0)
    8264:	31b3129c 			; <UNDEFINED> instruction: 0x31b3129c
    8268:	96010000 	strls	r0, [r1], -r0
    826c:	00000099 	muleq	r0, r9, r0
    8270:	00000000 	andeq	r0, r0, r0
    8274:	0000001c 	andeq	r0, r0, ip, lsl r0
    8278:	c9109c01 	ldmdbgt	r0, {r0, sl, fp, ip, pc}
    827c:	01000031 	tsteq	r0, r1, lsr r0
    8280:	00005396 	muleq	r0, r6, r3
    8284:	00406b00 	subeq	r6, r0, r0, lsl #22
    8288:	26031300 	strcs	r1, [r3], -r0, lsl #6
    828c:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    8290:	0000003a 	andeq	r0, r0, sl, lsr r0
    8294:	0000408c 	andeq	r4, r0, ip, lsl #1
    8298:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    829c:	3a980100 	bcc	fe6086a4 <SCS_BASE+0x1e5fa6a4>
    82a0:	ab000000 	blge	82a8 <__Stack_Size+0x7ea8>
    82a4:	13000040 	movwne	r0, #64	; 0x40
    82a8:	00001c4c 	andeq	r1, r0, ip, asr #24
    82ac:	00999901 	addseq	r9, r9, r1, lsl #18
    82b0:	40d80000 	sbcsmi	r0, r8, r0
    82b4:	00000000 	andeq	r0, r0, r0
    82b8:	00000a28 	andeq	r0, r0, r8, lsr #20
    82bc:	1bb90004 	blne	fee482d4 <SCS_BASE+0x1ee3a2d4>
    82c0:	01040000 	mrseq	r0, (UNDEF: 4)
    82c4:	00000029 	andeq	r0, r0, r9, lsr #32
    82c8:	0033c201 	eorseq	ip, r3, r1, lsl #4
    82cc:	00039f00 	andeq	r9, r3, r0, lsl #30
    82d0:	000b0800 	andeq	r0, fp, r0, lsl #16
    82d4:	00000000 	andeq	r0, r0, r0
    82d8:	0026dc00 	eoreq	sp, r6, r0, lsl #24
    82dc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    82e0:	00000938 	andeq	r0, r0, r8, lsr r9
    82e4:	26050402 	strcs	r0, [r5], -r2, lsl #8
    82e8:	02000008 	andeq	r0, r0, #8
    82ec:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    82f0:	01020000 	mrseq	r0, (UNDEF: 2)
    82f4:	0009d706 	andeq	sp, r9, r6, lsl #14
    82f8:	33750300 	cmncc	r5, #0, 6
    82fc:	27020032 	smladxcs	r2, r2, r0, r0
    8300:	0000004c 	andeq	r0, r0, ip, asr #32
    8304:	33070402 	movwcc	r0, #29698	; 0x7402
    8308:	03000009 	movweq	r0, #9
    830c:	00363175 	eorseq	r3, r6, r5, ror r1
    8310:	005e2802 	subseq	r2, lr, r2, lsl #16
    8314:	02020000 	andeq	r0, r2, #0
    8318:	000bd007 	andeq	sp, fp, r7
    831c:	38750300 	ldmdacc	r5!, {r8, r9}^
    8320:	6f290200 	svcvs	0x00290200
    8324:	02000000 	andeq	r0, r0, #0
    8328:	09d50801 	ldmibeq	r5, {r0, fp}^
    832c:	52040000 	andpl	r0, r4, #0
    8330:	02000004 	andeq	r0, r0, #4
    8334:	0000812f 	andeq	r8, r0, pc, lsr #2
    8338:	004c0500 	subeq	r0, ip, r0, lsl #10
    833c:	b3040000 	movwlt	r0, #16384	; 0x4000
    8340:	02000002 	andeq	r0, r0, #2
    8344:	00009130 	andeq	r9, r0, r0, lsr r1
    8348:	005e0500 	subseq	r0, lr, r0, lsl #10
    834c:	01060000 	mrseq	r0, (UNDEF: 6)
    8350:	00ab3c02 	adceq	r3, fp, r2, lsl #24
    8354:	c3070000 	movwgt	r0, #28672	; 0x7000
    8358:	0000001e 	andeq	r0, r0, lr, lsl r0
    835c:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    8360:	04000100 	streq	r0, [r0], #-256	; 0x100
    8364:	00000787 	andeq	r0, r0, r7, lsl #15
    8368:	00963c02 	addseq	r3, r6, r2, lsl #24
    836c:	1b040000 	blne	108374 <__Stack_Size+0x107f74>
    8370:	02000025 	andeq	r0, r0, #37	; 0x25
    8374:	0000963c 	andeq	r9, r0, ip, lsr r6
    8378:	02010600 	andeq	r0, r1, #0, 12
    837c:	0000d63e 	andeq	sp, r0, lr, lsr r6
    8380:	05380700 	ldreq	r0, [r8, #-1792]!	; 0x700
    8384:	07000000 	streq	r0, [r0, -r0]
    8388:	00000910 	andeq	r0, r0, r0, lsl r9
    838c:	22040001 	andcs	r0, r4, #1
    8390:	02000001 	andeq	r0, r0, #1
    8394:	0000c13e 	andeq	ip, r0, lr, lsr r1
    8398:	07040200 	streq	r0, [r4, -r0, lsl #4]
    839c:	0000092a 	andeq	r0, r0, sl, lsr #18
    83a0:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    83a4:	0001a602 	andeq	sl, r1, r2, lsl #12
    83a8:	52530a00 	subspl	r0, r3, #0, 20
    83ac:	023a0300 	eorseq	r0, sl, #0, 6
    83b0:	00000086 	andeq	r0, r0, r6, lsl #1
    83b4:	07b20b00 	ldreq	r0, [r2, r0, lsl #22]!
    83b8:	3b030000 	blcc	c83c0 <__Stack_Size+0xc7fc0>
    83bc:	00005302 	andeq	r5, r0, r2, lsl #6
    83c0:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    83c4:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    83c8:	00008602 	andeq	r8, r0, r2, lsl #12
    83cc:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
    83d0:	03000007 	movweq	r0, #7
    83d4:	0053023d 	subseq	r0, r3, sp, lsr r2
    83d8:	0a060000 	beq	1883e0 <__Stack_Size+0x187fe0>
    83dc:	00525242 	subseq	r5, r2, r2, asr #4
    83e0:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    83e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    83e8:	0007c60b 	andeq	ip, r7, fp, lsl #12
    83ec:	023f0300 	eorseq	r0, pc, #0, 6
    83f0:	00000053 	andeq	r0, r0, r3, asr r0
    83f4:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    83f8:	40030031 	andmi	r0, r3, r1, lsr r0
    83fc:	00008602 	andeq	r8, r0, r2, lsl #12
    8400:	d00b0c00 	andle	r0, fp, r0, lsl #24
    8404:	03000007 	movweq	r0, #7
    8408:	00530241 	subseq	r0, r3, r1, asr #4
    840c:	0a0e0000 	beq	388414 <__Stack_Size+0x388014>
    8410:	00325243 	eorseq	r5, r2, r3, asr #4
    8414:	86024203 	strhi	r4, [r2], -r3, lsl #4
    8418:	10000000 	andne	r0, r0, r0
    841c:	0007da0b 	andeq	sp, r7, fp, lsl #20
    8420:	02430300 	subeq	r0, r3, #0, 6
    8424:	00000053 	andeq	r0, r0, r3, asr r0
    8428:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    842c:	44030033 	strmi	r0, [r3], #-51	; 0x33
    8430:	00008602 	andeq	r8, r0, r2, lsl #12
    8434:	e40b1400 	str	r1, [fp], #-1024	; 0x400
    8438:	03000007 	movweq	r0, #7
    843c:	00530245 	subseq	r0, r3, r5, asr #4
    8440:	0b160000 	bleq	588448 <__Stack_Size+0x588048>
    8444:	0000023c 	andeq	r0, r0, ip, lsr r2
    8448:	86024603 	strhi	r4, [r2], -r3, lsl #12
    844c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8450:	0007ee0b 	andeq	lr, r7, fp, lsl #28
    8454:	02470300 	subeq	r0, r7, #0, 6
    8458:	00000053 	andeq	r0, r0, r3, asr r0
    845c:	a40c001a 	strge	r0, [ip], #-26
    8460:	03000004 	movweq	r0, #4
    8464:	00e80248 	rsceq	r0, r8, r8, asr #4
    8468:	100d0000 	andne	r0, sp, r0
    846c:	02031a04 	andeq	r1, r3, #4, 20	; 0x4000
    8470:	7a0e0000 	bvc	388478 <__Stack_Size+0x388078>
    8474:	04000002 	streq	r0, [r0], #-2
    8478:	0000411c 	andeq	r4, r0, ip, lsl r1
    847c:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
    8480:	04000001 	streq	r0, [r0], #-1
    8484:	0000531d 	andeq	r5, r0, sp, lsl r3
    8488:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
    848c:	04000001 	streq	r0, [r0], #-1
    8490:	0000531e 	andeq	r5, r0, lr, lsl r3
    8494:	1b0e0600 	blne	389c9c <__Stack_Size+0x38989c>
    8498:	0400000b 	streq	r0, [r0], #-11
    849c:	0000531f 	andeq	r5, r0, pc, lsl r3
    84a0:	9b0e0800 	blls	38a4a8 <__Stack_Size+0x38a0a8>
    84a4:	04000005 	streq	r0, [r0], #-5
    84a8:	00005320 	andeq	r5, r0, r0, lsr #6
    84ac:	b90e0a00 	stmdblt	lr, {r9, fp}
    84b0:	04000005 	streq	r0, [r0], #-5
    84b4:	00005321 	andeq	r5, r0, r1, lsr #6
    84b8:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    84bc:	00000aee 	andeq	r0, r0, lr, ror #21
    84c0:	01b22204 			; <UNDEFINED> instruction: 0x01b22204
    84c4:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    84c8:	02472504 	subeq	r2, r7, #4, 10	; 0x1000000
    84cc:	130e0000 	movwne	r0, #57344	; 0xe000
    84d0:	04000034 	streq	r0, [r0], #-52	; 0x34
    84d4:	00005327 	andeq	r5, r0, r7, lsr #6
    84d8:	c10e0000 	mrsgt	r0, (UNDEF: 14)
    84dc:	04000034 	streq	r0, [r0], #-52	; 0x34
    84e0:	00005328 	andeq	r5, r0, r8, lsr #6
    84e4:	3f0e0200 	svccc	0x000e0200
    84e8:	04000032 	streq	r0, [r0], #-50	; 0x32
    84ec:	00005329 	andeq	r5, r0, r9, lsr #6
    84f0:	d30e0400 	movwle	r0, #58368	; 0xe400
    84f4:	04000034 	streq	r0, [r0], #-52	; 0x34
    84f8:	0000532a 	andeq	r5, r0, sl, lsr #6
    84fc:	04000600 	streq	r0, [r0], #-1536	; 0x600
    8500:	00003278 	andeq	r3, r0, r8, ror r2
    8504:	020e2b04 	andeq	r2, lr, #4, 22	; 0x1000
    8508:	140d0000 	strne	r0, [sp], #-0
    850c:	02971905 	addseq	r1, r7, #81920	; 0x14000
    8510:	b40e0000 	strlt	r0, [lr], #-0
    8514:	05000026 	streq	r0, [r0, #-38]	; 0x26
    8518:	0000411b 	andeq	r4, r0, fp, lsl r1
    851c:	7a0e0000 	bvc	388524 <__Stack_Size+0x388124>
    8520:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8524:	0000411c 	andeq	r4, r0, ip, lsl r1
    8528:	0c0e0400 	cfstrseq	mvf0, [lr], {-0}
    852c:	05000027 	streq	r0, [r0, #-39]	; 0x27
    8530:	0000411d 	andeq	r4, r0, sp, lsl r1
    8534:	d00e0800 	andle	r0, lr, r0, lsl #16
    8538:	05000026 	streq	r0, [r0, #-38]	; 0x26
    853c:	0000411e 	andeq	r4, r0, lr, lsl r1
    8540:	550e0c00 	strpl	r0, [lr, #-3072]	; 0xc00
    8544:	05000026 	streq	r0, [r0, #-38]	; 0x26
    8548:	0000411f 	andeq	r4, r0, pc, lsl r1
    854c:	04001000 	streq	r1, [r0], #-0
    8550:	00002542 	andeq	r2, r0, r2, asr #10
    8554:	02522005 	subseq	r2, r2, #5
    8558:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 8560 <__Stack_Size+0x8160>
    855c:	0100000a 	tsteq	r0, sl
    8560:	00174c5a 	andseq	r4, r7, sl, asr ip
    8564:	00009408 	andeq	r9, r0, r8, lsl #8
    8568:	729c0100 	addsvc	r0, ip, #0, 2
    856c:	10000003 	andne	r0, r0, r3
    8570:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8574:	03725a01 	cmneq	r2, #4096	; 0x1000
    8578:	41170000 	tstmi	r7, r0
    857c:	80110000 	andshi	r0, r1, r0
    8580:	e5080017 	str	r0, [r8, #-23]
    8584:	e0000009 	and	r0, r0, r9
    8588:	12000002 	andne	r0, r0, #2
    858c:	31015101 	tstcc	r1, r1, lsl #2
    8590:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8594:	0040000a 	subeq	r0, r0, sl
    8598:	00178e13 	andseq	r8, r7, r3, lsl lr
    859c:	0009e508 	andeq	lr, r9, r8, lsl #10
    85a0:	0002fa00 	andeq	pc, r2, r0, lsl #20
    85a4:	51011200 	mrspl	r1, R9_usr
    85a8:	01123001 	tsteq	r2, r1
    85ac:	000a0350 	andeq	r0, sl, r0, asr r3
    85b0:	98110040 	ldmdals	r1, {r6}
    85b4:	fc080017 	stc2	0, cr0, [r8], {23}
    85b8:	14000009 	strne	r0, [r0], #-9
    85bc:	12000003 	andne	r0, r0, #3
    85c0:	31015101 	tstcc	r1, r1, lsl #2
    85c4:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    85c8:	00243d40 	eoreq	r3, r4, r0, asr #26
    85cc:	0017a811 	andseq	sl, r7, r1, lsl r8
    85d0:	0009fc08 	andeq	pc, r9, r8, lsl #24
    85d4:	00032e00 	andeq	r2, r3, r0, lsl #28
    85d8:	51011200 	mrspl	r1, R9_usr
    85dc:	01123101 	tsteq	r2, r1, lsl #2
    85e0:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    85e4:	b8110024 	ldmdalt	r1, {r2, r5}
    85e8:	fc080017 	stc2	0, cr0, [r8], {23}
    85ec:	48000009 	stmdami	r0, {r0, r3}
    85f0:	12000003 	andne	r0, r0, #3
    85f4:	31015101 	tstcc	r1, r1, lsl #2
    85f8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    85fc:	00243f40 	eoreq	r3, r4, r0, asr #30
    8600:	0017c811 	andseq	ip, r7, r1, lsl r8
    8604:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8608:	00036200 	andeq	r6, r3, r0, lsl #4
    860c:	51011200 	mrspl	r1, R9_usr
    8610:	01123101 	tsteq	r2, r1, lsl #2
    8614:	40400350 	submi	r0, r0, r0, asr r3
    8618:	d6140024 	ldrle	r0, [r4], -r4, lsr #32
    861c:	fc080017 	stc2	0, cr0, [r8], {23}
    8620:	12000009 	andne	r0, r0, #9
    8624:	30015101 	andcc	r5, r1, r1, lsl #2
    8628:	04150000 	ldreq	r0, [r5], #-0
    862c:	000001a6 	andeq	r0, r0, r6, lsr #3
    8630:	00014c0f 	andeq	r4, r1, pc, lsl #24
    8634:	e08c0100 	add	r0, ip, r0, lsl #2
    8638:	88080017 	stmdahi	r8, {r0, r1, r2, r4}
    863c:	01000000 	mrseq	r0, (UNDEF: 0)
    8640:	0004159c 	muleq	r4, ip, r5
    8644:	33bb1000 			; <UNDEFINED> instruction: 0x33bb1000
    8648:	8c010000 	stchi	0, cr0, [r1], {-0}
    864c:	00000372 	andeq	r0, r0, r2, ror r3
    8650:	000041a7 	andeq	r4, r0, r7, lsr #3
    8654:	0033dc10 	eorseq	sp, r3, r0, lsl ip
    8658:	158c0100 	strne	r0, [ip, #256]	; 0x100
    865c:	d3000004 	movwle	r0, #4
    8660:	16000041 	strne	r0, [r0], -r1, asr #32
    8664:	00001f3d 	andeq	r1, r0, sp, lsr pc
    8668:	00418e01 	subeq	r8, r1, r1, lsl #28
    866c:	41ff0000 	mvnsmi	r0, r0
    8670:	d5160000 	ldrle	r0, [r6, #-0]
    8674:	01000032 	tsteq	r0, r2, lsr r0
    8678:	0000418e 	andeq	r4, r0, lr, lsl #3
    867c:	0042ec00 	subeq	lr, r2, r0, lsl #24
    8680:	32301600 	eorscc	r1, r0, #0, 12
    8684:	8f010000 	svchi	0x00010000
    8688:	00000041 	andeq	r0, r0, r1, asr #32
    868c:	00004363 	andeq	r4, r0, r3, ror #6
    8690:	00345216 	eorseq	r5, r4, r6, lsl r2
    8694:	41900100 	orrsmi	r0, r0, r0, lsl #2
    8698:	dc000000 	stcle	0, cr0, [r0], {-0}
    869c:	16000043 	strne	r0, [r0], -r3, asr #32
    86a0:	0000336b 	andeq	r3, r0, fp, ror #6
    86a4:	00419101 	subeq	r9, r1, r1, lsl #2
    86a8:	41a70000 			; <UNDEFINED> instruction: 0x41a70000
    86ac:	76170000 	ldrvc	r0, [r7], -r0
    86b0:	01000033 	tsteq	r0, r3, lsr r0
    86b4:	00029792 	muleq	r2, r2, r7
    86b8:	5c910200 	lfmpl	f0, 4, [r1], {0}
    86bc:	00182618 	andseq	r2, r8, r8, lsl r6
    86c0:	000a1308 	andeq	r1, sl, r8, lsl #6
    86c4:	50011200 	andpl	r1, r1, r0, lsl #4
    86c8:	005c9102 	subseq	r9, ip, r2, lsl #2
    86cc:	03041500 	movweq	r1, #17664	; 0x4500
    86d0:	0f000002 	svceq	0x00000002
    86d4:	00000ca5 	andeq	r0, r0, r5, lsr #25
    86d8:	1868e801 	stmdane	r8!, {r0, fp, sp, lr, pc}^
    86dc:	00160800 	andseq	r0, r6, r0, lsl #16
    86e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    86e4:	0000043e 	andeq	r0, r0, lr, lsr r4
    86e8:	0033dc19 	eorseq	sp, r3, r9, lsl ip
    86ec:	15e80100 	strbne	r0, [r8, #256]!	; 0x100
    86f0:	01000004 	tsteq	r0, r4
    86f4:	8e0f0050 	mcrhi	0, 0, r0, cr15, cr0, {2}
    86f8:	01000034 	tsteq	r0, r4, lsr r0
    86fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8700:	00002000 	andeq	r2, r0, r0
    8704:	809c0100 	addshi	r0, ip, r0, lsl #2
    8708:	19000004 	stmdbne	r0, {r2}
    870c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8710:	0372ff01 	cmneq	r2, #1, 30
    8714:	50010000 	andpl	r0, r1, r0
    8718:	00333210 	eorseq	r3, r3, r0, lsl r2
    871c:	80ff0100 	rscshi	r0, pc, r0, lsl #2
    8720:	7a000004 	bvc	8738 <__Stack_Size+0x8338>
    8724:	1a000044 	bne	883c <__Stack_Size+0x843c>
    8728:	00001f3d 	andeq	r1, r0, sp, lsr pc
    872c:	41010101 	tstmi	r1, r1, lsl #2
    8730:	9b000000 	blls	8738 <__Stack_Size+0x8338>
    8734:	00000044 	andeq	r0, r0, r4, asr #32
    8738:	02470415 	subeq	r0, r7, #352321536	; 0x15000000
    873c:	551b0000 	ldrpl	r0, [fp, #-0]
    8740:	01000033 	tsteq	r0, r3, lsr r0
    8744:	00000123 	andeq	r0, r0, r3, lsr #2
    8748:	000c0000 	andeq	r0, ip, r0
    874c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8750:	000004ab 	andeq	r0, r0, fp, lsr #9
    8754:	0033321c 	eorseq	r3, r3, ip, lsl r2
    8758:	01230100 	teqeq	r3, r0, lsl #2
    875c:	00000480 	andeq	r0, r0, r0, lsl #9
    8760:	1b005001 	blne	1c76c <__Stack_Size+0x1c36c>
    8764:	00000263 	andeq	r0, r0, r3, ror #4
    8768:	7e013701 	cdpvc	7, 0, cr3, cr1, cr1, {0}
    876c:	18080018 	stmdane	r8, {r3, r4}
    8770:	01000000 	mrseq	r0, (UNDEF: 0)
    8774:	0004de9c 	muleq	r4, ip, lr
    8778:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    877c:	37010000 	strcc	r0, [r1, -r0]
    8780:	00037201 	andeq	r7, r3, r1, lsl #4
    8784:	1c500100 	ldfnee	f0, [r0], {-0}
    8788:	00001a7c 	andeq	r1, r0, ip, ror sl
    878c:	d6013701 	strle	r3, [r1], -r1, lsl #14
    8790:	01000000 	mrseq	r0, (UNDEF: 0)
    8794:	5f1b0051 	svcpl	0x001b0051
    8798:	01000008 	tsteq	r0, r8
    879c:	18960162 	ldmne	r6, {r1, r5, r6, r8}
    87a0:	00320800 	eorseq	r0, r2, r0, lsl #16
    87a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    87a8:	00000563 	andeq	r0, r0, r3, ror #10
    87ac:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    87b0:	01620100 	cmneq	r2, r0, lsl #2
    87b4:	00000372 	andeq	r0, r0, r2, ror r3
    87b8:	000044d5 	ldrdeq	r4, [r0], -r5
    87bc:	0032bd1d 	eorseq	fp, r2, sp, lsl sp
    87c0:	01620100 	cmneq	r2, r0, lsl #2
    87c4:	00000053 	andeq	r0, r0, r3, asr r0
    87c8:	0000450e 	andeq	r4, r0, lr, lsl #10
    87cc:	001a7c1d 	andseq	r7, sl, sp, lsl ip
    87d0:	01620100 	cmneq	r2, r0, lsl #2
    87d4:	000000d6 	ldrdeq	r0, [r0], -r6
    87d8:	0000452f 	andeq	r4, r0, pc, lsr #10
    87dc:	0034e11a 	eorseq	lr, r4, sl, lsl r1
    87e0:	01640100 	cmneq	r4, r0, lsl #2
    87e4:	00000041 	andeq	r0, r0, r1, asr #32
    87e8:	00004569 	andeq	r4, r0, r9, ror #10
    87ec:	0033fc1a 	eorseq	pc, r3, sl, lsl ip	; <UNPREDICTABLE>
    87f0:	01640100 	cmneq	r4, r0, lsl #2
    87f4:	00000041 	andeq	r0, r0, r1, asr #32
    87f8:	0000458d 	andeq	r4, r0, sp, lsl #11
    87fc:	0034cc1a 	eorseq	ip, r4, sl, lsl ip
    8800:	01640100 	cmneq	r4, r0, lsl #2
    8804:	00000041 	andeq	r0, r0, r1, asr #32
    8808:	000045c8 	andeq	r4, r0, r8, asr #11
    880c:	00336b1e 	eorseq	r6, r3, lr, lsl fp
    8810:	01650100 	cmneq	r5, r0, lsl #2
    8814:	00000041 	andeq	r0, r0, r1, asr #32
    8818:	1b005001 	blne	1c824 <__Stack_Size+0x1c424>
    881c:	000032b0 			; <UNDEFINED> instruction: 0x000032b0
    8820:	00019d01 	andeq	r9, r1, r1, lsl #26
    8824:	12000000 	andne	r0, r0, #0
    8828:	01000000 	mrseq	r0, (UNDEF: 0)
    882c:	0005a69c 	muleq	r5, ip, r6
    8830:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8834:	9d010000 	stcls	0, cr0, [r1, #-0]
    8838:	00037201 	andeq	r7, r3, r1, lsl #4
    883c:	1d500100 	ldfnee	f0, [r0, #-0]
    8840:	00003348 	andeq	r3, r0, r8, asr #6
    8844:	53019d01 	movwpl	r9, #7425	; 0x1d01
    8848:	10000000 	andne	r0, r0, r0
    884c:	1c000046 	stcne	0, cr0, [r0], {70}	; 0x46
    8850:	00001a7c 	andeq	r1, r0, ip, ror sl
    8854:	d6019d01 	strle	r9, [r1], -r1, lsl #26
    8858:	01000000 	mrseq	r0, (UNDEF: 0)
    885c:	871b0052 			; <UNDEFINED> instruction: 0x871b0052
    8860:	01000033 	tsteq	r0, r3, lsr r0
    8864:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    8868:	00160000 	andseq	r0, r6, r0
    886c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8870:	000005db 	ldrdeq	r0, [r0], -fp
    8874:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8878:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    887c:	00000372 	andeq	r0, r0, r2, ror r3
    8880:	ed1d5001 	ldc	0, cr5, [sp, #-4]
    8884:	01000033 	tsteq	r0, r3, lsr r0
    8888:	006501bc 	strhteq	r0, [r5], #-28	; 0xffffffe4
    888c:	464a0000 	strbmi	r0, [sl], -r0
    8890:	1b000000 	blne	8898 <__Stack_Size+0x8498>
    8894:	0000349e 	muleq	r0, lr, r4
    8898:	0001d501 	andeq	sp, r1, r1, lsl #10
    889c:	16000000 	strne	r0, [r0], -r0
    88a0:	01000000 	mrseq	r0, (UNDEF: 0)
    88a4:	0006109c 	muleq	r6, ip, r0
    88a8:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    88ac:	d5010000 	strle	r0, [r1, #-0]
    88b0:	00037201 	andeq	r7, r3, r1, lsl #4
    88b4:	1d500100 	ldfnee	f0, [r0, #-0]
    88b8:	000032a3 	andeq	r3, r0, r3, lsr #5
    88bc:	5301d501 	movwpl	sp, #5377	; 0x1501
    88c0:	6b000000 	blvs	88c8 <__Stack_Size+0x84c8>
    88c4:	00000046 	andeq	r0, r0, r6, asr #32
    88c8:	00341f1b 	eorseq	r1, r4, fp, lsl pc
    88cc:	01ea0100 	mvneq	r0, r0, lsl #2
    88d0:	00000000 	andeq	r0, r0, r0
    88d4:	00000018 	andeq	r0, r0, r8, lsl r0
    88d8:	06439c01 	strbeq	r9, [r3], -r1, lsl #24
    88dc:	bb1c0000 	bllt	7088e4 <__Stack_Size+0x7084e4>
    88e0:	01000033 	tsteq	r0, r3, lsr r0
    88e4:	037201ea 	cmneq	r2, #-2147483590	; 0x8000003a
    88e8:	50010000 	andpl	r0, r1, r0
    88ec:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    88f0:	01ea0100 	mvneq	r0, r0, lsl #2
    88f4:	000000d6 	ldrdeq	r0, [r0], -r6
    88f8:	1b005101 	blne	1cd04 <__Stack_Size+0x1c904>
    88fc:	00003306 	andeq	r3, r0, r6, lsl #6
    8900:	00020a01 	andeq	r0, r2, r1, lsl #20
    8904:	16000000 	strne	r0, [r0], -r0
    8908:	01000000 	mrseq	r0, (UNDEF: 0)
    890c:	0006789c 	muleq	r6, ip, r8
    8910:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8914:	0a010000 	beq	4891c <__Stack_Size+0x4851c>
    8918:	00037202 	andeq	r7, r3, r2, lsl #4
    891c:	1d500100 	ldfnee	f0, [r0, #-0]
    8920:	0000325d 	andeq	r3, r0, sp, asr r2
    8924:	53020a01 	movwpl	r0, #10753	; 0x2a01
    8928:	8c000000 	stchi	0, cr0, [r0], {-0}
    892c:	00000046 	andeq	r0, r0, r6, asr #32
    8930:	0034451b 	eorseq	r4, r4, fp, lsl r5
    8934:	021f0100 	andseq	r0, pc, #0, 2
    8938:	00000000 	andeq	r0, r0, r0
    893c:	00000018 	andeq	r0, r0, r8, lsl r0
    8940:	06ab9c01 	strteq	r9, [fp], r1, lsl #24
    8944:	bb1c0000 	bllt	70894c <__Stack_Size+0x70854c>
    8948:	01000033 	tsteq	r0, r3, lsr r0
    894c:	0372021f 	cmneq	r2, #-268435455	; 0xf0000001
    8950:	50010000 	andpl	r0, r1, r0
    8954:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8958:	021f0100 	andseq	r0, pc, #0, 2
    895c:	000000d6 	ldrdeq	r0, [r0], -r6
    8960:	1b005101 	blne	1cd6c <__Stack_Size+0x1c96c>
    8964:	00000330 	andeq	r0, r0, r0, lsr r3
    8968:	c8023b01 	stmdagt	r2, {r0, r8, r9, fp, ip, sp}
    896c:	08080018 	stmdaeq	r8, {r3, r4}
    8970:	01000000 	mrseq	r0, (UNDEF: 0)
    8974:	0006e09c 	muleq	r6, ip, r0
    8978:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    897c:	3b010000 	blcc	48984 <__Stack_Size+0x48584>
    8980:	00037202 	andeq	r7, r3, r2, lsl #4
    8984:	1d500100 	ldfnee	f0, [r0, #-0]
    8988:	00001cc2 	andeq	r1, r0, r2, asr #25
    898c:	53023b01 	movwpl	r3, #11009	; 0x2b01
    8990:	ad000000 	stcge	0, cr0, [r0, #-0]
    8994:	00000046 	andeq	r0, r0, r6, asr #32
    8998:	000e261f 	andeq	r2, lr, pc, lsl r6
    899c:	024e0100 	subeq	r0, lr, #0, 2
    89a0:	00000053 	andeq	r0, r0, r3, asr r0
    89a4:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
    89a8:	00000008 	andeq	r0, r0, r8
    89ac:	070b9c01 	streq	r9, [fp, -r1, lsl #24]
    89b0:	bb1d0000 	bllt	7489b8 <__Stack_Size+0x7485b8>
    89b4:	01000033 	tsteq	r0, r3, lsr r0
    89b8:	0372024e 	cmneq	r2, #-536870908	; 0xe0000004
    89bc:	46ce0000 	strbmi	r0, [lr], r0
    89c0:	1b000000 	blne	89c8 <__Stack_Size+0x85c8>
    89c4:	000033ab 	andeq	r3, r0, fp, lsr #7
    89c8:	00026001 	andeq	r6, r2, r1
    89cc:	0c000000 	stceq	0, cr0, [r0], {-0}
    89d0:	01000000 	mrseq	r0, (UNDEF: 0)
    89d4:	0007309c 	muleq	r7, ip, r0
    89d8:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    89dc:	60010000 	andvs	r0, r1, r0
    89e0:	00037202 	andeq	r7, r3, r2, lsl #4
    89e4:	00500100 	subseq	r0, r0, r0, lsl #2
    89e8:	0033981b 	eorseq	r9, r3, fp, lsl r8
    89ec:	02730100 	rsbseq	r0, r3, #0, 2
    89f0:	00000000 	andeq	r0, r0, r0
    89f4:	00000012 	andeq	r0, r0, r2, lsl r0
    89f8:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    89fc:	bb1c0000 	bllt	708a04 <__Stack_Size+0x708604>
    8a00:	01000033 	tsteq	r0, r3, lsr r0
    8a04:	03720273 	cmneq	r2, #805306375	; 0x30000007
    8a08:	50010000 	andpl	r0, r1, r0
    8a0c:	0032f61d 	eorseq	pc, r2, sp, lsl r6	; <UNPREDICTABLE>
    8a10:	02730100 	rsbseq	r0, r3, #0, 2
    8a14:	00000065 	andeq	r0, r0, r5, rrx
    8a18:	000046ef 	andeq	r4, r0, pc, ror #13
    8a1c:	324a1b00 	subcc	r1, sl, #0, 22
    8a20:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8a24:	00000002 	andeq	r0, r0, r2
    8a28:	00001200 	andeq	r1, r0, r0, lsl #4
    8a2c:	9a9c0100 	bls	fe708e34 <SCS_BASE+0x1e6fae34>
    8a30:	1c000007 	stcne	0, cr0, [r0], {7}
    8a34:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8a38:	72028901 	andvc	r8, r2, #16384	; 0x4000
    8a3c:	01000003 	tsteq	r0, r3
    8a40:	34b11d50 	ldrtcc	r1, [r1], #3408	; 0xd50
    8a44:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8a48:	00006502 	andeq	r6, r0, r2, lsl #10
    8a4c:	00471000 	subeq	r1, r7, r0
    8a50:	7b1b0000 	blvc	6c8a58 <__Stack_Size+0x6c8658>
    8a54:	01000034 	tsteq	r0, r4, lsr r0
    8a58:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    8a5c:	00180000 	andseq	r0, r8, r0
    8a60:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a64:	000007cd 	andeq	r0, r0, sp, asr #15
    8a68:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8a6c:	029f0100 	addseq	r0, pc, #0, 2
    8a70:	00000372 	andeq	r0, r0, r2, ror r3
    8a74:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8a78:	0100001a 	tsteq	r0, sl, lsl r0
    8a7c:	00d6029f 	smullseq	r0, r6, pc, r2	; <UNPREDICTABLE>
    8a80:	51010000 	mrspl	r0, (UNDEF: 1)
    8a84:	34641b00 	strbtcc	r1, [r4], #-2816	; 0xb00
    8a88:	bc010000 	stclt	0, cr0, [r1], {-0}
    8a8c:	00000002 	andeq	r0, r0, r2
    8a90:	00001800 	andeq	r1, r0, r0, lsl #16
    8a94:	009c0100 	addseq	r0, ip, r0, lsl #2
    8a98:	1c000008 	stcne	0, cr0, [r0], {8}
    8a9c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8aa0:	7202bc01 	andvc	fp, r2, #256	; 0x100
    8aa4:	01000003 	tsteq	r0, r3
    8aa8:	1a7c1c50 	bne	1f0fbf0 <__Stack_Size+0x1f0f7f0>
    8aac:	bc010000 	stclt	0, cr0, [r1], {-0}
    8ab0:	0000d602 	andeq	sp, r0, r2, lsl #12
    8ab4:	00510100 	subseq	r0, r1, r0, lsl #2
    8ab8:	00328f1b 	eorseq	r8, r2, fp, lsl pc
    8abc:	02d90100 	sbcseq	r0, r9, #0, 2
    8ac0:	00000000 	andeq	r0, r0, r0
    8ac4:	00000018 	andeq	r0, r0, r8, lsl r0
    8ac8:	08339c01 	ldmdaeq	r3!, {r0, sl, fp, ip, pc}
    8acc:	bb1c0000 	bllt	708ad4 <__Stack_Size+0x7086d4>
    8ad0:	01000033 	tsteq	r0, r3, lsr r0
    8ad4:	037202d9 	cmneq	r2, #-1879048179	; 0x9000000d
    8ad8:	50010000 	andpl	r0, r1, r0
    8adc:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8ae0:	02d90100 	sbcseq	r0, r9, #0, 2
    8ae4:	000000d6 	ldrdeq	r0, [r0], -r6
    8ae8:	1b005101 	blne	1cef4 <__Stack_Size+0x1caf4>
    8aec:	00003402 	andeq	r3, r0, r2, lsl #8
    8af0:	0002f801 	andeq	pc, r2, r1, lsl #16
    8af4:	16000000 	strne	r0, [r0], -r0
    8af8:	01000000 	mrseq	r0, (UNDEF: 0)
    8afc:	0008689c 	muleq	r8, ip, r8
    8b00:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b04:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8b08:	00037202 	andeq	r7, r3, r2, lsl #4
    8b0c:	1d500100 	ldfnee	f0, [r0, #-0]
    8b10:	000032c6 	andeq	r3, r0, r6, asr #5
    8b14:	5302f801 	movwpl	pc, #10241	; 0x2801	; <UNPREDICTABLE>
    8b18:	31000000 	mrscc	r0, (UNDEF: 0)
    8b1c:	00000047 	andeq	r0, r0, r7, asr #32
    8b20:	0034371b 	eorseq	r3, r4, fp, lsl r7
    8b24:	030d0100 	movweq	r0, #53504	; 0xd100
    8b28:	00000000 	andeq	r0, r0, r0
    8b2c:	00000018 	andeq	r0, r0, r8, lsl r0
    8b30:	089b9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}
    8b34:	bb1c0000 	bllt	708b3c <__Stack_Size+0x70873c>
    8b38:	01000033 	tsteq	r0, r3, lsr r0
    8b3c:	0372030d 	cmneq	r2, #872415232	; 0x34000000
    8b40:	50010000 	andpl	r0, r1, r0
    8b44:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8b48:	030d0100 	movweq	r0, #53504	; 0xd100
    8b4c:	000000d6 	ldrdeq	r0, [r0], -r6
    8b50:	1f005101 	svcne	0x00005101
    8b54:	0000038b 	andeq	r0, r0, fp, lsl #7
    8b58:	ab033501 	blge	d5f64 <__Stack_Size+0xd5b64>
    8b5c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    8b60:	0c080018 	stceq	0, cr0, [r8], {24}
    8b64:	01000000 	mrseq	r0, (UNDEF: 0)
    8b68:	0008e49c 	muleq	r8, ip, r4
    8b6c:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8b70:	35010000 	strcc	r0, [r1, #-0]
    8b74:	00037203 	andeq	r7, r3, r3, lsl #4
    8b78:	00475200 	subeq	r5, r7, r0, lsl #4
    8b7c:	33271c00 	teqcc	r7, #0, 24
    8b80:	35010000 	strcc	r0, [r1, #-0]
    8b84:	00005303 	andeq	r5, r0, r3, lsl #6
    8b88:	1a510100 	bne	1448f90 <__Stack_Size+0x1448b90>
    8b8c:	00001c4c 	andeq	r1, r0, ip, asr #24
    8b90:	ab033701 	blge	d679c <__Stack_Size+0xd639c>
    8b94:	73000000 	movwvc	r0, #0
    8b98:	00000047 	andeq	r0, r0, r7, asr #32
    8b9c:	0008c31b 	andeq	ip, r8, fp, lsl r3
    8ba0:	03690100 	cmneq	r9, #0, 2
    8ba4:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
    8ba8:	00000008 	andeq	r0, r0, r8
    8bac:	09199c01 	ldmdbeq	r9, {r0, sl, fp, ip, pc}
    8bb0:	bb1c0000 	bllt	708bb8 <__Stack_Size+0x7087b8>
    8bb4:	01000033 	tsteq	r0, r3, lsr r0
    8bb8:	03720369 	cmneq	r2, #-1543503871	; 0xa4000001
    8bbc:	50010000 	andpl	r0, r1, r0
    8bc0:	0033271d 	eorseq	r2, r3, sp, lsl r7
    8bc4:	03690100 	cmneq	r9, #0, 2
    8bc8:	00000053 	andeq	r0, r0, r3, asr r0
    8bcc:	0000479b 	muleq	r0, fp, r7
    8bd0:	101e1f00 	andsne	r1, lr, r0, lsl #30
    8bd4:	8a010000 	bhi	48bdc <__Stack_Size+0x487dc>
    8bd8:	0000b603 	andeq	fp, r0, r3, lsl #12
    8bdc:	0018ec00 	andseq	lr, r8, r0, lsl #24
    8be0:	00003e08 	andeq	r3, r0, r8, lsl #28
    8be4:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    8be8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    8bec:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8bf0:	72038a01 	andvc	r8, r3, #4096	; 0x1000
    8bf4:	bc000003 	stclt	0, cr0, [r0], {3}
    8bf8:	1d000047 	stcne	0, cr0, [r0, #-284]	; 0xfffffee4
    8bfc:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
    8c00:	53038a01 	movwpl	r8, #14849	; 0x3a01
    8c04:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    8c08:	1a000047 	bne	8d2c <__Stack_Size+0x892c>
    8c0c:	000033fb 	strdeq	r3, [r0], -fp
    8c10:	41038c01 	tstmi	r3, r1, lsl #24
    8c14:	22000000 	andcs	r0, r0, #0
    8c18:	1a000048 	bne	8d40 <__Stack_Size+0x8940>
    8c1c:	000034cc 	andeq	r3, r0, ip, asr #9
    8c20:	41038c01 	tstmi	r3, r1, lsl #24
    8c24:	a0000000 	andge	r0, r0, r0
    8c28:	1a000048 	bne	8d50 <__Stack_Size+0x8950>
    8c2c:	000034e1 	andeq	r3, r0, r1, ror #9
    8c30:	41038c01 	tstmi	r3, r1, lsl #24
    8c34:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    8c38:	1a000048 	bne	8d60 <__Stack_Size+0x8960>
    8c3c:	00001c4c 	andeq	r1, r0, ip, asr #24
    8c40:	b6038d01 	strlt	r8, [r3], -r1, lsl #26
    8c44:	0c000000 	stceq	0, cr0, [r0], {-0}
    8c48:	00000049 	andeq	r0, r0, r9, asr #32
    8c4c:	0032de1b 	eorseq	sp, r2, fp, lsl lr
    8c50:	03da0100 	bicseq	r0, sl, #0, 2
    8c54:	00000000 	andeq	r0, r0, r0
    8c58:	0000000e 	andeq	r0, r0, lr
    8c5c:	09e59c01 	stmibeq	r5!, {r0, sl, fp, ip, pc}^
    8c60:	bb1c0000 	bllt	708c68 <__Stack_Size+0x708868>
    8c64:	01000033 	tsteq	r0, r3, lsr r0
    8c68:	037203da 	cmneq	r2, #1744830467	; 0x68000003
    8c6c:	50010000 	andpl	r0, r1, r0
    8c70:	0032bd1d 	eorseq	fp, r2, sp, lsl sp
    8c74:	03da0100 	bicseq	r0, sl, #0, 2
    8c78:	00000053 	andeq	r0, r0, r3, asr r0
    8c7c:	0000492b 	andeq	r4, r0, fp, lsr #18
    8c80:	0033fb1a 	eorseq	pc, r3, sl, lsl fp	; <UNPREDICTABLE>
    8c84:	03dc0100 	bicseq	r0, ip, #0, 2
    8c88:	00000053 	andeq	r0, r0, r3, asr r0
    8c8c:	0000494c 	andeq	r4, r0, ip, asr #18
    8c90:	0034cc20 	eorseq	ip, r4, r0, lsr #24
    8c94:	03dc0100 	bicseq	r0, ip, #0, 2
    8c98:	00000053 	andeq	r0, r0, r3, asr r0
    8c9c:	1f672100 	svcne	0x00672100
    8ca0:	14050000 	strne	r0, [r5], #-0
    8ca4:	0009fc01 	andeq	pc, r9, r1, lsl #24
    8ca8:	00412200 	subeq	r2, r1, r0, lsl #4
    8cac:	d6220000 	strtle	r0, [r2], -r0
    8cb0:	00000000 	andeq	r0, r0, r0
    8cb4:	0025b021 	eoreq	fp, r5, r1, lsr #32
    8cb8:	01150500 	tsteq	r5, r0, lsl #10
    8cbc:	00000a13 	andeq	r0, r0, r3, lsl sl
    8cc0:	00004122 	andeq	r4, r0, r2, lsr #2
    8cc4:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    8cc8:	21000000 	mrscs	r0, (UNDEF: 0)
    8ccc:	0000273b 	andeq	r2, r0, fp, lsr r7
    8cd0:	25011005 	strcs	r1, [r1, #-5]
    8cd4:	2200000a 	andcs	r0, r0, #10
    8cd8:	00000a25 	andeq	r0, r0, r5, lsr #20
    8cdc:	97041500 	strls	r1, [r4, -r0, lsl #10]
    8ce0:	00000002 	andeq	r0, r0, r2
    8ce4:	00000058 	andeq	r0, r0, r8, asr r0
    8ce8:	1da60002 	stcne	0, cr0, [r6, #8]!
    8cec:	01040000 	mrseq	r0, (UNDEF: 4)
    8cf0:	000029f4 	strdeq	r2, [r0], -r4
    8cf4:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
    8cf8:	080001a2 	stmdaeq	r0, {r1, r5, r7, r8}
    8cfc:	2f62696c 	svccs	0x0062696c
    8d00:	2f637273 	svccs	0x00637273
    8d04:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    8d08:	336d7865 	cmncc	sp, #6619136	; 0x650000
    8d0c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    8d10:	732e6f72 	teqvc	lr, #456	; 0x1c8
    8d14:	73552f00 	cmpvc	r5, #0, 30
    8d18:	2f737265 	svccs	0x00737265
    8d1c:	63616d69 	cmnvs	r1, #6720	; 0x1a40
    8d20:	7075432f 	rsbsvc	r4, r5, pc, lsr #6
    8d24:	6e6f7244 	cdpvs	2, 6, cr7, cr15, cr4, {2}
    8d28:	6f425f65 	svcvs	0x00425f65
    8d2c:	002f746f 	eoreq	r7, pc, pc, ror #8
    8d30:	20554e47 	subscs	r4, r5, r7, asr #28
    8d34:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    8d38:	2e34322e 	cdpcs	2, 3, cr3, cr4, cr14, {1}
    8d3c:	80010030 	andhi	r0, r1, r0, lsr r0
    8d40:	000000ec 	andeq	r0, r0, ip, ror #1
    8d44:	1dba0004 	ldcne	0, cr0, [sl, #16]!
    8d48:	01040000 	mrseq	r0, (UNDEF: 4)
    8d4c:	00000029 	andeq	r0, r0, r9, lsr #32
    8d50:	0034f801 	eorseq	pc, r4, r1, lsl #16
    8d54:	00039f00 	andeq	r9, r3, r0, lsl #30
    8d58:	000be800 	andeq	lr, fp, r0, lsl #16
    8d5c:	00000000 	andeq	r0, r0, r0
    8d60:	002a8e00 	eoreq	r8, sl, r0, lsl #28
    8d64:	352a0200 	strcc	r0, [sl, #-512]!	; 0x200
    8d68:	d7010000 	strle	r0, [r1, -r0]
    8d6c:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    8d70:	00000050 	andeq	r0, r0, r0, asr r0
    8d74:	005e9c01 	subseq	r9, lr, r1, lsl #24
    8d78:	23030000 	movwcs	r0, #12288	; 0x3000
    8d7c:	01000035 	tsteq	r0, r5, lsr r0
    8d80:	00005ed9 	ldrdeq	r5, [r0], -r9
    8d84:	35130400 	ldrcc	r0, [r3, #-1024]	; 0x400
    8d88:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8d8c:	0000005e 	andeq	r0, r0, lr, asr r0
    8d90:	00004973 	andeq	r4, r0, r3, ror r9
    8d94:	00195e05 	andseq	r5, r9, r5, lsl #28
    8d98:	0000dd08 	andeq	sp, r0, r8, lsl #26
    8d9c:	04060000 	streq	r0, [r6], #-0
    8da0:	00000064 	andeq	r0, r0, r4, rrx
    8da4:	33070407 	movwcc	r0, #29703	; 0x7407
    8da8:	08000009 	stmdaeq	r0, {r0, r3}
    8dac:	0000351b 	andeq	r3, r0, fp, lsl r5
    8db0:	00645f01 	rsbeq	r5, r4, r1, lsl #30
    8db4:	3e080000 	cdpcc	0, 0, cr0, cr8, cr0, {0}
    8db8:	01000035 	tsteq	r0, r5, lsr r0
    8dbc:	00006461 	andeq	r6, r0, r1, ror #8
    8dc0:	35520800 	ldrbcc	r0, [r2, #-2048]	; 0x800
    8dc4:	63010000 	movwvs	r0, #4096	; 0x1000
    8dc8:	00000064 	andeq	r0, r0, r4, rrx
    8dcc:	00353808 	eorseq	r3, r5, r8, lsl #16
    8dd0:	64660100 	strbtvs	r0, [r6], #-256	; 0x100
    8dd4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8dd8:	000034f2 	strdeq	r3, [r0], -r2
    8ddc:	00646801 	rsbeq	r6, r4, r1, lsl #16
    8de0:	ea090000 	b	248de8 <__Stack_Size+0x2489e8>
    8de4:	01000034 	tsteq	r0, r4, lsr r0
    8de8:	00c00a6b 	sbceq	r0, r0, fp, ror #20
    8dec:	00b90000 	adcseq	r0, r9, r0
    8df0:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
    8df4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    8df8:	07040700 	streq	r0, [r4, -r0, lsl #14]
    8dfc:	0000092a 	andeq	r0, r0, sl, lsr #18
    8e00:	00c60406 	sbceq	r0, r6, r6, lsl #8
    8e04:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    8e08:	00003545 	andeq	r3, r0, r5, asr #10
    8e0c:	00d87f01 	sbcseq	r7, r8, r1, lsl #30
    8e10:	03050000 	movweq	r0, #20480	; 0x5000
    8e14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8e18:	0000a90e 	andeq	sl, r0, lr, lsl #18
    8e1c:	0bec0f00 	bleq	ffb0ca24 <SCS_BASE+0x1fafea24>
    8e20:	72010000 	andvc	r0, r1, #0
    8e24:	000000e8 	andeq	r0, r0, r8, ror #1
    8e28:	69050410 	stmdbvs	r5, {r4, sl}
    8e2c:	0000746e 	andeq	r7, r0, lr, ror #8
    8e30:	000003f6 	strdeq	r0, [r0], -r6
    8e34:	1e920004 	cdpne	0, 9, cr0, cr2, cr4, {0}
    8e38:	01040000 	mrseq	r0, (UNDEF: 4)
    8e3c:	00000029 	andeq	r0, r0, r9, lsr #32
    8e40:	00357b01 	eorseq	r7, r5, r1, lsl #22
    8e44:	00039f00 	andeq	r9, r3, r0, lsl #30
    8e48:	000bf800 	andeq	pc, fp, r0, lsl #16
    8e4c:	00000000 	andeq	r0, r0, r0
    8e50:	002ae700 	eoreq	lr, sl, r0, lsl #14
    8e54:	05040200 	streq	r0, [r4, #-512]	; 0x200
    8e58:	00000826 	andeq	r0, r0, r6, lsr #16
    8e5c:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    8e60:	02000007 	andeq	r0, r0, #7
    8e64:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    8e68:	04020000 	streq	r0, [r2], #-0
    8e6c:	00093307 	andeq	r3, r9, r7, lsl #6
    8e70:	31750300 	cmncc	r5, r0, lsl #6
    8e74:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    8e78:	0000004c 	andeq	r0, r0, ip, asr #32
    8e7c:	d0070202 	andle	r0, r7, r2, lsl #4
    8e80:	0300000b 	movweq	r0, #11
    8e84:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8e88:	00005d29 	andeq	r5, r0, r9, lsr #26
    8e8c:	08010200 	stmdaeq	r1, {r9}
    8e90:	000009d5 	ldrdeq	r0, [r0], -r5
    8e94:	2a070402 	bcs	1c9ea4 <__Stack_Size+0x1c9aa4>
    8e98:	04000009 	streq	r0, [r0], #-9
    8e9c:	00005304 	andeq	r5, r0, r4, lsl #6
    8ea0:	13ec0500 	mvnne	r0, #0, 10
    8ea4:	03010000 	movweq	r0, #4096	; 0x1000
    8ea8:	00009630 	andeq	r9, r0, r0, lsr r6
    8eac:	14000600 	strne	r0, [r0], #-1536	; 0x600
    8eb0:	06000000 	streq	r0, [r0], -r0
    8eb4:	00001496 	muleq	r0, r6, r4
    8eb8:	14290601 	strtne	r0, [r9], #-1537	; 0x601
    8ebc:	06020000 	streq	r0, [r2], -r0
    8ec0:	00001488 	andeq	r1, r0, r8, lsl #9
    8ec4:	ed070003 	stc	0, cr0, [r7, #-12]
    8ec8:	03000013 	movweq	r0, #19
    8ecc:	00007137 	andeq	r7, r0, r7, lsr r1
    8ed0:	183e0800 	ldmdane	lr!, {fp}
    8ed4:	030c0000 	movweq	r0, #49152	; 0xc000
    8ed8:	0000de3b 	andeq	sp, r0, fp, lsr lr
    8edc:	15b40900 	ldrne	r0, [r4, #2304]!	; 0x900
    8ee0:	53030000 	movwpl	r0, #12288	; 0x3000
    8ee4:	00000041 	andeq	r0, r0, r1, asr #32
    8ee8:	198a0900 	stmibne	sl, {r8, fp}
    8eec:	54030000 	strpl	r0, [r3], #-0
    8ef0:	00000041 	andeq	r0, r0, r1, asr #32
    8ef4:	37460902 	strbcc	r0, [r6, -r2, lsl #18]
    8ef8:	55030000 	strpl	r0, [r3, #-0]
    8efc:	00000041 	andeq	r0, r0, r1, asr #32
    8f00:	18ad0904 	stmiane	sp!, {r2, r8, fp}
    8f04:	56030000 	strpl	r0, [r3], -r0
    8f08:	000000ed 	andeq	r0, r0, sp, ror #1
    8f0c:	6b0a0008 	blvs	288f34 <__Stack_Size+0x288b34>
    8f10:	ed000000 	stc	0, cr0, [r0, #-0]
    8f14:	0b000000 	bleq	8f1c <__Stack_Size+0x8b1c>
    8f18:	00000041 	andeq	r0, r0, r1, asr #32
    8f1c:	de040400 	cfcpysle	mvf0, mvf4
    8f20:	07000000 	streq	r0, [r0, -r0]
    8f24:	0000183f 	andeq	r1, r0, pc, lsr r8
    8f28:	00a15703 	adceq	r5, r1, r3, lsl #14
    8f2c:	420c0000 	andmi	r0, ip, #0
    8f30:	03020057 	movweq	r0, #8279	; 0x2057
    8f34:	00012265 	andeq	r2, r1, r5, ror #4
    8f38:	62620d00 	rsbvs	r0, r2, #0, 26
    8f3c:	67030031 	smladxvs	r3, r1, r0, r0
    8f40:	00000053 	andeq	r0, r0, r3, asr r0
    8f44:	62620d00 	rsbvs	r0, r2, #0, 26
    8f48:	68030030 	stmdavs	r3, {r4, r5}
    8f4c:	00000053 	andeq	r0, r0, r3, asr r0
    8f50:	020e0001 	andeq	r0, lr, #1
    8f54:	013e6203 	teqeq	lr, r3, lsl #4
    8f58:	770f0000 	strvc	r0, [pc, -r0]
    8f5c:	41640300 	cmnmi	r4, r0, lsl #6
    8f60:	0f000000 	svceq	0x00000000
    8f64:	03007762 	movweq	r7, #1890	; 0x762
    8f68:	0000fe6a 	andeq	pc, r0, sl, ror #28
    8f6c:	ff070000 			; <UNDEFINED> instruction: 0xff070000
    8f70:	03000019 	movweq	r0, #25
    8f74:	0001226b 	andeq	r2, r1, fp, ror #4
    8f78:	15310800 	ldrne	r0, [r1, #-2048]!	; 0x800
    8f7c:	031c0000 	tsteq	ip, #0
    8f80:	0001da6d 	andeq	sp, r1, sp, ror #20
    8f84:	18ed0900 	stmiane	sp!, {r8, fp}^
    8f88:	6f030000 	svcvs	0x00030000
    8f8c:	00000053 	andeq	r0, r0, r3, asr r0
    8f90:	14a00900 	strtne	r0, [r0], #2304	; 0x900
    8f94:	70030000 	andvc	r0, r3, r0
    8f98:	00000053 	andeq	r0, r0, r3, asr r0
    8f9c:	167c0901 	ldrbtne	r0, [ip], -r1, lsl #18
    8fa0:	71030000 	mrsvc	r0, (UNDEF: 3)
    8fa4:	0000013e 	andeq	r0, r0, lr, lsr r1
    8fa8:	15570902 	ldrbne	r0, [r7, #-2306]	; 0x902
    8fac:	72030000 	andvc	r0, r3, #0
    8fb0:	0000013e 	andeq	r0, r0, lr, lsr r1
    8fb4:	175c0904 	ldrbne	r0, [ip, -r4, lsl #18]
    8fb8:	73030000 	movwvc	r0, #12288	; 0x3000
    8fbc:	0000013e 	andeq	r0, r0, lr, lsr r1
    8fc0:	188c0906 	stmne	ip, {r1, r2, r8, fp}
    8fc4:	75030000 	strvc	r0, [r3, #-0]
    8fc8:	00000053 	andeq	r0, r0, r3, asr r0
    8fcc:	197a0908 	ldmdbne	sl!, {r3, r8, fp}^
    8fd0:	76030000 	strvc	r0, [r3], -r0
    8fd4:	00000053 	andeq	r0, r0, r3, asr r0
    8fd8:	17680909 	strbne	r0, [r8, -r9, lsl #18]!
    8fdc:	77030000 	strvc	r0, [r3, -r0]
    8fe0:	00000053 	andeq	r0, r0, r3, asr r0
    8fe4:	17b6090a 	ldrne	r0, [r6, sl, lsl #18]!
    8fe8:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    8fec:	00000053 	andeq	r0, r0, r3, asr r0
    8ff0:	1825090b 	stmdane	r5!, {r0, r1, r3, r8, fp}
    8ff4:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    8ff8:	00000053 	andeq	r0, r0, r3, asr r0
    8ffc:	195e090c 	ldmdbne	lr, {r2, r3, r8, fp}^
    9000:	7c030000 	stcvc	0, cr0, [r3], {-0}
    9004:	000000f3 	strdeq	r0, [r0], -r3
    9008:	32070010 	andcc	r0, r7, #16
    900c:	03000015 	movweq	r0, #21
    9010:	0001497d 	andeq	r4, r1, sp, ror r9
    9014:	139f0800 	orrsne	r0, pc, #0, 16
    9018:	03300000 	teqeq	r0, #0
    901c:	0002827f 	andeq	r8, r2, pc, ror r2
    9020:	29650900 	stmdbcs	r5!, {r8, fp}^
    9024:	81030000 	mrshi	r0, (UNDEF: 3)
    9028:	00000283 	andeq	r0, r0, r3, lsl #5
    902c:	16cc0900 	strbne	r0, [ip], r0, lsl #18
    9030:	82030000 	andhi	r0, r3, #0
    9034:	00000283 	andeq	r0, r0, r3, lsl #5
    9038:	146f0904 	strbtne	r0, [pc], #-2308	; 9040 <__Stack_Size+0x8c40>
    903c:	85030000 	strhi	r0, [r3, #-0]
    9040:	00000283 	andeq	r0, r0, r3, lsl #5
    9044:	140c0908 	strne	r0, [ip], #-2312	; 0x908
    9048:	86030000 	strhi	r0, [r3], -r0
    904c:	00000283 	andeq	r0, r0, r3, lsl #5
    9050:	1442090c 	strbne	r0, [r2], #-2316	; 0x90c
    9054:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    9058:	00000298 	muleq	r0, r8, r2
    905c:	13c30910 	bicne	r0, r3, #16, 18	; 0x40000
    9060:	a3030000 	movwge	r0, #12288	; 0x3000
    9064:	00000298 	muleq	r0, r8, r2
    9068:	14530914 	ldrbne	r0, [r3], #-2324	; 0x914
    906c:	ad030000 	stcge	0, cr0, [r3, #-0]
    9070:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    9074:	16980918 			; <UNDEFINED> instruction: 0x16980918
    9078:	af030000 	svcge	0x00030000
    907c:	000000ed 	andeq	r0, r0, sp, ror #1
    9080:	19db091c 	ldmibne	fp, {r2, r3, r4, r8, fp}^
    9084:	b0030000 	andlt	r0, r3, r0
    9088:	000000ed 	andeq	r0, r0, sp, ror #1
    908c:	18d90920 	ldmne	r9, {r5, r8, fp}^
    9090:	b1030000 	mrslt	r0, (UNDEF: 3)
    9094:	000000ed 	andeq	r0, r0, sp, ror #1
    9098:	13ac0924 			; <UNDEFINED> instruction: 0x13ac0924
    909c:	b5030000 	strlt	r0, [r3, #-0]
    90a0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    90a4:	37430928 	strbcc	r0, [r3, -r8, lsr #18]
    90a8:	b7030000 	strlt	r0, [r3, -r0]
    90ac:	00000053 	andeq	r0, r0, r3, asr r0
    90b0:	0410002c 	ldreq	r0, [r0], #-44	; 0x2c
    90b4:	00028204 	andeq	r8, r2, r4, lsl #4
    90b8:	00960a00 	addseq	r0, r6, r0, lsl #20
    90bc:	02980000 	addseq	r0, r8, #0
    90c0:	530b0000 	movwpl	r0, #45056	; 0xb000
    90c4:	00000000 	andeq	r0, r0, r0
    90c8:	02890404 	addeq	r0, r9, #4, 8	; 0x4000000
    90cc:	960a0000 	strls	r0, [sl], -r0
    90d0:	b2000000 	andlt	r0, r0, #0
    90d4:	0b000002 	bleq	90e4 <__Stack_Size+0x8ce4>
    90d8:	00000053 	andeq	r0, r0, r3, asr r0
    90dc:	0000530b 	andeq	r5, r0, fp, lsl #6
    90e0:	04040000 	streq	r0, [r4], #-0
    90e4:	0000029e 	muleq	r0, lr, r2
    90e8:	a0070411 	andge	r0, r7, r1, lsl r4
    90ec:	03000013 	movweq	r0, #19
    90f0:	0001e5b9 			; <UNDEFINED> instruction: 0x0001e5b9
    90f4:	14f20800 	ldrbtne	r0, [r2], #2048	; 0x800
    90f8:	03240000 	teqeq	r4, #0
    90fc:	00033ebb 			; <UNDEFINED> instruction: 0x00033ebb
    9100:	17f40900 	ldrbne	r0, [r4, r0, lsl #18]!
    9104:	bd030000 	stclt	0, cr0, [r3, #-0]
    9108:	00000283 	andeq	r0, r0, r3, lsl #5
    910c:	16f00900 	ldrbtne	r0, [r0], r0, lsl #18
    9110:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    9114:	00000283 	andeq	r0, r0, r3, lsl #5
    9118:	16540904 	ldrbne	r0, [r4], -r4, lsl #18
    911c:	bf030000 	svclt	0x00030000
    9120:	00000283 	andeq	r0, r0, r3, lsl #5
    9124:	17060908 	strne	r0, [r6, -r8, lsl #18]
    9128:	c0030000 	andgt	r0, r3, r0
    912c:	00000283 	andeq	r0, r0, r3, lsl #5
    9130:	150a090c 	strne	r0, [sl, #-2316]	; 0x90c
    9134:	c1030000 	mrsgt	r0, (UNDEF: 3)
    9138:	00000283 	andeq	r0, r0, r3, lsl #5
    913c:	18b60910 	ldmne	r6!, {r4, r8, fp}
    9140:	c2030000 	andgt	r0, r3, #0
    9144:	00000283 	andeq	r0, r0, r3, lsl #5
    9148:	19960914 	ldmibne	r6, {r2, r4, r8, fp}
    914c:	c3030000 	movwgt	r0, #12288	; 0x3000
    9150:	00000283 	andeq	r0, r0, r3, lsl #5
    9154:	159e0918 	ldrne	r0, [lr, #2328]	; 0x918
    9158:	c4030000 	strgt	r0, [r3], #-0
    915c:	00000283 	andeq	r0, r0, r3, lsl #5
    9160:	1666091c 			; <UNDEFINED> instruction: 0x1666091c
    9164:	c5030000 	strgt	r0, [r3, #-0]
    9168:	00000283 	andeq	r0, r0, r3, lsl #5
    916c:	f3070020 	vhadd.u8	d0, d7, d16
    9170:	03000014 	movweq	r0, #20
    9174:	0002c5c7 	andeq	ip, r2, r7, asr #11
    9178:	03621200 	cmneq	r2, #0, 4
    917c:	35010000 	strcc	r0, [r1, #-0]
    9180:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
    9184:	00000034 	andeq	r0, r0, r4, lsr r0
    9188:	d6139c01 	ldrle	r9, [r3], -r1, lsl #24
    918c:	03000013 	movweq	r0, #19
    9190:	0002baee 	andeq	fp, r2, lr, ror #21
    9194:	35641300 	strbcc	r1, [r4, #-768]!	; 0x300
    9198:	ef030000 	svc	0x00030000
    919c:	0000033e 	andeq	r0, r0, lr, lsr r3
    91a0:	00195214 	andseq	r5, r9, r4, lsl r2
    91a4:	da270100 	ble	9c95ac <__Stack_Size+0x9c91ac>
    91a8:	05000001 	streq	r0, [r0, #-1]
    91ac:	0006f403 	andeq	pc, r6, r3, lsl #8
    91b0:	35961420 	ldrcc	r1, [r6, #1056]	; 0x420
    91b4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    91b8:	00000053 	andeq	r0, r0, r3, asr r0
    91bc:	06f00305 	ldrbteq	r0, [r0], r5, lsl #6
    91c0:	c0142000 	andsgt	r2, r4, r0
    91c4:	01000015 	tsteq	r0, r5, lsl r0
    91c8:	0003a31d 	andeq	sl, r3, sp, lsl r3
    91cc:	14030500 	strne	r0, [r3], #-1280	; 0x500
    91d0:	04200007 	strteq	r0, [r0], #-7
    91d4:	0001da04 	andeq	sp, r1, r4, lsl #20
    91d8:	359e1400 	ldrcc	r1, [lr, #1024]	; 0x400
    91dc:	20010000 	andcs	r0, r1, r0
    91e0:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    91e4:	06ec0305 	strbteq	r0, [ip], r5, lsl #6
    91e8:	04042000 	streq	r2, [r4], #-0
    91ec:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    91f0:	00356314 	eorseq	r6, r5, r4, lsl r3
    91f4:	d1280100 	teqle	r8, r0, lsl #2
    91f8:	05000003 	streq	r0, [r0, #-3]
    91fc:	00071003 	andeq	r1, r7, r3
    9200:	3e040420 	cfcpydcc	mvd0, mvd4
    9204:	14000003 	strne	r0, [r0], #-3
    9208:	00003559 	andeq	r3, r0, r9, asr r5
    920c:	00412501 	subeq	r2, r1, r1, lsl #10
    9210:	03050000 	movweq	r0, #20480	; 0x5000
    9214:	200006e8 	andcs	r0, r0, r8, ror #13
    9218:	001a8514 	andseq	r8, sl, r4, lsl r5
    921c:	41260100 	teqmi	r6, r0, lsl #2
    9220:	05000000 	streq	r0, [r0, #-0]
    9224:	00071803 	andeq	r1, r7, r3, lsl #16
    9228:	0e250020 	cdpeq	0, 2, cr0, cr5, cr0, {1}
    922c:	00040000 	andeq	r0, r4, r0
    9230:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    9234:	00290104 	eoreq	r0, r9, r4, lsl #2
    9238:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    923c:	9f000035 	svcls	0x00000035
    9240:	78000003 	stmdavc	r0, {r0, r1}
    9244:	0000000c 	andeq	r0, r0, ip
    9248:	76000000 	strvc	r0, [r0], -r0
    924c:	0200002b 	andeq	r0, r0, #43	; 0x2b
    9250:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    9254:	02020000 	andeq	r0, r2, #0
    9258:	0007f805 	andeq	pc, r7, r5, lsl #16
    925c:	06010200 	streq	r0, [r1], -r0, lsl #4
    9260:	000009d7 	ldrdeq	r0, [r0], -r7
    9264:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9268:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    926c:	02000000 	andeq	r0, r0, #0
    9270:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    9274:	75030000 	strvc	r0, [r3, #-0]
    9278:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    927c:	00005728 	andeq	r5, r0, r8, lsr #14
    9280:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9284:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9288:	00387503 	eorseq	r7, r8, r3, lsl #10
    928c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    9290:	01020000 	mrseq	r0, (UNDEF: 2)
    9294:	0009d508 	andeq	sp, r9, r8, lsl #10
    9298:	02010400 	andeq	r0, r1, #0, 8
    929c:	0000843a 	andeq	r8, r0, sl, lsr r4
    92a0:	086e0500 	stmdaeq	lr!, {r8, sl}^
    92a4:	05000000 	streq	r0, [r0, #-0]
    92a8:	00000289 	andeq	r0, r0, r9, lsl #5
    92ac:	fc060001 	stc2	0, cr0, [r6], {1}
    92b0:	02000005 	andeq	r0, r0, #5
    92b4:	00006f3a 	andeq	r6, r0, sl, lsr pc
    92b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    92bc:	0000092a 	andeq	r0, r0, sl, lsr #18
    92c0:	00160007 	andseq	r0, r6, r7
    92c4:	16030100 	strne	r0, [r3], -r0, lsl #2
    92c8:	000000bb 	strheq	r0, [r0], -fp
    92cc:	00177e05 	andseq	r7, r7, r5, lsl #28
    92d0:	99050000 	stmdbls	r5, {}	; <UNPREDICTABLE>
    92d4:	01000018 	tsteq	r0, r8, lsl r0
    92d8:	00158b05 	andseq	r8, r5, r5, lsl #22
    92dc:	ef050200 	svc	0x00050200
    92e0:	03000019 	movweq	r0, #25
    92e4:	14f70700 	ldrbtne	r0, [r7], #1792	; 0x700
    92e8:	03010000 	movweq	r0, #4096	; 0x1000
    92ec:	00011c1f 	andeq	r1, r1, pc, lsl ip
    92f0:	39080500 	stmdbcc	r8, {r8, sl}
    92f4:	05000000 	streq	r0, [r0, #-0]
    92f8:	000037d6 	ldrdeq	r3, [r0], -r6
    92fc:	07bc0501 	ldreq	r0, [ip, r1, lsl #10]!
    9300:	05020000 	streq	r0, [r2, #-0]
    9304:	0000366f 	andeq	r3, r0, pc, ror #12
    9308:	07c60503 	strbeq	r0, [r6, r3, lsl #10]
    930c:	05040000 	streq	r0, [r4, #-0]
    9310:	000036d1 	ldrdeq	r3, [r0], -r1
    9314:	382e0505 	stmdacc	lr!, {r0, r2, r8, sl}
    9318:	05060000 	streq	r0, [r6, #-0]
    931c:	0000372b 	andeq	r3, r0, fp, lsr #14
    9320:	39530507 	ldmdbcc	r3, {r0, r1, r2, r8, sl}^
    9324:	05080000 	streq	r0, [r8, #-0]
    9328:	000039af 	andeq	r3, r0, pc, lsr #19
    932c:	379d0509 	ldrcc	r0, [sp, r9, lsl #10]
    9330:	050a0000 	streq	r0, [sl, #-0]
    9334:	000037f9 	strdeq	r3, [r0], -r9
    9338:	36f4050b 	ldrbtcc	r0, [r4], fp, lsl #10
    933c:	050c0000 	streq	r0, [ip, #-0]
    9340:	000038e2 	andeq	r3, r0, r2, ror #17
    9344:	b707000c 	strlt	r0, [r7, -ip]
    9348:	01000035 	tsteq	r0, r5, lsr r0
    934c:	01473203 	cmpeq	r7, r3, lsl #4
    9350:	65050000 	strvs	r0, [r5, #-0]
    9354:	01000039 	tsteq	r0, r9, lsr r0
    9358:	00364805 	eorseq	r4, r6, r5, lsl #16
    935c:	3d050200 	sfmcc	f0, 4, [r5, #-0]
    9360:	03000038 	movweq	r0, #56	; 0x38
    9364:	00393905 	eorseq	r3, r9, r5, lsl #18
    9368:	13050400 	movwne	r0, #21504	; 0x5400
    936c:	05000039 	streq	r0, [r0, #-57]	; 0x39
    9370:	367b0700 	ldrbtcc	r0, [fp], -r0, lsl #14
    9374:	03010000 	movweq	r0, #4096	; 0x1000
    9378:	0001603c 	andeq	r6, r1, ip, lsr r0
    937c:	378e0500 	strcc	r0, [lr, r0, lsl #10]
    9380:	05000000 	streq	r0, [r0, #-0]
    9384:	0000368d 	andeq	r3, r0, sp, lsl #13
    9388:	a8070001 	stmdage	r7, {r0}
    938c:	01000035 	tsteq	r0, r5, lsr r0
    9390:	01a91904 			; <UNDEFINED> instruction: 0x01a91904
    9394:	b2050000 	andlt	r0, r5, #0
    9398:	00000036 	andeq	r0, r0, r6, lsr r0
    939c:	00375905 	eorseq	r5, r7, r5, lsl #18
    93a0:	c9050100 	stmdbgt	r5, {r8}
    93a4:	02000036 	andeq	r0, r0, #54	; 0x36
    93a8:	0035fe05 	eorseq	pc, r5, r5, lsl #28
    93ac:	c4050300 	strgt	r0, [r5], #-768	; 0x300
    93b0:	04000036 	streq	r0, [r0], #-54	; 0x36
    93b4:	0035f905 	eorseq	pc, r5, r5, lsl #18
    93b8:	92050500 	andls	r0, r5, #0, 10
    93bc:	06000038 			; <UNDEFINED> instruction: 0x06000038
    93c0:	0036a205 	eorseq	sl, r6, r5, lsl #4
    93c4:	e4050700 	str	r0, [r5], #-1792	; 0x700
    93c8:	08000037 	stmdaeq	r0, {r0, r1, r2, r4, r5}
    93cc:	0038a105 	eorseq	sl, r8, r5, lsl #2
    93d0:	08000900 	stmdaeq	r0, {r8, fp}
    93d4:	000014d8 	ldrdeq	r1, [r0], -r8
    93d8:	ce270408 	cdpgt	4, 2, cr0, cr7, cr8, {0}
    93dc:	09000001 	stmdbeq	r0, {r0}
    93e0:	00001747 	andeq	r1, r0, r7, asr #14
    93e4:	01ce2904 	biceq	r2, lr, r4, lsl #18
    93e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    93ec:	000016d2 	ldrdeq	r1, [r0], -r2
    93f0:	004c2a04 	subeq	r2, ip, r4, lsl #20
    93f4:	00040000 	andeq	r0, r4, r0
    93f8:	005e040a 	subseq	r0, lr, sl, lsl #8
    93fc:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
    9400:	04000017 	streq	r0, [r0], #-23
    9404:	0001a92c 	andeq	sl, r1, ip, lsr #18
    9408:	13ec0700 	mvnne	r0, #0, 14
    940c:	04010000 	streq	r0, [r1], #-0
    9410:	00020430 	andeq	r0, r2, r0, lsr r4
    9414:	14000500 	strne	r0, [r0], #-1280	; 0x500
    9418:	05000000 	streq	r0, [r0, #-0]
    941c:	00001496 	muleq	r0, r6, r4
    9420:	14290501 	strtne	r0, [r9], #-1281	; 0x501
    9424:	05020000 	streq	r0, [r2, #-0]
    9428:	00001488 	andeq	r1, r0, r8, lsl #9
    942c:	ed060003 	stc	0, cr0, [r6, #-12]
    9430:	04000013 	streq	r0, [r0], #-19
    9434:	0001df37 	andeq	sp, r1, r7, lsr pc
    9438:	183e0800 	ldmdane	lr!, {fp}
    943c:	040c0000 	streq	r0, [ip], #-0
    9440:	00024c3b 	andeq	r4, r2, fp, lsr ip
    9444:	15b40900 	ldrne	r0, [r4, #2304]!	; 0x900
    9448:	53040000 	movwpl	r0, #16384	; 0x4000
    944c:	0000004c 	andeq	r0, r0, ip, asr #32
    9450:	198a0900 	stmibne	sl, {r8, fp}
    9454:	54040000 	strpl	r0, [r4], #-0
    9458:	0000004c 	andeq	r0, r0, ip, asr #32
    945c:	37460902 	strbcc	r0, [r6, -r2, lsl #18]
    9460:	55040000 	strpl	r0, [r4, #-0]
    9464:	0000004c 	andeq	r0, r0, ip, asr #32
    9468:	18ad0904 	stmiane	sp!, {r2, r8, fp}
    946c:	56040000 	strpl	r0, [r4], -r0
    9470:	0000025b 	andeq	r0, r0, fp, asr r2
    9474:	ce0b0008 	cdpgt	0, 0, cr0, cr11, cr8, {0}
    9478:	5b000001 	blpl	9484 <__Stack_Size+0x9084>
    947c:	0c000002 	stceq	0, cr0, [r0], {2}
    9480:	0000004c 	andeq	r0, r0, ip, asr #32
    9484:	4c040a00 	stcmi	10, cr0, [r4], {-0}
    9488:	06000002 	streq	r0, [r0], -r2
    948c:	0000183f 	andeq	r1, r0, pc, lsr r8
    9490:	020f5704 	andeq	r5, pc, #4, 14	; 0x100000
    9494:	84080000 	strhi	r0, [r8], #-0
    9498:	02000018 	andeq	r0, r0, #24
    949c:	02915b04 	addseq	r5, r1, #4, 22	; 0x1000
    94a0:	ac090000 	stcge	0, cr0, [r9], {-0}
    94a4:	04000016 	streq	r0, [r0], #-22
    94a8:	00005e5d 	andeq	r5, r0, sp, asr lr
    94ac:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
    94b0:	04000017 	streq	r0, [r0], #-23
    94b4:	00005e5e 	andeq	r5, r0, lr, asr lr
    94b8:	06000100 	streq	r0, [r0], -r0, lsl #2
    94bc:	00001885 	andeq	r1, r0, r5, lsl #17
    94c0:	026c6004 	rsbeq	r6, ip, #4
    94c4:	420d0000 	andmi	r0, sp, #0
    94c8:	04020057 	streq	r0, [r2], #-87	; 0x57
    94cc:	0002c065 	andeq	ip, r2, r5, rrx
    94d0:	62620e00 	rsbvs	r0, r2, #0, 28
    94d4:	67040031 	smladxvs	r4, r1, r0, r0
    94d8:	0000005e 	andeq	r0, r0, lr, asr r0
    94dc:	62620e00 	rsbvs	r0, r2, #0, 28
    94e0:	68040030 	stmdavs	r4, {r4, r5}
    94e4:	0000005e 	andeq	r0, r0, lr, asr r0
    94e8:	020f0001 	andeq	r0, pc, #1
    94ec:	02dc6204 	sbcseq	r6, ip, #4, 4	; 0x40000000
    94f0:	77100000 	ldrvc	r0, [r0, -r0]
    94f4:	4c640400 	cfstrdmi	mvd0, [r4], #-0
    94f8:	10000000 	andne	r0, r0, r0
    94fc:	04007762 	streq	r7, [r0], #-1890	; 0x762
    9500:	00029c6a 	andeq	r9, r2, sl, ror #24
    9504:	ff060000 			; <UNDEFINED> instruction: 0xff060000
    9508:	04000019 	streq	r0, [r0], #-25
    950c:	0002c06b 	andeq	ip, r2, fp, rrx
    9510:	15310800 	ldrne	r0, [r1, #-2048]!	; 0x800
    9514:	041c0000 	ldreq	r0, [ip], #-0
    9518:	0003786d 	andeq	r7, r3, sp, ror #16
    951c:	18ed0900 	stmiane	sp!, {r8, fp}^
    9520:	6f040000 	svcvs	0x00040000
    9524:	0000005e 	andeq	r0, r0, lr, asr r0
    9528:	14a00900 	strtne	r0, [r0], #2304	; 0x900
    952c:	70040000 	andvc	r0, r4, r0
    9530:	0000005e 	andeq	r0, r0, lr, asr r0
    9534:	167c0901 	ldrbtne	r0, [ip], -r1, lsl #18
    9538:	71040000 	mrsvc	r0, (UNDEF: 4)
    953c:	000002dc 	ldrdeq	r0, [r0], -ip
    9540:	15570902 	ldrbne	r0, [r7, #-2306]	; 0x902
    9544:	72040000 	andvc	r0, r4, #0
    9548:	000002dc 	ldrdeq	r0, [r0], -ip
    954c:	175c0904 	ldrbne	r0, [ip, -r4, lsl #18]
    9550:	73040000 	movwvc	r0, #16384	; 0x4000
    9554:	000002dc 	ldrdeq	r0, [r0], -ip
    9558:	188c0906 	stmne	ip, {r1, r2, r8, fp}
    955c:	75040000 	strvc	r0, [r4, #-0]
    9560:	0000005e 	andeq	r0, r0, lr, asr r0
    9564:	197a0908 	ldmdbne	sl!, {r3, r8, fp}^
    9568:	76040000 	strvc	r0, [r4], -r0
    956c:	0000005e 	andeq	r0, r0, lr, asr r0
    9570:	17680909 	strbne	r0, [r8, -r9, lsl #18]!
    9574:	77040000 	strvc	r0, [r4, -r0]
    9578:	0000005e 	andeq	r0, r0, lr, asr r0
    957c:	17b6090a 	ldrne	r0, [r6, sl, lsl #18]!
    9580:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
    9584:	0000005e 	andeq	r0, r0, lr, asr r0
    9588:	1825090b 	stmdane	r5!, {r0, r1, r3, r8, fp}
    958c:	79040000 	stmdbvc	r4, {}	; <UNPREDICTABLE>
    9590:	0000005e 	andeq	r0, r0, lr, asr r0
    9594:	195e090c 	ldmdbne	lr, {r2, r3, r8, fp}^
    9598:	7c040000 	stcvc	0, cr0, [r4], {-0}
    959c:	00000261 	andeq	r0, r0, r1, ror #4
    95a0:	32060010 	andcc	r0, r6, #16
    95a4:	04000015 	streq	r0, [r0], #-21
    95a8:	0002e77d 	andeq	lr, r2, sp, ror r7
    95ac:	139f0800 	orrsne	r0, pc, #0, 16
    95b0:	04300000 	ldrteq	r0, [r0], #-0
    95b4:	0004207f 	andeq	r2, r4, pc, ror r0
    95b8:	29650900 	stmdbcs	r5!, {r8, fp}^
    95bc:	81040000 	mrshi	r0, (UNDEF: 4)
    95c0:	00000421 	andeq	r0, r0, r1, lsr #8
    95c4:	16cc0900 	strbne	r0, [ip], r0, lsl #18
    95c8:	82040000 	andhi	r0, r4, #0
    95cc:	00000421 	andeq	r0, r0, r1, lsr #8
    95d0:	146f0904 	strbtne	r0, [pc], #-2308	; 95d8 <__Stack_Size+0x91d8>
    95d4:	85040000 	strhi	r0, [r4, #-0]
    95d8:	00000421 	andeq	r0, r0, r1, lsr #8
    95dc:	140c0908 	strne	r0, [ip], #-2312	; 0x908
    95e0:	86040000 	strhi	r0, [r4], -r0
    95e4:	00000421 	andeq	r0, r0, r1, lsr #8
    95e8:	1442090c 	strbne	r0, [r2], #-2316	; 0x90c
    95ec:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
    95f0:	00000436 	andeq	r0, r0, r6, lsr r4
    95f4:	13c30910 	bicne	r0, r3, #16, 18	; 0x40000
    95f8:	a3040000 	movwge	r0, #16384	; 0x4000
    95fc:	00000436 	andeq	r0, r0, r6, lsr r4
    9600:	14530914 	ldrbne	r0, [r3], #-2324	; 0x914
    9604:	ad040000 	stcge	0, cr0, [r4, #-0]
    9608:	00000450 	andeq	r0, r0, r0, asr r4
    960c:	16980918 			; <UNDEFINED> instruction: 0x16980918
    9610:	af040000 	svcge	0x00040000
    9614:	0000025b 	andeq	r0, r0, fp, asr r2
    9618:	19db091c 	ldmibne	fp, {r2, r3, r4, r8, fp}^
    961c:	b0040000 	andlt	r0, r4, r0
    9620:	0000025b 	andeq	r0, r0, fp, asr r2
    9624:	18d90920 	ldmne	r9, {r5, r8, fp}^
    9628:	b1040000 	mrslt	r0, (UNDEF: 4)
    962c:	0000025b 	andeq	r0, r0, fp, asr r2
    9630:	13ac0924 			; <UNDEFINED> instruction: 0x13ac0924
    9634:	b5040000 	strlt	r0, [r4, #-0]
    9638:	00000456 	andeq	r0, r0, r6, asr r4
    963c:	37430928 	strbcc	r0, [r3, -r8, lsr #18]
    9640:	b7040000 	strlt	r0, [r4, -r0]
    9644:	0000005e 	andeq	r0, r0, lr, asr r0
    9648:	0a11002c 	beq	449700 <__Stack_Size+0x449300>
    964c:	00042004 	andeq	r2, r4, r4
    9650:	02040b00 	andeq	r0, r4, #0, 22
    9654:	04360000 	ldrteq	r0, [r6], #-0
    9658:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    965c:	00000000 	andeq	r0, r0, r0
    9660:	0427040a 	strteq	r0, [r7], #-1034	; 0x40a
    9664:	040b0000 	streq	r0, [fp], #-0
    9668:	50000002 	andpl	r0, r0, r2
    966c:	0c000004 	stceq	0, cr0, [r0], {4}
    9670:	0000005e 	andeq	r0, r0, lr, asr r0
    9674:	00005e0c 	andeq	r5, r0, ip, lsl #28
    9678:	040a0000 	streq	r0, [sl], #-0
    967c:	0000043c 	andeq	r0, r0, ip, lsr r4
    9680:	a0060412 	andge	r0, r6, r2, lsl r4
    9684:	04000013 	streq	r0, [r0], #-19
    9688:	000383b9 			; <UNDEFINED> instruction: 0x000383b9
    968c:	14f20800 	ldrbtne	r0, [r2], #2048	; 0x800
    9690:	04240000 	strteq	r0, [r4], #-0
    9694:	0004dcbb 			; <UNDEFINED> instruction: 0x0004dcbb
    9698:	17f40900 	ldrbne	r0, [r4, r0, lsl #18]!
    969c:	bd040000 	stclt	0, cr0, [r4, #-0]
    96a0:	00000421 	andeq	r0, r0, r1, lsr #8
    96a4:	16f00900 	ldrbtne	r0, [r0], r0, lsl #18
    96a8:	be040000 	cdplt	0, 0, cr0, cr4, cr0, {0}
    96ac:	00000421 	andeq	r0, r0, r1, lsr #8
    96b0:	16540904 	ldrbne	r0, [r4], -r4, lsl #18
    96b4:	bf040000 	svclt	0x00040000
    96b8:	00000421 	andeq	r0, r0, r1, lsr #8
    96bc:	17060908 	strne	r0, [r6, -r8, lsl #18]
    96c0:	c0040000 	andgt	r0, r4, r0
    96c4:	00000421 	andeq	r0, r0, r1, lsr #8
    96c8:	150a090c 	strne	r0, [sl, #-2316]	; 0x90c
    96cc:	c1040000 	mrsgt	r0, (UNDEF: 4)
    96d0:	00000421 	andeq	r0, r0, r1, lsr #8
    96d4:	18b60910 	ldmne	r6!, {r4, r8, fp}
    96d8:	c2040000 	andgt	r0, r4, #0
    96dc:	00000421 	andeq	r0, r0, r1, lsr #8
    96e0:	19960914 	ldmibne	r6, {r2, r4, r8, fp}
    96e4:	c3040000 	movwgt	r0, #16384	; 0x4000
    96e8:	00000421 	andeq	r0, r0, r1, lsr #8
    96ec:	159e0918 	ldrne	r0, [lr, #2328]	; 0x918
    96f0:	c4040000 	strgt	r0, [r4], #-0
    96f4:	00000421 	andeq	r0, r0, r1, lsr #8
    96f8:	1666091c 			; <UNDEFINED> instruction: 0x1666091c
    96fc:	c5040000 	strgt	r0, [r4, #-0]
    9700:	00000421 	andeq	r0, r0, r1, lsr #8
    9704:	f3060020 	vhadd.u8	d0, d6, d16
    9708:	04000014 	streq	r0, [r0], #-20
    970c:	000463c7 	andeq	r6, r4, r7, asr #7
    9710:	38a71300 	stmiacc	r7!, {r8, r9, ip}
    9714:	80010000 	andhi	r0, r1, r0
    9718:	00000204 	andeq	r0, r0, r4, lsl #4
    971c:	00050201 	andeq	r0, r5, r1, lsl #4
    9720:	65521400 	ldrbvs	r1, [r2, #-1024]	; 0x400
    9724:	04820100 	streq	r0, [r2], #256	; 0x100
    9728:	00000002 	andeq	r0, r0, r2
    972c:	00362e15 	eorseq	r2, r6, r5, lsl lr
    9730:	ce3d0100 	rsfgte	f0, f5, f0
    9734:	b0000001 	andlt	r0, r0, r1
    9738:	24080019 	strcs	r0, [r8], #-25
    973c:	01000000 	mrseq	r0, (UNDEF: 0)
    9740:	00052b9c 	muleq	r5, ip, fp
    9744:	3d321600 	ldccc	6, cr1, [r2, #-0]
    9748:	3d010000 	stccc	0, cr0, [r1, #-0]
    974c:	0000004c 	andeq	r0, r0, ip, asr #32
    9750:	000049b6 			; <UNDEFINED> instruction: 0x000049b6
    9754:	38071500 	stmdacc	r7, {r8, sl, ip}
    9758:	6b010000 	blvs	49760 <__Stack_Size+0x49360>
    975c:	000001ce 	andeq	r0, r0, lr, asr #3
    9760:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    9764:	00000024 	andeq	r0, r0, r4, lsr #32
    9768:	05549c01 	ldrbeq	r9, [r4, #-3073]	; 0xc01
    976c:	32160000 	andscc	r0, r6, #0
    9770:	0100003d 	tsteq	r0, sp, lsr r0
    9774:	00004c6b 	andeq	r4, r0, fp, ror #24
    9778:	0049d700 	subeq	sp, r9, r0, lsl #14
    977c:	77150000 	ldrvc	r0, [r5, -r0]
    9780:	01000039 	tsteq	r0, r9, lsr r0
    9784:	0001cea3 	andeq	ip, r1, r3, lsr #29
    9788:	0019f800 	andseq	pc, r9, r0, lsl #16
    978c:	00009008 	andeq	r9, r0, r8
    9790:	c29c0100 	addsgt	r0, ip, #0, 2
    9794:	16000005 	strne	r0, [r0], -r5
    9798:	00003d32 	andeq	r3, r0, r2, lsr sp
    979c:	004ca301 	subeq	sl, ip, r1, lsl #6
    97a0:	49f80000 	ldmibmi	r8!, {}^	; <UNPREDICTABLE>
    97a4:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
    97a8:	1c08001a 	stcne	0, cr0, [r8], {26}
    97ac:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    97b0:	18000005 	stmdane	r0, {r0, r2}
    97b4:	00001982 	andeq	r1, r0, r2, lsl #19
    97b8:	005eb101 	subseq	fp, lr, r1, lsl #2
    97bc:	4a190000 	bmi	6497c4 <__Stack_Size+0x6493c4>
    97c0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    97c4:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
    97c8:	00000030 	andeq	r0, r0, r0, lsr r0
    97cc:	00381d18 	eorseq	r1, r8, r8, lsl sp
    97d0:	5ecf0100 	polple	f0, f7, f0
    97d4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    97d8:	1800004a 	stmdane	r0, {r1, r3, r6}
    97dc:	00003703 	andeq	r3, r0, r3, lsl #14
    97e0:	005ed001 	subseq	sp, lr, r1
    97e4:	4a690000 	bmi	1a497ec <__Stack_Size+0x1a493ec>
    97e8:	00000000 	andeq	r0, r0, r0
    97ec:	00384f1a 	eorseq	r4, r8, sl, lsl pc
    97f0:	01f40100 	mvnseq	r0, r0, lsl #2
    97f4:	08001a88 	stmdaeq	r0, {r3, r7, r9, fp, ip}
    97f8:	000000ac 	andeq	r0, r0, ip, lsr #1
    97fc:	06879c01 	streq	r9, [r7], r1, lsl #24
    9800:	511b0000 	tstpl	fp, r0
    9804:	01000037 	tsteq	r0, r7, lsr r0
    9808:	068701f6 			; <UNDEFINED> instruction: 0x068701f6
    980c:	4a870000 	bmi	fe1c9814 <SCS_BASE+0x1e1bb814>
    9810:	0b1b0000 	bleq	6c9818 <__Stack_Size+0x6c9418>
    9814:	01000037 	tsteq	r0, r7, lsr r0
    9818:	003a01f7 	ldrshteq	r0, [sl], -r7
    981c:	4a9c0000 	bmi	fe709824 <SCS_BASE+0x1e6fb824>
    9820:	8c1b0000 	ldchi	0, cr0, [fp], {-0}
    9824:	01000018 	tsteq	r0, r8, lsl r0
    9828:	003a01f8 	ldrshteq	r0, [sl], -r8
    982c:	4ae00000 	bmi	ff809834 <SCS_BASE+0x1f7fb834>
    9830:	e41b0000 	ldr	r0, [fp], #-0
    9834:	01000006 	tsteq	r0, r6
    9838:	01ce01fa 	strdeq	r0, [lr, #26]
    983c:	4b2b0000 	blmi	ac9844 <__Stack_Size+0xac9444>
    9840:	321b0000 	andscc	r0, fp, #0
    9844:	0100003d 	tsteq	r0, sp, lsr r0
    9848:	003a01fb 	ldrshteq	r0, [sl], -fp
    984c:	4b490000 	blmi	1249854 <__Stack_Size+0x1249454>
    9850:	801c0000 	andshi	r0, ip, r0
    9854:	01000038 	tsteq	r0, r8, lsr r0
    9858:	1b14022f 	blne	50a11c <__Stack_Size+0x509d1c>
    985c:	e01d0800 	ands	r0, sp, r0, lsl #16
    9860:	4408001a 	strmi	r0, [r8], #-26
    9864:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    9868:	74025001 	strvc	r5, [r2], #-1
    986c:	e81f0000 	ldmda	pc, {}	; <UNPREDICTABLE>
    9870:	4b08001a 	blmi	2098e0 <__Stack_Size+0x2094e0>
    9874:	5700000d 	strpl	r0, [r0, -sp]
    9878:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    987c:	30015001 	andcc	r5, r1, r1
    9880:	1af21f00 	bne	ffc91488 <SCS_BASE+0x1fc83488>
    9884:	0d610800 	stcleq	8, cr0, [r1, #-0]
    9888:	06710000 	ldrbteq	r0, [r1], -r0
    988c:	011e0000 	tsteq	lr, r0
    9890:	00740252 	rsbseq	r0, r4, r2, asr r2
    9894:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9898:	20000079 	andcs	r0, r0, r9, ror r0
    989c:	08001afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp, ip}
    98a0:	00000d7c 	andeq	r0, r0, ip, ror sp
    98a4:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    98a8:	011e0074 	tsteq	lr, r4, ror r0
    98ac:	00300150 	eorseq	r0, r0, r0, asr r1
    98b0:	61040a00 	tstvs	r4, r0, lsl #20
    98b4:	21000002 	tstcs	r0, r2
    98b8:	00003995 	muleq	r0, r5, r9
    98bc:	02045201 	andeq	r5, r4, #268435456	; 0x10000000
    98c0:	1b340000 	blne	d098c8 <__Stack_Size+0xd094c8>
    98c4:	00380800 	eorseq	r0, r8, r0, lsl #16
    98c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    98cc:	0004e722 	andeq	lr, r4, r2, lsr #14
    98d0:	001b6c00 	andseq	r6, fp, r0, lsl #24
    98d4:	00004808 	andeq	r4, r0, r8, lsl #16
    98d8:	ce9c0100 	fmlgte	f0, f4, f0
    98dc:	23000006 	movwcs	r0, #6
    98e0:	000004f7 	strdeq	r0, [r0], -r7
    98e4:	00004bce 	andeq	r4, r0, lr, asr #23
    98e8:	001b8e19 	andseq	r8, fp, r9, lsl lr
    98ec:	00001608 	andeq	r1, r0, r8, lsl #12
    98f0:	04f72400 	ldrbteq	r2, [r7], #1024	; 0x400
    98f4:	00000000 	andeq	r0, r0, r0
    98f8:	0035e315 	eorseq	lr, r5, r5, lsl r3
    98fc:	04f50100 	ldrbteq	r0, [r5], #256	; 0x100
    9900:	b4000002 	strlt	r0, [r0], #-2
    9904:	d808001b 	stmdale	r8, {r0, r1, r3, r4}
    9908:	01000000 	mrseq	r0, (UNDEF: 0)
    990c:	0007aa9c 	muleq	r7, ip, sl
    9910:	36141800 	ldrcc	r1, [r4], -r0, lsl #16
    9914:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    9918:	0000003a 	andeq	r0, r0, sl, lsr r0
    991c:	00004bec 	andeq	r4, r0, ip, ror #23
    9920:	0026ad18 	eoreq	sl, r6, r8, lsl sp
    9924:	3af80100 	bcc	ffe09d2c <SCS_BASE+0x1fdfbd2c>
    9928:	24000000 	strcs	r0, [r0], #-0
    992c:	1900004c 	stmdbne	r0, {r2, r3, r6}
    9930:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
    9934:	000000a8 	andeq	r0, r0, r8, lsr #1
    9938:	00394e25 	eorseq	r4, r9, r5, lsr #28
    993c:	01020100 	mrseq	r0, (UNDEF: 18)
    9940:	000007aa 	andeq	r0, r0, sl, lsr #15
    9944:	00381d1b 	eorseq	r1, r8, fp, lsl sp
    9948:	01030100 	mrseq	r0, (UNDEF: 19)
    994c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9950:	00004c37 	andeq	r4, r0, r7, lsr ip
    9954:	0037031b 	eorseq	r0, r7, fp, lsl r3
    9958:	01040100 	mrseq	r0, (UNDEF: 20)
    995c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9960:	00004c71 	andeq	r4, r0, r1, ror ip
    9964:	50457226 	subpl	r7, r5, r6, lsr #4
    9968:	01050100 	mrseq	r0, (UNDEF: 21)
    996c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9970:	00004c37 	andeq	r4, r0, r7, lsr ip
    9974:	001c5217 	andseq	r5, ip, r7, lsl r2
    9978:	00001a08 	andeq	r1, r0, r8, lsl #20
    997c:	00076800 	andeq	r6, r7, r0, lsl #16
    9980:	38681b00 	stmdacc	r8!, {r8, r9, fp, ip}^
    9984:	3f010000 	svccc	0x00010000
    9988:	00004c01 	andeq	r4, r0, r1, lsl #24
    998c:	004ca900 	subeq	sl, ip, r0, lsl #18
    9990:	2c1f0000 	ldccs	0, cr0, [pc], {-0}
    9994:	9308001c 	movwls	r0, #32796	; 0x801c
    9998:	7c00000d 	stcvc	0, cr0, [r0], {13}
    999c:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    99a0:	74025001 	strvc	r5, [r2], #-1
    99a4:	341f0000 	ldrcc	r0, [pc], #-0	; 99ac <__Stack_Size+0x95ac>
    99a8:	a508001c 	strge	r0, [r8, #-28]
    99ac:	9600000d 	strls	r0, [r0], -sp
    99b0:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    99b4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    99b8:	50011e30 	andpl	r1, r1, r0, lsr lr
    99bc:	00007402 	andeq	r7, r0, r2, lsl #8
    99c0:	001c4c27 	andseq	r4, ip, r7, lsr #24
    99c4:	000dbc08 	andeq	fp, sp, r8, lsl #24
    99c8:	1c522700 	mrrcne	7, 0, r2, r2, cr0	; <UNPREDICTABLE>
    99cc:	0dd30800 	ldcleq	8, cr0, [r3]
    99d0:	00000000 	andeq	r0, r0, r0
    99d4:	0291040a 	addseq	r0, r1, #167772160	; 0xa000000
    99d8:	64280000 	strtvs	r0, [r8], #-0
    99dc:	01000037 	tsteq	r0, r7, lsr r0
    99e0:	02040152 	andeq	r0, r4, #-2147483628	; 0x80000014
    99e4:	1c8c0000 	stcne	0, cr0, [ip], {0}
    99e8:	008c0800 	addeq	r0, ip, r0, lsl #16
    99ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    99f0:	00000837 	andeq	r0, r0, r7, lsr r8
    99f4:	0037031b 	eorseq	r0, r7, fp, lsl r3
    99f8:	01540100 	cmpeq	r4, r0, lsl #2
    99fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a00:	00004cd7 	ldrdeq	r4, [r0], -r7
    9a04:	00381d1b 	eorseq	r1, r8, fp, lsl sp
    9a08:	01550100 	cmpeq	r5, r0, lsl #2
    9a0c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a10:	00004d11 	andeq	r4, r0, r1, lsl sp
    9a14:	50457226 	subpl	r7, r5, r6, lsr #4
    9a18:	01560100 	cmpeq	r6, r0, lsl #2
    9a1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a20:	00004d11 	andeq	r4, r0, r1, lsl sp
    9a24:	0026ad1b 	eoreq	sl, r6, fp, lsl sp
    9a28:	01570100 	cmpeq	r7, r0, lsl #2
    9a2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a30:	00004d5c 	andeq	r4, r0, ip, asr sp
    9a34:	000c0829 	andeq	r0, ip, r9, lsr #16
    9a38:	00082000 	andeq	r2, r8, r0
    9a3c:	38682500 	stmdacc	r8!, {r8, sl, sp}^
    9a40:	73010000 	movwvc	r0, #4096	; 0x1000
    9a44:	00004c01 	andeq	r4, r0, r1, lsl #24
    9a48:	382a0000 	stmdacc	sl!, {}	; <UNPREDICTABLE>
    9a4c:	1b00000c 	blne	9a84 <__Stack_Size+0x9684>
    9a50:	00003868 	andeq	r3, r0, r8, ror #16
    9a54:	4c017901 	stcmi	9, cr7, [r1], {1}
    9a58:	6f000000 	svcvs	0x00000000
    9a5c:	0000004d 	andeq	r0, r0, sp, asr #32
    9a60:	38c82b00 	stmiacc	r8, {r8, r9, fp, sp}^
    9a64:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    9a68:	00020401 	andeq	r0, r2, r1, lsl #8
    9a6c:	001d1800 	andseq	r1, sp, r0, lsl #16
    9a70:	00002408 	andeq	r2, r0, r8, lsl #8
    9a74:	2c9c0100 	ldfcss	f0, [ip], {0}
    9a78:	00001610 	andeq	r1, r0, r0, lsl r6
    9a7c:	ce01a201 	cdpgt	2, 0, cr10, cr1, cr1, {0}
    9a80:	3c000001 	stccc	0, cr0, [r0], {1}
    9a84:	1c08001d 	stcne	0, cr0, [r8], {29}
    9a88:	01000000 	mrseq	r0, (UNDEF: 0)
    9a8c:	0008949c 	muleq	r8, ip, r4
    9a90:	3d322d00 	ldccc	13, cr2, [r2, #-0]
    9a94:	a2010000 	andge	r0, r1, #0
    9a98:	00004c01 	andeq	r4, r0, r1, lsl #24
    9a9c:	004d8800 	subeq	r8, sp, r0, lsl #16
    9aa0:	39022e00 	stmdbcc	r2, {r9, sl, fp, sp}
    9aa4:	a2010000 	andge	r0, r1, #0
    9aa8:	00089401 	andeq	r9, r8, r1, lsl #8
    9aac:	2f510100 	svccs	0x00510100
    9ab0:	0000198e 	andeq	r1, r0, lr, lsl #19
    9ab4:	3a01a401 	bcc	72ac0 <__Stack_Size+0x726c0>
    9ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    9abc:	040a0052 	streq	r0, [sl], #-82	; 0x52
    9ac0:	000001d4 	ldrdeq	r0, [r0], -r4
    9ac4:	0037802c 	eorseq	r8, r7, ip, lsr #32
    9ac8:	03f60100 	mvnseq	r0, #0, 2
    9acc:	0000005e 	andeq	r0, r0, lr, asr r0
    9ad0:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
    9ad4:	00000044 	andeq	r0, r0, r4, asr #32
    9ad8:	08c49c01 	stmiaeq	r4, {r0, sl, fp, ip, pc}^
    9adc:	66200000 	strtvs	r0, [r0], -r0
    9ae0:	bc08001d 	stclt	0, cr0, [r8], {29}
    9ae4:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    9ae8:	30015001 	andcc	r5, r1, r1
    9aec:	1d300000 	ldcne	0, cr0, [r0, #-0]
    9af0:	01000037 	tsteq	r0, r7, lsr r0
    9af4:	fe01023a 	mcr2	2, 0, r0, cr1, cr10, {1}
    9af8:	25000008 	strcs	r0, [r0, #-8]
    9afc:	00003927 	andeq	r3, r0, r7, lsr #18
    9b00:	04023c01 	streq	r3, [r2], #-3073	; 0xc01
    9b04:	25000002 	strcs	r0, [r0, #-2]
    9b08:	00001752 	andeq	r1, r0, r2, asr r7
    9b0c:	3a023d01 	bcc	98f18 <__Stack_Size+0x98b18>
    9b10:	25000000 	strcs	r0, [r0, #-0]
    9b14:	0000188c 	andeq	r1, r0, ip, lsl #17
    9b18:	3a023e01 	bcc	99324 <__Stack_Size+0x98f24>
    9b1c:	31000000 	mrscc	r0, (UNDEF: 0)
    9b20:	00003718 	andeq	r3, r0, r8, lsl r7
    9b24:	0002ae01 	andeq	sl, r2, r1, lsl #28
    9b28:	00371f30 	eorseq	r1, r7, r0, lsr pc
    9b2c:	02ba0100 	adcseq	r0, sl, #0, 2
    9b30:	00098001 	andeq	r8, r9, r1
    9b34:	186f2500 	stmdane	pc!, {r8, sl, sp}^	; <UNPREDICTABLE>
    9b38:	bc010000 	stclt	0, cr0, [r1], {-0}
    9b3c:	00025b02 	andeq	r5, r2, r2, lsl #22
    9b40:	39272500 	stmdbcc	r7!, {r8, sl, sp}
    9b44:	bd010000 	stclt	0, cr0, [r1, #-0]
    9b48:	00020402 	andeq	r0, r2, r2, lsl #8
    9b4c:	38bd2500 	popcc	{r8, sl, sp}
    9b50:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    9b54:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b58:	381d2500 	ldmdacc	sp, {r8, sl, sp}
    9b5c:	c0010000 	andgt	r0, r1, r0
    9b60:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b64:	365a2500 	ldrbcc	r2, [sl], -r0, lsl #10
    9b68:	c0010000 	andgt	r0, r1, r0
    9b6c:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b70:	198e2500 	stmibne	lr, {r8, sl, sp}
    9b74:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9b78:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b7c:	26ad2500 	strtcs	r2, [sp], r0, lsl #10
    9b80:	c1010000 	mrsgt	r0, (UNDEF: 1)
    9b84:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b88:	09713200 	ldmdbeq	r1!, {r9, ip, sp}^
    9b8c:	ab250000 	blge	949b94 <__Stack_Size+0x949794>
    9b90:	01000037 	tsteq	r0, r7, lsr r0
    9b94:	005e02cd 	subseq	r0, lr, sp, asr #5
    9b98:	33000000 	movwcc	r0, #0
    9b9c:	0015b825 	andseq	fp, r5, r5, lsr #16
    9ba0:	03460100 	movteq	r0, #24832	; 0x6100
    9ba4:	00000980 	andeq	r0, r0, r0, lsl #19
    9ba8:	3a340000 	bcc	d09bb0 <__Stack_Size+0xd097b0>
    9bac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    9bb0:	00003871 	andeq	r3, r0, r1, ror r8
    9bb4:	5e036d01 	cdppl	13, 0, cr6, cr3, cr1, {0}
    9bb8:	9c000000 	stcls	0, cr0, [r0], {-0}
    9bbc:	dc08001d 	stcle	0, cr0, [r8], {29}
    9bc0:	01000002 	tsteq	r0, r2
    9bc4:	000b129c 	muleq	fp, ip, r2
    9bc8:	01043500 	tsteq	r4, r0, lsl #10
    9bcc:	09bd0370 	ldmibeq	sp!, {r4, r5, r6, r8, r9}
    9bd0:	62360000 	eorsvs	r0, r6, #0
    9bd4:	03720100 	cmneq	r2, #0, 2
    9bd8:	000001ce 	andeq	r0, r0, lr, asr #3
    9bdc:	01007736 	tsteq	r0, r6, lsr r7
    9be0:	0b120373 	bleq	48a9b4 <__Stack_Size+0x48a5b4>
    9be4:	1b000000 	blne	9bec <__Stack_Size+0x97ec>
    9be8:	0000361d 	andeq	r3, r0, sp, lsl r6
    9bec:	9f037401 	svcls	0x00037401
    9bf0:	a9000009 	stmdbge	r0, {r0, r3}
    9bf4:	3700004d 	strcc	r0, [r0, -sp, asr #32]
    9bf8:	000036bd 			; <UNDEFINED> instruction: 0x000036bd
    9bfc:	4c037d01 	stcmi	13, cr7, [r3], {1}
    9c00:	01000000 	mrseq	r0, (UNDEF: 0)
    9c04:	0008c438 	andeq	ip, r8, r8, lsr r4
    9c08:	001df000 	andseq	pc, sp, r0
    9c0c:	0000c608 	andeq	ip, r0, r8, lsl #12
    9c10:	03920100 	orrseq	r0, r2, #0, 2
    9c14:	00000a5a 	andeq	r0, r0, sl, asr sl
    9c18:	001df019 	andseq	pc, sp, r9, lsl r0	; <UNPREDICTABLE>
    9c1c:	0000c608 	andeq	ip, r0, r8, lsl #12
    9c20:	08d12300 	ldmeq	r1, {r8, r9, sp}^
    9c24:	4dcc0000 	stclmi	0, cr0, [ip]
    9c28:	dd230000 	stcle	0, cr0, [r3, #-0]
    9c2c:	75000008 	strvc	r0, [r0, #-8]
    9c30:	2300004e 	movwcs	r0, #78	; 0x4e
    9c34:	000008e9 	andeq	r0, r0, r9, ror #17
    9c38:	00004e88 	andeq	r4, r0, r8, lsl #29
    9c3c:	0008f539 	andeq	pc, r8, r9, lsr r5	; <UNPREDICTABLE>
    9c40:	001eb000 	andseq	fp, lr, r0
    9c44:	1e002708 	cdpne	7, 0, cr2, cr0, cr8, {0}
    9c48:	068d0800 	streq	r0, [sp], r0, lsl #16
    9c4c:	3a1d0000 	bcc	749c54 <__Stack_Size+0x749854>
    9c50:	3408001e 	strcc	r0, [r8], #-30
    9c54:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    9c58:	74025001 	strvc	r5, [r2], #-1
    9c5c:	50270000 	eorpl	r0, r7, r0
    9c60:	3708001e 	smladcc	r8, lr, r0, r0
    9c64:	27000008 	strcs	r0, [r0, -r8]
    9c68:	08001e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip}
    9c6c:	000006ce 	andeq	r0, r0, lr, asr #13
    9c70:	001e7a27 	andseq	r7, lr, r7, lsr #20
    9c74:	0004e708 	andeq	lr, r4, r8, lsl #14
    9c78:	1e8c2700 	cdpne	7, 8, cr2, cr12, cr0, {0}
    9c7c:	07b00800 	ldreq	r0, [r0, r0, lsl #16]!
    9c80:	00000000 	andeq	r0, r0, r0
    9c84:	0008fe3a 	andeq	pc, r8, sl, lsr lr	; <UNPREDICTABLE>
    9c88:	001eb600 	andseq	fp, lr, r0, lsl #12
    9c8c:	000c6008 	andeq	r6, ip, r8
    9c90:	03970100 	orrseq	r0, r7, #0, 2
    9c94:	00000af6 	strdeq	r0, [r0], -r6
    9c98:	000c602a 	andeq	r6, ip, sl, lsr #32
    9c9c:	090b2300 	stmdbeq	fp, {r8, r9, sp}
    9ca0:	4ea70000 	cdpmi	0, 10, cr0, cr7, cr0, {0}
    9ca4:	17230000 	strne	r0, [r3, -r0]!
    9ca8:	27000009 	strcs	r0, [r0, -r9]
    9cac:	2300004f 	movwcs	r0, #79	; 0x4f
    9cb0:	00000923 	andeq	r0, r0, r3, lsr #18
    9cb4:	00004f51 	andeq	r4, r0, r1, asr pc
    9cb8:	00092f23 	andeq	r2, r9, r3, lsr #30
    9cbc:	004f7a00 	subeq	r7, pc, r0, lsl #20
    9cc0:	093b2300 	ldmdbeq	fp!, {r8, r9, sp}
    9cc4:	4f8d0000 	svcmi	0x008d0000
    9cc8:	47230000 	strmi	r0, [r3, -r0]!
    9ccc:	a8000009 	stmdage	r0, {r0, r3}
    9cd0:	2300004f 	movwcs	r0, #79	; 0x4f
    9cd4:	00000953 	andeq	r0, r0, r3, asr r9
    9cd8:	00004fc8 	andeq	r4, r0, r8, asr #31
    9cdc:	001ec017 	andseq	ip, lr, r7, lsl r0
    9ce0:	00002208 	andeq	r2, r0, r8, lsl #4
    9ce4:	000ac900 	andeq	ip, sl, r0, lsl #18
    9ce8:	09642300 	stmdbeq	r4!, {r8, r9, sp}^
    9cec:	4fdb0000 	svcmi	0x00db0000
    9cf0:	17000000 	strne	r0, [r0, -r0]
    9cf4:	08001fe6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, ip}
    9cf8:	0000005e 	andeq	r0, r0, lr, asr r0
    9cfc:	00000ae8 	andeq	r0, r0, r8, ror #21
    9d00:	0009723b 	andeq	r7, r9, fp, lsr r2
    9d04:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    9d08:	00204227 	eoreq	r4, r0, r7, lsr #4
    9d0c:	0005c208 	andeq	ip, r5, r8, lsl #4
    9d10:	a83c0000 	ldmdage	ip!, {}	; <UNPREDICTABLE>
    9d14:	1e08001f 	mcrne	0, 0, r0, cr8, cr15, {0}
    9d18:	74025001 	strvc	r5, [r2], #-1
    9d1c:	00000000 	andeq	r0, r0, r0
    9d20:	001dd027 	andseq	sp, sp, r7, lsr #32
    9d24:	000de508 	andeq	lr, sp, r8, lsl #10
    9d28:	1dda2700 	ldclne	7, cr2, [sl]
    9d2c:	0de50800 	stcleq	8, cr0, [r5]
    9d30:	54270000 	strtpl	r0, [r7], #-0
    9d34:	9a080020 	bls	209dbc <__Stack_Size+0x2099bc>
    9d38:	00000008 	andeq	r0, r0, r8
    9d3c:	004c040a 	subeq	r0, ip, sl, lsl #8
    9d40:	ec300000 	ldc	0, cr0, [r0], #-0
    9d44:	01000037 	tsteq	r0, r7, lsr r0
    9d48:	580101b7 	stmdapl	r1, {r0, r1, r2, r4, r5, r7, r8}
    9d4c:	2500000b 	strcs	r0, [r0, #-11]
    9d50:	00003751 	andeq	r3, r0, r1, asr r7
    9d54:	8701b901 	strhi	fp, [r1, -r1, lsl #18]
    9d58:	25000006 	strcs	r0, [r0, #-6]
    9d5c:	000037c9 	andeq	r3, r0, r9, asr #15
    9d60:	3a01ba01 	bcc	7856c <__Stack_Size+0x7816c>
    9d64:	33000000 	movwcc	r0, #0
    9d68:	0000ad25 	andeq	sl, r0, r5, lsr #26
    9d6c:	01c00100 	biceq	r0, r0, r0, lsl #2
    9d70:	000001ce 	andeq	r0, r0, lr, asr #3
    9d74:	003d3225 	eorseq	r3, sp, r5, lsr #4
    9d78:	01c10100 	biceq	r0, r1, r0, lsl #2
    9d7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d80:	07280000 	streq	r0, [r8, -r0]!
    9d84:	01000036 	tsteq	r0, r6, lsr r0
    9d88:	005e03cb 	subseq	r0, lr, fp, asr #7
    9d8c:	20780000 	rsbscs	r0, r8, r0
    9d90:	00cc0800 	sbceq	r0, ip, r0, lsl #16
    9d94:	9c010000 	stcls	0, cr0, [r1], {-0}
    9d98:	00000c2a 	andeq	r0, r0, sl, lsr #24
    9d9c:	00188c1b 	andseq	r8, r8, fp, lsl ip
    9da0:	03cd0100 	biceq	r0, sp, #0, 2
    9da4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9da8:	00004ff9 	strdeq	r4, [r0], -r9
    9dac:	000b1838 	andeq	r1, fp, r8, lsr r8
    9db0:	00209000 	eoreq	r9, r0, r0
    9db4:	00007c08 	andeq	r7, r0, r8, lsl #24
    9db8:	03d60100 	bicseq	r0, r6, #0, 2
    9dbc:	00000c20 	andeq	r0, r0, r0, lsr #24
    9dc0:	00209019 	eoreq	r9, r0, r9, lsl r0
    9dc4:	00007c08 	andeq	r7, r0, r8, lsl #24
    9dc8:	0b252300 	bleq	9529d0 <__Stack_Size+0x9525d0>
    9dcc:	50460000 	subpl	r0, r6, r0
    9dd0:	31230000 	teqcc	r3, r0
    9dd4:	5b00000b 	blpl	9e08 <__Stack_Size+0x9a08>
    9dd8:	17000050 	smlsdne	r0, r0, r0, r0
    9ddc:	08002098 	stmdaeq	r0, {r3, r4, r7, sp}
    9de0:	0000002a 	andeq	r0, r0, sl, lsr #32
    9de4:	00000c0a 	andeq	r0, r0, sl, lsl #24
    9de8:	000b3e23 	andeq	r3, fp, r3, lsr #28
    9dec:	00506e00 	subseq	r6, r0, r0, lsl #28
    9df0:	0b4a2300 	bleq	12929f8 <__Stack_Size+0x12925f8>
    9df4:	508c0000 	addpl	r0, ip, r0
    9df8:	a41d0000 	ldrge	r0, [sp], #-0
    9dfc:	e0080020 	and	r0, r8, r0, lsr #32
    9e00:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    9e04:	76025001 	strvc	r5, [r2], -r1
    9e08:	b81f0000 	ldmdalt	pc, {}	; <UNPREDICTABLE>
    9e0c:	fb080020 	blx	209e96 <__Stack_Size+0x209a96>
    9e10:	f300000d 	vhadd.u8	d0, d0, d13
    9e14:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    9e18:	30015001 	andcc	r5, r1, r1
    9e1c:	20c22000 	sbccs	r2, r2, r0
    9e20:	0e110800 	cdpeq	8, 1, cr0, cr1, cr0, {0}
    9e24:	011e0000 	tsteq	lr, r0
    9e28:	00760252 	rsbseq	r0, r6, r2, asr r2
    9e2c:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9e30:	00000077 	andeq	r0, r0, r7, ror r0
    9e34:	0020d620 	eoreq	sp, r0, r0, lsr #12
    9e38:	000d7c08 	andeq	r7, sp, r8, lsl #24
    9e3c:	51011e00 	tstpl	r1, r0, lsl #28
    9e40:	011e3001 	tsteq	lr, r1
    9e44:	00300150 	eorseq	r0, r0, r0, asr r1
    9e48:	2c3d0000 	ldccs	0, cr0, [sp], #-0
    9e4c:	9a080021 	bls	209ed8 <__Stack_Size+0x209ad8>
    9e50:	00000008 	andeq	r0, r0, r8
    9e54:	00166b3e 	andseq	r6, r6, lr, lsr fp
    9e58:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9e5c:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
    9e60:	00000040 	andeq	r0, r0, r0, asr #32
    9e64:	0c6d9c01 	stcleq	12, cr9, [sp], #-4
    9e68:	563f0000 	ldrtpl	r0, [pc], -r0
    9e6c:	01006c61 	tsteq	r0, r1, ror #24
    9e70:	005e0422 	subseq	r0, lr, r2, lsr #8
    9e74:	50da0000 	sbcspl	r0, sl, r0
    9e78:	69400000 	stmdbvs	r0, {}^	; <UNPREDICTABLE>
    9e7c:	04270100 	strteq	r0, [r7], #-256	; 0x100
    9e80:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e84:	6e265201 	cdpvs	2, 2, cr5, cr6, cr1, {0}
    9e88:	01005045 	tsteq	r0, r5, asr #32
    9e8c:	003a0428 	eorseq	r0, sl, r8, lsr #8
    9e90:	50fb0000 	rscspl	r0, fp, r0
    9e94:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    9e98:	00003663 	andeq	r3, r0, r3, ror #12
    9e9c:	5e03a301 	cdppl	3, 0, cr10, cr3, cr1, {0}
    9ea0:	84000000 	strhi	r0, [r0], #-0
    9ea4:	5c080021 	stcpl	0, cr0, [r8], {33}	; 0x21
    9ea8:	01000000 	mrseq	r0, (UNDEF: 0)
    9eac:	000cb39c 	muleq	ip, ip, r3
    9eb0:	188c1b00 	stmne	ip, {r8, r9, fp, ip}
    9eb4:	a5010000 	strge	r0, [r1, #-0]
    9eb8:	00003a03 	andeq	r3, r0, r3, lsl #20
    9ebc:	00510e00 	subseq	r0, r1, r0, lsl #28
    9ec0:	21982700 	orrscs	r2, r8, r0, lsl #14
    9ec4:	05c20800 	strbeq	r0, [r2, #2048]	; 0x800
    9ec8:	b4270000 	strtlt	r0, [r7], #-0
    9ecc:	2a080021 	bcs	209f58 <__Stack_Size+0x209b58>
    9ed0:	3d00000c 	stccc	0, cr0, [r0, #-48]	; 0xffffffd0
    9ed4:	080021d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sp}
    9ed8:	0000089a 	muleq	r0, sl, r8
    9edc:	39c14100 	stmibcc	r1, {r8, lr}^
    9ee0:	3a010000 	bcc	49ee8 <__Stack_Size+0x49ae8>
    9ee4:	0021e004 	eoreq	lr, r1, r4
    9ee8:	00000208 	andeq	r0, r0, r8, lsl #4
    9eec:	429c0100 	addsmi	r0, ip, #0, 2
    9ef0:	000013d6 	ldrdeq	r1, [r0], -r6
    9ef4:	0458ee04 	ldrbeq	lr, [r8], #-3588	; 0xe04
    9ef8:	e7420000 	strb	r0, [r2, -r0]
    9efc:	04000015 	streq	r0, [r0], #-21
    9f00:	000291f0 	strdeq	r9, [r2], -r0
    9f04:	392e4200 	stmdbcc	lr!, {r9, lr}
    9f08:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    9f0c:	00000ce6 	andeq	r0, r0, r6, ror #25
    9f10:	00004c34 	andeq	r4, r0, r4, lsr ip
    9f14:	398a4200 	stmibcc	sl, {r9, lr}
    9f18:	f5040000 			; <UNDEFINED> instruction: 0xf5040000
    9f1c:	00000ce6 	andeq	r0, r0, r6, ror #25
    9f20:	0015c042 	andseq	ip, r5, r2, asr #32
    9f24:	01220500 	teqeq	r2, r0, lsl #10
    9f28:	0a00000d 	beq	9f64 <__Stack_Size+0x9b64>
    9f2c:	00037804 	andeq	r7, r3, r4, lsl #16
    9f30:	359e4200 	ldrcc	r4, [lr, #512]	; 0x200
    9f34:	25050000 	strcs	r0, [r5, #-0]
    9f38:	00000d12 	andeq	r0, r0, r2, lsl sp
    9f3c:	0458040a 	ldrbeq	r0, [r8], #-1034	; 0x40a
    9f40:	63420000 	movtvs	r0, #8192	; 0x2000
    9f44:	05000035 	streq	r0, [r0, #-53]	; 0x35
    9f48:	000d232a 	andeq	r2, sp, sl, lsr #6
    9f4c:	dc040a00 	stcle	10, cr0, [r4], {-0}
    9f50:	43000004 	movwmi	r0, #4
    9f54:	000036e9 	andeq	r3, r0, r9, ror #13
    9f58:	02dc2b01 	sbcseq	r2, ip, #1024	; 0x400
    9f5c:	03050000 	movweq	r0, #20480	; 0x5000
    9f60:	2000071a 	andcs	r0, r0, sl, lsl r7
    9f64:	00373a43 	eorseq	r3, r7, r3, asr #20
    9f68:	842d0100 	strthi	r0, [sp], #-256	; 0x100
    9f6c:	05000000 	streq	r0, [r0, #-0]
    9f70:	00013003 	andeq	r3, r1, r3
    9f74:	36dd4420 	ldrbcc	r4, [sp], r0, lsr #8
    9f78:	85060000 	strhi	r0, [r6, #-0]
    9f7c:	00004c02 	andeq	r4, r0, r2, lsl #24
    9f80:	000d6100 	andeq	r6, sp, r0, lsl #2
    9f84:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9f88:	45000000 	strmi	r0, [r0, #-0]
    9f8c:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    9f90:	0d7c1907 	ldcleq	9, cr1, [ip, #-28]!	; 0xffffffe4
    9f94:	ce0c0000 	cdpgt	0, 0, cr0, cr12, cr0, {0}
    9f98:	0c000001 	stceq	0, cr0, [r0], {1}
    9f9c:	0000004c 	andeq	r0, r0, ip, asr #32
    9fa0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9fa4:	6f460000 	svcvs	0x00460000
    9fa8:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    9fac:	0d930288 	lfmeq	f0, 4, [r3, #544]	; 0x220
    9fb0:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    9fb4:	0c000000 	stceq	0, cr0, [r0], {-0}
    9fb8:	0000004c 	andeq	r0, r0, ip, asr #32
    9fbc:	385b4600 	ldmdacc	fp, {r9, sl, lr}^
    9fc0:	80060000 	andhi	r0, r6, r0
    9fc4:	000da502 	andeq	sl, sp, r2, lsl #10
    9fc8:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9fcc:	46000000 	strmi	r0, [r0], -r0
    9fd0:	000014c0 	andeq	r1, r0, r0, asr #9
    9fd4:	bc026c06 	stclt	12, cr6, [r2], {6}
    9fd8:	0c00000d 	stceq	0, cr0, [r0], {13}
    9fdc:	0000005e 	andeq	r0, r0, lr, asr r0
    9fe0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9fe4:	28460000 	stmdacs	r6, {}^	; <UNPREDICTABLE>
    9fe8:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    9fec:	0dd30289 	lfmeq	f0, 2, [r3, #548]	; 0x224
    9ff0:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    9ff4:	0c000000 	stceq	0, cr0, [r0], {-0}
    9ff8:	0000004c 	andeq	r0, r0, ip, asr #32
    9ffc:	37bc4600 	ldrcc	r4, [ip, r0, lsl #12]!
    a000:	7f060000 	svcvc	0x00060000
    a004:	000de502 	andeq	lr, sp, r2, lsl #10
    a008:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a00c:	44000000 	strmi	r0, [r0], #-0
    a010:	000037b3 			; <UNDEFINED> instruction: 0x000037b3
    a014:	4c029906 	stcmi	9, cr9, [r2], {6}
    a018:	fb000000 	blx	a022 <__Stack_Size+0x9c22>
    a01c:	0c00000d 	stceq	0, cr0, [r0], {13}
    a020:	0000004c 	andeq	r0, r0, ip, asr #32
    a024:	36224400 	strtcc	r4, [r2], -r0, lsl #8
    a028:	86060000 	strhi	r0, [r6], -r0
    a02c:	00004c02 	andeq	r4, r0, r2, lsl #24
    a030:	000e1100 	andeq	r1, lr, r0, lsl #2
    a034:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a038:	47000000 	strmi	r0, [r0, -r0]
    a03c:	000038ee 	andeq	r3, r0, lr, ror #17
    a040:	ce0c1a07 	vmlagt.f32	s2, s24, s14
    a044:	0c000001 	stceq	0, cr0, [r0], {1}
    a048:	0000004c 	andeq	r0, r0, ip, asr #32
    a04c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    a050:	77000000 	strvc	r0, [r0, -r0]
    a054:	04000001 	streq	r0, [r0], #-1
    a058:	00239c00 	eoreq	r9, r3, r0, lsl #24
    a05c:	29010400 	stmdbcs	r1, {sl}
    a060:	01000000 	mrseq	r0, (UNDEF: 0)
    a064:	000039fd 	strdeq	r3, [r0], -sp
    a068:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    a06c:	00000d00 	andeq	r0, r0, r0, lsl #26
    a070:	00000000 	andeq	r0, r0, r0
    a074:	00002f0a 	andeq	r2, r0, sl, lsl #30
    a078:	26050402 	strcs	r0, [r5], -r2, lsl #8
    a07c:	02000008 	andeq	r0, r0, #8
    a080:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    a084:	01020000 	mrseq	r0, (UNDEF: 2)
    a088:	0009d706 	andeq	sp, r9, r6, lsl #14
    a08c:	33750300 	cmncc	r5, #0, 6
    a090:	27020032 	smladxcs	r2, r2, r0, r0
    a094:	00000045 	andeq	r0, r0, r5, asr #32
    a098:	33070402 	movwcc	r0, #29698	; 0x7402
    a09c:	03000009 	movweq	r0, #9
    a0a0:	00363175 	eorseq	r3, r6, r5, ror r1
    a0a4:	00572802 	subseq	r2, r7, r2, lsl #16
    a0a8:	02020000 	andeq	r0, r2, #0
    a0ac:	000bd007 	andeq	sp, fp, r7
    a0b0:	38750300 	ldmdacc	r5!, {r8, r9}^
    a0b4:	68290200 	stmdavs	r9!, {r9}
    a0b8:	02000000 	andeq	r0, r0, #0
    a0bc:	09d50801 	ldmibeq	r5, {r0, fp}^
    a0c0:	04020000 	streq	r0, [r2], #-0
    a0c4:	00092a07 	andeq	r2, r9, r7, lsl #20
    a0c8:	5e040400 	cfcpyspl	mvf0, mvf4
    a0cc:	05000000 	streq	r0, [r0, #-0]
    a0d0:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    a0d4:	21e22401 	mvncs	r2, r1, lsl #8
    a0d8:	00300800 	eorseq	r0, r0, r0, lsl #16
    a0dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a0e0:	00000104 	andeq	r0, r0, r4, lsl #2
    a0e4:	0039cd06 	eorseq	ip, r9, r6, lsl #26
    a0e8:	76240100 	strtvc	r0, [r4], -r0, lsl #2
    a0ec:	54000000 	strpl	r0, [r0], #-0
    a0f0:	06000051 			; <UNDEFINED> instruction: 0x06000051
    a0f4:	000039ea 	andeq	r3, r0, sl, ror #19
    a0f8:	004c2401 	subeq	r2, ip, r1, lsl #8
    a0fc:	51990000 	orrspl	r0, r9, r0
    a100:	d6060000 	strle	r0, [r6], -r0
    a104:	01000039 	tsteq	r0, r9, lsr r0
    a108:	00004c24 	andeq	r4, r0, r4, lsr #24
    a10c:	0051ba00 	subseq	fp, r1, r0, lsl #20
    a110:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    a114:	003a2601 	eorseq	r2, sl, r1, lsl #12
    a118:	52010000 	andpl	r0, r1, #0
    a11c:	01006908 	tsteq	r0, r8, lsl #18
    a120:	00003a27 	andeq	r3, r0, r7, lsr #20
    a124:	0051db00 	subseq	sp, r1, r0, lsl #22
    a128:	39de0900 	ldmibcc	lr, {r8, fp}^
    a12c:	27010000 	strcs	r0, [r1, -r0]
    a130:	0000003a 	andeq	r0, r0, sl, lsr r0
    a134:	0000523a 	andeq	r5, r0, sl, lsr r2
    a138:	0039e409 	eorseq	lr, r9, r9, lsl #8
    a13c:	3a270100 	bcc	9ca544 <__Stack_Size+0x9ca144>
    a140:	71000000 	mrsvc	r0, (UNDEF: 0)
    a144:	09000052 	stmdbeq	r0, {r1, r4, r6}
    a148:	000039f6 	strdeq	r3, [r0], -r6
    a14c:	01042801 	tsteq	r4, r1, lsl #16
    a150:	52950000 	addspl	r0, r5, #0
    a154:	04000000 	streq	r0, [r0], #-0
    a158:	00004c04 	andeq	r4, r0, r4, lsl #24
    a15c:	38ee0500 	stmiacc	lr!, {r8, sl}^
    a160:	3d010000 	stccc	0, cr0, [r1, #-0]
    a164:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    a168:	00000024 	andeq	r0, r0, r4, lsr #32
    a16c:	01749c01 	cmneq	r4, r1, lsl #24
    a170:	cd060000 	stcgt	0, cr0, [r6, #-0]
    a174:	01000039 	tsteq	r0, r9, lsr r0
    a178:	0000763d 	andeq	r7, r0, sp, lsr r6
    a17c:	0052d000 	subseq	sp, r2, r0
    a180:	39ea0600 	stmibcc	sl!, {r9, sl}^
    a184:	3d010000 	stccc	0, cr0, [r1, #-0]
    a188:	0000004c 	andeq	r0, r0, ip, asr #32
    a18c:	00005307 	andeq	r5, r0, r7, lsl #6
    a190:	0039d606 	eorseq	sp, r9, r6, lsl #12
    a194:	4c3d0100 	ldfmis	f0, [sp], #-0
    a198:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    a19c:	07000053 	smlsdeq	r0, r3, r0, r0
    a1a0:	3f01006e 	svccc	0x0001006e
    a1a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1a8:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    a1ac:	3a400100 	bcc	100a5b4 <__Stack_Size+0x100a1b4>
    a1b0:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    a1b4:	09000053 	stmdbeq	r0, {r0, r1, r4, r6}
    a1b8:	000039f6 	strdeq	r3, [r0], -r6
    a1bc:	01744101 	cmneq	r4, r1, lsl #2
    a1c0:	53a80000 			; <UNDEFINED> instruction: 0x53a80000
    a1c4:	04000000 	streq	r0, [r0], #-0
    a1c8:	00003a04 	andeq	r3, r0, r4, lsl #20
    a1cc:	0c930000 	ldceq	0, cr0, [r3], {0}
    a1d0:	00040000 	andeq	r0, r4, r0
    a1d4:	00002427 	andeq	r2, r0, r7, lsr #8
    a1d8:	00290104 	eoreq	r0, r9, r4, lsl #2
    a1dc:	4a010000 	bmi	4a1e4 <__Stack_Size+0x49de4>
    a1e0:	9f00003b 	svcls	0x0000003b
    a1e4:	c8000003 	stmdagt	r0, {r0, r1}
    a1e8:	0000000d 	andeq	r0, r0, sp
    a1ec:	b3000000 	movwlt	r0, #0
    a1f0:	0200002f 	andeq	r0, r0, #47	; 0x2f
    a1f4:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    a1f8:	02020000 	andeq	r0, r2, #0
    a1fc:	0007f805 	andeq	pc, r7, r5, lsl #16
    a200:	06010200 	streq	r0, [r1], -r0, lsl #4
    a204:	000009d7 	ldrdeq	r0, [r0], -r7
    a208:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    a20c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    a210:	02000000 	andeq	r0, r0, #0
    a214:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    a218:	75030000 	strvc	r0, [r3, #-0]
    a21c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    a220:	00005728 	andeq	r5, r0, r8, lsr #14
    a224:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a228:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a22c:	00387503 	eorseq	r7, r8, r3, lsl #10
    a230:	00682902 	rsbeq	r2, r8, r2, lsl #18
    a234:	01020000 	mrseq	r0, (UNDEF: 2)
    a238:	0009d508 	andeq	sp, r9, r8, lsl #10
    a23c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a240:	0000092a 	andeq	r0, r0, sl, lsr #18
    a244:	003a7d04 	eorseq	r7, sl, r4, lsl #26
    a248:	18030100 	stmdane	r3, {r8}
    a24c:	00000095 	muleq	r0, r5, r0
    a250:	003a1705 	eorseq	r1, sl, r5, lsl #14
    a254:	16050000 	strne	r0, [r5], -r0
    a258:	0100003c 	tsteq	r0, ip, lsr r0
    a25c:	003ab905 	eorseq	fp, sl, r5, lsl #18
    a260:	06000200 	streq	r0, [r0], -r0, lsl #4
    a264:	00003a7e 	andeq	r3, r0, lr, ror sl
    a268:	00761e03 	rsbseq	r1, r6, r3, lsl #28
    a26c:	b9070000 	stmdblt	r7, {}	; <UNPREDICTABLE>
    a270:	0100003c 	tsteq	r0, ip, lsr r0
    a274:	00004c9c 	muleq	r0, ip, ip
    a278:	00bc0100 	adcseq	r0, ip, r0, lsl #2
    a27c:	92080000 	andls	r0, r8, #0
    a280:	0100003b 	tsteq	r0, fp, lsr r0
    a284:	00005e9c 	muleq	r0, ip, lr
    a288:	8a090000 	bhi	24a290 <__Stack_Size+0x249e90>
    a28c:	0100003a 	tsteq	r0, sl, lsr r0
    a290:	00000023 	andeq	r0, r0, r3, lsr #32
    a294:	00000c00 	andeq	r0, r0, r0, lsl #24
    a298:	df9c0100 	svcle	0x009c0100
    a29c:	0a000000 	beq	a2a4 <__Stack_Size+0x9ea4>
    a2a0:	00003caf 	andeq	r3, r0, pc, lsr #25
    a2a4:	004c2301 	subeq	r2, ip, r1, lsl #6
    a2a8:	50010000 	andpl	r0, r1, r0
    a2ac:	3ae60b00 	bcc	ff98ceb4 <SCS_BASE+0x1f97eeb4>
    a2b0:	2f010000 	svccs	0x00010000
    a2b4:	0000004c 	andeq	r0, r0, ip, asr #32
    a2b8:	00000000 	andeq	r0, r0, r0
    a2bc:	0000000c 	andeq	r0, r0, ip
    a2c0:	53099c01 	movwpl	r9, #39937	; 0x9c01
    a2c4:	0100003a 	tsteq	r0, sl, lsr r0
    a2c8:	0000003b 	andeq	r0, r0, fp, lsr r0
    a2cc:	00000c00 	andeq	r0, r0, r0, lsl #24
    a2d0:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    a2d4:	0a000001 	beq	a2e0 <__Stack_Size+0x9ee0>
    a2d8:	00003caf 	andeq	r3, r0, pc, lsr #25
    a2dc:	004c3b01 	subeq	r3, ip, r1, lsl #22
    a2e0:	50010000 	andpl	r0, r1, r0
    a2e4:	3c620b00 	stclcc	11, cr0, [r2], #-0
    a2e8:	47010000 	strmi	r0, [r1, -r0]
    a2ec:	0000004c 	andeq	r0, r0, ip, asr #32
    a2f0:	00000000 	andeq	r0, r0, r0
    a2f4:	0000000c 	andeq	r0, r0, ip
    a2f8:	f50b9c01 			; <UNDEFINED> instruction: 0xf50b9c01
    a2fc:	0100003a 	tsteq	r0, sl, lsr r0
    a300:	00004c53 	andeq	r4, r0, r3, asr ip
    a304:	00000000 	andeq	r0, r0, r0
    a308:	00000c00 	andeq	r0, r0, r0, lsl #24
    a30c:	099c0100 	ldmibeq	ip, {r8}
    a310:	00003b89 	andeq	r3, r0, r9, lsl #23
    a314:	00005f01 	andeq	r5, r0, r1, lsl #30
    a318:	000c0000 	andeq	r0, ip, r0
    a31c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a320:	00000164 	andeq	r0, r0, r4, ror #2
    a324:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a328:	4c5f0100 	ldfmie	f0, [pc], {-0}
    a32c:	01000000 	mrseq	r0, (UNDEF: 0)
    a330:	020b0050 	andeq	r0, fp, #80	; 0x50
    a334:	0100003b 	tsteq	r0, fp, lsr r0
    a338:	00004c6b 	andeq	r4, r0, fp, ror #24
    a33c:	00000000 	andeq	r0, r0, r0
    a340:	00000c00 	andeq	r0, r0, r0, lsl #24
    a344:	099c0100 	ldmibeq	ip, {r8}
    a348:	0000164a 	andeq	r1, r0, sl, asr #12
    a34c:	22387701 	eorscs	r7, r8, #262144	; 0x40000
    a350:	00100800 	andseq	r0, r0, r0, lsl #16
    a354:	9c010000 	stcls	0, cr0, [r1], {-0}
    a358:	0000019c 	muleq	r0, ip, r1
    a35c:	003caf0a 	eorseq	sl, ip, sl, lsl #30
    a360:	4c770100 	ldfmie	f0, [r7], #-0
    a364:	01000000 	mrseq	r0, (UNDEF: 0)
    a368:	490b0050 	stmdbmi	fp, {r4, r6}
    a36c:	0100003a 	tsteq	r0, sl, lsr r0
    a370:	00004c83 	andeq	r4, r0, r3, lsl #25
    a374:	00000000 	andeq	r0, r0, r0
    a378:	00000c00 	andeq	r0, r0, r0, lsl #24
    a37c:	099c0100 	ldmibeq	ip, {r8}
    a380:	00003aad 	andeq	r3, r0, sp, lsr #21
    a384:	00009001 	andeq	r9, r0, r1
    a388:	000e0000 	andeq	r0, lr, r0
    a38c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a390:	000001e3 	andeq	r0, r0, r3, ror #3
    a394:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a398:	5e900100 	fmlpls	f0, f0, f0
    a39c:	e3000000 	movw	r0, #0
    a3a0:	0a000053 	beq	a4f4 <__Stack_Size+0xa0f4>
    a3a4:	00003caf 	andeq	r3, r0, pc, lsr #25
    a3a8:	004c9001 	subeq	r9, ip, r1
    a3ac:	51010000 	mrspl	r0, (UNDEF: 1)
    a3b0:	00a00d00 	adceq	r0, r0, r0, lsl #26
    a3b4:	00000000 	andeq	r0, r0, r0
    a3b8:	00100000 	andseq	r0, r0, r0
    a3bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3c0:	00000200 	andeq	r0, r0, r0, lsl #4
    a3c4:	0000b00e 	andeq	fp, r0, lr
    a3c8:	00540400 	subseq	r0, r4, r0, lsl #8
    a3cc:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
    a3d0:	01000014 	tsteq	r0, r4, lsl r0
    a3d4:	002248a9 	eoreq	r4, r2, r9, lsr #17
    a3d8:	00001c08 	andeq	r1, r0, r8, lsl #24
    a3dc:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    a3e0:	0c000002 	stceq	0, cr0, [r0], {2}
    a3e4:	00003b92 	muleq	r0, r2, fp
    a3e8:	005ea901 	subseq	sl, lr, r1, lsl #18
    a3ec:	54250000 	strtpl	r0, [r5], #-0
    a3f0:	fc0c0000 	stc2	0, cr0, [ip], {-0}
    a3f4:	0100003a 	tsteq	r0, sl, lsr r0
    a3f8:	00004ca9 	andeq	r4, r0, r9, lsr #25
    a3fc:	00544600 	subseq	r4, r4, r0, lsl #12
    a400:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    a404:	0100003d 	tsteq	r0, sp, lsr r0
    a408:	00004cb5 			; <UNDEFINED> instruction: 0x00004cb5
    a40c:	00000000 	andeq	r0, r0, r0
    a410:	00001200 	andeq	r1, r0, r0, lsl #4
    a414:	5d9c0100 	ldfpls	f0, [ip]
    a418:	0c000002 	stceq	0, cr0, [r0], {2}
    a41c:	00003b92 	muleq	r0, r2, fp
    a420:	005eb501 	subseq	fp, lr, r1, lsl #10
    a424:	54670000 	strbtpl	r0, [r7], #-0
    a428:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a42c:	000014c0 	andeq	r1, r0, r0, asr #9
    a430:	2264c201 	rsbcs	ip, r4, #268435456	; 0x10000000
    a434:	00320800 	eorseq	r0, r2, r0, lsl #16
    a438:	9c010000 	stcls	0, cr0, [r1], {-0}
    a43c:	000002a8 	andeq	r0, r0, r8, lsr #5
    a440:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a444:	5ec20100 	polpls	f0, f2, f0
    a448:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    a44c:	0a000054 	beq	a5a4 <__Stack_Size+0xa1a4>
    a450:	00001a7e 	andeq	r1, r0, lr, ror sl
    a454:	004cc201 	subeq	ip, ip, r1, lsl #4
    a458:	51010000 	mrspl	r0, (UNDEF: 1)
    a45c:	00226410 	eoreq	r6, r2, r0, lsl r4
    a460:	00003208 	andeq	r3, r0, r8, lsl #4
    a464:	38681100 	stmdacc	r8!, {r8, ip}^
    a468:	c4010000 	strgt	r0, [r1], #-0
    a46c:	0000004c 	andeq	r0, r0, ip, asr #32
    a470:	000054a9 	andeq	r5, r0, r9, lsr #9
    a474:	e2090000 	and	r0, r9, #0
    a478:	01000016 	tsteq	r0, r6, lsl r0
    a47c:	002296cf 	eoreq	r9, r2, pc, asr #13
    a480:	00003208 	andeq	r3, r0, r8, lsl #4
    a484:	f39c0100 	vaddw.u16	q0, q6, d0
    a488:	0c000002 	stceq	0, cr0, [r0], {2}
    a48c:	00003b92 	muleq	r0, r2, fp
    a490:	005ecf01 	subseq	ip, lr, r1, lsl #30
    a494:	54bc0000 	ldrtpl	r0, [ip], #0
    a498:	7e0a0000 	cdpvc	0, 0, cr0, cr10, cr0, {0}
    a49c:	0100001a 	tsteq	r0, sl, lsl r0
    a4a0:	00004ccf 	andeq	r4, r0, pc, asr #25
    a4a4:	10510100 	subsne	r0, r1, r0, lsl #2
    a4a8:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
    a4ac:	00000032 	andeq	r0, r0, r2, lsr r0
    a4b0:	00386811 	eorseq	r6, r8, r1, lsl r8
    a4b4:	4cd10100 	ldfmie	f0, [r1], {0}
    a4b8:	dd000000 	stcle	0, cr0, [r0, #-0]
    a4bc:	00000054 	andeq	r0, r0, r4, asr r0
    a4c0:	3c9a0900 	ldccc	9, cr0, [sl], {0}
    a4c4:	dc010000 	stcle	0, cr0, [r1], {-0}
    a4c8:	00000000 	andeq	r0, r0, r0
    a4cc:	00000024 	andeq	r0, r0, r4, lsr #32
    a4d0:	03499c01 	movteq	r9, #39937	; 0x9c01
    a4d4:	920c0000 	andls	r0, ip, #0
    a4d8:	0100003b 	tsteq	r0, fp, lsr r0
    a4dc:	00005edc 	ldrdeq	r5, [r0], -ip
    a4e0:	0054f000 	subseq	pc, r4, r0
    a4e4:	3c220a00 	stccc	10, cr0, [r2], #-0
    a4e8:	dc010000 	stcle	0, cr0, [r1], {-0}
    a4ec:	0000005e 	andeq	r0, r0, lr, asr r0
    a4f0:	68125101 	ldmdavs	r2, {r0, r8, ip, lr}
    a4f4:	0100003a 	tsteq	r0, sl, lsr r0
    a4f8:	00004cde 	ldrdeq	r4, [r0], -lr
    a4fc:	00a01300 	adceq	r1, r0, r0, lsl #6
    a500:	00000000 	andeq	r0, r0, r0
    a504:	0d180000 	ldceq	0, cr0, [r8, #-0]
    a508:	df010000 	svcle	0x00010000
    a50c:	0000b00e 	andeq	fp, r0, lr
    a510:	0054f000 	subseq	pc, r4, r0
    a514:	0f000000 	svceq	0x00000000
    a518:	00003b1c 	andeq	r3, r0, ip, lsl fp
    a51c:	004cf101 	subeq	pc, ip, r1, lsl #2
    a520:	00000000 	andeq	r0, r0, r0
    a524:	00120000 	andseq	r0, r2, r0
    a528:	9c010000 	stcls	0, cr0, [r1], {-0}
    a52c:	00000372 	andeq	r0, r0, r2, ror r3
    a530:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a534:	5ef10100 	cdppl	1, 15, cr0, cr1, cr0, {0}
    a538:	11000000 	mrsne	r0, (UNDEF: 0)
    a53c:	00000055 	andeq	r0, r0, r5, asr r0
    a540:	003b6a0f 	eorseq	r6, fp, pc, lsl #20
    a544:	4cfd0100 	ldfmie	f0, [sp]
    a548:	00000000 	andeq	r0, r0, r0
    a54c:	12000000 	andne	r0, r0, #0
    a550:	01000000 	mrseq	r0, (UNDEF: 0)
    a554:	00039b9c 	muleq	r3, ip, fp
    a558:	3b920c00 	blcc	fe48d560 <SCS_BASE+0x1e47f560>
    a55c:	fd010000 	stc2	0, cr0, [r1, #-0]
    a560:	0000005e 	andeq	r0, r0, lr, asr r0
    a564:	00005532 	andeq	r5, r0, r2, lsr r5
    a568:	1af31400 	bne	ffccf570 <SCS_BASE+0x1fcc1570>
    a56c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a570:	0022c801 	eoreq	ip, r2, r1, lsl #16
    a574:	00002608 	andeq	r2, r0, r8, lsl #12
    a578:	dc9c0100 	ldfles	f0, [ip], {0}
    a57c:	15000003 	strne	r0, [r0, #-3]
    a580:	00003b92 	muleq	r0, r2, fp
    a584:	5e010901 	cdppl	9, 0, cr0, cr1, cr1, {0}
    a588:	53000000 	movwpl	r0, #0
    a58c:	10000055 	andne	r0, r0, r5, asr r0
    a590:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    a594:	00000026 	andeq	r0, r0, r6, lsr #32
    a598:	00386816 	eorseq	r6, r8, r6, lsl r8
    a59c:	010b0100 	mrseq	r0, (UNDEF: 27)
    a5a0:	0000004c 	andeq	r0, r0, ip, asr #32
    a5a4:	00005574 	andeq	r5, r0, r4, ror r5
    a5a8:	84140000 	ldrhi	r0, [r4], #-0
    a5ac:	01000013 	tsteq	r0, r3, lsl r0
    a5b0:	22ee0115 	rsccs	r0, lr, #1073741829	; 0x40000005
    a5b4:	00260800 	eoreq	r0, r6, r0, lsl #16
    a5b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5bc:	0000041d 	andeq	r0, r0, sp, lsl r4
    a5c0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a5c4:	01150100 	tsteq	r5, r0, lsl #2
    a5c8:	0000005e 	andeq	r0, r0, lr, asr r0
    a5cc:	0000559f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    a5d0:	0022ee10 	eoreq	lr, r2, r0, lsl lr
    a5d4:	00002608 	andeq	r2, r0, r8, lsl #12
    a5d8:	38681600 	stmdacc	r8!, {r9, sl, ip}^
    a5dc:	17010000 	strne	r0, [r1, -r0]
    a5e0:	00004c01 	andeq	r4, r0, r1, lsl #24
    a5e4:	0055c000 	subseq	ip, r5, r0
    a5e8:	14000000 	strne	r0, [r0], #-0
    a5ec:	00003ce3 	andeq	r3, r0, r3, ror #25
    a5f0:	00012101 	andeq	r2, r1, r1, lsl #2
    a5f4:	20000000 	andcs	r0, r0, r0
    a5f8:	01000000 	mrseq	r0, (UNDEF: 0)
    a5fc:	0004449c 	muleq	r4, ip, r4
    a600:	3b921500 	blcc	fe48fa08 <SCS_BASE+0x1e481a08>
    a604:	21010000 	mrscs	r0, (UNDEF: 1)
    a608:	00005e01 	andeq	r5, r0, r1, lsl #28
    a60c:	0055ee00 	subseq	lr, r5, r0, lsl #28
    a610:	c4140000 	ldrgt	r0, [r4], #-0
    a614:	0100003a 	tsteq	r0, sl, lsr r0
    a618:	0000012d 	andeq	r0, r0, sp, lsr #2
    a61c:	00200000 	eoreq	r0, r0, r0
    a620:	9c010000 	stcls	0, cr0, [r1], {-0}
    a624:	0000046b 	andeq	r0, r0, fp, ror #8
    a628:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a62c:	012d0100 	teqeq	sp, r0, lsl #2
    a630:	0000005e 	andeq	r0, r0, lr, asr r0
    a634:	0000560f 	andeq	r5, r0, pc, lsl #12
    a638:	191a1400 	ldmdbne	sl, {sl, ip}
    a63c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a640:	00231401 	eoreq	r1, r3, r1, lsl #8
    a644:	00002008 	andeq	r2, r0, r8
    a648:	929c0100 	addsls	r0, ip, #0, 2
    a64c:	15000004 	strne	r0, [r0, #-4]
    a650:	00003b92 	muleq	r0, r2, fp
    a654:	5e013801 	cdppl	8, 0, cr3, cr1, cr1, {0}
    a658:	30000000 	andcc	r0, r0, r0
    a65c:	00000056 	andeq	r0, r0, r6, asr r0
    a660:	003c4d14 	eorseq	r4, ip, r4, lsl sp
    a664:	01430100 	mrseq	r0, (UNDEF: 83)
    a668:	00000000 	andeq	r0, r0, r0
    a66c:	00000020 	andeq	r0, r0, r0, lsr #32
    a670:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    a674:	92150000 	andsls	r0, r5, #0
    a678:	0100003b 	tsteq	r0, fp, lsr r0
    a67c:	005e0143 	subseq	r0, lr, r3, asr #2
    a680:	56510000 	ldrbpl	r0, [r1], -r0
    a684:	14000000 	strne	r0, [r0], #-0
    a688:	00003cee 	andeq	r3, r0, lr, ror #25
    a68c:	00014e01 	andeq	r4, r1, r1, lsl #28
    a690:	20000000 	andcs	r0, r0, r0
    a694:	01000000 	mrseq	r0, (UNDEF: 0)
    a698:	0004e09c 	muleq	r4, ip, r0
    a69c:	3b921500 	blcc	fe48faa4 <SCS_BASE+0x1e481aa4>
    a6a0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a6a4:	00005e01 	andeq	r5, r0, r1, lsl #28
    a6a8:	00567200 	subseq	r7, r6, r0, lsl #4
    a6ac:	37140000 	ldrcc	r0, [r4, -r0]
    a6b0:	0100003a 	tsteq	r0, sl, lsr r0
    a6b4:	00000159 	andeq	r0, r0, r9, asr r1
    a6b8:	00200000 	eoreq	r0, r0, r0
    a6bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a6c0:	00000507 	andeq	r0, r0, r7, lsl #10
    a6c4:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a6c8:	01590100 	cmpeq	r9, r0, lsl #2
    a6cc:	0000005e 	andeq	r0, r0, lr, asr r0
    a6d0:	00005693 	muleq	r0, r3, r6
    a6d4:	3c051700 	stccc	7, cr1, [r5], {-0}
    a6d8:	64010000 	strvs	r0, [r1], #-0
    a6dc:	00004c01 	andeq	r4, r0, r1, lsl #24
    a6e0:	00000000 	andeq	r0, r0, r0
    a6e4:	00001a00 	andeq	r1, r0, r0, lsl #20
    a6e8:	329c0100 	addscc	r0, ip, #0, 2
    a6ec:	15000005 	strne	r0, [r0, #-5]
    a6f0:	00003b92 	muleq	r0, r2, fp
    a6f4:	5e016401 	cdppl	4, 0, cr6, cr1, cr1, {0}
    a6f8:	b4000000 	strlt	r0, [r0], #-0
    a6fc:	00000056 	andeq	r0, r0, r6, asr r0
    a700:	003bd017 	eorseq	sp, fp, r7, lsl r0
    a704:	016f0100 	cmneq	pc, r0, lsl #2
    a708:	0000004c 	andeq	r0, r0, ip, asr #32
    a70c:	00000000 	andeq	r0, r0, r0
    a710:	0000001a 	andeq	r0, r0, sl, lsl r0
    a714:	055d9c01 	ldrbeq	r9, [sp, #-3073]	; 0xc01
    a718:	92150000 	andsls	r0, r5, #0
    a71c:	0100003b 	tsteq	r0, fp, lsr r0
    a720:	005e016f 	subseq	r0, lr, pc, ror #2
    a724:	56d50000 	ldrbpl	r0, [r5], r0
    a728:	14000000 	strne	r0, [r0], #-0
    a72c:	00003b99 	muleq	r0, r9, fp
    a730:	00017a01 	andeq	r7, r1, r1, lsl #20
    a734:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    a738:	01000000 	mrseq	r0, (UNDEF: 0)
    a73c:	0005849c 	muleq	r5, ip, r4
    a740:	3b921500 	blcc	fe48fb48 <SCS_BASE+0x1e481b48>
    a744:	7a010000 	bvc	4a74c <__Stack_Size+0x4a34c>
    a748:	00005e01 	andeq	r5, r0, r1, lsl #28
    a74c:	0056f600 	subseq	pc, r6, r0, lsl #12
    a750:	d1140000 	tstle	r4, r0
    a754:	0100003a 	tsteq	r0, sl, lsr r0
    a758:	00000185 	andeq	r0, r0, r5, lsl #3
    a75c:	001c0000 	andseq	r0, ip, r0
    a760:	9c010000 	stcls	0, cr0, [r1], {-0}
    a764:	000005ab 	andeq	r0, r0, fp, lsr #11
    a768:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a76c:	01850100 	orreq	r0, r5, r0, lsl #2
    a770:	0000005e 	andeq	r0, r0, lr, asr r0
    a774:	00005717 	andeq	r5, r0, r7, lsl r7
    a778:	3a291400 	bcc	a4f780 <__Stack_Size+0xa4f380>
    a77c:	90010000 	andls	r0, r1, r0
    a780:	00000001 	andeq	r0, r0, r1
    a784:	00002000 	andeq	r2, r0, r0
    a788:	d29c0100 	addsle	r0, ip, #0, 2
    a78c:	15000005 	strne	r0, [r0, #-5]
    a790:	00003b92 	muleq	r0, r2, fp
    a794:	5e019001 	cdppl	0, 0, cr9, cr1, cr1, {0}
    a798:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    a79c:	00000057 	andeq	r0, r0, r7, asr r0
    a7a0:	003bb814 	eorseq	fp, fp, r4, lsl r8
    a7a4:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a7a8:	00000000 	andeq	r0, r0, r0
    a7ac:	00000020 	andeq	r0, r0, r0, lsr #32
    a7b0:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
    a7b4:	92150000 	andsls	r0, r5, #0
    a7b8:	0100003b 	tsteq	r0, fp, lsr r0
    a7bc:	005e019b 			; <UNDEFINED> instruction: 0x005e019b
    a7c0:	57590000 	ldrbpl	r0, [r9, -r0]
    a7c4:	14000000 	strne	r0, [r0], #-0
    a7c8:	000037bc 			; <UNDEFINED> instruction: 0x000037bc
    a7cc:	3401a601 	strcc	sl, [r1], #-1537	; 0x601
    a7d0:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a7d4:	01000000 	mrseq	r0, (UNDEF: 0)
    a7d8:	0006209c 	muleq	r6, ip, r0
    a7dc:	3b921500 	blcc	fe48fbe4 <SCS_BASE+0x1e481be4>
    a7e0:	a6010000 	strge	r0, [r1], -r0
    a7e4:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7e8:	00577a00 	subseq	r7, r7, r0, lsl #20
    a7ec:	5b140000 	blpl	50a7f4 <__Stack_Size+0x50a3f4>
    a7f0:	01000038 	tsteq	r0, r8, lsr r0
    a7f4:	235a01b1 	cmpcs	sl, #1073741868	; 0x4000002c
    a7f8:	00260800 	eoreq	r0, r6, r0, lsl #16
    a7fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a800:	00000647 	andeq	r0, r0, r7, asr #12
    a804:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a808:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a80c:	0000005e 	andeq	r0, r0, lr, asr r0
    a810:	0000579b 	muleq	r0, fp, r7
    a814:	3a5b1400 	bcc	16cf81c <__Stack_Size+0x16cf41c>
    a818:	bd010000 	stclt	0, cr0, [r1, #-0]
    a81c:	00000001 	andeq	r0, r0, r1
    a820:	00002200 	andeq	r2, r0, r0, lsl #4
    a824:	7e9c0100 	fmlvce	f0, f4, f0
    a828:	15000006 	strne	r0, [r0, #-6]
    a82c:	00003b92 	muleq	r0, r2, fp
    a830:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a834:	bc000000 	stclt	0, cr0, [r0], {-0}
    a838:	15000057 	strne	r0, [r0, #-87]	; 0x57
    a83c:	00003ae0 	andeq	r3, r0, r0, ror #21
    a840:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a844:	dd000000 	stcle	0, cr0, [r0, #-0]
    a848:	00000057 	andeq	r0, r0, r7, asr r0
    a84c:	003c3917 	eorseq	r3, ip, r7, lsl r9
    a850:	01c80100 	biceq	r0, r8, r0, lsl #2
    a854:	0000005e 	andeq	r0, r0, lr, asr r0
    a858:	00000000 	andeq	r0, r0, r0
    a85c:	00000012 	andeq	r0, r0, r2, lsl r0
    a860:	06a99c01 	strteq	r9, [r9], r1, lsl #24
    a864:	92150000 	andsls	r0, r5, #0
    a868:	0100003b 	tsteq	r0, fp, lsr r0
    a86c:	005e01c8 	subseq	r0, lr, r8, asr #3
    a870:	57fe0000 	ldrbpl	r0, [lr, r0]!
    a874:	14000000 	strne	r0, [r0], #-0
    a878:	000015f4 	strdeq	r1, [r0], -r4
    a87c:	8001d401 	andhi	sp, r1, r1, lsl #8
    a880:	20080023 	andcs	r0, r8, r3, lsr #32
    a884:	01000000 	mrseq	r0, (UNDEF: 0)
    a888:	0006e09c 	muleq	r6, ip, r0
    a88c:	3b921500 	blcc	fe48fc94 <SCS_BASE+0x1e481c94>
    a890:	d4010000 	strle	r0, [r1], #-0
    a894:	00005e01 	andeq	r5, r0, r1, lsl #28
    a898:	00581f00 	subseq	r1, r8, r0, lsl #30
    a89c:	3c5c1500 	cfldr64cc	mvdx1, [ip], {-0}
    a8a0:	d4010000 	strle	r0, [r1], #-0
    a8a4:	00004c01 	andeq	r4, r0, r1, lsl #24
    a8a8:	00584000 	subseq	r4, r8, r0
    a8ac:	e6140000 	ldr	r0, [r4], -r0
    a8b0:	01000014 	tsteq	r0, r4, lsl r0
    a8b4:	23a001e0 	movcs	r0, #224, 2	; 0x38
    a8b8:	00200800 	eoreq	r0, r0, r0, lsl #16
    a8bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a8c0:	00000717 	andeq	r0, r0, r7, lsl r7
    a8c4:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a8c8:	01e00100 	mvneq	r0, r0, lsl #2
    a8cc:	0000005e 	andeq	r0, r0, lr, asr r0
    a8d0:	00005861 	andeq	r5, r0, r1, ror #16
    a8d4:	003c5c15 	eorseq	r5, ip, r5, lsl ip
    a8d8:	01e00100 	mvneq	r0, r0, lsl #2
    a8dc:	0000004c 	andeq	r0, r0, ip, asr #32
    a8e0:	00005882 	andeq	r5, r0, r2, lsl #17
    a8e4:	36dd1700 	ldrbcc	r1, [sp], r0, lsl #14
    a8e8:	eb010000 	bl	4a8f0 <__Stack_Size+0x4a4f0>
    a8ec:	00004c01 	andeq	r4, r0, r1, lsl #24
    a8f0:	0023c000 	eoreq	ip, r3, r0
    a8f4:	00002008 	andeq	r2, r0, r8
    a8f8:	429c0100 	addsmi	r0, ip, #0, 2
    a8fc:	15000007 	strne	r0, [r0, #-7]
    a900:	00003b92 	muleq	r0, r2, fp
    a904:	5e01eb01 	vmlapl.f64	d14, d1, d1
    a908:	a3000000 	movwge	r0, #0
    a90c:	00000058 	andeq	r0, r0, r8, asr r0
    a910:	00362217 	eorseq	r2, r6, r7, lsl r2
    a914:	01f60100 	mvnseq	r0, r0, lsl #2
    a918:	0000004c 	andeq	r0, r0, ip, asr #32
    a91c:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
    a920:	00000020 	andeq	r0, r0, r0, lsr #32
    a924:	076d9c01 	strbeq	r9, [sp, -r1, lsl #24]!
    a928:	92150000 	andsls	r0, r5, #0
    a92c:	0100003b 	tsteq	r0, fp, lsr r0
    a930:	005e01f6 	ldrsheq	r0, [lr], #-22	; 0xffffffea
    a934:	58c40000 	stmiapl	r4, {}^	; <UNPREDICTABLE>
    a938:	14000000 	strne	r0, [r0], #-0
    a93c:	00001a6f 	andeq	r1, r0, pc, ror #20
    a940:	00020201 	andeq	r0, r2, r1, lsl #4
    a944:	1c080024 	stcne	0, cr0, [r8], {36}	; 0x24
    a948:	01000000 	mrseq	r0, (UNDEF: 0)
    a94c:	0007a29c 	muleq	r7, ip, r2
    a950:	3b921500 	blcc	fe48fd58 <SCS_BASE+0x1e481d58>
    a954:	02010000 	andeq	r0, r1, #0
    a958:	00005e02 	andeq	r5, r0, r2, lsl #28
    a95c:	0058e500 	subseq	lr, r8, r0, lsl #10
    a960:	00111800 	andseq	r1, r1, r0, lsl #16
    a964:	02010000 	andeq	r0, r1, #0
    a968:	00004c02 	andeq	r4, r0, r2, lsl #24
    a96c:	00510100 	subseq	r0, r1, r0, lsl #2
    a970:	003ba814 	eorseq	sl, fp, r4, lsl r8
    a974:	020e0100 	andeq	r0, lr, #0, 2
    a978:	00000000 	andeq	r0, r0, r0
    a97c:	00000026 	andeq	r0, r0, r6, lsr #32
    a980:	07f19c01 	ldrbeq	r9, [r1, r1, lsl #24]!
    a984:	ee180000 	cdp	0, 1, cr0, cr8, cr0, {0}
    a988:	0100003a 	tsteq	r0, sl, lsr r0
    a98c:	07f1020e 	ldrbeq	r0, [r1, lr, lsl #4]!
    a990:	50010000 	andpl	r0, r1, r0
    a994:	00001115 	andeq	r1, r0, r5, lsl r1
    a998:	020e0100 	andeq	r0, lr, #0, 2
    a99c:	0000004c 	andeq	r0, r0, ip, asr #32
    a9a0:	00005906 	andeq	r5, r0, r6, lsl #18
    a9a4:	00000010 	andeq	r0, r0, r0, lsl r0
    a9a8:	00002600 	andeq	r2, r0, r0, lsl #12
    a9ac:	3aa41600 	bcc	fe9101b4 <SCS_BASE+0x1e9021b4>
    a9b0:	10010000 	andne	r0, r1, r0
    a9b4:	00004c02 	andeq	r4, r0, r2, lsl #24
    a9b8:	00594000 	subseq	r4, r9, r0
    a9bc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    a9c0:	00003a04 	andeq	r3, r0, r4, lsl #20
    a9c4:	1a281400 	bne	a0f9cc <__Stack_Size+0xa0f5cc>
    a9c8:	1a010000 	bne	4a9d0 <__Stack_Size+0x4a5d0>
    a9cc:	00241c02 	eoreq	r1, r4, r2, lsl #24
    a9d0:	00004008 	andeq	r4, r0, r8
    a9d4:	5c9c0100 	ldfpls	f0, [ip], {0}
    a9d8:	15000008 	strne	r0, [r0, #-8]
    a9dc:	00003b92 	muleq	r0, r2, fp
    a9e0:	5e021a01 	vmlapl.f32	s2, s4, s2
    a9e4:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    a9e8:	15000059 	strne	r0, [r0, #-89]	; 0x59
    a9ec:	00000011 	andeq	r0, r0, r1, lsl r0
    a9f0:	4c021a01 	stcmi	10, cr1, [r2], {1}
    a9f4:	8a000000 	bhi	a9fc <__Stack_Size+0xa5fc>
    a9f8:	10000059 	andne	r0, r0, r9, asr r0
    a9fc:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    aa00:	00000040 	andeq	r0, r0, r0, asr #32
    aa04:	003aee1a 	eorseq	lr, sl, sl, lsl lr
    aa08:	021c0100 	andseq	r0, ip, #0, 2
    aa0c:	000007f1 	strdeq	r0, [r0], -r1
    aa10:	301b5201 	andscc	r5, fp, r1, lsl #4
    aa14:	1600000d 	strne	r0, [r0], -sp
    aa18:	00003aa4 	andeq	r3, r0, r4, lsr #21
    aa1c:	4c021c01 	stcmi	12, cr1, [r2], {1}
    aa20:	ab000000 	blge	aa28 <__Stack_Size+0xa628>
    aa24:	00000059 	andeq	r0, r0, r9, asr r0
    aa28:	c5170000 	ldrgt	r0, [r7, #-0]
    aa2c:	0100003c 	tsteq	r0, ip, lsr r0
    aa30:	004c0225 	subeq	r0, ip, r5, lsr #4
    aa34:	00000000 	andeq	r0, r0, r0
    aa38:	00200000 	eoreq	r0, r0, r0
    aa3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa40:	00000887 	andeq	r0, r0, r7, lsl #17
    aa44:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aa48:	02250100 	eoreq	r0, r5, #0, 2
    aa4c:	0000005e 	andeq	r0, r0, lr, asr r0
    aa50:	000059e3 	andeq	r5, r0, r3, ror #19
    aa54:	3c6a1700 	stclcc	7, cr1, [sl], #-0
    aa58:	30010000 	andcc	r0, r1, r0
    aa5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    aa60:	00245c00 	eoreq	r5, r4, r0, lsl #24
    aa64:	00002008 	andeq	r2, r0, r8
    aa68:	b29c0100 	addslt	r0, ip, #0, 2
    aa6c:	15000008 	strne	r0, [r0, #-8]
    aa70:	00003b92 	muleq	r0, r2, fp
    aa74:	5e023001 	cdppl	0, 0, cr3, cr2, cr1, {0}
    aa78:	04000000 	streq	r0, [r0], #-0
    aa7c:	0000005a 	andeq	r0, r0, sl, asr r0
    aa80:	003b2a14 	eorseq	r2, fp, r4, lsl sl
    aa84:	023d0100 	eorseq	r0, sp, #0, 2
    aa88:	00000000 	andeq	r0, r0, r0
    aa8c:	00000038 	andeq	r0, r0, r8, lsr r0
    aa90:	08f99c01 	ldmeq	r9!, {r0, sl, fp, ip, pc}^
    aa94:	92150000 	andsls	r0, r5, #0
    aa98:	0100003b 	tsteq	r0, fp, lsr r0
    aa9c:	005e023d 	subseq	r0, lr, sp, lsr r2
    aaa0:	5a250000 	bpl	94aaa8 <__Stack_Size+0x94a6a8>
    aaa4:	c6150000 	ldrgt	r0, [r5], -r0
    aaa8:	0100003b 	tsteq	r0, fp, lsr r0
    aaac:	004c023d 	subeq	r0, ip, sp, lsr r2
    aab0:	5a460000 	bpl	118aab8 <__Stack_Size+0x118a6b8>
    aab4:	03150000 	tsteq	r5, #0
    aab8:	0100003d 	tsteq	r0, sp, lsr r0
    aabc:	004c023d 	subeq	r0, ip, sp, lsr r2
    aac0:	5a670000 	bpl	19caac8 <__Stack_Size+0x19ca6c8>
    aac4:	14000000 	strne	r0, [r0], #-0
    aac8:	00003b78 	andeq	r3, r0, r8, ror fp
    aacc:	00024901 	andeq	r4, r2, r1, lsl #18
    aad0:	20000000 	andcs	r0, r0, r0
    aad4:	01000000 	mrseq	r0, (UNDEF: 0)
    aad8:	0009309c 	muleq	r9, ip, r0
    aadc:	3b921500 	blcc	fe48fee4 <SCS_BASE+0x1e481ee4>
    aae0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    aae4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aae8:	005a8800 	subseq	r8, sl, r0, lsl #16
    aaec:	3bc61500 	blcc	ff18fef4 <SCS_BASE+0x1f181ef4>
    aaf0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    aaf4:	00004c02 	andeq	r4, r0, r2, lsl #24
    aaf8:	005aa900 	subseq	sl, sl, r0, lsl #18
    aafc:	d2140000 	andsle	r0, r4, #0
    ab00:	0100003c 	tsteq	r0, ip, lsr r0
    ab04:	00000255 	andeq	r0, r0, r5, asr r2
    ab08:	00200000 	eoreq	r0, r0, r0
    ab0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab10:	00000967 	andeq	r0, r0, r7, ror #18
    ab14:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab18:	02550100 	subseq	r0, r5, #0, 2
    ab1c:	0000005e 	andeq	r0, r0, lr, asr r0
    ab20:	00005aca 	andeq	r5, r0, sl, asr #21
    ab24:	003d0315 	eorseq	r0, sp, r5, lsl r3
    ab28:	02550100 	subseq	r0, r5, #0, 2
    ab2c:	0000004c 	andeq	r0, r0, ip, asr #32
    ab30:	00005aeb 	andeq	r5, r0, fp, ror #21
    ab34:	3b0b1700 	blcc	2d073c <__Stack_Size+0x2d033c>
    ab38:	60010000 	andvs	r0, r1, r0
    ab3c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab40:	00000000 	andeq	r0, r0, r0
    ab44:	00002000 	andeq	r2, r0, r0
    ab48:	929c0100 	addsls	r0, ip, #0, 2
    ab4c:	15000009 	strne	r0, [r0, #-9]
    ab50:	00003b92 	muleq	r0, r2, fp
    ab54:	5e026001 	cdppl	0, 0, cr6, cr2, cr1, {0}
    ab58:	0c000000 	stceq	0, cr0, [r0], {-0}
    ab5c:	0000005b 	andeq	r0, r0, fp, asr r0
    ab60:	003c7717 	eorseq	r7, ip, r7, lsl r7
    ab64:	026b0100 	rsbeq	r0, fp, #0, 2
    ab68:	0000004c 	andeq	r0, r0, ip, asr #32
    ab6c:	00000000 	andeq	r0, r0, r0
    ab70:	00000020 	andeq	r0, r0, r0, lsr #32
    ab74:	09bd9c01 	ldmibeq	sp!, {r0, sl, fp, ip, pc}
    ab78:	92150000 	andsls	r0, r5, #0
    ab7c:	0100003b 	tsteq	r0, fp, lsr r0
    ab80:	005e026b 	subseq	r0, lr, fp, ror #4
    ab84:	5b2d0000 	blpl	b4ab8c <__Stack_Size+0xb4a78c>
    ab88:	14000000 	strne	r0, [r0], #-0
    ab8c:	00003c88 	andeq	r3, r0, r8, lsl #25
    ab90:	00027701 	andeq	r7, r2, r1, lsl #14
    ab94:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    ab98:	01000000 	mrseq	r0, (UNDEF: 0)
    ab9c:	000a649c 	muleq	sl, ip, r4
    aba0:	3b921500 	blcc	fe48ffa8 <SCS_BASE+0x1e481fa8>
    aba4:	77010000 	strvc	r0, [r1, -r0]
    aba8:	00005e02 	andeq	r5, r0, r2, lsl #28
    abac:	005b4e00 	subseq	r4, fp, r0, lsl #28
    abb0:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    abb4:	77010000 	strvc	r0, [r1, -r0]
    abb8:	00005e02 	andeq	r5, r0, r2, lsl #28
    abbc:	005b9300 	subseq	r9, fp, r0, lsl #6
    abc0:	00111500 	andseq	r1, r1, r0, lsl #10
    abc4:	77010000 	strvc	r0, [r1, -r0]
    abc8:	00004c02 	andeq	r4, r0, r2, lsl #24
    abcc:	005bd800 	subseq	sp, fp, r0, lsl #16
    abd0:	00001c00 	andeq	r1, r0, r0, lsl #24
    abd4:	003a0000 	eorseq	r0, sl, r0
    abd8:	0a370000 	beq	dcabe0 <__Stack_Size+0xdca7e0>
    abdc:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    abe0:	0100003a 	tsteq	r0, sl, lsr r0
    abe4:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    abe8:	5c040000 	stcpl	0, cr0, [r4], {-0}
    abec:	481b0000 	ldmdami	fp, {}	; <UNPREDICTABLE>
    abf0:	1600000d 	strne	r0, [r0], -sp
    abf4:	00003aa4 	andeq	r3, r0, r4, lsr #21
    abf8:	4c027901 	stcmi	9, cr7, [r2], {1}
    abfc:	17000000 	strne	r0, [r0, -r0]
    ac00:	0000005c 	andeq	r0, r0, ip, asr r0
    ac04:	0d601b00 	vstmdbeq	r0!, {d17-d16}
    ac08:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ac0c:	0100003a 	tsteq	r0, sl, lsr r0
    ac10:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    ac14:	5c4f0000 	marpl	acc0, r0, pc
    ac18:	781b0000 	ldmdavc	fp, {}	; <UNPREDICTABLE>
    ac1c:	1600000d 	strne	r0, [r0], -sp
    ac20:	00003aa4 	andeq	r3, r0, r4, lsr #21
    ac24:	4c027901 	stcmi	9, cr7, [r2], {1}
    ac28:	6d000000 	stcvs	0, cr0, [r0, #-0]
    ac2c:	0000005c 	andeq	r0, r0, ip, asr r0
    ac30:	f3140000 	vhadd.u16	d0, d4, d0
    ac34:	0100003b 	tsteq	r0, fp, lsr r0
    ac38:	00000283 	andeq	r0, r0, r3, lsl #5
    ac3c:	005c0000 	subseq	r0, ip, r0
    ac40:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac44:	00000adb 	ldrdeq	r0, [r0], -fp
    ac48:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ac4c:	02830100 	addeq	r0, r3, #0, 2
    ac50:	0000005e 	andeq	r0, r0, lr, asr r0
    ac54:	00005ca5 	andeq	r5, r0, r5, lsr #25
    ac58:	003c2215 	eorseq	r2, ip, r5, lsl r2
    ac5c:	02830100 	addeq	r0, r3, #0, 2
    ac60:	0000005e 	andeq	r0, r0, lr, asr r0
    ac64:	00005cdf 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    ac68:	00001115 	andeq	r1, r0, r5, lsl r1
    ac6c:	02830100 	addeq	r0, r3, #0, 2
    ac70:	0000004c 	andeq	r0, r0, ip, asr #32
    ac74:	00005d0b 	andeq	r5, r0, fp, lsl #26
    ac78:	00000010 	andeq	r0, r0, r0, lsl r0
    ac7c:	00003800 	andeq	r3, r0, r0, lsl #16
    ac80:	3aee1600 	bcc	ffb90488 <SCS_BASE+0x1fb82488>
    ac84:	85010000 	strhi	r0, [r1, #-0]
    ac88:	0007f102 	andeq	pc, r7, r2, lsl #2
    ac8c:	005d3700 	subseq	r3, sp, r0, lsl #14
    ac90:	0d981b00 	vldreq	d1, [r8]
    ac94:	a4160000 	ldrge	r0, [r6], #-0
    ac98:	0100003a 	tsteq	r0, sl, lsr r0
    ac9c:	004c0285 	subeq	r0, ip, r5, lsl #5
    aca0:	5d4a0000 	stclpl	0, cr0, [sl, #-0]
    aca4:	00000000 	andeq	r0, r0, r0
    aca8:	3a921400 	bcc	fe48fcb0 <SCS_BASE+0x1e481cb0>
    acac:	8f010000 	svchi	0x00010000
    acb0:	00000002 	andeq	r0, r0, r2
    acb4:	00005c00 	andeq	r5, r0, r0, lsl #24
    acb8:	529c0100 	addspl	r0, ip, #0, 2
    acbc:	1500000b 	strne	r0, [r0, #-11]
    acc0:	00003b92 	muleq	r0, r2, fp
    acc4:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    acc8:	82000000 	andhi	r0, r0, #0
    accc:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    acd0:	00003c22 	andeq	r3, r0, r2, lsr #24
    acd4:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    acd8:	bc000000 	stclt	0, cr0, [r0], {-0}
    acdc:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    ace0:	00000011 	andeq	r0, r0, r1, lsl r0
    ace4:	4c028f01 	stcmi	15, cr8, [r2], {1}
    ace8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    acec:	1000005d 	andne	r0, r0, sp, asr r0
    acf0:	00000000 	andeq	r0, r0, r0
    acf4:	00000038 	andeq	r0, r0, r8, lsr r0
    acf8:	003aee16 	eorseq	lr, sl, r6, lsl lr
    acfc:	02910100 	addseq	r0, r1, #0, 2
    ad00:	000007f1 	strdeq	r0, [r0], -r1
    ad04:	00005e14 	andeq	r5, r0, r4, lsl lr
    ad08:	000db01b 	andeq	fp, sp, fp, lsl r0
    ad0c:	3aa41600 	bcc	fe910514 <SCS_BASE+0x1e902514>
    ad10:	91010000 	mrsls	r0, (UNDEF: 1)
    ad14:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad18:	005e2700 	subseq	r2, lr, r0, lsl #14
    ad1c:	00000000 	andeq	r0, r0, r0
    ad20:	003be117 	eorseq	lr, fp, r7, lsl r1
    ad24:	029b0100 	addseq	r0, fp, #0, 2
    ad28:	0000004c 	andeq	r0, r0, ip, asr #32
    ad2c:	00000000 	andeq	r0, r0, r0
    ad30:	00000020 	andeq	r0, r0, r0, lsr #32
    ad34:	0b7d9c01 	bleq	1f71d40 <__Stack_Size+0x1f71940>
    ad38:	92150000 	andsls	r0, r5, #0
    ad3c:	0100003b 	tsteq	r0, fp, lsr r0
    ad40:	005e029b 			; <UNDEFINED> instruction: 0x005e029b
    ad44:	5e5f0000 	cdppl	0, 5, cr0, cr15, cr0, {0}
    ad48:	17000000 	strne	r0, [r0, -r0]
    ad4c:	00003c27 	andeq	r3, r0, r7, lsr #24
    ad50:	4c02a701 	stcmi	7, cr10, [r2], {1}
    ad54:	00000000 	andeq	r0, r0, r0
    ad58:	20000000 	andcs	r0, r0, r0
    ad5c:	01000000 	mrseq	r0, (UNDEF: 0)
    ad60:	000ba89c 	muleq	fp, ip, r8
    ad64:	3b921500 	blcc	fe49016c <SCS_BASE+0x1e48216c>
    ad68:	a7010000 	strge	r0, [r1, -r0]
    ad6c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ad70:	005e8000 	subseq	r8, lr, r0
    ad74:	3b170000 	blcc	5cad7c <__Stack_Size+0x5ca97c>
    ad78:	0100003b 	tsteq	r0, fp, lsr r0
    ad7c:	009502b3 			; <UNDEFINED> instruction: 0x009502b3
    ad80:	00000000 	andeq	r0, r0, r0
    ad84:	00440000 	subeq	r0, r4, r0
    ad88:	9c010000 	stcls	0, cr0, [r1], {-0}
    ad8c:	00000bd3 	ldrdeq	r0, [r0], -r3
    ad90:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ad94:	02b30100 	adcseq	r0, r3, #0, 2
    ad98:	0000005e 	andeq	r0, r0, lr, asr r0
    ad9c:	00005ea1 	andeq	r5, r0, r1, lsr #29
    ada0:	3d0d1400 	cfstrscc	mvf1, [sp, #-0]
    ada4:	c4010000 	strgt	r0, [r1], #-0
    ada8:	00000002 	andeq	r0, r0, r2
    adac:	00004200 	andeq	r4, r0, r0, lsl #4
    adb0:	089c0100 	ldmeq	ip, {r8}
    adb4:	1500000c 	strne	r0, [r0, #-12]
    adb8:	00003b92 	muleq	r0, r2, fp
    adbc:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    adc0:	c2000000 	andgt	r0, r0, #0
    adc4:	1800005e 	stmdane	r0, {r1, r2, r3, r4, r6}
    adc8:	00003c22 	andeq	r3, r0, r2, lsr #24
    adcc:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    add0:	01000000 	mrseq	r0, (UNDEF: 0)
    add4:	46170051 			; <UNDEFINED> instruction: 0x46170051
    add8:	0100003c 	tsteq	r0, ip, lsr r0
    addc:	004c02d7 	ldrdeq	r0, [ip], #-39	; 0xffffffd9
    ade0:	00000000 	andeq	r0, r0, r0
    ade4:	00060000 	andeq	r0, r6, r0
    ade8:	9c010000 	stcls	0, cr0, [r1], {-0}
    adec:	00000c4f 	andeq	r0, r0, pc, asr #24
    adf0:	0068621d 	rsbeq	r6, r8, sp, lsl r2
    adf4:	5e02d701 	cdppl	7, 0, cr13, cr2, cr1, {0}
    adf8:	fc000000 	stc2	0, cr0, [r0], {-0}
    adfc:	1e00005e 	mcrne	0, 0, r0, cr0, cr14, {2}
    ae00:	01006c62 	tsteq	r0, r2, ror #24
    ae04:	005e02d7 	ldrsbeq	r0, [lr], #-39	; 0xffffffd9
    ae08:	51010000 	mrspl	r0, (UNDEF: 1)
    ae0c:	003cfe16 	eorseq	pc, ip, r6, lsl lr	; <UNPREDICTABLE>
    ae10:	02d90100 	sbcseq	r0, r9, #0, 2
    ae14:	0000004c 	andeq	r0, r0, ip, asr #32
    ae18:	00005f1d 	andeq	r5, r0, sp, lsl pc
    ae1c:	37b31f00 	ldrcc	r1, [r3, r0, lsl #30]!
    ae20:	e4010000 	str	r0, [r1], #-0
    ae24:	00004c02 	andeq	r4, r0, r2, lsl #24
    ae28:	00247c00 	eoreq	r7, r4, r0, lsl #24
    ae2c:	00000a08 	andeq	r0, r0, r8, lsl #20
    ae30:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    ae34:	00003b65 	andeq	r3, r0, r5, ror #22
    ae38:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    ae3c:	56000000 	strpl	r0, [r0], -r0
    ae40:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    ae44:	00003a23 	andeq	r3, r0, r3, lsr #20
    ae48:	5e02e601 	cfmadd32pl	mvax0, mvfx14, mvfx2, mvfx1
    ae4c:	77000000 	strvc	r0, [r0, -r0]
    ae50:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    ae54:	00003cfe 	strdeq	r3, [r0], -lr
    ae58:	4c02e701 	stcmi	7, cr14, [r2], {1}
    ae5c:	95000000 	strls	r0, [r0, #-0]
    ae60:	0000005f 	andeq	r0, r0, pc, asr r0
    ae64:	00016100 	andeq	r6, r1, r0, lsl #2
    ae68:	1c000400 	cfstrsne	mvf0, [r0], {-0}
    ae6c:	04000026 	streq	r0, [r0], #-38	; 0x26
    ae70:	00002901 	andeq	r2, r0, r1, lsl #18
    ae74:	3d480100 	stfcce	f0, [r8, #-0]
    ae78:	039f0000 	orrseq	r0, pc, #0
    ae7c:	0fa80000 	svceq	0x00a80000
    ae80:	00000000 	andeq	r0, r0, r0
    ae84:	34cd0000 	strbcc	r0, [sp], #0
    ae88:	04020000 	streq	r0, [r2], #-0
    ae8c:	00082605 	andeq	r2, r8, r5, lsl #12
    ae90:	05020200 	streq	r0, [r2, #-512]	; 0x200
    ae94:	000007f8 	strdeq	r0, [r0], -r8
    ae98:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    ae9c:	03000009 	movweq	r0, #9
    aea0:	00323375 	eorseq	r3, r2, r5, ror r3
    aea4:	00452702 	subeq	r2, r5, r2, lsl #14
    aea8:	04020000 	streq	r0, [r2], #-0
    aeac:	00093307 	andeq	r3, r9, r7, lsl #6
    aeb0:	31750300 	cmncc	r5, r0, lsl #6
    aeb4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    aeb8:	00000057 	andeq	r0, r0, r7, asr r0
    aebc:	d0070202 	andle	r0, r7, r2, lsl #4
    aec0:	0300000b 	movweq	r0, #11
    aec4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    aec8:	00006829 	andeq	r6, r0, r9, lsr #16
    aecc:	08010200 	stmdaeq	r1, {r9}
    aed0:	000009d5 	ldrdeq	r0, [r0], -r5
    aed4:	2a070402 	bcs	1cbee4 <__Stack_Size+0x1cbae4>
    aed8:	04000009 	streq	r0, [r0], #-9
    aedc:	00005e04 	andeq	r5, r0, r4, lsl #28
    aee0:	15240500 	strne	r0, [r4, #-1280]!	; 0x500
    aee4:	23010000 	movwcs	r0, #4096	; 0x1000
    aee8:	0000003a 	andeq	r0, r0, sl, lsr r0
    aeec:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    aef0:	00000020 	andeq	r0, r0, r0, lsr #32
    aef4:	4f069c01 	svcmi	0x00069c01
    aef8:	01000013 	tsteq	r0, r3, lsl r0
    aefc:	00003a5f 	andeq	r3, r0, pc, asr sl
    af00:	0024a800 	eoreq	sl, r4, r0, lsl #16
    af04:	00002408 	andeq	r2, r0, r8, lsl #8
    af08:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    af0c:	07000001 	streq	r0, [r0, -r1]
    af10:	00003d26 	andeq	r3, r0, r6, lsr #26
    af14:	005e5f01 	subseq	r5, lr, r1, lsl #30
    af18:	5fcc0000 	svcpl	0x00cc0000
    af1c:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
    af20:	0100003d 	tsteq	r0, sp, lsr r0
    af24:	0000765f 	andeq	r7, r0, pc, asr r6
    af28:	005fed00 	subseq	lr, pc, r0, lsl #26
    af2c:	3d2e0800 	stccc	8, cr0, [lr, #-0]
    af30:	61010000 	mrsvs	r0, (UNDEF: 1)
    af34:	0000003a 	andeq	r0, r0, sl, lsr r0
    af38:	0000600b 	andeq	r6, r0, fp
    af3c:	0024b609 	eoreq	fp, r4, r9, lsl #12
    af40:	00012108 	andeq	r2, r1, r8, lsl #2
    af44:	0000eb00 	andeq	lr, r0, r0, lsl #22
    af48:	50010a00 	andpl	r0, r1, r0, lsl #20
    af4c:	00007502 	andeq	r7, r0, r2, lsl #10
    af50:	0024be09 	eoreq	fp, r4, r9, lsl #28
    af54:	00013708 	andeq	r3, r1, r8, lsl #14
    af58:	0000ff00 	andeq	pc, r0, r0, lsl #30
    af5c:	50010a00 	andpl	r0, r1, r0, lsl #20
    af60:	00007502 	andeq	r7, r0, r2, lsl #10
    af64:	0024c80b 	eoreq	ip, r4, fp, lsl #16
    af68:	00014d08 	andeq	r4, r1, r8, lsl #26
    af6c:	52010a00 	andpl	r0, r1, #0, 20
    af70:	0a007402 	beq	27f80 <__Stack_Size+0x27b80>
    af74:	76025001 	strvc	r5, [r2], -r1
    af78:	0c000000 	stceq	0, cr0, [r0], {-0}
    af7c:	00001a85 	andeq	r1, r0, r5, lsl #21
    af80:	004c2d04 	subeq	r2, ip, r4, lsl #26
    af84:	6a0d0000 	bvs	34af8c <__Stack_Size+0x34ab8c>
    af88:	0300003c 	movweq	r0, #60	; 0x3c
    af8c:	004c028b 	subeq	r0, ip, fp, lsl #5
    af90:	01370000 	teqeq	r7, r0
    af94:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    af98:	00000000 	andeq	r0, r0, r0
    af9c:	0036220d 	eorseq	r2, r6, sp, lsl #4
    afa0:	02860300 	addeq	r0, r6, #0, 6
    afa4:	0000004c 	andeq	r0, r0, ip, asr #32
    afa8:	0000014d 	andeq	r0, r0, sp, asr #2
    afac:	00005e0e 	andeq	r5, r0, lr, lsl #28
    afb0:	ee0f0000 	cdp	0, 0, cr0, cr15, cr0, {0}
    afb4:	05000038 	streq	r0, [r0, #-56]	; 0x38
    afb8:	00760e1a 	rsbseq	r0, r6, sl, lsl lr
    afbc:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    afc0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    afc4:	0000004c 	andeq	r0, r0, ip, asr #32
    afc8:	019d0000 	orrseq	r0, sp, r0
    afcc:	00040000 	andeq	r0, r4, r0
    afd0:	00002707 	andeq	r2, r0, r7, lsl #14
    afd4:	00290104 	eoreq	r0, r9, r4, lsl #2
    afd8:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    afdc:	9f00003d 	svcls	0x0000003d
    afe0:	c0000003 	andgt	r0, r0, r3
    afe4:	0000000f 	andeq	r0, r0, pc
    afe8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    afec:	02000035 	andeq	r0, r0, #53	; 0x35
    aff0:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    aff4:	02020000 	andeq	r0, r2, #0
    aff8:	0007f805 	andeq	pc, r7, r5, lsl #16
    affc:	06010200 	streq	r0, [r1], -r0, lsl #4
    b000:	000009d7 	ldrdeq	r0, [r0], -r7
    b004:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    b008:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    b00c:	02000000 	andeq	r0, r0, #0
    b010:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    b014:	75030000 	strvc	r0, [r3, #-0]
    b018:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    b01c:	00005728 	andeq	r5, r0, r8, lsr #14
    b020:	07020200 	streq	r0, [r2, -r0, lsl #4]
    b024:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b028:	00387503 	eorseq	r7, r8, r3, lsl #10
    b02c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    b030:	01020000 	mrseq	r0, (UNDEF: 2)
    b034:	0009d508 	andeq	sp, r9, r8, lsl #10
    b038:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b03c:	0000092a 	andeq	r0, r0, sl, lsr #18
    b040:	76040504 	strvc	r0, [r4], -r4, lsl #10
    b044:	06000000 	streq	r0, [r0], -r0
    b048:	00001481 	andeq	r1, r0, r1, lsl #9
    b04c:	24cc2a01 	strbcs	r2, [ip], #2561	; 0xa01
    b050:	016c0800 	cmneq	ip, r0, lsl #16
    b054:	9c010000 	stcls	0, cr0, [r1], {-0}
    b058:	000000f6 	strdeq	r0, [r0], -r6
    b05c:	003d8307 	eorseq	r8, sp, r7, lsl #6
    b060:	f62c0100 			; <UNDEFINED> instruction: 0xf62c0100
    b064:	02000000 	andeq	r0, r0, #0
    b068:	0e086e91 	mcreq	14, 0, r6, cr8, cr1, {4}
    b06c:	1a080025 	bne	20b108 <__Stack_Size+0x20ad08>
    b070:	bd000000 	stclt	0, cr0, [r0, #-0]
    b074:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b078:	00003868 	andeq	r3, r0, r8, ror #16
    b07c:	003a4001 	eorseq	r4, sl, r1
    b080:	60300000 	eorsvs	r0, r0, r0
    b084:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b088:	08002576 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, sp}
    b08c:	0000003e 	andeq	r0, r0, lr, lsr r0
    b090:	000000da 	ldrdeq	r0, [r0], -sl
    b094:	00386809 	eorseq	r6, r8, r9, lsl #16
    b098:	3a6d0100 	bcc	1b4b4a0 <__Stack_Size+0x1b4b0a0>
    b09c:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    b0a0:	00000060 	andeq	r0, r0, r0, rrx
    b0a4:	00253c0a 	eoreq	r3, r5, sl, lsl #24
    b0a8:	00017f08 	andeq	r7, r1, r8, lsl #30
    b0ac:	255c0a00 	ldrbcs	r0, [ip, #-2560]	; 0xa00
    b0b0:	018a0800 	orreq	r0, sl, r0, lsl #16
    b0b4:	760a0000 	strvc	r0, [sl], -r0
    b0b8:	95080025 	strls	r0, [r8, #-37]	; 0x25
    b0bc:	00000001 	andeq	r0, r0, r1
    b0c0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    b0c4:	3d620600 	stclcc	6, cr0, [r2, #-0]
    b0c8:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    b0cc:	00000000 	andeq	r0, r0, r0
    b0d0:	00000070 	andeq	r0, r0, r0, ror r0
    b0d4:	01209c01 	teqeq	r0, r1, lsl #24
    b0d8:	83090000 	movwhi	r0, #36864	; 0x9000
    b0dc:	0100003d 	tsteq	r0, sp, lsr r0
    b0e0:	00003a9a 	muleq	r0, sl, sl
    b0e4:	0060a100 	rsbeq	sl, r0, r0, lsl #2
    b0e8:	e60c0000 	str	r0, [ip], -r0
    b0ec:	03000013 	movweq	r0, #19
    b0f0:	00f6025b 	rscseq	r0, r6, fp, asr r2
    b0f4:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    b0f8:	01000039 	tsteq	r0, r9, lsr r0
    b0fc:	0000f618 	andeq	pc, r0, r8, lsl r6	; <UNPREDICTABLE>
    b100:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    b104:	0d200007 	stceq	0, cr0, [r0, #-28]!	; 0xffffffe4
    b108:	0000398a 	andeq	r3, r0, sl, lsl #19
    b10c:	00f61901 	rscseq	r1, r6, r1, lsl #18
    b110:	03050000 	movweq	r0, #20480	; 0x5000
    b114:	2000071e 	andcs	r0, r0, lr, lsl r7
    b118:	0035960e 	eorseq	r9, r5, lr, lsl #12
    b11c:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    b120:	0f000000 	svceq	0x00000000
    b124:	00000077 	andeq	r0, r0, r7, ror r0
    b128:	00000169 	andeq	r0, r0, r9, ror #2
    b12c:	00006f10 	andeq	r6, r0, r0, lsl pc
    b130:	0e000600 	cfmadd32eq	mvax0, mvfx0, mvfx0, mvfx0
    b134:	0000141f 	andeq	r1, r0, pc, lsl r4
    b138:	01591c01 	cmpeq	r9, r1, lsl #24
    b13c:	b80e0000 	stmdalt	lr, {}	; <UNPREDICTABLE>
    b140:	01000013 	tsteq	r0, r3, lsl r0
    b144:	0001591d 	andeq	r5, r1, sp, lsl r9
    b148:	36631100 	strbtcc	r1, [r3], -r0, lsl #2
    b14c:	de050000 	cdple	0, 0, cr0, cr5, cr0, {0}
    b150:	0000005e 	andeq	r0, r0, lr, asr r0
    b154:	00387111 	eorseq	r7, r8, r1, lsl r1
    b158:	5edb0500 	cdppl	5, 13, cr0, cr11, cr0, {0}
    b15c:	11000000 	mrsne	r0, (UNDEF: 0)
    b160:	00003607 	andeq	r3, r0, r7, lsl #12
    b164:	005edd05 	subseq	sp, lr, r5, lsl #26
    b168:	Address 0x000000000000b168 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	150f0000 	strne	r0, [pc, #-0]	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	00192700 	andseq	r2, r9, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	000f1000 	andeq	r1, pc, r0
      bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      c0:	04110000 	ldreq	r0, [r1], #-0
      c4:	0b0e0301 	bleq	380cd0 <__Stack_Size+0x3808d0>
      c8:	3b0b3a0b 	blcc	2ce8fc <__Stack_Size+0x2ce4fc>
      cc:	0013010b 	andseq	r0, r3, fp, lsl #2
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	2019270b 	andscs	r2, r9, fp, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f002e29 	svccc	0x00002e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     248:	03193f01 	tsteq	r9, #1, 30
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     254:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     258:	97184006 	ldrls	r4, [r8, -r6]
     25c:	13011942 	movwne	r1, #6466	; 0x1942
     260:	052b0000 	streq	r0, [fp, #-0]!
     264:	3a0e0300 	bcc	380e6c <__Stack_Size+0x380a6c>
     268:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     26c:	00180213 	andseq	r0, r8, r3, lsl r2
     270:	00342c00 	eorseq	r2, r4, r0, lsl #24
     274:	0b3a0e03 	bleq	e83a88 <__Stack_Size+0xe83688>
     278:	1349053b 	movtne	r0, #38203	; 0x953b
     27c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     280:	11010b2d 	tstne	r1, sp, lsr #22
     284:	01061201 	tsteq	r6, r1, lsl #4
     288:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
     28c:	1331001d 	teqne	r1, #29
     290:	06120111 			; <UNDEFINED> instruction: 0x06120111
     294:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     298:	892f0000 	stmdbhi	pc!, {}	; <UNPREDICTABLE>
     29c:	11000182 	smlabbne	r0, r2, r1, r0
     2a0:	18429301 	stmdane	r2, {r0, r8, r9, ip, pc}^
     2a4:	1d300000 	ldcne	0, cr0, [r0, #-0]
     2a8:	11133101 	tstne	r3, r1, lsl #2
     2ac:	58061201 	stmdapl	r6, {r0, r9, ip}
     2b0:	0105590b 	tsteq	r5, fp, lsl #18
     2b4:	31000013 	tstcc	r0, r3, lsl r0
     2b8:	13490101 	movtne	r0, #37121	; 0x9101
     2bc:	00001301 	andeq	r1, r0, r1, lsl #6
     2c0:	49002132 	stmdbmi	r0, {r1, r4, r5, r8, sp}
     2c4:	000b2f13 	andeq	r2, fp, r3, lsl pc
     2c8:	82893300 	addhi	r3, r9, #0, 6
     2cc:	01110101 	tsteq	r1, r1, lsl #2
     2d0:	31194295 			; <UNDEFINED> instruction: 0x31194295
     2d4:	00130113 	andseq	r0, r3, r3, lsl r1
     2d8:	012e3400 	teqeq	lr, r0, lsl #8
     2dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	13491927 	movtne	r1, #39207	; 0x9927
     2e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2ec:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
     2f0:	00130119 	andseq	r0, r3, r9, lsl r1
     2f4:	00343500 	eorseq	r3, r4, r0, lsl #10
     2f8:	0b3a0e03 	bleq	e83b0c <__Stack_Size+0xe8370c>
     2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     300:	00001702 	andeq	r1, r0, r2, lsl #14
     304:	03003436 	movweq	r3, #1078	; 0x436
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00180219 	andseq	r0, r8, r9, lsl r2
     314:	00213700 	eoreq	r3, r1, r0, lsl #14
     318:	052f1349 	streq	r1, [pc, #-841]!	; ffffffd7 <SCS_BASE+0x1fff1fd7>
     31c:	34380000 	ldrtcc	r0, [r8], #-0
     320:	3a0e0300 	bcc	380f28 <__Stack_Size+0x380b28>
     324:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     328:	3c193f13 	ldccc	15, cr3, [r9], {19}
     32c:	39000019 	stmdbcc	r0, {r0, r3, r4}
     330:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     334:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     338:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     33c:	00001802 	andeq	r1, r0, r2, lsl #16
     340:	0300343a 	movweq	r3, #1082	; 0x43a
     344:	3b0b3a0e 	blcc	2ceb84 <__Stack_Size+0x2ce784>
     348:	3f134905 	svccc	0x00134905
     34c:	00193c19 	andseq	r3, r9, r9, lsl ip
     350:	012e3b00 	teqeq	lr, r0, lsl #22
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	4900053c 	stmdbmi	r0, {r2, r3, r4, r5, r8, sl}
     368:	3d000013 	stccc	0, cr0, [r0, #-76]	; 0xffffffb4
     36c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     370:	0b3a0e03 	bleq	e83b84 <__Stack_Size+0xe83784>
     374:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     378:	1301193c 	movwne	r1, #6460	; 0x193c
     37c:	2e3e0000 	cdpcs	0, 3, cr0, cr14, cr0, {0}
     380:	03193f01 	tsteq	r9, #1, 30
     384:	3b0b3a0e 	blcc	2cebc4 <__Stack_Size+0x2ce7c4>
     388:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     38c:	01193c13 	tsteq	r9, r3, lsl ip
     390:	3f000013 	svccc	0x00000013
     394:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a0:	0000193c 	andeq	r1, r0, ip, lsr r9
     3a4:	3f002e40 	svccc	0x00002e40
     3a8:	3a0e0319 	bcc	381014 <__Stack_Size+0x380c14>
     3ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3b0:	00193c19 	andseq	r3, r9, r9, lsl ip
     3b4:	002e4100 	eoreq	r4, lr, r0, lsl #2
     3b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3bc:	0b3b0b3a 	bleq	ec30ac <__Stack_Size+0xec2cac>
     3c0:	13491927 	movtne	r1, #39207	; 0x9927
     3c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     3c8:	3f012e42 	svccc	0x00012e42
     3cc:	3a0e0319 	bcc	381038 <__Stack_Size+0x380c38>
     3d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3d4:	3c134919 	ldccc	9, cr4, [r3], {25}
     3d8:	00130119 	andseq	r0, r3, r9, lsl r1
     3dc:	002e4300 	eoreq	r4, lr, r0, lsl #6
     3e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     3e8:	13491927 	movtne	r1, #39207	; 0x9927
     3ec:	0000193c 	andeq	r1, r0, ip, lsr r9
     3f0:	01110100 	tsteq	r1, r0, lsl #2
     3f4:	0b130e25 	bleq	4c3c90 <__Stack_Size+0x4c3890>
     3f8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     3fc:	01111755 	tsteq	r1, r5, asr r7
     400:	00001710 	andeq	r1, r0, r0, lsl r7
     404:	0b002402 	bleq	9414 <__Stack_Size+0x9014>
     408:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     40c:	0300000e 	movweq	r0, #14
     410:	08030016 	stmdaeq	r3, {r1, r2, r4}
     414:	0b3b0b3a 	bleq	ec3104 <__Stack_Size+0xec2d04>
     418:	00001349 	andeq	r1, r0, r9, asr #6
     41c:	03001604 	movweq	r1, #1540	; 0x604
     420:	3b0b3a0e 	blcc	2cec60 <__Stack_Size+0x2ce860>
     424:	0013490b 	andseq	r4, r3, fp, lsl #18
     428:	00350500 	eorseq	r0, r5, r0, lsl #10
     42c:	00001349 	andeq	r1, r0, r9, asr #6
     430:	0b010406 	bleq	41450 <__Stack_Size+0x41050>
     434:	3b0b3a0b 	blcc	2cec68 <__Stack_Size+0x2ce868>
     438:	0013010b 	andseq	r0, r3, fp, lsl #2
     43c:	00280700 	eoreq	r0, r8, r0, lsl #14
     440:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     444:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     448:	1c080300 	stcne	3, cr0, [r8], {-0}
     44c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     450:	0b0b0113 	bleq	2c08a4 <__Stack_Size+0x2c04a4>
     454:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     458:	00001301 	andeq	r1, r0, r1, lsl #6
     45c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     460:	3b0b3a08 	blcc	2cec88 <__Stack_Size+0x2ce888>
     464:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     468:	0b00000b 	bleq	49c <__Stack_Size+0x9c>
     46c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     470:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     474:	0b381349 	bleq	e051a0 <__Stack_Size+0xe04da0>
     478:	160c0000 	strne	r0, [ip], -r0
     47c:	3a0e0300 	bcc	381084 <__Stack_Size+0x380c84>
     480:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     484:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     488:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     48c:	0b3a0e03 	bleq	e83ca0 <__Stack_Size+0xe838a0>
     490:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     494:	06120111 			; <UNDEFINED> instruction: 0x06120111
     498:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     49c:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
     4a0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     4a4:	0b3a0e03 	bleq	e83cb8 <__Stack_Size+0xe838b8>
     4a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4b4:	0f000019 	svceq	0x00000019
     4b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4bc:	0b3a0e03 	bleq	e83cd0 <__Stack_Size+0xe838d0>
     4c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4c8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4cc:	00130119 	andseq	r0, r3, r9, lsl r1
     4d0:	82891000 	addhi	r1, r9, #0
     4d4:	01110001 	tsteq	r1, r1
     4d8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     4dc:	11000013 	tstne	r0, r3, lsl r0
     4e0:	01018289 	smlabbeq	r1, r9, r2, r8
     4e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4e8:	00001301 	andeq	r1, r0, r1, lsl #6
     4ec:	01828a12 	orreq	r8, r2, r2, lsl sl
     4f0:	91180200 	tstls	r8, r0, lsl #4
     4f4:	00001842 	andeq	r1, r0, r2, asr #16
     4f8:	01828913 	orreq	r8, r2, r3, lsl r9
     4fc:	31011101 	tstcc	r1, r1, lsl #2
     500:	14000013 	strne	r0, [r0], #-19
     504:	08030034 	stmdaeq	r3, {r2, r4, r5}
     508:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     50c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     510:	34150000 	ldrcc	r0, [r5], #-0
     514:	3a0e0300 	bcc	38111c <__Stack_Size+0x380d1c>
     518:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     51c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     520:	16000019 			; <UNDEFINED> instruction: 0x16000019
     524:	13490101 	movtne	r0, #37121	; 0x9101
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	49002117 	stmdbmi	r0, {r0, r1, r2, r4, r8, sp}
     530:	00052f13 	andeq	r2, r5, r3, lsl pc
     534:	00341800 	eorseq	r1, r4, r0, lsl #16
     538:	0b3a0e03 	bleq	e83d4c <__Stack_Size+0xe8394c>
     53c:	1349053b 	movtne	r0, #38203	; 0x953b
     540:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     544:	21190000 	tstcs	r9, r0
     548:	2f134900 	svccs	0x00134900
     54c:	1a00000b 	bne	580 <__Stack_Size+0x180>
     550:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     554:	0b3a0e03 	bleq	e83d68 <__Stack_Size+0xe83968>
     558:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     55c:	0000193c 	andeq	r1, r0, ip, lsr r9
     560:	3f012e1b 	svccc	0x00012e1b
     564:	3a0e0319 	bcc	3811d0 <__Stack_Size+0x380dd0>
     568:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     56c:	01193c19 	tsteq	r9, r9, lsl ip
     570:	1c000013 	stcne	0, cr0, [r0], {19}
     574:	13490005 	movtne	r0, #36869	; 0x9005
     578:	0f1d0000 	svceq	0x001d0000
     57c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     580:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     584:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     588:	0b3a0e03 	bleq	e83d9c <__Stack_Size+0xe8399c>
     58c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     590:	0000193c 	andeq	r1, r0, ip, lsr r9
     594:	3f012e1f 	svccc	0x00012e1f
     598:	3a0e0319 	bcc	381204 <__Stack_Size+0x380e04>
     59c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5a0:	3c134919 	ldccc	9, cr4, [r3], {25}
     5a4:	00130119 	andseq	r0, r3, r9, lsl r1
     5a8:	012e2000 	teqeq	lr, r0
     5ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5b0:	0b3b0b3a 	bleq	ec32a0 <__Stack_Size+0xec2ea0>
     5b4:	13491927 	movtne	r1, #39207	; 0x9927
     5b8:	0000193c 	andeq	r1, r0, ip, lsr r9
     5bc:	01110100 	tsteq	r1, r0, lsl #2
     5c0:	0b130e25 	bleq	4c3e5c <__Stack_Size+0x4c3a5c>
     5c4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     5c8:	00001710 	andeq	r1, r0, r0, lsl r7
     5cc:	0b002402 	bleq	95dc <__Stack_Size+0x91dc>
     5d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5d4:	0300000e 	movweq	r0, #14
     5d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5dc:	0b3b0b3a 	bleq	ec32cc <__Stack_Size+0xec2ecc>
     5e0:	00001349 	andeq	r1, r0, r9, asr #6
     5e4:	49010104 	stmdbmi	r1, {r2, r8}
     5e8:	00130113 	andseq	r0, r3, r3, lsl r1
     5ec:	00210500 	eoreq	r0, r1, r0, lsl #10
     5f0:	0b2f1349 	bleq	bc531c <__Stack_Size+0xbc4f1c>
     5f4:	34060000 	strcc	r0, [r6], #-0
     5f8:	3a0e0300 	bcc	381200 <__Stack_Size+0x380e00>
     5fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     600:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     604:	07000018 	smladeq	r0, r8, r0, r0
     608:	13490026 	movtne	r0, #36902	; 0x9026
     60c:	01000000 	mrseq	r0, (UNDEF: 0)
     610:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     614:	0e030b13 	vmoveq.32	d3[0], r0
     618:	17550e1b 	smmlane	r5, fp, lr, r0
     61c:	17100111 			; <UNDEFINED> instruction: 0x17100111
     620:	24020000 	strcs	r0, [r2], #-0
     624:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     628:	000e030b 	andeq	r0, lr, fp, lsl #6
     62c:	00160300 	andseq	r0, r6, r0, lsl #6
     630:	0b3a0803 	bleq	e82644 <__Stack_Size+0xe82244>
     634:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     638:	16040000 	strne	r0, [r4], -r0
     63c:	3a0e0300 	bcc	381244 <__Stack_Size+0x380e44>
     640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     644:	05000013 	streq	r0, [r0, #-19]
     648:	13490035 	movtne	r0, #36917	; 0x9035
     64c:	04060000 	streq	r0, [r6], #-0
     650:	3a0b0b01 	bcc	2c325c <__Stack_Size+0x2c2e5c>
     654:	010b3b0b 	tsteq	fp, fp, lsl #22
     658:	07000013 	smladeq	r0, r3, r0, r0
     65c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     660:	00000d1c 	andeq	r0, r0, ip, lsl sp
     664:	0b000f08 	bleq	428c <__Stack_Size+0x3e8c>
     668:	0013490b 	andseq	r4, r3, fp, lsl #18
     66c:	01040900 	tsteq	r4, r0, lsl #18
     670:	0b0b0e03 	bleq	2c3e84 <__Stack_Size+0x2c3a84>
     674:	0b3b0b3a 	bleq	ec3364 <__Stack_Size+0xec2f64>
     678:	00001301 	andeq	r1, r0, r1, lsl #6
     67c:	3f002e0a 	svccc	0x00002e0a
     680:	3a0e0319 	bcc	3812ec <__Stack_Size+0x380eec>
     684:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     688:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	00001942 	andeq	r1, r0, r2, asr #18
     694:	3f012e0b 	svccc	0x00012e0b
     698:	3a0e0319 	bcc	381304 <__Stack_Size+0x380f04>
     69c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6a0:	11134919 	tstne	r3, r9, lsl r9
     6a4:	40061201 	andmi	r1, r6, r1, lsl #4
     6a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     6ac:	00001301 	andeq	r1, r0, r1, lsl #6
     6b0:	0300050c 	movweq	r0, #1292	; 0x50c
     6b4:	3b0b3a0e 	blcc	2ceef4 <__Stack_Size+0x2ceaf4>
     6b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6bc:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     6c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6c4:	0b3b0b3a 	bleq	ec33b4 <__Stack_Size+0xec2fb4>
     6c8:	17021349 	strne	r1, [r2, -r9, asr #6]
     6cc:	340e0000 	strcc	r0, [lr], #-0
     6d0:	3a0e0300 	bcc	3812d8 <__Stack_Size+0x380ed8>
     6d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6d8:	00180213 	andseq	r0, r8, r3, lsl r2
     6dc:	010b0f00 	tsteq	fp, r0, lsl #30
     6e0:	00001755 	andeq	r1, r0, r5, asr r7
     6e4:	01828910 	orreq	r8, r2, r0, lsl r9
     6e8:	31011101 	tstcc	r1, r1, lsl #2
     6ec:	00130113 	andseq	r0, r3, r3, lsl r1
     6f0:	828a1100 	addhi	r1, sl, #0, 2
     6f4:	18020001 	stmdane	r2, {r0}
     6f8:	00184291 	mulseq	r8, r1, r2
     6fc:	82891200 	addhi	r1, r9, #0, 4
     700:	01110001 	tsteq	r1, r1
     704:	00001331 	andeq	r1, r0, r1, lsr r3
     708:	3f012e13 	svccc	0x00012e13
     70c:	3a0e0319 	bcc	381378 <__Stack_Size+0x380f78>
     710:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     714:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     718:	97184006 	ldrls	r4, [r8, -r6]
     71c:	13011942 	movwne	r1, #6466	; 0x1942
     720:	0b140000 	bleq	500728 <__Stack_Size+0x500328>
     724:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     728:	00130106 	andseq	r0, r3, r6, lsl #2
     72c:	012e1500 	teqeq	lr, r0, lsl #10
     730:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     734:	0b3b0b3a 	bleq	ec3424 <__Stack_Size+0xec3024>
     738:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     73c:	00001301 	andeq	r1, r0, r1, lsl #6
     740:	00001816 	andeq	r1, r0, r6, lsl r8
     744:	82891700 	addhi	r1, r9, #0, 14
     748:	01110101 	tsteq	r1, r1, lsl #2
     74c:	00001331 	andeq	r1, r0, r1, lsr r3
     750:	01828918 	orreq	r8, r2, r8, lsl r9
     754:	95011101 	strls	r1, [r1, #-257]	; 0x101
     758:	13311942 	teqne	r1, #1081344	; 0x108000
     75c:	24190000 	ldrcs	r0, [r9], #-0
     760:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     764:	0008030b 	andeq	r0, r8, fp, lsl #6
     768:	01011a00 	tsteq	r1, r0, lsl #20
     76c:	13011349 	movwne	r1, #4937	; 0x1349
     770:	211b0000 	tstcs	fp, r0
     774:	2f134900 	svccs	0x00134900
     778:	1c00000b 	stcne	0, cr0, [r0], {11}
     77c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     780:	0b3b0b3a 	bleq	ec3470 <__Stack_Size+0xec3070>
     784:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     788:	00001802 	andeq	r1, r0, r2, lsl #16
     78c:	0000211d 	andeq	r2, r0, sp, lsl r1
     790:	00341e00 	eorseq	r1, r4, r0, lsl #28
     794:	0b3a0e03 	bleq	e83fa8 <__Stack_Size+0xe83ba8>
     798:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     79c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     7a0:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     7a4:	03193f01 	tsteq	r9, #1, 30
     7a8:	3b0b3a0e 	blcc	2cefe8 <__Stack_Size+0x2cebe8>
     7ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7b0:	01193c13 	tsteq	r9, r3, lsl ip
     7b4:	20000013 	andcs	r0, r0, r3, lsl r0
     7b8:	13490005 	movtne	r0, #36869	; 0x9005
     7bc:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     7c0:	03193f01 	tsteq	r9, #1, 30
     7c4:	3b0b3a0e 	blcc	2cf004 <__Stack_Size+0x2cec04>
     7c8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     7cc:	00130119 	andseq	r0, r3, r9, lsl r1
     7d0:	012e2200 	teqeq	lr, r0, lsl #4
     7d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7dc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     7e0:	01000000 	mrseq	r0, (UNDEF: 0)
     7e4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     7e8:	0e030b13 	vmoveq.32	d3[0], r0
     7ec:	17550e1b 	smmlane	r5, fp, lr, r0
     7f0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     7f4:	24020000 	strcs	r0, [r2], #-0
     7f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     7fc:	000e030b 	andeq	r0, lr, fp, lsl #6
     800:	00160300 	andseq	r0, r6, r0, lsl #6
     804:	0b3a0803 	bleq	e82818 <__Stack_Size+0xe82418>
     808:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     80c:	0f040000 	svceq	0x00040000
     810:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     814:	05000013 	streq	r0, [r0, #-19]
     818:	0e030104 	adfeqs	f0, f3, f4
     81c:	0b3a0b0b 	bleq	e83450 <__Stack_Size+0xe83050>
     820:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     824:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     828:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     82c:	0700000d 	streq	r0, [r0, -sp]
     830:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     834:	0b3b0b3a 	bleq	ec3524 <__Stack_Size+0xec3124>
     838:	00001349 	andeq	r1, r0, r9, asr #6
     83c:	27011508 	strcs	r1, [r1, -r8, lsl #10]
     840:	01134919 	tsteq	r3, r9, lsl r9
     844:	09000013 	stmdbeq	r0, {r0, r1, r4}
     848:	13490005 	movtne	r0, #36869	; 0x9005
     84c:	130a0000 	movwne	r0, #40960	; 0xa000
     850:	0b0e0301 	bleq	38145c <__Stack_Size+0x38105c>
     854:	3b0b3a0b 	blcc	2cf088 <__Stack_Size+0x2cec88>
     858:	0013010b 	andseq	r0, r3, fp, lsl #2
     85c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     860:	0b3a0e03 	bleq	e84074 <__Stack_Size+0xe83c74>
     864:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     868:	00000b38 	andeq	r0, r0, r8, lsr fp
     86c:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
     870:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     874:	0b0b000f 	bleq	2c08b8 <__Stack_Size+0x2c04b8>
     878:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     87c:	03193f01 	tsteq	r9, #1, 30
     880:	3b0b3a0e 	blcc	2cf0c0 <__Stack_Size+0x2cecc0>
     884:	1119270b 	tstne	r9, fp, lsl #14
     888:	40061201 	andmi	r1, r6, r1, lsl #4
     88c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     890:	00001301 	andeq	r1, r0, r1, lsl #6
     894:	0182890f 	orreq	r8, r2, pc, lsl #18
     898:	31011100 	mrscc	r1, (UNDEF: 17)
     89c:	10000013 	andne	r0, r0, r3, lsl r0
     8a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8a4:	0b3b0b3a 	bleq	ec3594 <__Stack_Size+0xec3194>
     8a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8ac:	00001802 	andeq	r1, r0, r2, lsl #16
     8b0:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     8b4:	12000013 	andne	r0, r0, #19
     8b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8bc:	0b3b0b3a 	bleq	ec35ac <__Stack_Size+0xec31ac>
     8c0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     8c8:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     8cc:	00130113 	andseq	r0, r3, r3, lsl r1
     8d0:	00211400 	eoreq	r1, r1, r0, lsl #8
     8d4:	0b2f1349 	bleq	bc5600 <__Stack_Size+0xbc5200>
     8d8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     8dc:	03193f00 	tsteq	r9, #0, 30
     8e0:	3b0b3a0e 	blcc	2cf120 <__Stack_Size+0x2ced20>
     8e4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     8e8:	00000019 	andeq	r0, r0, r9, lsl r0
     8ec:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     8f0:	030b130e 	movweq	r1, #45838	; 0xb30e
     8f4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     8f8:	10011117 	andne	r1, r1, r7, lsl r1
     8fc:	02000017 	andeq	r0, r0, #23
     900:	0b0b0024 	bleq	2c0998 <__Stack_Size+0x2c0598>
     904:	0e030b3e 	vmoveq.16	d3[0], r0
     908:	16030000 	strne	r0, [r3], -r0
     90c:	3a080300 	bcc	201514 <__Stack_Size+0x201114>
     910:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     914:	04000013 	streq	r0, [r0], #-19
     918:	0e030104 	adfeqs	f0, f3, f4
     91c:	0b3a0b0b 	bleq	e83550 <__Stack_Size+0xe83150>
     920:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     924:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     928:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     92c:	0600000d 	streq	r0, [r0], -sp
     930:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     934:	0b3a0b0b 	bleq	e83568 <__Stack_Size+0xe83168>
     938:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     93c:	0d070000 	stceq	0, cr0, [r7, #-0]
     940:	3a0e0300 	bcc	381548 <__Stack_Size+0x381148>
     944:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     948:	000b3813 	andeq	r3, fp, r3, lsl r8
     94c:	000f0800 	andeq	r0, pc, r0, lsl #16
     950:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     954:	16090000 	strne	r0, [r9], -r0
     958:	3a0e0300 	bcc	381560 <__Stack_Size+0x381160>
     95c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     960:	0a000013 	beq	9b4 <__Stack_Size+0x5b4>
     964:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     968:	13011349 	movwne	r1, #4937	; 0x1349
     96c:	050b0000 	streq	r0, [fp, #-0]
     970:	00134900 	andseq	r4, r3, r0, lsl #18
     974:	01130c00 	tsteq	r3, r0, lsl #24
     978:	0b0b0803 	bleq	2c298c <__Stack_Size+0x2c258c>
     97c:	0b3b0b3a 	bleq	ec366c <__Stack_Size+0xec326c>
     980:	00001301 	andeq	r1, r0, r1, lsl #6
     984:	03000d0d 	movweq	r0, #3341	; 0xd0d
     988:	3b0b3a08 	blcc	2cf1b0 <__Stack_Size+0x2cedb0>
     98c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     990:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     994:	0b0b0117 	bleq	2c0df8 <__Stack_Size+0x2c09f8>
     998:	0b3b0b3a 	bleq	ec3688 <__Stack_Size+0xec3288>
     99c:	00001301 	andeq	r1, r0, r1, lsl #6
     9a0:	03000d0f 	movweq	r0, #3343	; 0xd0f
     9a4:	3b0b3a08 	blcc	2cf1cc <__Stack_Size+0x2cedcc>
     9a8:	0013490b 	andseq	r4, r3, fp, lsl #18
     9ac:	00151000 	andseq	r1, r5, r0
     9b0:	00001927 	andeq	r1, r0, r7, lsr #18
     9b4:	0b000f11 	bleq	4600 <__Stack_Size+0x4200>
     9b8:	1200000b 	andne	r0, r0, #11
     9bc:	0b0b0113 	bleq	2c0e10 <__Stack_Size+0x2c0a10>
     9c0:	0b3b0b3a 	bleq	ec36b0 <__Stack_Size+0xec32b0>
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	3f012e13 	svccc	0x00012e13
     9cc:	3a0e0319 	bcc	381638 <__Stack_Size+0x381238>
     9d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9d4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     9d8:	97184006 	ldrls	r4, [r8, -r6]
     9dc:	13011942 	movwne	r1, #6466	; 0x1942
     9e0:	34140000 	ldrcc	r0, [r4], #-0
     9e4:	3a0e0300 	bcc	3815ec <__Stack_Size+0x3811ec>
     9e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9ec:	15000013 	strne	r0, [r0, #-19]
     9f0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     9f4:	0b3a0e03 	bleq	e84208 <__Stack_Size+0xe83e08>
     9f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	16000019 			; <UNDEFINED> instruction: 0x16000019
     a08:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     a14:	01111349 	tsteq	r1, r9, asr #6
     a18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a20:	17000013 	smladne	r0, r3, r0, r0
     a24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     a30:	34180000 	ldrcc	r0, [r8], #-0
     a34:	3a0e0300 	bcc	38163c <__Stack_Size+0x38123c>
     a38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a3c:	00170213 	andseq	r0, r7, r3, lsl r2
     a40:	82891900 	addhi	r1, r9, #0, 18
     a44:	01110101 	tsteq	r1, r1, lsl #2
     a48:	8a1a0000 	bhi	680a50 <__Stack_Size+0x680650>
     a4c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     a50:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     a54:	051b0000 	ldreq	r0, [fp, #-0]
     a58:	3a0e0300 	bcc	381660 <__Stack_Size+0x381260>
     a5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a60:	00180213 	andseq	r0, r8, r3, lsl r2
     a64:	82891c00 	addhi	r1, r9, #0, 24
     a68:	01110001 	tsteq	r1, r1
     a6c:	00001331 	andeq	r1, r0, r1, lsr r3
     a70:	0182891d 	orreq	r8, r2, sp, lsl r9
     a74:	31011101 	tstcc	r1, r1, lsl #2
     a78:	00130113 	andseq	r0, r3, r3, lsl r1
     a7c:	82891e00 	addhi	r1, r9, #0, 28
     a80:	01110101 	tsteq	r1, r1, lsl #2
     a84:	00001331 	andeq	r1, r0, r1, lsr r3
     a88:	0182891f 	orreq	r8, r2, pc, lsl r9
     a8c:	95011101 	strls	r1, [r1, #-257]	; 0x101
     a90:	13311942 	teqne	r1, #1081344	; 0x108000
     a94:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     a98:	11000182 	smlabbne	r0, r2, r1, r0
     a9c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     aa0:	00001331 	andeq	r1, r0, r1, lsr r3
     aa4:	03003421 	movweq	r3, #1057	; 0x421
     aa8:	3b0b3a0e 	blcc	2cf2e8 <__Stack_Size+0x2ceee8>
     aac:	3f13490b 	svccc	0x0013490b
     ab0:	00180219 	andseq	r0, r8, r9, lsl r2
     ab4:	00342200 	eorseq	r2, r4, r0, lsl #4
     ab8:	0b3a0e03 	bleq	e842cc <__Stack_Size+0xe83ecc>
     abc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ac0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ac4:	01230000 	teqeq	r3, r0
     ac8:	01134901 	tsteq	r3, r1, lsl #18
     acc:	24000013 	strcs	r0, [r0], #-19
     ad0:	13490021 	movtne	r0, #36897	; 0x9021
     ad4:	00000b2f 	andeq	r0, r0, pc, lsr #22
     ad8:	49002625 	stmdbmi	r0, {r0, r2, r5, r9, sl, sp}
     adc:	26000013 			; <UNDEFINED> instruction: 0x26000013
     ae0:	13490035 	movtne	r0, #36917	; 0x9035
     ae4:	34270000 	strtcc	r0, [r7], #-0
     ae8:	3a0e0300 	bcc	3816f0 <__Stack_Size+0x3812f0>
     aec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     af0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     af4:	28000018 	stmdacs	r0, {r3, r4}
     af8:	0b0b0024 	bleq	2c0b90 <__Stack_Size+0x2c0790>
     afc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b00:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     b04:	03193f00 	tsteq	r9, #0, 30
     b08:	3b0b3a0e 	blcc	2cf348 <__Stack_Size+0x2cef48>
     b0c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     b10:	2a000019 	bcs	b7c <__Stack_Size+0x77c>
     b14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     b18:	0b3a0e03 	bleq	e8432c <__Stack_Size+0xe83f2c>
     b1c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b20:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     b24:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     b28:	03193f01 	tsteq	r9, #1, 30
     b2c:	3b0b3a0e 	blcc	2cf36c <__Stack_Size+0x2cef6c>
     b30:	3c192705 	ldccc	7, cr2, [r9], {5}
     b34:	00130119 	andseq	r0, r3, r9, lsl r1
     b38:	012e2c00 	teqeq	lr, r0, lsl #24
     b3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b40:	0b3b0b3a 	bleq	ec3830 <__Stack_Size+0xec3430>
     b44:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b48:	00001301 	andeq	r1, r0, r1, lsl #6
     b4c:	3f012e2d 	svccc	0x00012e2d
     b50:	3a0e0319 	bcc	3817bc <__Stack_Size+0x3813bc>
     b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b58:	3c134919 	ldccc	9, cr4, [r3], {25}
     b5c:	00000019 	andeq	r0, r0, r9, lsl r0
     b60:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     b64:	030b130e 	movweq	r1, #45838	; 0xb30e
     b68:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     b6c:	10011117 	andne	r1, r1, r7, lsl r1
     b70:	02000017 	andeq	r0, r0, #23
     b74:	0b0b0024 	bleq	2c0c0c <__Stack_Size+0x2c080c>
     b78:	0e030b3e 	vmoveq.16	d3[0], r0
     b7c:	16030000 	strne	r0, [r3], -r0
     b80:	3a080300 	bcc	201788 <__Stack_Size+0x201388>
     b84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b88:	04000013 	streq	r0, [r0], #-19
     b8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b90:	0b3b0b3a 	bleq	ec3880 <__Stack_Size+0xec3480>
     b94:	00001349 	andeq	r1, r0, r9, asr #6
     b98:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     b9c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     ba0:	0b0b0104 	bleq	2c0fb8 <__Stack_Size+0x2c0bb8>
     ba4:	0b3b0b3a 	bleq	ec3894 <__Stack_Size+0xec3494>
     ba8:	00001301 	andeq	r1, r0, r1, lsl #6
     bac:	03002807 	movweq	r2, #2055	; 0x807
     bb0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     bb4:	01130800 	tsteq	r3, r0, lsl #16
     bb8:	0b3a0b0b 	bleq	e837ec <__Stack_Size+0xe833ec>
     bbc:	1301053b 	movwne	r0, #5435	; 0x153b
     bc0:	0d090000 	stceq	0, cr0, [r9, #-0]
     bc4:	3a080300 	bcc	2017cc <__Stack_Size+0x2013cc>
     bc8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bcc:	000b3813 	andeq	r3, fp, r3, lsl r8
     bd0:	000d0a00 	andeq	r0, sp, r0, lsl #20
     bd4:	0b3a0e03 	bleq	e843e8 <__Stack_Size+0xe83fe8>
     bd8:	1349053b 	movtne	r0, #38203	; 0x953b
     bdc:	00000b38 	andeq	r0, r0, r8, lsr fp
     be0:	0300160b 	movweq	r1, #1547	; 0x60b
     be4:	3b0b3a0e 	blcc	2cf424 <__Stack_Size+0x2cf024>
     be8:	00134905 	andseq	r4, r3, r5, lsl #18
     bec:	000f0c00 	andeq	r0, pc, r0, lsl #24
     bf0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     bf4:	040d0000 	streq	r0, [sp], #-0
     bf8:	0b0e0301 	bleq	381804 <__Stack_Size+0x381404>
     bfc:	3b0b3a0b 	blcc	2cf430 <__Stack_Size+0x2cf030>
     c00:	0013010b 	andseq	r0, r3, fp, lsl #2
     c04:	012e0e00 	teqeq	lr, r0, lsl #28
     c08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c10:	0b201927 	bleq	8070b4 <__Stack_Size+0x806cb4>
     c14:	00001301 	andeq	r1, r0, r1, lsl #6
     c18:	0300050f 	movweq	r0, #1295	; 0x50f
     c1c:	3b0b3a0e 	blcc	2cf45c <__Stack_Size+0x2cf05c>
     c20:	00134905 	andseq	r4, r3, r5, lsl #18
     c24:	012e1000 	teqeq	lr, r0
     c28:	0b3a0e03 	bleq	e8443c <__Stack_Size+0xe8403c>
     c2c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     c30:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c38:	00130119 	andseq	r0, r3, r9, lsl r1
     c3c:	00051100 	andeq	r1, r5, r0, lsl #2
     c40:	0b3a0e03 	bleq	e84454 <__Stack_Size+0xe84054>
     c44:	1349053b 	movtne	r0, #38203	; 0x953b
     c48:	00001702 	andeq	r1, r0, r2, lsl #14
     c4c:	03000512 	movweq	r0, #1298	; 0x512
     c50:	3b0b3a0e 	blcc	2cf490 <__Stack_Size+0x2cf090>
     c54:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c58:	13000018 	movwne	r0, #24
     c5c:	08030005 	stmdaeq	r3, {r0, r2}
     c60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c64:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c68:	34140000 	ldrcc	r0, [r4], #-0
     c6c:	3a080300 	bcc	201874 <__Stack_Size+0x201474>
     c70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c74:	00170213 	andseq	r0, r7, r3, lsl r2
     c78:	012e1500 	teqeq	lr, r0, lsl #10
     c7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	13491927 	movtne	r1, #39207	; 0x9927
     c88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c8c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c90:	00130119 	andseq	r0, r3, r9, lsl r1
     c94:	00341600 	eorseq	r1, r4, r0, lsl #12
     c98:	0b3a0e03 	bleq	e844ac <__Stack_Size+0xe840ac>
     c9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ca0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     ca4:	31011d17 	tstcc	r1, r7, lsl sp
     ca8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cac:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     cb0:	1800000b 	stmdane	r0, {r0, r1, r3}
     cb4:	13310005 	teqne	r1, #5
     cb8:	00000b1c 	andeq	r0, r0, ip, lsl fp
     cbc:	11010b19 	tstne	r1, r9, lsl fp
     cc0:	00061201 	andeq	r1, r6, r1, lsl #4
     cc4:	82891a00 	addhi	r1, r9, #0, 20
     cc8:	01110101 	tsteq	r1, r1, lsl #2
     ccc:	00001331 	andeq	r1, r0, r1, lsr r3
     cd0:	01828a1b 	orreq	r8, r2, fp, lsl sl
     cd4:	91180200 	tstls	r8, r0, lsl #4
     cd8:	00001842 	andeq	r1, r0, r2, asr #16
     cdc:	3f012e1c 	svccc	0x00012e1c
     ce0:	3a0e0319 	bcc	38194c <__Stack_Size+0x38154c>
     ce4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ce8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     cec:	97184006 	ldrls	r4, [r8, -r6]
     cf0:	13011942 	movwne	r1, #6466	; 0x1942
     cf4:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     cf8:	11000182 	smlabbne	r0, r2, r1, r0
     cfc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     d00:	00001331 	andeq	r1, r0, r1, lsr r3
     d04:	31012e1e 	tstcc	r1, lr, lsl lr
     d08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d0c:	97184006 	ldrls	r4, [r8, -r6]
     d10:	13011942 	movwne	r1, #6466	; 0x1942
     d14:	051f0000 	ldreq	r0, [pc, #-0]	; d1c <__Stack_Size+0x91c>
     d18:	02133100 	andseq	r3, r3, #0, 2
     d1c:	20000017 	andcs	r0, r0, r7, lsl r0
     d20:	0111010b 	tsteq	r1, fp, lsl #2
     d24:	13010612 	movwne	r0, #5650	; 0x1612
     d28:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
     d2c:	11010182 	smlabbne	r1, r2, r1, r0
     d30:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     d34:	00001331 	andeq	r1, r0, r1, lsr r3
     d38:	3f012e22 	svccc	0x00012e22
     d3c:	3a0e0319 	bcc	3819a8 <__Stack_Size+0x3815a8>
     d40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d44:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d48:	97184006 	ldrls	r4, [r8, -r6]
     d4c:	13011942 	movwne	r1, #6466	; 0x1942
     d50:	34230000 	strtcc	r0, [r3], #-0
     d54:	3a0e0300 	bcc	38195c <__Stack_Size+0x38155c>
     d58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d5c:	00170213 	andseq	r0, r7, r3, lsl r2
     d60:	82892400 	addhi	r2, r9, #0, 8
     d64:	01110101 	tsteq	r1, r1, lsl #2
     d68:	13011331 	movwne	r1, #4913	; 0x1331
     d6c:	05250000 	streq	r0, [r5, #-0]!
     d70:	3a080300 	bcc	201978 <__Stack_Size+0x201578>
     d74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d78:	00170213 	andseq	r0, r7, r3, lsl r2
     d7c:	00342600 	eorseq	r2, r4, r0, lsl #12
     d80:	0b3a0e03 	bleq	e84594 <__Stack_Size+0xe84194>
     d84:	1349053b 	movtne	r0, #38203	; 0x953b
     d88:	34270000 	strtcc	r0, [r7], #-0
     d8c:	3a0e0300 	bcc	381994 <__Stack_Size+0x381594>
     d90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d94:	3c193f13 	ldccc	15, cr3, [r9], {19}
     d98:	28000019 	stmdacs	r0, {r0, r3, r4}
     d9c:	13490101 	movtne	r0, #37121	; 0x9101
     da0:	00001301 	andeq	r1, r0, r1, lsl #6
     da4:	49002129 	stmdbmi	r0, {r0, r3, r5, r8, sp}
     da8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     dac:	00342a00 	eorseq	r2, r4, r0, lsl #20
     db0:	0b3a0e03 	bleq	e845c4 <__Stack_Size+0xe841c4>
     db4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     db8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     dbc:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	00052c00 	andeq	r2, r5, r0, lsl #24
     dd4:	00001349 	andeq	r1, r0, r9, asr #6
     dd8:	3f012e2d 	svccc	0x00012e2d
     ddc:	3a0e0319 	bcc	381a48 <__Stack_Size+0x381648>
     de0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     de4:	01193c19 	tsteq	r9, r9, lsl ip
     de8:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
     dec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     df0:	0b3a0e03 	bleq	e84604 <__Stack_Size+0xe84204>
     df4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     df8:	0000193c 	andeq	r1, r0, ip, lsr r9
     dfc:	01110100 	tsteq	r1, r0, lsl #2
     e00:	0b130e25 	bleq	4c469c <__Stack_Size+0x4c429c>
     e04:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     e08:	01111755 	tsteq	r1, r5, asr r7
     e0c:	00001710 	andeq	r1, r0, r0, lsl r7
     e10:	0b002402 	bleq	9e20 <__Stack_Size+0x9a20>
     e14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     e18:	0300000e 	movweq	r0, #14
     e1c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     e20:	0b3b0b3a 	bleq	ec3b10 <__Stack_Size+0xec3710>
     e24:	00001349 	andeq	r1, r0, r9, asr #6
     e28:	03001604 	movweq	r1, #1540	; 0x604
     e2c:	3b0b3a0e 	blcc	2cf66c <__Stack_Size+0x2cf26c>
     e30:	0013490b 	andseq	r4, r3, fp, lsl #18
     e34:	00350500 	eorseq	r0, r5, r0, lsl #10
     e38:	00001349 	andeq	r1, r0, r9, asr #6
     e3c:	0b010406 	bleq	41e5c <__Stack_Size+0x41a5c>
     e40:	3b0b3a0b 	blcc	2cf674 <__Stack_Size+0x2cf274>
     e44:	0013010b 	andseq	r0, r3, fp, lsl #2
     e48:	00280700 	eoreq	r0, r8, r0, lsl #14
     e4c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     e50:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     e54:	1c080300 	stcne	3, cr0, [r8], {-0}
     e58:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     e5c:	0b0b0113 	bleq	2c12b0 <__Stack_Size+0x2c0eb0>
     e60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e64:	00001301 	andeq	r1, r0, r1, lsl #6
     e68:	03000d0a 	movweq	r0, #3338	; 0xd0a
     e6c:	3b0b3a08 	blcc	2cf694 <__Stack_Size+0x2cf294>
     e70:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     e74:	0b00000b 	bleq	ea8 <__Stack_Size+0xaa8>
     e78:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e80:	0b381349 	bleq	e05bac <__Stack_Size+0xe057ac>
     e84:	160c0000 	strne	r0, [ip], -r0
     e88:	3a0e0300 	bcc	381a90 <__Stack_Size+0x381690>
     e8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e90:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     e94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e98:	0b3a0e03 	bleq	e846ac <__Stack_Size+0xe842ac>
     e9c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ea0:	0b201349 	bleq	805bcc <__Stack_Size+0x8057cc>
     ea4:	00001301 	andeq	r1, r0, r1, lsl #6
     ea8:	0300340e 	movweq	r3, #1038	; 0x40e
     eac:	3b0b3a0e 	blcc	2cf6ec <__Stack_Size+0x2cf2ec>
     eb0:	00134905 	andseq	r4, r3, r5, lsl #18
     eb4:	012e0f00 	teqeq	lr, r0, lsl #30
     eb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ebc:	0b3b0b3a 	bleq	ec3bac <__Stack_Size+0xec37ac>
     ec0:	01111927 	tsteq	r1, r7, lsr #18
     ec4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ec8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ecc:	10000013 	andne	r0, r0, r3, lsl r0
     ed0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ed4:	0b3b0b3a 	bleq	ec3bc4 <__Stack_Size+0xec37c4>
     ed8:	17021349 	strne	r1, [r2, -r9, asr #6]
     edc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     ee0:	03193f00 	tsteq	r9, #0, 30
     ee4:	3b0b3a0e 	blcc	2cf724 <__Stack_Size+0x2cf324>
     ee8:	1119270b 	tstne	r9, fp, lsl #14
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     ef8:	03193f00 	tsteq	r9, #0, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	00001942 	andeq	r1, r0, r2, asr #18
     f10:	3f012e13 	svccc	0x00012e13
     f14:	3a0e0319 	bcc	381b80 <__Stack_Size+0x381780>
     f18:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f1c:	11134919 	tstne	r3, r9, lsl r9
     f20:	40061201 	andmi	r1, r6, r1, lsl #4
     f24:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f28:	00001301 	andeq	r1, r0, r1, lsl #6
     f2c:	03003414 	movweq	r3, #1044	; 0x414
     f30:	3b0b3a0e 	blcc	2cf770 <__Stack_Size+0x2cf370>
     f34:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f38:	15000017 	strne	r0, [r0, #-23]
     f3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f40:	0b3a0e03 	bleq	e84754 <__Stack_Size+0xe84354>
     f44:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     f48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f50:	00130119 	andseq	r0, r3, r9, lsl r1
     f54:	00051600 	andeq	r1, r5, r0, lsl #12
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	1349053b 	movtne	r0, #38203	; 0x953b
     f60:	00001702 	andeq	r1, r0, r2, lsl #14
     f64:	03000517 	movweq	r0, #1303	; 0x517
     f68:	3b0b3a0e 	blcc	2cf7a8 <__Stack_Size+0x2cf3a8>
     f6c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f70:	18000018 	stmdane	r0, {r3, r4}
     f74:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     f78:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f80:	00130119 	andseq	r0, r3, r9, lsl r1
     f84:	00341900 	eorseq	r1, r4, r0, lsl #18
     f88:	17021331 	smladxne	r2, r1, r3, r1
     f8c:	0b1a0000 	bleq	680f94 <__Stack_Size+0x680b94>
     f90:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     f94:	1b000006 	blne	fb4 <__Stack_Size+0xbb4>
     f98:	13310034 	teqne	r1, #52	; 0x34
     f9c:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     fa0:	3a0e0301 	bcc	381bac <__Stack_Size+0x3817ac>
     fa4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fa8:	010b2019 	tsteq	fp, r9, lsl r0
     fac:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     fb0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     fb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fb8:	00001349 	andeq	r1, r0, r9, asr #6
     fbc:	31011d1e 	tstcc	r1, lr, lsl sp
     fc0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fc4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     fc8:	00130105 	andseq	r0, r3, r5, lsl #2
     fcc:	00341f00 	eorseq	r1, r4, r0, lsl #30
     fd0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     fd4:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     fd8:	11000182 	smlabbne	r0, r2, r1, r0
     fdc:	00133101 	andseq	r3, r3, r1, lsl #2
     fe0:	012e2100 	teqeq	lr, r0, lsl #2
     fe4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	13491927 	movtne	r1, #39207	; 0x9927
     ff0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ff4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ff8:	00130119 	andseq	r0, r3, r9, lsl r1
     ffc:	00342200 	eorseq	r2, r4, r0, lsl #4
    1000:	0b3a0e03 	bleq	e84814 <__Stack_Size+0xe84414>
    1004:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1008:	00001702 	andeq	r1, r0, r2, lsl #14
    100c:	01828923 	orreq	r8, r2, r3, lsr #18
    1010:	31011101 	tstcc	r1, r1, lsl #2
    1014:	00130113 	andseq	r0, r3, r3, lsl r1
    1018:	828a2400 	addhi	r2, sl, #0, 8
    101c:	18020001 	stmdane	r2, {r0}
    1020:	00184291 	mulseq	r8, r1, r2
    1024:	82892500 	addhi	r2, r9, #0, 10
    1028:	01110101 	tsteq	r1, r1, lsl #2
    102c:	00001331 	andeq	r1, r0, r1, lsr r3
    1030:	3f012e26 	svccc	0x00012e26
    1034:	3a0e0319 	bcc	381ca0 <__Stack_Size+0x3818a0>
    1038:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    103c:	11134919 	tstne	r3, r9, lsl r9
    1040:	40061201 	andmi	r1, r6, r1, lsl #4
    1044:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1048:	01000000 	mrseq	r0, (UNDEF: 0)
    104c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1050:	0e030b13 	vmoveq.32	d3[0], r0
    1054:	17550e1b 	smmlane	r5, fp, lr, r0
    1058:	17100111 			; <UNDEFINED> instruction: 0x17100111
    105c:	24020000 	strcs	r0, [r2], #-0
    1060:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1064:	000e030b 	andeq	r0, lr, fp, lsl #6
    1068:	00160300 	andseq	r0, r6, r0, lsl #6
    106c:	0b3a0803 	bleq	e83080 <__Stack_Size+0xe82c80>
    1070:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1074:	16040000 	strne	r0, [r4], -r0
    1078:	3a0e0300 	bcc	381c80 <__Stack_Size+0x381880>
    107c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1080:	05000013 	streq	r0, [r0, #-19]
    1084:	13490035 	movtne	r0, #36917	; 0x9035
    1088:	04060000 	streq	r0, [r6], #-0
    108c:	3a0b0b01 	bcc	2c3c98 <__Stack_Size+0x2c3898>
    1090:	010b3b0b 	tsteq	fp, fp, lsl #22
    1094:	07000013 	smladeq	r0, r3, r0, r0
    1098:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    109c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    10a0:	03002808 	movweq	r2, #2056	; 0x808
    10a4:	000d1c08 	andeq	r1, sp, r8, lsl #24
    10a8:	01130900 	tsteq	r3, r0, lsl #18
    10ac:	0b3a0b0b 	bleq	e83ce0 <__Stack_Size+0xe838e0>
    10b0:	1301053b 	movwne	r0, #5435	; 0x153b
    10b4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    10b8:	3a080300 	bcc	201cc0 <__Stack_Size+0x2018c0>
    10bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c0:	000b3813 	andeq	r3, fp, r3, lsl r8
    10c4:	00160b00 	andseq	r0, r6, r0, lsl #22
    10c8:	0b3a0e03 	bleq	e848dc <__Stack_Size+0xe844dc>
    10cc:	1349053b 	movtne	r0, #38203	; 0x953b
    10d0:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    10d4:	03193f01 	tsteq	r9, #1, 30
    10d8:	3b0b3a0e 	blcc	2cf918 <__Stack_Size+0x2cf518>
    10dc:	1119270b 	tstne	r9, fp, lsl #14
    10e0:	40061201 	andmi	r1, r6, r1, lsl #4
    10e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10e8:	00001301 	andeq	r1, r0, r1, lsl #6
    10ec:	0300050d 	movweq	r0, #1293	; 0x50d
    10f0:	3b0b3a0e 	blcc	2cf930 <__Stack_Size+0x2cf530>
    10f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10f8:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    10fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1100:	0b3a0e03 	bleq	e84914 <__Stack_Size+0xe84514>
    1104:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	0f000019 	svceq	0x00000019
    1114:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1118:	0b3a0e03 	bleq	e8492c <__Stack_Size+0xe8452c>
    111c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1120:	01111349 	tsteq	r1, r9, asr #6
    1124:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1128:	00194297 	mulseq	r9, r7, r2
    112c:	00051000 	andeq	r1, r5, r0
    1130:	0b3a0e03 	bleq	e84944 <__Stack_Size+0xe84544>
    1134:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1138:	00001702 	andeq	r1, r0, r2, lsl #14
    113c:	03003411 	movweq	r3, #1041	; 0x411
    1140:	3b0b3a0e 	blcc	2cf980 <__Stack_Size+0x2cf580>
    1144:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1148:	00000017 	andeq	r0, r0, r7, lsl r0
    114c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1150:	030b130e 	movweq	r1, #45838	; 0xb30e
    1154:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1158:	10011117 	andne	r1, r1, r7, lsl r1
    115c:	02000017 	andeq	r0, r0, #23
    1160:	0b0b0024 	bleq	2c11f8 <__Stack_Size+0x2c0df8>
    1164:	0e030b3e 	vmoveq.16	d3[0], r0
    1168:	16030000 	strne	r0, [r3], -r0
    116c:	3a080300 	bcc	201d74 <__Stack_Size+0x201974>
    1170:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1174:	04000013 	streq	r0, [r0], #-19
    1178:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    117c:	0b3b0b3a 	bleq	ec3e6c <__Stack_Size+0xec3a6c>
    1180:	00001349 	andeq	r1, r0, r9, asr #6
    1184:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1188:	06000013 			; <UNDEFINED> instruction: 0x06000013
    118c:	0b0b0104 	bleq	2c15a4 <__Stack_Size+0x2c11a4>
    1190:	0b3b0b3a 	bleq	ec3e80 <__Stack_Size+0xec3a80>
    1194:	00001301 	andeq	r1, r0, r1, lsl #6
    1198:	03002807 	movweq	r2, #2055	; 0x807
    119c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    11a0:	01130800 	tsteq	r3, r0, lsl #16
    11a4:	0b3a0b0b 	bleq	e83dd8 <__Stack_Size+0xe839d8>
    11a8:	1301053b 	movwne	r0, #5435	; 0x153b
    11ac:	0d090000 	stceq	0, cr0, [r9, #-0]
    11b0:	3a080300 	bcc	201db8 <__Stack_Size+0x2019b8>
    11b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11bc:	000d0a00 	andeq	r0, sp, r0, lsl #20
    11c0:	0b3a0e03 	bleq	e849d4 <__Stack_Size+0xe845d4>
    11c4:	1349053b 	movtne	r0, #38203	; 0x953b
    11c8:	00000b38 	andeq	r0, r0, r8, lsr fp
    11cc:	0300160b 	movweq	r1, #1547	; 0x60b
    11d0:	3b0b3a0e 	blcc	2cfa10 <__Stack_Size+0x2cf610>
    11d4:	00134905 	andseq	r4, r3, r5, lsl #18
    11d8:	01010c00 	tsteq	r1, r0, lsl #24
    11dc:	13011349 	movwne	r1, #4937	; 0x1349
    11e0:	210d0000 	mrscs	r0, (UNDEF: 13)
    11e4:	2f134900 	svccs	0x00134900
    11e8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    11ec:	0b0b0113 	bleq	2c1640 <__Stack_Size+0x2c1240>
    11f0:	0b3b0b3a 	bleq	ec3ee0 <__Stack_Size+0xec3ae0>
    11f4:	00001301 	andeq	r1, r0, r1, lsl #6
    11f8:	03000d0f 	movweq	r0, #3343	; 0xd0f
    11fc:	3b0b3a0e 	blcc	2cfa3c <__Stack_Size+0x2cf63c>
    1200:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1204:	1000000b 	andne	r0, r0, fp
    1208:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    120c:	0b3a0e03 	bleq	e84a20 <__Stack_Size+0xe84620>
    1210:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1214:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1218:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    121c:	00130119 	andseq	r0, r3, r9, lsl r1
    1220:	00051100 	andeq	r1, r5, r0, lsl #2
    1224:	0b3a0e03 	bleq	e84a38 <__Stack_Size+0xe84638>
    1228:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    122c:	00001702 	andeq	r1, r0, r2, lsl #14
    1230:	01828912 	orreq	r8, r2, r2, lsl r9
    1234:	31011101 	tstcc	r1, r1, lsl #2
    1238:	00130113 	andseq	r0, r3, r3, lsl r1
    123c:	828a1300 	addhi	r1, sl, #0, 6
    1240:	18020001 	stmdane	r2, {r0}
    1244:	00184291 	mulseq	r8, r1, r2
    1248:	82891400 	addhi	r1, r9, #0, 8
    124c:	01110101 	tsteq	r1, r1, lsl #2
    1250:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1254:	15000013 	strne	r0, [r0, #-19]
    1258:	0b0b000f 	bleq	2c129c <__Stack_Size+0x2c0e9c>
    125c:	00001349 	andeq	r1, r0, r9, asr #6
    1260:	03000516 	movweq	r0, #1302	; 0x516
    1264:	3b0b3a0e 	blcc	2cfaa4 <__Stack_Size+0x2cf6a4>
    1268:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    126c:	17000018 	smladne	r0, r8, r0, r0
    1270:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1274:	0b3b0b3a 	bleq	ec3f64 <__Stack_Size+0xec3b64>
    1278:	17021349 	strne	r1, [r2, -r9, asr #6]
    127c:	34180000 	ldrcc	r0, [r8], #-0
    1280:	3a080300 	bcc	201e88 <__Stack_Size+0x201a88>
    1284:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1288:	00170213 	andseq	r0, r7, r3, lsl r2
    128c:	012e1900 	teqeq	lr, r0, lsl #18
    1290:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1294:	0b3b0b3a 	bleq	ec3f84 <__Stack_Size+0xec3b84>
    1298:	13491927 	movtne	r1, #39207	; 0x9927
    129c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    12a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    12a4:	00130119 	andseq	r0, r3, r9, lsl r1
    12a8:	012e1a00 	teqeq	lr, r0, lsl #20
    12ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	13491927 	movtne	r1, #39207	; 0x9927
    12b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    12bc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    12c0:	00130119 	andseq	r0, r3, r9, lsl r1
    12c4:	00051b00 	andeq	r1, r5, r0, lsl #22
    12c8:	0b3a0e03 	bleq	e84adc <__Stack_Size+0xe846dc>
    12cc:	1349053b 	movtne	r0, #38203	; 0x953b
    12d0:	00001702 	andeq	r1, r0, r2, lsl #14
    12d4:	0300051c 	movweq	r0, #1308	; 0x51c
    12d8:	3b0b3a0e 	blcc	2cfb18 <__Stack_Size+0x2cf718>
    12dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12e0:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    12e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    12f0:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    12f4:	03193f01 	tsteq	r9, #1, 30
    12f8:	3b0b3a0e 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    12fc:	11192705 	tstne	r9, r5, lsl #14
    1300:	40061201 	andmi	r1, r6, r1, lsl #4
    1304:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1308:	00001301 	andeq	r1, r0, r1, lsl #6
    130c:	0300341f 	movweq	r3, #1055	; 0x41f
    1310:	3b0b3a08 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    1314:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1318:	20000017 	andcs	r0, r0, r7, lsl r0
    131c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1320:	0b3a0e03 	bleq	e84b34 <__Stack_Size+0xe84734>
    1324:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1328:	0000193c 	andeq	r1, r0, ip, lsr r9
    132c:	49000521 	stmdbmi	r0, {r0, r5, r8, sl}
    1330:	00000013 	andeq	r0, r0, r3, lsl r0
    1334:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1338:	030b130e 	movweq	r1, #45838	; 0xb30e
    133c:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1340:	10011117 	andne	r1, r1, r7, lsl r1
    1344:	02000017 	andeq	r0, r0, #23
    1348:	0b0b0024 	bleq	2c13e0 <__Stack_Size+0x2c0fe0>
    134c:	0e030b3e 	vmoveq.16	d3[0], r0
    1350:	16030000 	strne	r0, [r3], -r0
    1354:	3a080300 	bcc	201f5c <__Stack_Size+0x201b5c>
    1358:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    135c:	04000013 	streq	r0, [r0], #-19
    1360:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1364:	0b3b0b3a 	bleq	ec4054 <__Stack_Size+0xec3c54>
    1368:	00001349 	andeq	r1, r0, r9, asr #6
    136c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1370:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1374:	13490026 	movtne	r0, #36902	; 0x9026
    1378:	04070000 	streq	r0, [r7], #-0
    137c:	3a0b0b01 	bcc	2c3f88 <__Stack_Size+0x2c3b88>
    1380:	010b3b0b 	tsteq	fp, fp, lsl #22
    1384:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1388:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    138c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1390:	03002809 	movweq	r2, #2057	; 0x809
    1394:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1398:	01130a00 	tsteq	r3, r0, lsl #20
    139c:	0b3a050b 	bleq	e827d0 <__Stack_Size+0xe823d0>
    13a0:	1301053b 	movwne	r0, #5435	; 0x153b
    13a4:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    13a8:	3a0e0300 	bcc	381fb0 <__Stack_Size+0x381bb0>
    13ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b0:	000b3813 	andeq	r3, fp, r3, lsl r8
    13b4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    13b8:	0b3a0e03 	bleq	e84bcc <__Stack_Size+0xe847cc>
    13bc:	1349053b 	movtne	r0, #38203	; 0x953b
    13c0:	00000538 	andeq	r0, r0, r8, lsr r5
    13c4:	03000d0d 	movweq	r0, #3341	; 0xd0d
    13c8:	3b0b3a08 	blcc	2cfbf0 <__Stack_Size+0x2cf7f0>
    13cc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    13d0:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    13d4:	13490101 	movtne	r0, #37121	; 0x9101
    13d8:	00001301 	andeq	r1, r0, r1, lsl #6
    13dc:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
    13e0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    13e4:	00161000 	andseq	r1, r6, r0
    13e8:	0b3a0e03 	bleq	e84bfc <__Stack_Size+0xe847fc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	13110000 	tstne	r1, #0
    13f4:	3a0b0b01 	bcc	2c4000 <__Stack_Size+0x2c3c00>
    13f8:	01053b0b 	tsteq	r5, fp, lsl #22
    13fc:	12000013 	andne	r0, r0, #19
    1400:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1404:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1408:	0b381349 	bleq	e06134 <__Stack_Size+0xe05d34>
    140c:	13130000 	tstne	r3, #0
    1410:	3a0b0b01 	bcc	2c401c <__Stack_Size+0x2c3c1c>
    1414:	010b3b0b 	tsteq	fp, fp, lsl #22
    1418:	14000013 	strne	r0, [r0], #-19
    141c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1420:	0b3b0b3a 	bleq	ec4110 <__Stack_Size+0xec3d10>
    1424:	0b381349 	bleq	e06150 <__Stack_Size+0xe05d50>
    1428:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    142c:	03193f01 	tsteq	r9, #1, 30
    1430:	3b0b3a0e 	blcc	2cfc70 <__Stack_Size+0x2cf870>
    1434:	1119270b 	tstne	r9, fp, lsl #14
    1438:	40061201 	andmi	r1, r6, r1, lsl #4
    143c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1440:	00001301 	andeq	r1, r0, r1, lsl #6
    1444:	03003416 	movweq	r3, #1046	; 0x416
    1448:	3b0b3a0e 	blcc	2cfc88 <__Stack_Size+0x2cf888>
    144c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1450:	17000017 	smladne	r0, r7, r0, r0
    1454:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1458:	0b3b0b3a 	bleq	ec4148 <__Stack_Size+0xec3d48>
    145c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1460:	05180000 	ldreq	r0, [r8, #-0]
    1464:	3a0e0300 	bcc	38206c <__Stack_Size+0x381c6c>
    1468:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    146c:	00180213 	andseq	r0, r8, r3, lsl r2
    1470:	000f1900 	andeq	r1, pc, r0, lsl #18
    1474:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1478:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    147c:	11000182 	smlabbne	r0, r2, r1, r0
    1480:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1484:	00001331 	andeq	r1, r0, r1, lsr r3
    1488:	0182891b 	orreq	r8, r2, fp, lsl r9
    148c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1490:	13311942 	teqne	r1, #1081344	; 0x108000
    1494:	8a1c0000 	bhi	70149c <__Stack_Size+0x70109c>
    1498:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    149c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    14a0:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    14a4:	03193f01 	tsteq	r9, #1, 30
    14a8:	3b0b3a0e 	blcc	2cfce8 <__Stack_Size+0x2cf8e8>
    14ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    14b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14b4:	97184006 	ldrls	r4, [r8, -r6]
    14b8:	13011942 	movwne	r1, #6466	; 0x1942
    14bc:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    14c0:	03193f00 	tsteq	r9, #0, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	00001942 	andeq	r1, r0, r2, asr #18
    14d8:	3f012e1f 	svccc	0x00012e1f
    14dc:	3a0e0319 	bcc	382148 <__Stack_Size+0x381d48>
    14e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14e4:	11134919 	tstne	r3, r9, lsl r9
    14e8:	40061201 	andmi	r1, r6, r1, lsl #4
    14ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14f0:	00001301 	andeq	r1, r0, r1, lsl #6
    14f4:	03000520 	movweq	r0, #1312	; 0x520
    14f8:	3b0b3a0e 	blcc	2cfd38 <__Stack_Size+0x2cf938>
    14fc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1500:	21000017 	tstcs	r0, r7, lsl r0
    1504:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1508:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    150c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1510:	34220000 	strtcc	r0, [r2], #-0
    1514:	3a080300 	bcc	20211c <__Stack_Size+0x201d1c>
    1518:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    151c:	00170213 	andseq	r0, r7, r3, lsl r2
    1520:	012e2300 	teqeq	lr, r0, lsl #6
    1524:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1528:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    152c:	01111927 	tsteq	r1, r7, lsr #18
    1530:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1534:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1538:	24000013 	strcs	r0, [r0], #-19
    153c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1540:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1544:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1548:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
    154c:	11000182 	smlabbne	r0, r2, r1, r0
    1550:	00133101 	andseq	r3, r3, r1, lsl #2
    1554:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1558:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    155c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1560:	01111927 	tsteq	r1, r7, lsr #18
    1564:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1568:	00194297 	mulseq	r9, r7, r2
    156c:	002e2700 	eoreq	r2, lr, r0, lsl #14
    1570:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1574:	0b3b0b3a 	bleq	ec4264 <__Stack_Size+0xec3e64>
    1578:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    157c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    1580:	03193f01 	tsteq	r9, #1, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	3c19270b 	ldccc	7, cr2, [r9], {11}
    158c:	00130119 	andseq	r0, r3, r9, lsl r1
    1590:	00052900 	andeq	r2, r5, r0, lsl #18
    1594:	00001349 	andeq	r1, r0, r9, asr #6
    1598:	3f002e2a 	svccc	0x00002e2a
    159c:	3a0e0319 	bcc	382208 <__Stack_Size+0x381e08>
    15a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15a4:	3c134919 	ldccc	9, cr4, [r3], {25}
    15a8:	00000019 	andeq	r0, r0, r9, lsl r0
    15ac:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    15b0:	030b130e 	movweq	r1, #45838	; 0xb30e
    15b4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    15b8:	10011117 	andne	r1, r1, r7, lsl r1
    15bc:	02000017 	andeq	r0, r0, #23
    15c0:	0b0b0024 	bleq	2c1658 <__Stack_Size+0x2c1258>
    15c4:	0e030b3e 	vmoveq.16	d3[0], r0
    15c8:	16030000 	strne	r0, [r3], -r0
    15cc:	3a080300 	bcc	2021d4 <__Stack_Size+0x201dd4>
    15d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15d4:	04000013 	streq	r0, [r0], #-19
    15d8:	13490026 	movtne	r0, #36902	; 0x9026
    15dc:	16050000 	strne	r0, [r5], -r0
    15e0:	3a0e0300 	bcc	3821e8 <__Stack_Size+0x381de8>
    15e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    15ec:	13490035 	movtne	r0, #36917	; 0x9035
    15f0:	04070000 	streq	r0, [r7], #-0
    15f4:	3a0b0b01 	bcc	2c4200 <__Stack_Size+0x2c3e00>
    15f8:	010b3b0b 	tsteq	fp, fp, lsl #22
    15fc:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1600:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1604:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1608:	03002809 	movweq	r2, #2057	; 0x809
    160c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1610:	01130a00 	tsteq	r3, r0, lsl #20
    1614:	0b3a0b0b 	bleq	e84248 <__Stack_Size+0xe83e48>
    1618:	1301053b 	movwne	r0, #5435	; 0x153b
    161c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1620:	3a080300 	bcc	202228 <__Stack_Size+0x201e28>
    1624:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1628:	000b3813 	andeq	r3, fp, r3, lsl r8
    162c:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1630:	0b3a0e03 	bleq	e84e44 <__Stack_Size+0xe84a44>
    1634:	1349053b 	movtne	r0, #38203	; 0x953b
    1638:	00000b38 	andeq	r0, r0, r8, lsr fp
    163c:	0300160d 	movweq	r1, #1549	; 0x60d
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	00134905 	andseq	r4, r3, r5, lsl #18
    1648:	01130e00 	tsteq	r3, r0, lsl #28
    164c:	0b3a0b0b 	bleq	e84280 <__Stack_Size+0xe83e80>
    1650:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1654:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 165c <__Stack_Size+0x125c>
    1658:	3a0e0300 	bcc	382260 <__Stack_Size+0x381e60>
    165c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1660:	000b3813 	andeq	r3, fp, r3, lsl r8
    1664:	002e1000 	eoreq	r1, lr, r0
    1668:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    166c:	0b3b0b3a 	bleq	ec435c <__Stack_Size+0xec3f5c>
    1670:	01111927 	tsteq	r1, r7, lsr #18
    1674:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1678:	00194297 	mulseq	r9, r7, r2
    167c:	012e1100 	teqeq	lr, r0, lsl #2
    1680:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1684:	0b3b0b3a 	bleq	ec4374 <__Stack_Size+0xec3f74>
    1688:	01111927 	tsteq	r1, r7, lsr #18
    168c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1690:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1694:	12000013 	andne	r0, r0, #19
    1698:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    169c:	0b3b0b3a 	bleq	ec438c <__Stack_Size+0xec3f8c>
    16a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    16a4:	05130000 	ldreq	r0, [r3, #-0]
    16a8:	3a0e0300 	bcc	3822b0 <__Stack_Size+0x381eb0>
    16ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    16b0:	00170213 	andseq	r0, r7, r3, lsl r2
    16b4:	00341400 	eorseq	r1, r4, r0, lsl #8
    16b8:	0b3a0e03 	bleq	e84ecc <__Stack_Size+0xe84acc>
    16bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    16c0:	00001702 	andeq	r1, r0, r2, lsl #14
    16c4:	3f012e15 	svccc	0x00012e15
    16c8:	3a0e0319 	bcc	382334 <__Stack_Size+0x381f34>
    16cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16d0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    16d4:	97184006 	ldrls	r4, [r8, -r6]
    16d8:	13011942 	movwne	r1, #6466	; 0x1942
    16dc:	05160000 	ldreq	r0, [r6, #-0]
    16e0:	3a0e0300 	bcc	3822e8 <__Stack_Size+0x381ee8>
    16e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16e8:	00180213 	andseq	r0, r8, r3, lsl r2
    16ec:	00051700 	andeq	r1, r5, r0, lsl #14
    16f0:	0b3a0e03 	bleq	e84f04 <__Stack_Size+0xe84b04>
    16f4:	1349053b 	movtne	r0, #38203	; 0x953b
    16f8:	00001702 	andeq	r1, r0, r2, lsl #14
    16fc:	03003418 	movweq	r3, #1048	; 0x418
    1700:	3b0b3a0e 	blcc	2cff40 <__Stack_Size+0x2cfb40>
    1704:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1708:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    170c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1710:	0b3a0e03 	bleq	e84f24 <__Stack_Size+0xe84b24>
    1714:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1718:	01111349 	tsteq	r1, r9, asr #6
    171c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1720:	00194297 	mulseq	r9, r7, r2
    1724:	00341a00 	eorseq	r1, r4, r0, lsl #20
    1728:	0b3a0803 	bleq	e8373c <__Stack_Size+0xe8333c>
    172c:	1349053b 	movtne	r0, #38203	; 0x953b
    1730:	00001702 	andeq	r1, r0, r2, lsl #14
    1734:	0b000f1b 	bleq	53a8 <__Stack_Size+0x4fa8>
    1738:	0013490b 	andseq	r4, r3, fp, lsl #18
    173c:	012e1c00 	teqeq	lr, r0, lsl #24
    1740:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1744:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1748:	13491927 	movtne	r1, #39207	; 0x9927
    174c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1750:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1754:	00130119 	andseq	r0, r3, r9, lsl r1
    1758:	012e1d00 	teqeq	lr, r0, lsl #26
    175c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	13491927 	movtne	r1, #39207	; 0x9927
    1768:	06120111 			; <UNDEFINED> instruction: 0x06120111
    176c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1770:	00130119 	andseq	r0, r3, r9, lsl r1
    1774:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1778:	0b3a0e03 	bleq	e84f8c <__Stack_Size+0xe84b8c>
    177c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1780:	00001802 	andeq	r1, r0, r2, lsl #16
    1784:	0182891f 	orreq	r8, r2, pc, lsl r9
    1788:	31011101 	tstcc	r1, r1, lsl #2
    178c:	00130113 	andseq	r0, r3, r3, lsl r1
    1790:	828a2000 	addhi	r2, sl, #0
    1794:	18020001 	stmdane	r2, {r0}
    1798:	00184291 	mulseq	r8, r1, r2
    179c:	82892100 	addhi	r2, r9, #0, 2
    17a0:	01110101 	tsteq	r1, r1, lsl #2
    17a4:	00001331 	andeq	r1, r0, r1, lsr r3
    17a8:	3f002e22 	svccc	0x00002e22
    17ac:	3a0e0319 	bcc	382418 <__Stack_Size+0x382018>
    17b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    17b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    17b8:	97184006 	ldrls	r4, [r8, -r6]
    17bc:	00001942 	andeq	r1, r0, r2, asr #18
    17c0:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
    17c4:	00130113 	andseq	r0, r3, r3, lsl r1
    17c8:	00212400 	eoreq	r2, r1, r0, lsl #8
    17cc:	0b2f1349 	bleq	bc64f8 <__Stack_Size+0xbc60f8>
    17d0:	01000000 	mrseq	r0, (UNDEF: 0)
    17d4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    17d8:	0e030b13 	vmoveq.32	d3[0], r0
    17dc:	17550e1b 	smmlane	r5, fp, lr, r0
    17e0:	17100111 			; <UNDEFINED> instruction: 0x17100111
    17e4:	24020000 	strcs	r0, [r2], #-0
    17e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    17ec:	000e030b 	andeq	r0, lr, fp, lsl #6
    17f0:	00160300 	andseq	r0, r6, r0, lsl #6
    17f4:	0b3a0803 	bleq	e83808 <__Stack_Size+0xe83408>
    17f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17fc:	16040000 	strne	r0, [r4], -r0
    1800:	3a0e0300 	bcc	382408 <__Stack_Size+0x382008>
    1804:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1808:	05000013 	streq	r0, [r0, #-19]
    180c:	13490035 	movtne	r0, #36917	; 0x9035
    1810:	04060000 	streq	r0, [r6], #-0
    1814:	3a0b0b01 	bcc	2c4420 <__Stack_Size+0x2c4020>
    1818:	010b3b0b 	tsteq	fp, fp, lsl #22
    181c:	07000013 	smladeq	r0, r3, r0, r0
    1820:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1824:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1828:	03002808 	movweq	r2, #2056	; 0x808
    182c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1830:	01130900 	tsteq	r3, r0, lsl #18
    1834:	0b3a0b0b 	bleq	e84468 <__Stack_Size+0xe84068>
    1838:	1301053b 	movwne	r0, #5435	; 0x153b
    183c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1840:	3a080300 	bcc	202448 <__Stack_Size+0x202048>
    1844:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1848:	000b3813 	andeq	r3, fp, r3, lsl r8
    184c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1850:	0b3a0e03 	bleq	e85064 <__Stack_Size+0xe84c64>
    1854:	1349053b 	movtne	r0, #38203	; 0x953b
    1858:	00000b38 	andeq	r0, r0, r8, lsr fp
    185c:	0300160c 	movweq	r1, #1548	; 0x60c
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	00134905 	andseq	r4, r3, r5, lsl #18
    1868:	01130d00 	tsteq	r3, r0, lsl #26
    186c:	0b3a0b0b 	bleq	e844a0 <__Stack_Size+0xe840a0>
    1870:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1874:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1878:	3a0e0300 	bcc	382480 <__Stack_Size+0x382080>
    187c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1880:	000b3813 	andeq	r3, fp, r3, lsl r8
    1884:	012e0f00 	teqeq	lr, r0, lsl #30
    1888:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    188c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1890:	0b201927 	bleq	807d34 <__Stack_Size+0x807934>
    1894:	00001301 	andeq	r1, r0, r1, lsl #6
    1898:	03000510 	movweq	r0, #1296	; 0x510
    189c:	3b0b3a0e 	blcc	2d00dc <__Stack_Size+0x2cfcdc>
    18a0:	00134905 	andseq	r4, r3, r5, lsl #18
    18a4:	00341100 	eorseq	r1, r4, r0, lsl #2
    18a8:	0b3a0e03 	bleq	e850bc <__Stack_Size+0xe84cbc>
    18ac:	1349053b 	movtne	r0, #38203	; 0x953b
    18b0:	0f120000 	svceq	0x00120000
    18b4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    18b8:	13000013 	movwne	r0, #19
    18bc:	0e03012e 	adfeqsp	f0, f3, #0.5
    18c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18c4:	01111927 	tsteq	r1, r7, lsr #18
    18c8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    18cc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    18d0:	14000013 	strne	r0, [r0], #-19
    18d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18dc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    18e0:	05150000 	ldreq	r0, [r5, #-0]
    18e4:	3a0e0300 	bcc	3824ec <__Stack_Size+0x3820ec>
    18e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18ec:	00170213 	andseq	r0, r7, r3, lsl r2
    18f0:	00341600 	eorseq	r1, r4, r0, lsl #12
    18f4:	0b3a0e03 	bleq	e85108 <__Stack_Size+0xe84d08>
    18f8:	1349053b 	movtne	r0, #38203	; 0x953b
    18fc:	00001702 	andeq	r1, r0, r2, lsl #14
    1900:	03003417 	movweq	r3, #1047	; 0x417
    1904:	3b0b3a08 	blcc	2d012c <__Stack_Size+0x2cfd2c>
    1908:	02134905 	andseq	r4, r3, #81920	; 0x14000
    190c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    1910:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1914:	0b3a0e03 	bleq	e85128 <__Stack_Size+0xe84d28>
    1918:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    191c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1920:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1924:	00130119 	andseq	r0, r3, r9, lsl r1
    1928:	00051900 	andeq	r1, r5, r0, lsl #18
    192c:	0b3a0e03 	bleq	e85140 <__Stack_Size+0xe84d40>
    1930:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1934:	00001702 	andeq	r1, r0, r2, lsl #14
    1938:	0182891a 	orreq	r8, r2, sl, lsl r9
    193c:	31011101 	tstcc	r1, r1, lsl #2
    1940:	00130113 	andseq	r0, r3, r3, lsl r1
    1944:	828a1b00 	addhi	r1, sl, #0, 22
    1948:	18020001 	stmdane	r2, {r0}
    194c:	00184291 	mulseq	r8, r1, r2
    1950:	82891c00 	addhi	r1, r9, #0, 24
    1954:	01110101 	tsteq	r1, r1, lsl #2
    1958:	31194295 			; <UNDEFINED> instruction: 0x31194295
    195c:	00130113 	andseq	r0, r3, r3, lsl r1
    1960:	82891d00 	addhi	r1, r9, #0, 26
    1964:	01110101 	tsteq	r1, r1, lsl #2
    1968:	31194295 			; <UNDEFINED> instruction: 0x31194295
    196c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1970:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1974:	0b3b0b3a 	bleq	ec4664 <__Stack_Size+0xec4264>
    1978:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    197c:	341f0000 	ldrcc	r0, [pc], #-0	; 1984 <__Stack_Size+0x1584>
    1980:	3a0e0300 	bcc	382588 <__Stack_Size+0x382188>
    1984:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1988:	00170213 	andseq	r0, r7, r3, lsl r2
    198c:	012e2000 	teqeq	lr, r0
    1990:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1994:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1998:	01111927 	tsteq	r1, r7, lsr #18
    199c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    19a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    19a4:	21000013 	tstcs	r0, r3, lsl r0
    19a8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    19ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19b0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    19b4:	05220000 	streq	r0, [r2, #-0]!
    19b8:	02133100 	andseq	r3, r3, #0, 2
    19bc:	23000017 	movwcs	r0, #23
    19c0:	13310005 	teqne	r1, #5
    19c4:	00001802 	andeq	r1, r0, r2, lsl #16
    19c8:	11010b24 	tstne	r1, r4, lsr #22
    19cc:	00061201 	andeq	r1, r6, r1, lsl #4
    19d0:	00342500 	eorseq	r2, r4, r0, lsl #10
    19d4:	17021331 	smladxne	r2, r1, r3, r1
    19d8:	1d260000 	stcne	0, cr0, [r6, #-0]
    19dc:	11133101 	tstne	r3, r1, lsl #2
    19e0:	58061201 	stmdapl	r6, {r0, r9, ip}
    19e4:	0105590b 	tsteq	r5, fp, lsl #18
    19e8:	27000013 	smladcs	r0, r3, r0, r0
    19ec:	00018289 	andeq	r8, r1, r9, lsl #5
    19f0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    19f4:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    19f8:	11010182 	smlabbne	r1, r2, r1, r0
    19fc:	00133101 	andseq	r3, r3, r1, lsl #2
    1a00:	012e2900 	teqeq	lr, r0, lsl #18
    1a04:	01111331 	tsteq	r1, r1, lsr r3
    1a08:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a0c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a10:	2a000013 	bcs	1a64 <__Stack_Size+0x1664>
    1a14:	0e03012e 	adfeqsp	f0, f3, #0.5
    1a18:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a1c:	0b201927 	bleq	807ec0 <__Stack_Size+0x807ac0>
    1a20:	00001301 	andeq	r1, r0, r1, lsl #6
    1a24:	0300342b 	movweq	r3, #1067	; 0x42b
    1a28:	3b0b3a08 	blcc	2d0250 <__Stack_Size+0x2cfe50>
    1a2c:	00134905 	andseq	r4, r3, r5, lsl #18
    1a30:	011d2c00 	tsteq	sp, r0, lsl #24
    1a34:	01521331 	cmpeq	r2, r1, lsr r3
    1a38:	0b581755 	bleq	1607794 <__Stack_Size+0x1607394>
    1a3c:	13010559 	movwne	r0, #5465	; 0x1559
    1a40:	0b2d0000 	bleq	b41a48 <__Stack_Size+0xb41648>
    1a44:	00175501 	andseq	r5, r7, r1, lsl #10
    1a48:	012e2e00 	teqeq	lr, r0, lsl #28
    1a4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a54:	13491927 	movtne	r1, #39207	; 0x9927
    1a58:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1a5c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1a60:	00130119 	andseq	r0, r3, r9, lsl r1
    1a64:	012e2f00 	teqeq	lr, r0, lsl #30
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	00001301 	andeq	r1, r0, r1, lsl #6
    1a78:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
    1a7c:	31000013 	tstcc	r0, r3, lsl r0
    1a80:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a84:	0b3a0e03 	bleq	e85298 <__Stack_Size+0xe84e98>
    1a88:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a8c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1a90:	01110100 	tsteq	r1, r0, lsl #2
    1a94:	0b130e25 	bleq	4c5330 <__Stack_Size+0x4c4f30>
    1a98:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1a9c:	01111755 	tsteq	r1, r5, asr r7
    1aa0:	00001710 	andeq	r1, r0, r0, lsl r7
    1aa4:	0b002402 	bleq	aab4 <__Stack_Size+0xa6b4>
    1aa8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1aac:	0300000e 	movweq	r0, #14
    1ab0:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1ab4:	0b3b0b3a 	bleq	ec47a4 <__Stack_Size+0xec43a4>
    1ab8:	00001349 	andeq	r1, r0, r9, asr #6
    1abc:	03001604 	movweq	r1, #1540	; 0x604
    1ac0:	3b0b3a0e 	blcc	2d0300 <__Stack_Size+0x2cff00>
    1ac4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ac8:	00350500 	eorseq	r0, r5, r0, lsl #10
    1acc:	00001349 	andeq	r1, r0, r9, asr #6
    1ad0:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    1ad4:	07000013 	smladeq	r0, r3, r0, r0
    1ad8:	0b0b0104 	bleq	2c1ef0 <__Stack_Size+0x2c1af0>
    1adc:	0b3b0b3a 	bleq	ec47cc <__Stack_Size+0xec43cc>
    1ae0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ae4:	03002808 	movweq	r2, #2056	; 0x808
    1ae8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1aec:	00280900 	eoreq	r0, r8, r0, lsl #18
    1af0:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1af4:	130a0000 	movwne	r0, #40960	; 0xa000
    1af8:	3a0b0b01 	bcc	2c4704 <__Stack_Size+0x2c4304>
    1afc:	01053b0b 	tsteq	r5, fp, lsl #22
    1b00:	0b000013 	bleq	1b54 <__Stack_Size+0x1754>
    1b04:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b0c:	0b381349 	bleq	e06838 <__Stack_Size+0xe06438>
    1b10:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1b14:	3a080300 	bcc	20271c <__Stack_Size+0x20231c>
    1b18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b1c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1b20:	00160d00 	andseq	r0, r6, r0, lsl #26
    1b24:	0b3a0e03 	bleq	e85338 <__Stack_Size+0xe84f38>
    1b28:	1349053b 	movtne	r0, #38203	; 0x953b
    1b2c:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    1b30:	03193f01 	tsteq	r9, #1, 30
    1b34:	3b0b3a0e 	blcc	2d0374 <__Stack_Size+0x2cff74>
    1b38:	1119270b 	tstne	r9, fp, lsl #14
    1b3c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b44:	00001301 	andeq	r1, r0, r1, lsl #6
    1b48:	0300050f 	movweq	r0, #1295	; 0x50f
    1b4c:	3b0b3a0e 	blcc	2d038c <__Stack_Size+0x2cff8c>
    1b50:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b54:	10000018 	andne	r0, r0, r8, lsl r0
    1b58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1b5c:	0b3b0b3a 	bleq	ec484c <__Stack_Size+0xec444c>
    1b60:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b64:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    1b68:	03193f00 	tsteq	r9, #0, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	3f012e12 	svccc	0x00012e12
    1b84:	3a0e0319 	bcc	3827f0 <__Stack_Size+0x3823f0>
    1b88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b8c:	11134919 	tstne	r3, r9, lsl r9
    1b90:	40061201 	andmi	r1, r6, r1, lsl #4
    1b94:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b98:	34130000 	ldrcc	r0, [r3], #-0
    1b9c:	3a0e0300 	bcc	3827a4 <__Stack_Size+0x3823a4>
    1ba0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ba4:	00170213 	andseq	r0, r7, r3, lsl r2
    1ba8:	00341400 	eorseq	r1, r4, r0, lsl #8
    1bac:	0b3a0803 	bleq	e83bc0 <__Stack_Size+0xe837c0>
    1bb0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bb4:	00001702 	andeq	r1, r0, r2, lsl #14
    1bb8:	01110100 	tsteq	r1, r0, lsl #2
    1bbc:	0b130e25 	bleq	4c5458 <__Stack_Size+0x4c5058>
    1bc0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1bc4:	01111755 	tsteq	r1, r5, asr r7
    1bc8:	00001710 	andeq	r1, r0, r0, lsl r7
    1bcc:	0b002402 	bleq	abdc <__Stack_Size+0xa7dc>
    1bd0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bd4:	0300000e 	movweq	r0, #14
    1bd8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1bdc:	0b3b0b3a 	bleq	ec48cc <__Stack_Size+0xec44cc>
    1be0:	00001349 	andeq	r1, r0, r9, asr #6
    1be4:	03001604 	movweq	r1, #1540	; 0x604
    1be8:	3b0b3a0e 	blcc	2d0428 <__Stack_Size+0x2d0028>
    1bec:	0013490b 	andseq	r4, r3, fp, lsl #18
    1bf0:	00350500 	eorseq	r0, r5, r0, lsl #10
    1bf4:	00001349 	andeq	r1, r0, r9, asr #6
    1bf8:	0b010406 	bleq	42c18 <__Stack_Size+0x42818>
    1bfc:	3b0b3a0b 	blcc	2d0430 <__Stack_Size+0x2d0030>
    1c00:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c04:	00280700 	eoreq	r0, r8, r0, lsl #14
    1c08:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1c0c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1c10:	1c080300 	stcne	3, cr0, [r8], {-0}
    1c14:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1c18:	0b0b0113 	bleq	2c206c <__Stack_Size+0x2c1c6c>
    1c1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c20:	00001301 	andeq	r1, r0, r1, lsl #6
    1c24:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1c28:	3b0b3a08 	blcc	2d0450 <__Stack_Size+0x2d0050>
    1c2c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1c30:	0b00000b 	bleq	1c64 <__Stack_Size+0x1864>
    1c34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c3c:	0b381349 	bleq	e06968 <__Stack_Size+0xe06568>
    1c40:	160c0000 	strne	r0, [ip], -r0
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1c50:	0b0b0113 	bleq	2c20a4 <__Stack_Size+0x2c1ca4>
    1c54:	0b3b0b3a 	bleq	ec4944 <__Stack_Size+0xec4544>
    1c58:	00001301 	andeq	r1, r0, r1, lsl #6
    1c5c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1c60:	3b0b3a0e 	blcc	2d04a0 <__Stack_Size+0x2d00a0>
    1c64:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1c68:	0f00000b 	svceq	0x0000000b
    1c6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1c70:	0b3a0e03 	bleq	e85484 <__Stack_Size+0xe85084>
    1c74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1c78:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c80:	00130119 	andseq	r0, r3, r9, lsl r1
    1c84:	00051000 	andeq	r1, r5, r0
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c90:	00001702 	andeq	r1, r0, r2, lsl #14
    1c94:	01828911 	orreq	r8, r2, r1, lsl r9
    1c98:	31011101 	tstcc	r1, r1, lsl #2
    1c9c:	00130113 	andseq	r0, r3, r3, lsl r1
    1ca0:	828a1200 	addhi	r1, sl, #0, 4
    1ca4:	18020001 	stmdane	r2, {r0}
    1ca8:	00184291 	mulseq	r8, r1, r2
    1cac:	82891300 	addhi	r1, r9, #0, 6
    1cb0:	01110101 	tsteq	r1, r1, lsl #2
    1cb4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1cb8:	00130113 	andseq	r0, r3, r3, lsl r1
    1cbc:	82891400 	addhi	r1, r9, #0, 8
    1cc0:	01110101 	tsteq	r1, r1, lsl #2
    1cc4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1cc8:	15000013 	strne	r0, [r0, #-19]
    1ccc:	0b0b000f 	bleq	2c1d10 <__Stack_Size+0x2c1910>
    1cd0:	00001349 	andeq	r1, r0, r9, asr #6
    1cd4:	03003416 	movweq	r3, #1046	; 0x416
    1cd8:	3b0b3a0e 	blcc	2d0518 <__Stack_Size+0x2d0118>
    1cdc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ce0:	17000017 	smladne	r0, r7, r0, r0
    1ce4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
    1cf4:	11010182 	smlabbne	r1, r2, r1, r0
    1cf8:	00133101 	andseq	r3, r3, r1, lsl #2
    1cfc:	00051900 	andeq	r1, r5, r0, lsl #18
    1d00:	0b3a0e03 	bleq	e85514 <__Stack_Size+0xe85114>
    1d04:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d08:	00001802 	andeq	r1, r0, r2, lsl #16
    1d0c:	0300341a 	movweq	r3, #1050	; 0x41a
    1d10:	3b0b3a0e 	blcc	2d0550 <__Stack_Size+0x2d0150>
    1d14:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d18:	1b000017 	blne	1d7c <__Stack_Size+0x197c>
    1d1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d20:	0b3a0e03 	bleq	e85534 <__Stack_Size+0xe85134>
    1d24:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d28:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d2c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d30:	00130119 	andseq	r0, r3, r9, lsl r1
    1d34:	00051c00 	andeq	r1, r5, r0, lsl #24
    1d38:	0b3a0e03 	bleq	e8554c <__Stack_Size+0xe8514c>
    1d3c:	1349053b 	movtne	r0, #38203	; 0x953b
    1d40:	00001802 	andeq	r1, r0, r2, lsl #16
    1d44:	0300051d 	movweq	r0, #1309	; 0x51d
    1d48:	3b0b3a0e 	blcc	2d0588 <__Stack_Size+0x2d0188>
    1d4c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d50:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    1d54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d58:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d60:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1d64:	03193f01 	tsteq	r9, #1, 30
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1d70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1d74:	97184006 	ldrls	r4, [r8, -r6]
    1d78:	13011942 	movwne	r1, #6466	; 0x1942
    1d7c:	34200000 	strtcc	r0, [r0], #-0
    1d80:	3a0e0300 	bcc	382988 <__Stack_Size+0x382588>
    1d84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d88:	21000013 	tstcs	r0, r3, lsl r0
    1d8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d90:	0b3a0e03 	bleq	e855a4 <__Stack_Size+0xe851a4>
    1d94:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d98:	1301193c 	movwne	r1, #6460	; 0x193c
    1d9c:	05220000 	streq	r0, [r2, #-0]!
    1da0:	00134900 	andseq	r4, r3, r0, lsl #18
    1da4:	11010000 	mrsne	r0, (UNDEF: 1)
    1da8:	11061000 	mrsne	r1, (UNDEF: 6)
    1dac:	03011201 	movweq	r1, #4609	; 0x1201
    1db0:	25081b08 	strcs	r1, [r8, #-2824]	; 0xb08
    1db4:	00051308 	andeq	r1, r5, r8, lsl #6
    1db8:	11010000 	mrsne	r0, (UNDEF: 1)
    1dbc:	130e2501 	movwne	r2, #58625	; 0xe501
    1dc0:	1b0e030b 	blne	3829f4 <__Stack_Size+0x3825f4>
    1dc4:	1117550e 	tstne	r7, lr, lsl #10
    1dc8:	00171001 	andseq	r1, r7, r1
    1dcc:	012e0200 	teqeq	lr, r0, lsl #4
    1dd0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1dd4:	0b3b0b3a 	bleq	ec4ac4 <__Stack_Size+0xec46c4>
    1dd8:	01111927 	tsteq	r1, r7, lsr #18
    1ddc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1de0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1de4:	03000013 	movweq	r0, #19
    1de8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1dec:	0b3b0b3a 	bleq	ec4adc <__Stack_Size+0xec46dc>
    1df0:	00001349 	andeq	r1, r0, r9, asr #6
    1df4:	03003404 	movweq	r3, #1028	; 0x404
    1df8:	3b0b3a0e 	blcc	2d0638 <__Stack_Size+0x2d0238>
    1dfc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e00:	05000017 	streq	r0, [r0, #-23]
    1e04:	00018289 	andeq	r8, r1, r9, lsl #5
    1e08:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1e0c:	0f060000 	svceq	0x00060000
    1e10:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e14:	07000013 	smladeq	r0, r3, r0, r0
    1e18:	0b0b0024 	bleq	2c1eb0 <__Stack_Size+0x2c1ab0>
    1e1c:	0e030b3e 	vmoveq.16	d3[0], r0
    1e20:	34080000 	strcc	r0, [r8], #-0
    1e24:	3a0e0300 	bcc	382a2c <__Stack_Size+0x38262c>
    1e28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e2c:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1e30:	09000019 	stmdbeq	r0, {r0, r3, r4}
    1e34:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e38:	0b3b0b3a 	bleq	ec4b28 <__Stack_Size+0xec4728>
    1e3c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e40:	010a0000 	mrseq	r0, (UNDEF: 10)
    1e44:	01134901 	tsteq	r3, r1, lsl #18
    1e48:	0b000013 	bleq	1e9c <__Stack_Size+0x1a9c>
    1e4c:	13490021 	movtne	r0, #36897	; 0x9021
    1e50:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1e54:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    1e58:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    1e5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1e68:	00001802 	andeq	r1, r0, r2, lsl #16
    1e6c:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    1e70:	0f000013 	svceq	0x00000013
    1e74:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1e78:	0b3a0e03 	bleq	e8568c <__Stack_Size+0xe8528c>
    1e7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1e80:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1e84:	24100000 	ldrcs	r0, [r0], #-0
    1e88:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1e8c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e90:	11010000 	mrsne	r0, (UNDEF: 1)
    1e94:	130e2501 	movwne	r2, #58625	; 0xe501
    1e98:	1b0e030b 	blne	382acc <__Stack_Size+0x3826cc>
    1e9c:	1117550e 	tstne	r7, lr, lsl #10
    1ea0:	00171001 	andseq	r1, r7, r1
    1ea4:	00240200 	eoreq	r0, r4, r0, lsl #4
    1ea8:	0b3e0b0b 	bleq	f84adc <__Stack_Size+0xf846dc>
    1eac:	00000e03 	andeq	r0, r0, r3, lsl #28
    1eb0:	03001603 	movweq	r1, #1539	; 0x603
    1eb4:	3b0b3a08 	blcc	2d06dc <__Stack_Size+0x2d02dc>
    1eb8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ebc:	000f0400 	andeq	r0, pc, r0, lsl #8
    1ec0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1ec4:	04050000 	streq	r0, [r5], #-0
    1ec8:	0b0e0301 	bleq	382ad4 <__Stack_Size+0x3826d4>
    1ecc:	3b0b3a0b 	blcc	2d0700 <__Stack_Size+0x2d0300>
    1ed0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1ed4:	00280600 	eoreq	r0, r8, r0, lsl #12
    1ed8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1edc:	16070000 	strne	r0, [r7], -r0
    1ee0:	3a0e0300 	bcc	382ae8 <__Stack_Size+0x3826e8>
    1ee4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ee8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1eec:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1ef0:	0b3a0b0b 	bleq	e84b24 <__Stack_Size+0xe84724>
    1ef4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ef8:	0d090000 	stceq	0, cr0, [r9, #-0]
    1efc:	3a0e0300 	bcc	382b04 <__Stack_Size+0x382704>
    1f00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f04:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f08:	01150a00 	tsteq	r5, r0, lsl #20
    1f0c:	13491927 	movtne	r1, #39207	; 0x9927
    1f10:	00001301 	andeq	r1, r0, r1, lsl #6
    1f14:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
    1f18:	0c000013 	stceq	0, cr0, [r0], {19}
    1f1c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    1f20:	0b3a0b0b 	bleq	e84b54 <__Stack_Size+0xe84754>
    1f24:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f28:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    1f2c:	3a080300 	bcc	202b34 <__Stack_Size+0x202734>
    1f30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f34:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f38:	01170e00 	tsteq	r7, r0, lsl #28
    1f3c:	0b3a0b0b 	bleq	e84b70 <__Stack_Size+0xe84770>
    1f40:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f44:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1f4c <__Stack_Size+0x1b4c>
    1f48:	3a080300 	bcc	202b50 <__Stack_Size+0x202750>
    1f4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f50:	10000013 	andne	r0, r0, r3, lsl r0
    1f54:	19270015 	stmdbne	r7!, {r0, r2, r4}
    1f58:	0f110000 	svceq	0x00110000
    1f5c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1f60:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1f64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1f68:	0b3b0b3a 	bleq	ec4c58 <__Stack_Size+0xec4858>
    1f6c:	01111927 	tsteq	r1, r7, lsr #18
    1f70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1f74:	34130000 	ldrcc	r0, [r3], #-0
    1f78:	3a0e0300 	bcc	382b80 <__Stack_Size+0x382780>
    1f7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f80:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1f84:	14000019 	strne	r0, [r0], #-25
    1f88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1f8c:	0b3b0b3a 	bleq	ec4c7c <__Stack_Size+0xec487c>
    1f90:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1f94:	00001802 	andeq	r1, r0, r2, lsl #16
    1f98:	01110100 	tsteq	r1, r0, lsl #2
    1f9c:	0b130e25 	bleq	4c5838 <__Stack_Size+0x4c5438>
    1fa0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1fa4:	01111755 	tsteq	r1, r5, asr r7
    1fa8:	00001710 	andeq	r1, r0, r0, lsl r7
    1fac:	0b002402 	bleq	afbc <__Stack_Size+0xabbc>
    1fb0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1fb4:	0300000e 	movweq	r0, #14
    1fb8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1fbc:	0b3b0b3a 	bleq	ec4cac <__Stack_Size+0xec48ac>
    1fc0:	00001349 	andeq	r1, r0, r9, asr #6
    1fc4:	0b010404 	bleq	42fdc <__Stack_Size+0x42bdc>
    1fc8:	3b0b3a0b 	blcc	2d07fc <__Stack_Size+0x2d03fc>
    1fcc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fd0:	00280500 	eoreq	r0, r8, r0, lsl #10
    1fd4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1fd8:	16060000 	strne	r0, [r6], -r0
    1fdc:	3a0e0300 	bcc	382be4 <__Stack_Size+0x3827e4>
    1fe0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fe4:	07000013 	smladeq	r0, r3, r0, r0
    1fe8:	0e030104 	adfeqs	f0, f3, f4
    1fec:	0b3a0b0b 	bleq	e84c20 <__Stack_Size+0xe84820>
    1ff0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ff4:	13080000 	movwne	r0, #32768	; 0x8000
    1ff8:	0b0e0301 	bleq	382c04 <__Stack_Size+0x382804>
    1ffc:	3b0b3a0b 	blcc	2d0830 <__Stack_Size+0x2d0430>
    2000:	0013010b 	andseq	r0, r3, fp, lsl #2
    2004:	000d0900 	andeq	r0, sp, r0, lsl #18
    2008:	0b3a0e03 	bleq	e8581c <__Stack_Size+0xe8541c>
    200c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2010:	00000b38 	andeq	r0, r0, r8, lsr fp
    2014:	0b000f0a 	bleq	5c44 <__Stack_Size+0x5844>
    2018:	0013490b 	andseq	r4, r3, fp, lsl #18
    201c:	01150b00 	tsteq	r5, r0, lsl #22
    2020:	13491927 	movtne	r1, #39207	; 0x9927
    2024:	00001301 	andeq	r1, r0, r1, lsl #6
    2028:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    202c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    2030:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    2034:	0b3a0b0b 	bleq	e84c68 <__Stack_Size+0xe84868>
    2038:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    203c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    2040:	3a080300 	bcc	202c48 <__Stack_Size+0x202848>
    2044:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2048:	000b3813 	andeq	r3, fp, r3, lsl r8
    204c:	01170f00 	tsteq	r7, r0, lsl #30
    2050:	0b3a0b0b 	bleq	e84c84 <__Stack_Size+0xe84884>
    2054:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2058:	0d100000 	ldceq	0, cr0, [r0, #-0]
    205c:	3a080300 	bcc	202c64 <__Stack_Size+0x202864>
    2060:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2064:	11000013 	tstne	r0, r3, lsl r0
    2068:	19270015 	stmdbne	r7!, {r0, r2, r4}
    206c:	0f120000 	svceq	0x00120000
    2070:	000b0b00 	andeq	r0, fp, r0, lsl #22
    2074:	012e1300 	teqeq	lr, r0, lsl #6
    2078:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    207c:	0b3b0b3a 	bleq	ec4d6c <__Stack_Size+0xec496c>
    2080:	13491927 	movtne	r1, #39207	; 0x9927
    2084:	13010b20 	movwne	r0, #6944	; 0x1b20
    2088:	34140000 	ldrcc	r0, [r4], #-0
    208c:	3a080300 	bcc	202c94 <__Stack_Size+0x202894>
    2090:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2094:	15000013 	strne	r0, [r0, #-19]
    2098:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    20a4:	01111349 	tsteq	r1, r9, asr #6
    20a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20ac:	01194296 			; <UNDEFINED> instruction: 0x01194296
    20b0:	16000013 			; <UNDEFINED> instruction: 0x16000013
    20b4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b170000 	bleq	5c20c8 <__Stack_Size+0x5c1cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	00130106 	andseq	r0, r3, r6, lsl #2
    20cc:	00341800 	eorseq	r1, r4, r0, lsl #16
    20d0:	0b3a0e03 	bleq	e858e4 <__Stack_Size+0xe854e4>
    20d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20d8:	00001702 	andeq	r1, r0, r2, lsl #14
    20dc:	11010b19 	tstne	r1, r9, lsl fp
    20e0:	00061201 	andeq	r1, r6, r1, lsl #4
    20e4:	012e1a00 	teqeq	lr, r0, lsl #20
    20e8:	0b3a0e03 	bleq	e858fc <__Stack_Size+0xe854fc>
    20ec:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    20f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    20f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    20f8:	00130119 	andseq	r0, r3, r9, lsl r1
    20fc:	00341b00 	eorseq	r1, r4, r0, lsl #22
    2100:	0b3a0e03 	bleq	e85914 <__Stack_Size+0xe85514>
    2104:	1349053b 	movtne	r0, #38203	; 0x953b
    2108:	00001702 	andeq	r1, r0, r2, lsl #14
    210c:	03000a1c 	movweq	r0, #2588	; 0xa1c
    2110:	3b0b3a0e 	blcc	2d0950 <__Stack_Size+0x2d0550>
    2114:	00011105 	andeq	r1, r1, r5, lsl #2
    2118:	82891d00 	addhi	r1, r9, #0, 26
    211c:	01110101 	tsteq	r1, r1, lsl #2
    2120:	00001301 	andeq	r1, r0, r1, lsl #6
    2124:	01828a1e 	orreq	r8, r2, lr, lsl sl
    2128:	91180200 	tstls	r8, r0, lsl #4
    212c:	00001842 	andeq	r1, r0, r2, asr #16
    2130:	0182891f 	orreq	r8, r2, pc, lsl r9
    2134:	31011101 	tstcc	r1, r1, lsl #2
    2138:	00130113 	andseq	r0, r3, r3, lsl r1
    213c:	82892000 	addhi	r2, r9, #0
    2140:	01110101 	tsteq	r1, r1, lsl #2
    2144:	00001331 	andeq	r1, r0, r1, lsr r3
    2148:	3f002e21 	svccc	0x00002e21
    214c:	3a0e0319 	bcc	382db8 <__Stack_Size+0x3829b8>
    2150:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2154:	11134919 	tstne	r3, r9, lsl r9
    2158:	40061201 	andmi	r1, r6, r1, lsl #4
    215c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2160:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    2164:	11133101 	tstne	r3, r1, lsl #2
    2168:	40061201 	andmi	r1, r6, r1, lsl #4
    216c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2170:	00001301 	andeq	r1, r0, r1, lsl #6
    2174:	31003423 	tstcc	r0, r3, lsr #8
    2178:	00170213 	andseq	r0, r7, r3, lsl r2
    217c:	00342400 	eorseq	r2, r4, r0, lsl #8
    2180:	00001331 	andeq	r1, r0, r1, lsr r3
    2184:	03003425 	movweq	r3, #1061	; 0x425
    2188:	3b0b3a0e 	blcc	2d09c8 <__Stack_Size+0x2d05c8>
    218c:	00134905 	andseq	r4, r3, r5, lsl #18
    2190:	00342600 	eorseq	r2, r4, r0, lsl #12
    2194:	0b3a0803 	bleq	e841a8 <__Stack_Size+0xe83da8>
    2198:	1349053b 	movtne	r0, #38203	; 0x953b
    219c:	00001702 	andeq	r1, r0, r2, lsl #14
    21a0:	01828927 	orreq	r8, r2, r7, lsr #18
    21a4:	31011100 	mrscc	r1, (UNDEF: 17)
    21a8:	28000013 	stmdacs	r0, {r0, r1, r4}
    21ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21b0:	0b3a0e03 	bleq	e859c4 <__Stack_Size+0xe855c4>
    21b4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21b8:	01111349 	tsteq	r1, r9, asr #6
    21bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21c0:	01194296 			; <UNDEFINED> instruction: 0x01194296
    21c4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    21c8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    21cc:	00001301 	andeq	r1, r0, r1, lsl #6
    21d0:	55010b2a 	strpl	r0, [r1, #-2858]	; 0xb2a
    21d4:	2b000017 	blcs	2238 <__Stack_Size+0x1e38>
    21d8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	00194296 	mulseq	r9, r6, r2
    21f0:	012e2c00 	teqeq	lr, r0, lsl #24
    21f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	13491927 	movtne	r1, #39207	; 0x9927
    2200:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2204:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2208:	00130119 	andseq	r0, r3, r9, lsl r1
    220c:	00052d00 	andeq	r2, r5, r0, lsl #26
    2210:	0b3a0e03 	bleq	e85a24 <__Stack_Size+0xe85624>
    2214:	1349053b 	movtne	r0, #38203	; 0x953b
    2218:	00001702 	andeq	r1, r0, r2, lsl #14
    221c:	0300052e 	movweq	r0, #1326	; 0x52e
    2220:	3b0b3a0e 	blcc	2d0a60 <__Stack_Size+0x2d0660>
    2224:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2228:	2f000018 	svccs	0x00000018
    222c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2230:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2234:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2238:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
    223c:	3a0e0301 	bcc	382e48 <__Stack_Size+0x382a48>
    2240:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2244:	010b2019 	tsteq	fp, r9, lsl r0
    2248:	31000013 	tstcc	r0, r3, lsl r0
    224c:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    2250:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2254:	0b320000 	bleq	c8225c <__Stack_Size+0xc81e5c>
    2258:	00130101 	andseq	r0, r3, r1, lsl #2
    225c:	010b3300 	mrseq	r3, (UNDEF: 59)
    2260:	35340000 	ldrcc	r0, [r4, #-0]!
    2264:	00134900 	andseq	r4, r3, r0, lsl #18
    2268:	01173500 	tsteq	r7, r0, lsl #10
    226c:	0b3a0b0b 	bleq	e84ea0 <__Stack_Size+0xe84aa0>
    2270:	1301053b 	movwne	r0, #5435	; 0x153b
    2274:	0d360000 	ldceq	0, cr0, [r6, #-0]
    2278:	3a080300 	bcc	202e80 <__Stack_Size+0x202a80>
    227c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2280:	37000013 	smladcc	r0, r3, r0, r0
    2284:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2288:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    228c:	0b1c1349 	bleq	706fb8 <__Stack_Size+0x706bb8>
    2290:	1d380000 	ldcne	0, cr0, [r8, #-0]
    2294:	11133101 	tstne	r3, r1, lsl #2
    2298:	58061201 	stmdapl	r6, {r0, r9, ip}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	39000013 	stmdbcc	r0, {r0, r1, r4}
    22a4:	1331000a 	teqne	r1, #10
    22a8:	00000111 	andeq	r0, r0, r1, lsl r1
    22ac:	31011d3a 	tstcc	r1, sl, lsr sp
    22b0:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    22b4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    22b8:	00130105 	andseq	r0, r3, r5, lsl #2
    22bc:	00343b00 	eorseq	r3, r4, r0, lsl #22
    22c0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    22c4:	893c0000 	ldmdbhi	ip!, {}	; <UNPREDICTABLE>
    22c8:	11010182 	smlabbne	r1, r2, r1, r0
    22cc:	3d000001 	stccc	0, cr0, [r0, #-4]
    22d0:	00018289 	andeq	r8, r1, r9, lsl #5
    22d4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    22d8:	00133119 	andseq	r3, r3, r9, lsl r1
    22dc:	012e3e00 	teqeq	lr, r0, lsl #28
    22e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    22e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    22e8:	01111927 	tsteq	r1, r7, lsr #18
    22ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    22f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    22f4:	3f000013 	svccc	0x00000013
    22f8:	08030005 	stmdaeq	r3, {r0, r2}
    22fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2300:	17021349 	strne	r1, [r2, -r9, asr #6]
    2304:	34400000 	strbcc	r0, [r0], #-0
    2308:	3a080300 	bcc	202f10 <__Stack_Size+0x202b10>
    230c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2310:	00180213 	andseq	r0, r8, r3, lsl r2
    2314:	002e4100 	eoreq	r4, lr, r0, lsl #2
    2318:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    231c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2320:	01111927 	tsteq	r1, r7, lsr #18
    2324:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2328:	00194297 	mulseq	r9, r7, r2
    232c:	00344200 	eorseq	r4, r4, r0, lsl #4
    2330:	0b3a0e03 	bleq	e85b44 <__Stack_Size+0xe85744>
    2334:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2338:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    233c:	34430000 	strbcc	r0, [r3], #-0
    2340:	3a0e0300 	bcc	382f48 <__Stack_Size+0x382b48>
    2344:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2348:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    234c:	44000018 	strmi	r0, [r0], #-24
    2350:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2354:	0b3a0e03 	bleq	e85b68 <__Stack_Size+0xe85768>
    2358:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    235c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    2360:	00001301 	andeq	r1, r0, r1, lsl #6
    2364:	3f012e45 	svccc	0x00012e45
    2368:	3a0e0319 	bcc	382fd4 <__Stack_Size+0x382bd4>
    236c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2370:	01193c19 	tsteq	r9, r9, lsl ip
    2374:	46000013 			; <UNDEFINED> instruction: 0x46000013
    2378:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    237c:	0b3a0e03 	bleq	e85b90 <__Stack_Size+0xe85790>
    2380:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2384:	1301193c 	movwne	r1, #6460	; 0x193c
    2388:	2e470000 	cdpcs	0, 4, cr0, cr7, cr0, {0}
    238c:	03193f01 	tsteq	r9, #1, 30
    2390:	3b0b3a0e 	blcc	2d0bd0 <__Stack_Size+0x2d07d0>
    2394:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2398:	00000019 	andeq	r0, r0, r9, lsl r0
    239c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    23a0:	030b130e 	movweq	r1, #45838	; 0xb30e
    23a4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    23a8:	10011117 	andne	r1, r1, r7, lsl r1
    23ac:	02000017 	andeq	r0, r0, #23
    23b0:	0b0b0024 	bleq	2c2448 <__Stack_Size+0x2c2048>
    23b4:	0e030b3e 	vmoveq.16	d3[0], r0
    23b8:	16030000 	strne	r0, [r3], -r0
    23bc:	3a080300 	bcc	202fc4 <__Stack_Size+0x202bc4>
    23c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23c4:	04000013 	streq	r0, [r0], #-19
    23c8:	0b0b000f 	bleq	2c240c <__Stack_Size+0x2c200c>
    23cc:	00001349 	andeq	r1, r0, r9, asr #6
    23d0:	3f012e05 	svccc	0x00012e05
    23d4:	3a0e0319 	bcc	383040 <__Stack_Size+0x382c40>
    23d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    23dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    23e0:	97184006 	ldrls	r4, [r8, -r6]
    23e4:	13011942 	movwne	r1, #6466	; 0x1942
    23e8:	05060000 	streq	r0, [r6, #-0]
    23ec:	3a0e0300 	bcc	382ff4 <__Stack_Size+0x382bf4>
    23f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f4:	00170213 	andseq	r0, r7, r3, lsl r2
    23f8:	00340700 	eorseq	r0, r4, r0, lsl #14
    23fc:	0b3a0803 	bleq	e84410 <__Stack_Size+0xe84010>
    2400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2404:	00001802 	andeq	r1, r0, r2, lsl #16
    2408:	03003408 	movweq	r3, #1032	; 0x408
    240c:	3b0b3a08 	blcc	2d0c34 <__Stack_Size+0x2d0834>
    2410:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2414:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    2418:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    241c:	0b3b0b3a 	bleq	ec510c <__Stack_Size+0xec4d0c>
    2420:	17021349 	strne	r1, [r2, -r9, asr #6]
    2424:	01000000 	mrseq	r0, (UNDEF: 0)
    2428:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    242c:	0e030b13 	vmoveq.32	d3[0], r0
    2430:	17550e1b 	smmlane	r5, fp, lr, r0
    2434:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2438:	24020000 	strcs	r0, [r2], #-0
    243c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2440:	000e030b 	andeq	r0, lr, fp, lsl #6
    2444:	00160300 	andseq	r0, r6, r0, lsl #6
    2448:	0b3a0803 	bleq	e8445c <__Stack_Size+0xe8405c>
    244c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2450:	04040000 	streq	r0, [r4], #-0
    2454:	0b0e0301 	bleq	383060 <__Stack_Size+0x382c60>
    2458:	3b0b3a0b 	blcc	2d0c8c <__Stack_Size+0x2d088c>
    245c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2460:	00280500 	eoreq	r0, r8, r0, lsl #10
    2464:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2468:	16060000 	strne	r0, [r6], -r0
    246c:	3a0e0300 	bcc	383074 <__Stack_Size+0x382c74>
    2470:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2474:	07000013 	smladeq	r0, r3, r0, r0
    2478:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    247c:	0b3a0e03 	bleq	e85c90 <__Stack_Size+0xe85890>
    2480:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2484:	0b201349 	bleq	8071b0 <__Stack_Size+0x806db0>
    2488:	00001301 	andeq	r1, r0, r1, lsl #6
    248c:	03000508 	movweq	r0, #1288	; 0x508
    2490:	3b0b3a0e 	blcc	2d0cd0 <__Stack_Size+0x2d08d0>
    2494:	0013490b 	andseq	r4, r3, fp, lsl #18
    2498:	012e0900 	teqeq	lr, r0, lsl #18
    249c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    24a0:	0b3b0b3a 	bleq	ec5190 <__Stack_Size+0xec4d90>
    24a4:	01111927 	tsteq	r1, r7, lsr #18
    24a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24ac:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24b0:	0a000013 	beq	2504 <__Stack_Size+0x2104>
    24b4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24b8:	0b3b0b3a 	bleq	ec51a8 <__Stack_Size+0xec4da8>
    24bc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    24c0:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    24c4:	03193f00 	tsteq	r9, #0, 30
    24c8:	3b0b3a0e 	blcc	2d0d08 <__Stack_Size+0x2d0908>
    24cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    24d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    24d4:	97184006 	ldrls	r4, [r8, -r6]
    24d8:	00001942 	andeq	r1, r0, r2, asr #18
    24dc:	0300050c 	movweq	r0, #1292	; 0x50c
    24e0:	3b0b3a0e 	blcc	2d0d20 <__Stack_Size+0x2d0920>
    24e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    24e8:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
    24ec:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    24f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    24f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    24f8:	00130119 	andseq	r0, r3, r9, lsl r1
    24fc:	00050e00 	andeq	r0, r5, r0, lsl #28
    2500:	17021331 	smladxne	r2, r1, r3, r1
    2504:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2508:	03193f01 	tsteq	r9, #1, 30
    250c:	3b0b3a0e 	blcc	2d0d4c <__Stack_Size+0x2d094c>
    2510:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2514:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2518:	97184006 	ldrls	r4, [r8, -r6]
    251c:	13011942 	movwne	r1, #6466	; 0x1942
    2520:	0b100000 	bleq	402528 <__Stack_Size+0x402128>
    2524:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2528:	11000006 	tstne	r0, r6
    252c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2530:	0b3b0b3a 	bleq	ec5220 <__Stack_Size+0xec4e20>
    2534:	17021349 	strne	r1, [r2, -r9, asr #6]
    2538:	34120000 	ldrcc	r0, [r2], #-0
    253c:	3a0e0300 	bcc	383144 <__Stack_Size+0x382d44>
    2540:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2544:	13000013 	movwne	r0, #19
    2548:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    254c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    2550:	0b590b58 	bleq	16452b8 <__Stack_Size+0x1644eb8>
    2554:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    2558:	03193f01 	tsteq	r9, #1, 30
    255c:	3b0b3a0e 	blcc	2d0d9c <__Stack_Size+0x2d099c>
    2560:	11192705 	tstne	r9, r5, lsl #14
    2564:	40061201 	andmi	r1, r6, r1, lsl #4
    2568:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    256c:	00001301 	andeq	r1, r0, r1, lsl #6
    2570:	03000515 	movweq	r0, #1301	; 0x515
    2574:	3b0b3a0e 	blcc	2d0db4 <__Stack_Size+0x2d09b4>
    2578:	02134905 	andseq	r4, r3, #81920	; 0x14000
    257c:	16000017 			; <UNDEFINED> instruction: 0x16000017
    2580:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2584:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2588:	17021349 	strne	r1, [r2, -r9, asr #6]
    258c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    2590:	03193f01 	tsteq	r9, #1, 30
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    259c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    25a0:	97184006 	ldrls	r4, [r8, -r6]
    25a4:	13011942 	movwne	r1, #6466	; 0x1942
    25a8:	05180000 	ldreq	r0, [r8, #-0]
    25ac:	3a0e0300 	bcc	3831b4 <__Stack_Size+0x382db4>
    25b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25b4:	00180213 	andseq	r0, r8, r3, lsl r2
    25b8:	000f1900 	andeq	r1, pc, r0, lsl #18
    25bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    25c0:	341a0000 	ldrcc	r0, [sl], #-0
    25c4:	3a0e0300 	bcc	3831cc <__Stack_Size+0x382dcc>
    25c8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25cc:	00180213 	andseq	r0, r8, r3, lsl r2
    25d0:	010b1b00 	tsteq	fp, r0, lsl #22
    25d4:	00001755 	andeq	r1, r0, r5, asr r7
    25d8:	11010b1c 	tstne	r1, ip, lsl fp
    25dc:	01061201 	tsteq	r6, r1, lsl #4
    25e0:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    25e4:	08030005 	stmdaeq	r3, {r0, r2}
    25e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    25ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    25f0:	051e0000 	ldreq	r0, [lr, #-0]
    25f4:	3a080300 	bcc	2031fc <__Stack_Size+0x202dfc>
    25f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25fc:	00180213 	andseq	r0, r8, r3, lsl r2
    2600:	012e1f00 	teqeq	lr, r0, lsl #30
    2604:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2608:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    260c:	13491927 	movtne	r1, #39207	; 0x9927
    2610:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2614:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2618:	00000019 	andeq	r0, r0, r9, lsl r0
    261c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    2620:	030b130e 	movweq	r1, #45838	; 0xb30e
    2624:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    2628:	10011117 	andne	r1, r1, r7, lsl r1
    262c:	02000017 	andeq	r0, r0, #23
    2630:	0b0b0024 	bleq	2c26c8 <__Stack_Size+0x2c22c8>
    2634:	0e030b3e 	vmoveq.16	d3[0], r0
    2638:	16030000 	strne	r0, [r3], -r0
    263c:	3a080300 	bcc	203244 <__Stack_Size+0x202e44>
    2640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2644:	04000013 	streq	r0, [r0], #-19
    2648:	0b0b000f 	bleq	2c268c <__Stack_Size+0x2c228c>
    264c:	00001349 	andeq	r1, r0, r9, asr #6
    2650:	3f002e05 	svccc	0x00002e05
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    266c:	03193f01 	tsteq	r9, #1, 30
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2678:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    267c:	97184006 	ldrls	r4, [r8, -r6]
    2680:	13011942 	movwne	r1, #6466	; 0x1942
    2684:	05070000 	streq	r0, [r7, #-0]
    2688:	3a0e0300 	bcc	383290 <__Stack_Size+0x382e90>
    268c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2690:	00170213 	andseq	r0, r7, r3, lsl r2
    2694:	00340800 	eorseq	r0, r4, r0, lsl #16
    2698:	0b3a0e03 	bleq	e85eac <__Stack_Size+0xe85aac>
    269c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26a0:	00001702 	andeq	r1, r0, r2, lsl #14
    26a4:	01828909 	orreq	r8, r2, r9, lsl #18
    26a8:	31011101 	tstcc	r1, r1, lsl #2
    26ac:	00130113 	andseq	r0, r3, r3, lsl r1
    26b0:	828a0a00 	addhi	r0, sl, #0, 20
    26b4:	18020001 	stmdane	r2, {r0}
    26b8:	00184291 	mulseq	r8, r1, r2
    26bc:	82890b00 	addhi	r0, r9, #0, 22
    26c0:	01110101 	tsteq	r1, r1, lsl #2
    26c4:	00001331 	andeq	r1, r0, r1, lsr r3
    26c8:	0300340c 	movweq	r3, #1036	; 0x40c
    26cc:	3b0b3a0e 	blcc	2d0f0c <__Stack_Size+0x2d0b0c>
    26d0:	3f13490b 	svccc	0x0013490b
    26d4:	00193c19 	andseq	r3, r9, r9, lsl ip
    26d8:	012e0d00 	teqeq	lr, r0, lsl #26
    26dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    26e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    26e4:	13491927 	movtne	r1, #39207	; 0x9927
    26e8:	1301193c 	movwne	r1, #6460	; 0x193c
    26ec:	050e0000 	streq	r0, [lr, #-0]
    26f0:	00134900 	andseq	r4, r3, r0, lsl #18
    26f4:	012e0f00 	teqeq	lr, r0, lsl #30
    26f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    26fc:	0b3b0b3a 	bleq	ec53ec <__Stack_Size+0xec4fec>
    2700:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2704:	01000000 	mrseq	r0, (UNDEF: 0)
    2708:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    270c:	0e030b13 	vmoveq.32	d3[0], r0
    2710:	17550e1b 	smmlane	r5, fp, lr, r0
    2714:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2718:	24020000 	strcs	r0, [r2], #-0
    271c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2720:	000e030b 	andeq	r0, lr, fp, lsl #6
    2724:	00160300 	andseq	r0, r6, r0, lsl #6
    2728:	0b3a0803 	bleq	e8473c <__Stack_Size+0xe8433c>
    272c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2730:	15040000 	strne	r0, [r4, #-0]
    2734:	00192700 	andseq	r2, r9, r0, lsl #14
    2738:	000f0500 	andeq	r0, pc, r0, lsl #10
    273c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2740:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    2744:	03193f01 	tsteq	r9, #1, 30
    2748:	3b0b3a0e 	blcc	2d0f88 <__Stack_Size+0x2d0b88>
    274c:	1119270b 	tstne	r9, fp, lsl #14
    2750:	40061201 	andmi	r1, r6, r1, lsl #4
    2754:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003407 	movweq	r3, #1031	; 0x407
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	08000018 	stmdaeq	r0, {r3, r4}
    276c:	0111010b 	tsteq	r1, fp, lsl #2
    2770:	13010612 	movwne	r0, #5650	; 0x1612
    2774:	34090000 	strcc	r0, [r9], #-0
    2778:	3a0e0300 	bcc	383380 <__Stack_Size+0x382f80>
    277c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2780:	00170213 	andseq	r0, r7, r3, lsl r2
    2784:	82890a00 	addhi	r0, r9, #0, 20
    2788:	01110001 	tsteq	r1, r1
    278c:	00001331 	andeq	r1, r0, r1, lsr r3
    2790:	4900350b 	stmdbmi	r0, {r0, r1, r3, r8, sl, ip, sp}
    2794:	0c000013 	stceq	0, cr0, [r0], {19}
    2798:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    279c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    27a0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27a4:	0000193c 	andeq	r1, r0, ip, lsr r9
    27a8:	0300340d 	movweq	r3, #1037	; 0x40d
    27ac:	3b0b3a0e 	blcc	2d0fec <__Stack_Size+0x2d0bec>
    27b0:	3f13490b 	svccc	0x0013490b
    27b4:	00180219 	andseq	r0, r8, r9, lsl r2
    27b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
    27bc:	0b3a0e03 	bleq	e85fd0 <__Stack_Size+0xe85bd0>
    27c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27c4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    27c8:	010f0000 	mrseq	r0, CPSR
    27cc:	01134901 	tsteq	r3, r1, lsl #18
    27d0:	10000013 	andne	r0, r0, r3, lsl r0
    27d4:	13490021 	movtne	r0, #36897	; 0x9021
    27d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    27dc:	3f002e11 	svccc	0x00002e11
    27e0:	3a0e0319 	bcc	38344c <__Stack_Size+0x38304c>
    27e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    27e8:	3c134919 	ldccc	9, cr4, [r3], {25}
    27ec:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000058c 	andeq	r0, r0, ip, lsl #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	011a0002 	tsteq	sl, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0, 10
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0, 10
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	140101f3 	strne	r0, [r1], #-499	; 0x1f3
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     13c:	0101f803 	tsteq	r1, r3, lsl #16
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01c40205 	biceq	r0, r4, r5, lsl #4
     14c:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     150:	4b130102 	blmi	4c0560 <__Stack_Size+0x4c0160>
     154:	01000602 	tsteq	r0, r2, lsl #12
     158:	02050001 	andeq	r0, r5, #1
     15c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     160:	01028b03 	tsteq	r2, r3, lsl #22
     164:	251b4324 	ldrcs	r4, [fp, #-804]	; 0x324
     168:	2f2f2f29 	svccs	0x002f2f29
     16c:	5d773330 	ldclpl	3, cr3, [r7, #-192]!	; 0xffffff40
     170:	0003026d 	andeq	r0, r3, sp, ror #4
     174:	05000101 	streq	r0, [r0, #-257]	; 0x101
     178:	00000002 	andeq	r0, r0, r2
     17c:	02ac0300 	adceq	r0, ip, #0, 6
     180:	0a021301 	beq	84d8c <__Stack_Size+0x8498c>
     184:	00010100 	andeq	r0, r1, r0, lsl #2
     188:	00000205 	andeq	r0, r0, r5, lsl #4
     18c:	b1030000 	mrslt	r0, (UNDEF: 3)
     190:	2f130102 	svccs	0x00130102
     194:	03901c03 	orrseq	r1, r0, #768	; 0x300
     198:	1e035864 	cdpne	8, 0, cr5, cr3, cr4, {3}
     19c:	0006022e 	andeq	r0, r6, lr, lsr #4
     1a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     1a4:	00022802 	andeq	r2, r2, r2, lsl #16
     1a8:	02ff0308 	rscseq	r0, pc, #8, 6	; 0x20000000
     1ac:	4b262001 	blmi	9881b8 <__Stack_Size+0x987db8>
     1b0:	01040200 	mrseq	r0, R12_usr
     1b4:	0402684b 	streq	r6, [r2], #-2123	; 0x84b
     1b8:	00010100 	andeq	r0, r1, r0, lsl #2
     1bc:	00000205 	andeq	r0, r0, r5, lsl #4
     1c0:	8b030000 	blhi	c01c8 <__Stack_Size+0xbfdc8>
     1c4:	3a220103 	bcc	8805d8 <__Stack_Size+0x8801d8>
     1c8:	3d755923 	ldclcc	9, cr5, [r5, #-140]!	; 0xffffff74
     1cc:	2d3d5959 	ldccs	9, cr5, [sp, #-356]!	; 0xfffffe9c
     1d0:	01000202 	tsteq	r0, r2, lsl #4
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	08000250 	stmdaeq	r0, {r4, r6, r9}
     1dc:	01039703 	tsteq	r3, r3, lsl #14
     1e0:	01040200 	mrseq	r0, R12_usr
     1e4:	04020030 	streq	r0, [r2], #-48	; 0x30
     1e8:	023e3e03 	eorseq	r3, lr, #3, 28	; 0x30
     1ec:	01010001 	tsteq	r1, r1
     1f0:	62020500 	andvs	r0, r2, #0, 10
     1f4:	03080002 	movweq	r0, #32770	; 0x8002
     1f8:	200103a0 	andcs	r0, r1, r0, lsr #7
     1fc:	2c4d4b23 	mcrrcs	11, 2, r4, sp, cr3
     200:	214b2f3e 	cmpcs	fp, lr, lsr pc
     204:	0002022d 	andeq	r0, r2, sp, lsr #4
     208:	05000101 	streq	r0, [r0, #-257]	; 0x101
     20c:	00029602 	andeq	r9, r2, r2, lsl #12
     210:	03ad0308 			; <UNDEFINED> instruction: 0x03ad0308
     214:	3d212001 	stccc	0, cr2, [r1, #-4]!
     218:	02022d21 	andeq	r2, r2, #2112	; 0x840
     21c:	00010100 	andeq	r0, r1, r0, lsl #2
     220:	02aa0205 	adceq	r0, sl, #1342177280	; 0x50000000
     224:	b3030800 	movwlt	r0, #14336	; 0x3800
     228:	21200103 	teqcs	r0, r3, lsl #2
     22c:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     230:	01010002 	tsteq	r1, r2
     234:	00020500 	andeq	r0, r2, r0, lsl #10
     238:	03000000 	movweq	r0, #0
     23c:	220103ba 	andcs	r0, r1, #-402653182	; 0xe8000002
     240:	7559233a 	ldrbvc	r2, [r9, #-826]	; 0x33a
     244:	3d59593d 	ldclcc	9, cr5, [r9, #-244]	; 0xffffff0c
     248:	0002022d 	andeq	r0, r2, sp, lsr #4
     24c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     250:	0002be02 	andeq	fp, r2, r2, lsl #28
     254:	03c70308 	biceq	r0, r7, #8, 6	; 0x20000000
     258:	04020001 	streq	r0, [r2], #-1
     25c:	02003001 	andeq	r3, r0, #1
     260:	3e3e0304 	cdpcc	3, 3, cr0, cr14, cr4, {0}
     264:	01000102 	tsteq	r0, r2, lsl #2
     268:	02050001 	andeq	r0, r5, #1
     26c:	00000000 	andeq	r0, r0, r0
     270:	0103d003 	tsteq	r3, r3
     274:	4d4b2320 	stclmi	3, cr2, [fp, #-128]	; 0xffffff80
     278:	4b2f3e2c 	blmi	bcfb30 <__Stack_Size+0xbcf730>
     27c:	02022d21 	andeq	r2, r2, #2112	; 0x840
     280:	00010100 	andeq	r0, r1, r0, lsl #2
     284:	00000205 	andeq	r0, r0, r5, lsl #4
     288:	dd030000 	stcle	0, cr0, [r3, #-0]
     28c:	21200103 	teqcs	r0, r3, lsl #2
     290:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     294:	01010002 	tsteq	r1, r2
     298:	00020500 	andeq	r0, r2, r0, lsl #10
     29c:	03000000 	movweq	r0, #0
     2a0:	200103e3 	andcs	r0, r1, r3, ror #7
     2a4:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     2a8:	01000202 	tsteq	r0, r2, lsl #4
     2ac:	02050001 	andeq	r0, r5, #1
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	0103ea03 	tsteq	r3, r3, lsl #20
     2b8:	06029f13 			; <UNDEFINED> instruction: 0x06029f13
     2bc:	00010100 	andeq	r0, r1, r0, lsl #2
     2c0:	02d00205 	sbcseq	r0, r0, #1342177280	; 0x50000000
     2c4:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
     2c8:	22200103 	eorcs	r0, r0, #-1073741824	; 0xc0000000
     2cc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2d0:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 2d4 <_Minimum_Stack_Size+0x1d4>
     2d4:	05022d21 	streq	r2, [r2, #-3361]	; 0xd21
     2d8:	00010100 	andeq	r0, r1, r0, lsl #2
     2dc:	02fc0205 	rscseq	r0, ip, #1342177280	; 0x50000000
     2e0:	c6030800 	strgt	r0, [r3], -r0, lsl #16
     2e4:	77310107 	ldrvc	r0, [r1, -r7, lsl #2]!
     2e8:	0022211f 	eoreq	r2, r2, pc, lsl r1
     2ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     2f0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     2f4:	063c3c04 	ldrteq	r3, [ip], -r4, lsl #24
     2f8:	01022122 	tsteq	r2, r2, lsr #2
     2fc:	00010100 	andeq	r0, r1, r0, lsl #2
     300:	032a0205 	teqeq	sl, #1342177280	; 0x50000000
     304:	d4030800 	strle	r0, [r3], #-2048	; 0x800
     308:	595c0107 	ldmdbpl	ip, {r0, r1, r2, r8}^
     30c:	02040200 	andeq	r0, r4, #0, 4
     310:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     314:	00010100 	andeq	r0, r1, r0, lsl #2
     318:	03500205 	cmpeq	r0, #1342177280	; 0x50000000
     31c:	9b030800 	blls	c2324 <__Stack_Size+0xc1f24>
     320:	3f4d0108 	svccc	0x004d0108
     324:	312f2f3d 	teqcc	pc, sp, lsr pc	; <UNPREDICTABLE>
     328:	3025291e 	eorcc	r2, r5, lr, lsl r9
     32c:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!	; 0xffffff78
     330:	3d303f6a 	ldccc	15, cr3, [r0, #-424]!	; 0xfffffe58
     334:	31694d3e 	cmncc	r9, lr, lsr sp
     338:	4d3e3d31 	ldcmi	13, cr3, [lr, #-196]!	; 0xffffff3c
     33c:	08024c6a 	stmdaeq	r2, {r1, r3, r5, r6, sl, fp, lr}
     340:	00010100 	andeq	r0, r1, r0, lsl #2
     344:	04080205 	streq	r0, [r8], #-517	; 0x205
     348:	89030800 	stmdbhi	r3, {fp}
     34c:	1b330104 	blne	cc0764 <__Stack_Size+0xcc0364>
     350:	03040200 	movweq	r0, #16896	; 0x4200
     354:	04020026 	streq	r0, [r2], #-38	; 0x26
     358:	03393b03 	teqeq	r9, #3072	; 0xc00
     35c:	2c22200a 	stccs	0, cr2, [r2], #-40	; 0xffffffd8
     360:	251b4b2f 	ldrcs	r4, [fp, #-2863]	; 0xb2f
     364:	01040200 	mrseq	r0, R12_usr
     368:	03200d03 	teqeq	r0, #3, 26	; 0xc0
     36c:	4b496617 	blmi	1259bd0 <__Stack_Size+0x12597d0>
     370:	00331b33 	eorseq	r1, r3, r3, lsr fp
     374:	30030402 	andcc	r0, r3, r2, lsl #8
     378:	03040200 	movweq	r0, #16896	; 0x4200
     37c:	02005157 	andeq	r5, r0, #-1073741803	; 0xc0000015
     380:	58060104 	stmdapl	r6, {r2, r8}
     384:	02040200 	andeq	r0, r4, #0, 4
     388:	035b063c 	cmpeq	fp, #60, 12	; 0x3c00000
     38c:	7803820c 	stmdavc	r3, {r2, r3, r9, pc}
     390:	3e2f3620 	cfmadda32cc	mvax1, mvax3, mvfx15, mvfx0
     394:	03201d03 	teqeq	r0, #3, 26	; 0xc0
     398:	03212e63 	teqeq	r1, #1584	; 0x630
     39c:	4e303c15 	mrcmi	12, 1, r3, cr0, cr5, {0}
     3a0:	2b1b3332 	blcs	6cd070 <__Stack_Size+0x6ccc70>
     3a4:	02002531 	andeq	r2, r0, #205520896	; 0xc400000
     3a8:	00340104 	eorseq	r0, r4, r4, lsl #2
     3ac:	06030402 	streq	r0, [r3], -r2, lsl #8
     3b0:	004d063c 	subeq	r0, sp, ip, lsr r6
     3b4:	92020402 	andls	r0, r2, #33554432	; 0x2000000
     3b8:	02040200 	andeq	r0, r4, #0, 4
     3bc:	04020067 	streq	r0, [r2], #-103	; 0x67
     3c0:	02001f02 	andeq	r1, r0, #2, 30
     3c4:	002f0204 	eoreq	r0, pc, r4, lsl #4
     3c8:	03020402 	movweq	r0, #9218	; 0x2402
     3cc:	02002e7a 	andeq	r2, r0, #1952	; 0x7a0
     3d0:	03340204 	teqeq	r4, #4, 4	; 0x40000000
     3d4:	2f4c4a0a 	svccs	0x004c4a0a
     3d8:	2d213d23 	stccs	13, cr3, [r1, #-140]!	; 0xffffff74
     3dc:	4b422f21 	blmi	108c068 <__Stack_Size+0x108bc68>
     3e0:	3a304b4b 	bcc	c13114 <__Stack_Size+0xc12d14>
     3e4:	2e7cce03 	cdpcs	14, 7, cr12, cr12, cr3, {0}
     3e8:	2e03b403 	cdpcs	4, 0, cr11, cr3, cr3, {0}
     3ec:	032e0b03 	teqeq	lr, #3072	; 0xc00
     3f0:	09035877 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, fp, ip, lr}
     3f4:	2f50214a 	svccs	0x0050214a
     3f8:	0402003f 	streq	r0, [r2], #-63	; 0x3f
     3fc:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
     400:	4d3e314b 	ldfmis	f3, [lr, #-300]!	; 0xfffffed4
     404:	24660c03 	strbtcs	r0, [r6], #-3075	; 0xc03
     408:	303d3236 	eorscc	r3, sp, r6, lsr r2
     40c:	3d863e6a 	stccc	14, cr3, [r6, #424]	; 0x1a8
     410:	01040200 	mrseq	r0, R12_usr
     414:	3e064a06 	vmlacc.f32	s8, s12, s12
     418:	002f863d 	eoreq	r8, pc, sp, lsr r6	; <UNPREDICTABLE>
     41c:	06010402 	streq	r0, [r1], -r2, lsl #8
     420:	04020066 	streq	r0, [r2], #-102	; 0x66
     424:	03590601 	cmpeq	r9, #1048576	; 0x100000
     428:	03307409 	teqeq	r0, #150994944	; 0x9000000
     42c:	03207cc9 	teqeq	r0, #51456	; 0xc900
     430:	802e03b7 	strhthi	r0, [lr], -r7
     434:	30472350 	subcc	r2, r7, r0, asr r3
     438:	5e324b3d 	vmovpl.s16	r4, d2[2]
     43c:	01040200 	mrseq	r0, R12_usr
     440:	02005806 	andeq	r5, r0, #393216	; 0x60000
     444:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     448:	213d1f3f 	teqcs	sp, pc, lsr pc
     44c:	004b224b 	subeq	r2, fp, fp, asr #4
     450:	06010402 	streq	r0, [r1], -r2, lsl #8
     454:	0059062e 	subseq	r0, r9, lr, lsr #12
     458:	67010402 	strvs	r0, [r1, -r2, lsl #8]
     45c:	02040200 	andeq	r0, r4, #0, 4
     460:	16310264 	ldrtne	r0, [r1], -r4, ror #4
     464:	32212d21 	eorcc	r2, r1, #2112	; 0x840
     468:	5e9f6867 	cdppl	8, 9, cr6, cr15, cr7, {3}
     46c:	004e3167 	subeq	r3, lr, r7, ror #2
     470:	06010402 	streq	r0, [r1], -r2, lsl #8
     474:	3f4b062e 	svccc	0x004b062e
     478:	03040200 	movweq	r0, #16896	; 0x4200
     47c:	04020030 	streq	r0, [r2], #-48	; 0x30
     480:	023f2d03 	eorseq	r2, pc, #3, 26	; 0xc0
     484:	01010013 	tsteq	r1, r3, lsl r0
     488:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
     48c:	03080007 	movweq	r0, #32775	; 0x8007
     490:	22010980 	andcs	r0, r1, #128, 18	; 0x200000
     494:	1e3e4d31 	mrcne	13, 1, r4, cr14, cr1, {1}
     498:	20280330 	eorcs	r0, r8, r0, lsr r3
     49c:	03581303 	cmpeq	r8, #201326592	; 0xc000000
     4a0:	50032e78 	andpl	r2, r3, r8, ror lr
     4a4:	3f3f3f4a 	svccc	0x003f3f4a
     4a8:	00694d3f 	rsbeq	r4, r9, pc, lsr sp
     4ac:	3f010402 	svccc	0x00010402
     4b0:	02003e5c 	andeq	r3, r0, #92, 28	; 0x5c0
     4b4:	023e0104 	eorseq	r0, lr, #4, 2
     4b8:	01010009 	tsteq	r1, r9
     4bc:	84020500 	strhi	r0, [r2], #-1280	; 0x500
     4c0:	03080008 	movweq	r0, #32776	; 0x8008
     4c4:	030109d1 	movweq	r0, #6609	; 0x19d1
     4c8:	1f262e0b 	svcne	0x00262e0b
     4cc:	212e7803 	teqcs	lr, r3, lsl #16
     4d0:	2f2c2121 	svccs	0x002c2121
     4d4:	2232312c 	eorscs	r3, r2, #44, 2
     4d8:	29342f3a 	ldmdbcs	r4!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}
     4dc:	2f2f3934 	svccs	0x002f3934
     4e0:	302c342f 	eorcc	r3, ip, pc, lsr #8
     4e4:	312f2f1e 	teqcc	pc, lr, lsl pc	; <UNPREDICTABLE>
     4e8:	0d033931 	stceq	9, cr3, [r3, #-196]	; 0xffffff3c
     4ec:	2074032e 	rsbscs	r0, r4, lr, lsr #6
     4f0:	19032f2f 	stmdbne	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     4f4:	2e74032e 	cdpcs	3, 7, cr0, cr4, cr14, {1}
     4f8:	207a033f 	rsbscs	r0, sl, pc, lsr r3
     4fc:	342f2f2f 	strtcc	r2, [pc], #-3887	; 504 <__Stack_Size+0x104>
     500:	2e7a033f 	mrccs	3, 3, r0, cr10, cr15, {1}
     504:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
     508:	302d2c22 	eorcc	r2, sp, r2, lsr #24
     50c:	1403302f 	strne	r3, [r3], #-47	; 0x2f
     510:	4d4f4b4a 	vstrmi	d20, [pc, #-296]	; 3f0 <_Minimum_Stack_Size+0x2f0>
     514:	01000b02 	tsteq	r0, r2, lsl #22
     518:	02050001 	andeq	r0, r5, #1
     51c:	0800098c 	stmdaeq	r0, {r2, r3, r7, r8, fp}
     520:	010ab603 	tsteq	sl, r3, lsl #12
     524:	5d200b03 	fstmdbxpl	r0!, {d0}	;@ Deprecated
     528:	20790335 	rsbscs	r0, r9, r5, lsr r3
     52c:	1c241f33 	stcne	15, cr1, [r4], #-204	; 0xffffff34
     530:	2f2f2f2f 	svccs	0x002f2f2f
     534:	2f1c2431 	svccs	0x001c2431
     538:	312f2f2f 	teqcc	pc, pc, lsr #30
     53c:	2f2f1c24 	svccs	0x002f1c24
     540:	24302f2f 	ldrtcs	r2, [r0], #-3887	; 0xf2f
     544:	2f2f2f1c 	svccs	0x002f2f1c
     548:	0202302f 	andeq	r3, r2, #47	; 0x2f
     54c:	00010100 	andeq	r0, r1, r0, lsl #2
     550:	0a080205 	beq	200d6c <__Stack_Size+0x20096c>
     554:	9c030800 	stcls	8, cr0, [r3], {-0}
     558:	31220101 	teqcc	r2, r1, lsl #2
     55c:	4d313031 	ldcmi	0, cr3, [r1, #-196]!	; 0xffffff3c
     560:	033e4c3e 	teqeq	lr, #15872	; 0x3e00
     564:	4b593c0c 	blmi	164f59c <__Stack_Size+0x164f19c>
     568:	3131211f 	teqcc	r1, pc, lsl r1
     56c:	2544673f 	strbcs	r6, [r4, #-1855]	; 0x73f
     570:	2f4e251b 	svccs	0x004e251b
     574:	01040200 	mrseq	r0, R12_usr
     578:	0402001b 	streq	r0, [r2], #-27
     57c:	06660602 	strbteq	r0, [r6], -r2, lsl #12
     580:	302e1903 	eorcc	r1, lr, r3, lsl #18
     584:	01040200 	mrseq	r0, R12_usr
     588:	4e2e6a03 	vmulmi.f32	s12, s28, s6
     58c:	01010008 	tsteq	r1, r8
     590:	000004e0 	andeq	r0, r0, r0, ror #9
     594:	007c0002 	rsbseq	r0, ip, r2
     598:	01020000 	mrseq	r0, (UNDEF: 2)
     59c:	000d0efb 	strdeq	r0, [sp], -fp
     5a0:	01010101 	tsteq	r1, r1, lsl #2
     5a4:	01000000 	mrseq	r0, (UNDEF: 0)
     5a8:	6c010000 	stcvs	0, cr0, [r1], {-0}
     5ac:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     5b0:	0000636e 	andeq	r6, r0, lr, ror #6
     5b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5b8:	30316632 	eorscc	r6, r1, r2, lsr r6
     5bc:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     5c0:	0000632e 	andeq	r6, r0, lr, lsr #6
     5c4:	74730000 	ldrbtvc	r0, [r3], #-0
     5c8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5cc:	5f783031 	svcpl	0x00783031
     5d0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     5d4:	0100682e 	tsteq	r0, lr, lsr #16
     5d8:	74730000 	ldrbtvc	r0, [r3], #-0
     5dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5e0:	5f783031 	svcpl	0x00783031
     5e4:	2e70616d 	rpwcssz	f6, f0, #5.0
     5e8:	00010068 	andeq	r0, r1, r8, rrx
     5ec:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5f0:	31663233 	cmncc	r6, r3, lsr r2
     5f4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 5fc <__Stack_Size+0x1fc>
     5f8:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
     5fc:	00000100 	andeq	r0, r0, r0, lsl #2
     600:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     604:	30316632 	eorscc	r6, r1, r2, lsr r6
     608:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     60c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     610:	00010068 	andeq	r0, r1, r8, rrx
     614:	05000000 	streq	r0, [r0, #-0]
     618:	000ac802 	andeq	ip, sl, r2, lsl #16
     61c:	01290308 	teqeq	r9, r8, lsl #6
     620:	01000102 	tsteq	r0, r2, lsl #2
     624:	02050001 	andeq	r0, r5, #1
     628:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
     62c:	02013503 	andeq	r3, r1, #12582912	; 0xc00000
     630:	01010001 	tsteq	r1, r1
     634:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     638:	0308000a 	movweq	r0, #32778	; 0x800a
     63c:	020100c4 	andeq	r0, r1, #196	; 0xc4
     640:	01010001 	tsteq	r1, r1
     644:	ce020500 	cfsh32gt	mvfx0, mvfx2, #0
     648:	0308000a 	movweq	r0, #32778	; 0x800a
     64c:	020100d1 	andeq	r0, r1, #209	; 0xd1
     650:	01010001 	tsteq	r1, r1
     654:	d0020500 	andle	r0, r2, r0, lsl #10
     658:	0308000a 	movweq	r0, #32778	; 0x800a
     65c:	020100de 	andeq	r0, r1, #222	; 0xde
     660:	01010001 	tsteq	r1, r1
     664:	d2020500 	andle	r0, r2, #0, 10
     668:	0308000a 	movweq	r0, #32778	; 0x800a
     66c:	020100eb 	andeq	r0, r1, #235	; 0xeb
     670:	01010001 	tsteq	r1, r1
     674:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     678:	0308000a 	movweq	r0, #32778	; 0x800a
     67c:	020100f6 	andeq	r0, r1, #246	; 0xf6
     680:	01010001 	tsteq	r1, r1
     684:	d6020500 	strle	r0, [r2], -r0, lsl #10
     688:	0308000a 	movweq	r0, #32778	; 0x800a
     68c:	02010181 	andeq	r0, r1, #1073741856	; 0x40000020
     690:	01010001 	tsteq	r1, r1
     694:	d8020500 	stmdale	r2, {r8, sl}
     698:	0308000a 	movweq	r0, #32778	; 0x800a
     69c:	1701018c 	strne	r0, [r1, -ip, lsl #3]
     6a0:	0007023e 	andeq	r0, r7, lr, lsr r2
     6a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6a8:	000aec02 	andeq	lr, sl, r2, lsl #24
     6ac:	019f0308 	orrseq	r0, pc, r8, lsl #6
     6b0:	00010201 	andeq	r0, r1, r1, lsl #4
     6b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6b8:	000aee02 	andeq	lr, sl, r2, lsl #28
     6bc:	01aa0308 			; <UNDEFINED> instruction: 0x01aa0308
     6c0:	00010201 	andeq	r0, r1, r1, lsl #4
     6c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6c8:	000af002 	andeq	pc, sl, r2
     6cc:	01b50308 			; <UNDEFINED> instruction: 0x01b50308
     6d0:	00010201 	andeq	r0, r1, r1, lsl #4
     6d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6d8:	000af202 	andeq	pc, sl, r2, lsl #4
     6dc:	01c00308 	biceq	r0, r0, r8, lsl #6
     6e0:	00010201 	andeq	r0, r1, r1, lsl #4
     6e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6e8:	000af402 	andeq	pc, sl, r2, lsl #8
     6ec:	01cb0308 	biceq	r0, fp, r8, lsl #6
     6f0:	00010201 	andeq	r0, r1, r1, lsl #4
     6f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6f8:	000af602 	andeq	pc, sl, r2, lsl #12
     6fc:	01d60308 	bicseq	r0, r6, r8, lsl #6
     700:	00010201 	andeq	r0, r1, r1, lsl #4
     704:	05000101 	streq	r0, [r0, #-257]	; 0x101
     708:	000af802 	andeq	pc, sl, r2, lsl #16
     70c:	01e10308 	mvneq	r0, r8, lsl #6
     710:	00010201 	andeq	r0, r1, r1, lsl #4
     714:	05000101 	streq	r0, [r0, #-257]	; 0x101
     718:	000afa02 	andeq	pc, sl, r2, lsl #20
     71c:	01ec0308 	mvneq	r0, r8, lsl #6
     720:	00010201 	andeq	r0, r1, r1, lsl #4
     724:	05000101 	streq	r0, [r0, #-257]	; 0x101
     728:	000afc02 	andeq	pc, sl, r2, lsl #24
     72c:	01f70308 	mvnseq	r0, r8, lsl #6
     730:	00010201 	andeq	r0, r1, r1, lsl #4
     734:	05000101 	streq	r0, [r0, #-257]	; 0x101
     738:	000afe02 	andeq	pc, sl, r2, lsl #28
     73c:	02820308 	addeq	r0, r2, #8, 6	; 0x20000000
     740:	00010201 	andeq	r0, r1, r1, lsl #4
     744:	05000101 	streq	r0, [r0, #-257]	; 0x101
     748:	000b0002 	andeq	r0, fp, r2
     74c:	028d0308 	addeq	r0, sp, #8, 6	; 0x20000000
     750:	00010201 	andeq	r0, r1, r1, lsl #4
     754:	05000101 	streq	r0, [r0, #-257]	; 0x101
     758:	00000002 	andeq	r0, r0, r2
     75c:	02980300 	addseq	r0, r8, #0, 6
     760:	00010201 	andeq	r0, r1, r1, lsl #4
     764:	05000101 	streq	r0, [r0, #-257]	; 0x101
     768:	00000002 	andeq	r0, r0, r2
     76c:	02a30300 	adceq	r0, r3, #0, 6
     770:	00010201 	andeq	r0, r1, r1, lsl #4
     774:	05000101 	streq	r0, [r0, #-257]	; 0x101
     778:	00000002 	andeq	r0, r0, r2
     77c:	02ae0300 	adceq	r0, lr, #0, 6
     780:	00010201 	andeq	r0, r1, r1, lsl #4
     784:	05000101 	streq	r0, [r0, #-257]	; 0x101
     788:	00000002 	andeq	r0, r0, r2
     78c:	02b90300 	adcseq	r0, r9, #0, 6
     790:	00010201 	andeq	r0, r1, r1, lsl #4
     794:	05000101 	streq	r0, [r0, #-257]	; 0x101
     798:	00000002 	andeq	r0, r0, r2
     79c:	02c40300 	sbceq	r0, r4, #0, 6
     7a0:	00010201 	andeq	r0, r1, r1, lsl #4
     7a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7a8:	00000002 	andeq	r0, r0, r2
     7ac:	02cf0300 	sbceq	r0, pc, #0, 6
     7b0:	00010201 	andeq	r0, r1, r1, lsl #4
     7b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7b8:	00000002 	andeq	r0, r0, r2
     7bc:	02da0300 	sbcseq	r0, sl, #0, 6
     7c0:	00010201 	andeq	r0, r1, r1, lsl #4
     7c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7c8:	000b0202 	andeq	r0, fp, r2, lsl #4
     7cc:	02e50308 	rsceq	r0, r5, #8, 6	; 0x20000000
     7d0:	00010201 	andeq	r0, r1, r1, lsl #4
     7d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7d8:	000b0402 	andeq	r0, fp, r2, lsl #8
     7dc:	02f10308 	rscseq	r0, r1, #8, 6	; 0x20000000
     7e0:	00010201 	andeq	r0, r1, r1, lsl #4
     7e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7e8:	000b0602 	andeq	r0, fp, r2, lsl #12
     7ec:	02fd0308 	rscseq	r0, sp, #8, 6	; 0x20000000
     7f0:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
     7f4:	00010100 	andeq	r0, r1, r0, lsl #2
     7f8:	0b0a0205 	bleq	281014 <__Stack_Size+0x280c14>
     7fc:	89030800 	stmdbhi	r3, {fp}
     800:	01020103 	tsteq	r2, r3, lsl #2
     804:	00010100 	andeq	r0, r1, r0, lsl #2
     808:	0b0c0205 	bleq	301024 <__Stack_Size+0x300c24>
     80c:	94030800 	strls	r0, [r3], #-2048	; 0x800
     810:	01020103 	tsteq	r2, r3, lsl #2
     814:	00010100 	andeq	r0, r1, r0, lsl #2
     818:	0b0e0205 	bleq	381034 <__Stack_Size+0x380c34>
     81c:	9f030800 	svcls	0x00030800
     820:	01020103 	tsteq	r2, r3, lsl #2
     824:	00010100 	andeq	r0, r1, r0, lsl #2
     828:	0b100205 	bleq	401044 <__Stack_Size+0x400c44>
     82c:	aa030800 	bge	c2834 <__Stack_Size+0xc2434>
     830:	01020103 	tsteq	r2, r3, lsl #2
     834:	00010100 	andeq	r0, r1, r0, lsl #2
     838:	0b120205 	bleq	481054 <__Stack_Size+0x480c54>
     83c:	b6030800 	strlt	r0, [r3], -r0, lsl #16
     840:	01020103 	tsteq	r2, r3, lsl #2
     844:	00010100 	andeq	r0, r1, r0, lsl #2
     848:	0b140205 	bleq	501064 <__Stack_Size+0x500c64>
     84c:	c2030800 	andgt	r0, r3, #0, 16
     850:	01020103 	tsteq	r2, r3, lsl #2
     854:	00010100 	andeq	r0, r1, r0, lsl #2
     858:	0b160205 	bleq	581074 <__Stack_Size+0x580c74>
     85c:	cd030800 	stcgt	8, cr0, [r3, #-0]
     860:	01020103 	tsteq	r2, r3, lsl #2
     864:	00010100 	andeq	r0, r1, r0, lsl #2
     868:	0b180205 	bleq	601084 <__Stack_Size+0x600c84>
     86c:	dc030800 	stcle	8, cr0, [r3], {-0}
     870:	23010103 	movwcs	r0, #4355	; 0x1103
     874:	02022c5e 	andeq	r2, r2, #24064	; 0x5e00
     878:	00010100 	andeq	r0, r1, r0, lsl #2
     87c:	0b2c0205 	bleq	b01098 <__Stack_Size+0xb00c98>
     880:	ef030800 	svc	0x00030800
     884:	01020103 	tsteq	r2, r3, lsl #2
     888:	00010100 	andeq	r0, r1, r0, lsl #2
     88c:	0b2e0205 	bleq	b810a8 <__Stack_Size+0xb80ca8>
     890:	fa030800 	blx	c2898 <__Stack_Size+0xc2498>
     894:	01020103 	tsteq	r2, r3, lsl #2
     898:	00010100 	andeq	r0, r1, r0, lsl #2
     89c:	0b300205 	bleq	c010b8 <__Stack_Size+0xc00cb8>
     8a0:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     8a4:	01020104 	tsteq	r2, r4, lsl #2
     8a8:	00010100 	andeq	r0, r1, r0, lsl #2
     8ac:	0b320205 	bleq	c810c8 <__Stack_Size+0xc80cc8>
     8b0:	90030800 	andls	r0, r3, r0, lsl #16
     8b4:	01020104 	tsteq	r2, r4, lsl #2
     8b8:	00010100 	andeq	r0, r1, r0, lsl #2
     8bc:	0b340205 	bleq	d010d8 <__Stack_Size+0xd00cd8>
     8c0:	9b030800 	blls	c28c8 <__Stack_Size+0xc24c8>
     8c4:	01020104 	tsteq	r2, r4, lsl #2
     8c8:	00010100 	andeq	r0, r1, r0, lsl #2
     8cc:	0b360205 	bleq	d810e8 <__Stack_Size+0xd80ce8>
     8d0:	a6030800 	strge	r0, [r3], -r0, lsl #16
     8d4:	01020104 	tsteq	r2, r4, lsl #2
     8d8:	00010100 	andeq	r0, r1, r0, lsl #2
     8dc:	0b380205 	bleq	e010f8 <__Stack_Size+0xe00cf8>
     8e0:	b1030800 	tstlt	r3, r0, lsl #16
     8e4:	01020104 	tsteq	r2, r4, lsl #2
     8e8:	00010100 	andeq	r0, r1, r0, lsl #2
     8ec:	0b3a0205 	bleq	e81108 <__Stack_Size+0xe80d08>
     8f0:	bc030800 	stclt	8, cr0, [r3], {-0}
     8f4:	01020104 	tsteq	r2, r4, lsl #2
     8f8:	00010100 	andeq	r0, r1, r0, lsl #2
     8fc:	0b3c0205 	bleq	f01118 <__Stack_Size+0xf00d18>
     900:	cd030800 	stcgt	8, cr0, [r3, #-0]
     904:	21010104 	tstcs	r1, r4, lsl #2
     908:	00130267 	andseq	r0, r3, r7, ror #4
     90c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     910:	000b7002 	andeq	r7, fp, r2
     914:	04dd0308 	ldrbeq	r0, [sp], #776	; 0x308
     918:	7a031801 	bvc	c6924 <__Stack_Size+0xc6524>
     91c:	02d72620 	sbcseq	r2, r7, #32, 12	; 0x2000000
     920:	0101000e 	tsteq	r1, lr
     924:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
     928:	0308000b 	movweq	r0, #32779	; 0x800b
     92c:	020104f3 	andeq	r0, r1, #-218103808	; 0xf3000000
     930:	01010001 	tsteq	r1, r1
     934:	ae020500 	cfsh32ge	mvfx0, mvfx2, #0
     938:	0308000b 	movweq	r0, #32779	; 0x800b
     93c:	020104ff 	andeq	r0, r1, #-16777216	; 0xff000000
     940:	01010001 	tsteq	r1, r1
     944:	b0020500 	andlt	r0, r2, r0, lsl #10
     948:	0308000b 	movweq	r0, #32779	; 0x800b
     94c:	0201058a 	andeq	r0, r1, #578813952	; 0x22800000
     950:	01010001 	tsteq	r1, r1
     954:	b2020500 	andlt	r0, r2, #0, 10
     958:	0308000b 	movweq	r0, #32779	; 0x800b
     95c:	02010595 	andeq	r0, r1, #624951296	; 0x25400000
     960:	01010001 	tsteq	r1, r1
     964:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
     968:	0308000b 	movweq	r0, #32779	; 0x800b
     96c:	020105a0 	andeq	r0, r1, #160, 10	; 0x28000000
     970:	01010001 	tsteq	r1, r1
     974:	b6020500 	strlt	r0, [r2], -r0, lsl #10
     978:	0308000b 	movweq	r0, #32779	; 0x800b
     97c:	020105ac 	andeq	r0, r1, #172, 10	; 0x2b000000
     980:	01010001 	tsteq	r1, r1
     984:	b8020500 	stmdalt	r2, {r8, sl}
     988:	0308000b 	movweq	r0, #32779	; 0x800b
     98c:	020105b8 	andeq	r0, r1, #184, 10	; 0x2e000000
     990:	01010001 	tsteq	r1, r1
     994:	ba020500 	blt	81d9c <__Stack_Size+0x8199c>
     998:	0308000b 	movweq	r0, #32779	; 0x800b
     99c:	020105c3 	andeq	r0, r1, #817889280	; 0x30c00000
     9a0:	01010001 	tsteq	r1, r1
     9a4:	bc020500 	cfstr32lt	mvfx0, [r2], {-0}
     9a8:	0308000b 	movweq	r0, #32779	; 0x800b
     9ac:	020105ce 	andeq	r0, r1, #864026624	; 0x33800000
     9b0:	01010001 	tsteq	r1, r1
     9b4:	be020500 	cfsh32lt	mvfx0, mvfx2, #0
     9b8:	0308000b 	movweq	r0, #32779	; 0x800b
     9bc:	020105d9 	andeq	r0, r1, #910163968	; 0x36400000
     9c0:	01010001 	tsteq	r1, r1
     9c4:	c0020500 	andgt	r0, r2, r0, lsl #10
     9c8:	0308000b 	movweq	r0, #32779	; 0x800b
     9cc:	020105e4 	andeq	r0, r1, #228, 10	; 0x39000000
     9d0:	01010001 	tsteq	r1, r1
     9d4:	c2020500 	andgt	r0, r2, #0, 10
     9d8:	0308000b 	movweq	r0, #32779	; 0x800b
     9dc:	020105ef 	andeq	r0, r1, #1002438656	; 0x3bc00000
     9e0:	01010001 	tsteq	r1, r1
     9e4:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
     9e8:	0308000b 	movweq	r0, #32779	; 0x800b
     9ec:	020105fa 	andeq	r0, r1, #1048576000	; 0x3e800000
     9f0:	01010001 	tsteq	r1, r1
     9f4:	c6020500 	strgt	r0, [r2], -r0, lsl #10
     9f8:	0308000b 	movweq	r0, #32779	; 0x800b
     9fc:	02010685 	andeq	r0, r1, #139460608	; 0x8500000
     a00:	01010001 	tsteq	r1, r1
     a04:	c8020500 	stmdagt	r2, {r8, sl}
     a08:	0308000b 	movweq	r0, #32779	; 0x800b
     a0c:	02010690 	andeq	r0, r1, #144, 12	; 0x9000000
     a10:	01010001 	tsteq	r1, r1
     a14:	ca020500 	bgt	81e1c <__Stack_Size+0x81a1c>
     a18:	0308000b 	movweq	r0, #32779	; 0x800b
     a1c:	0201069b 	andeq	r0, r1, #162529280	; 0x9b00000
     a20:	01010001 	tsteq	r1, r1
     a24:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     a28:	0308000b 	movweq	r0, #32779	; 0x800b
     a2c:	020106a6 	andeq	r0, r1, #174063616	; 0xa600000
     a30:	01010001 	tsteq	r1, r1
     a34:	ce020500 	cfsh32gt	mvfx0, mvfx2, #0
     a38:	0308000b 	movweq	r0, #32779	; 0x800b
     a3c:	020106b1 	andeq	r0, r1, #185597952	; 0xb100000
     a40:	01010001 	tsteq	r1, r1
     a44:	d0020500 	andle	r0, r2, r0, lsl #10
     a48:	0308000b 	movweq	r0, #32779	; 0x800b
     a4c:	020106bc 	andeq	r0, r1, #188, 12	; 0xbc00000
     a50:	01010001 	tsteq	r1, r1
     a54:	d2020500 	andle	r0, r2, #0, 10
     a58:	0308000b 	movweq	r0, #32779	; 0x800b
     a5c:	020106c7 	andeq	r0, r1, #208666624	; 0xc700000
     a60:	01010001 	tsteq	r1, r1
     a64:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     a68:	0308000b 	movweq	r0, #32779	; 0x800b
     a6c:	020106d3 	andeq	r0, r1, #221249536	; 0xd300000
     a70:	01010001 	tsteq	r1, r1
     a74:	00000043 	andeq	r0, r0, r3, asr #32
     a78:	003d0002 	eorseq	r0, sp, r2
     a7c:	01020000 	mrseq	r0, (UNDEF: 2)
     a80:	000d0efb 	strdeq	r0, [sp], -fp
     a84:	01010101 	tsteq	r1, r1, lsl #2
     a88:	01000000 	mrseq	r0, (UNDEF: 0)
     a8c:	6c010000 	stcvs	0, cr0, [r1], {-0}
     a90:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     a94:	0000636e 	andeq	r6, r0, lr, ror #6
     a98:	5f627375 	svcpl	0x00627375
     a9c:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     aa0:	0000632e 	andeq	r6, r0, lr, lsr #6
     aa4:	74730000 	ldrbtvc	r0, [r3], #-0
     aa8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aac:	5f783031 	svcpl	0x00783031
     ab0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     ab4:	0100682e 	tsteq	r0, lr, lsr #16
     ab8:	61000000 	mrsvs	r0, (UNDEF: 0)
     abc:	02000001 	andeq	r0, r0, #1
     ac0:	00008c00 	andeq	r8, r0, r0, lsl #24
     ac4:	fb010200 	blx	412ce <__Stack_Size+0x40ece>
     ac8:	01000d0e 	tsteq	r0, lr, lsl #26
     acc:	00010101 	andeq	r0, r1, r1, lsl #2
     ad0:	00010000 	andeq	r0, r1, r0
     ad4:	696c0100 	stmdbvs	ip!, {r8}^
     ad8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     adc:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     ae0:	53552f62 	cmppl	r5, #392	; 0x188
     ae4:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     ae8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     aec:	002e0063 	eoreq	r0, lr, r3, rrx
     af0:	62737500 	rsbsvs	r7, r3, #0, 10
     af4:	646e655f 	strbtvs	r6, [lr], #-1375	; 0x55f
     af8:	00632e70 	rsbeq	r2, r3, r0, ror lr
     afc:	73000000 	movwvc	r0, #0
     b00:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     b04:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b08:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     b0c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     b10:	73000001 	movwvc	r0, #1
     b14:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     b18:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b1c:	616c665f 	cmnvs	ip, pc, asr r6
     b20:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
     b24:	00000100 	andeq	r0, r0, r0, lsl #2
     b28:	5f627375 	svcpl	0x00627375
     b2c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
     b30:	00020068 	andeq	r0, r2, r8, rrx
     b34:	42535500 	subsmi	r5, r3, #0, 10
     b38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     b3c:	0300682e 	movweq	r6, #2094	; 0x82e
     b40:	73750000 	cmnvc	r5, #0
     b44:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     b48:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     b4c:	00000200 	andeq	r0, r0, r0, lsl #4
     b50:	02050000 	andeq	r0, r5, #0
     b54:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     b58:	0100c103 	tsteq	r0, r3, lsl #2
     b5c:	00060214 	andeq	r0, r6, r4, lsl r2
     b60:	05000101 	streq	r0, [r0, #-257]	; 0x101
     b64:	000be402 	andeq	lr, fp, r2, lsl #8
     b68:	00f50308 	rscseq	r0, r5, r8, lsl #6
     b6c:	7a033401 	bvc	cdb78 <__Stack_Size+0xcd778>
     b70:	7a032620 	bvc	ca3f8 <__Stack_Size+0xc9ff8>
     b74:	7a032620 	bvc	ca3fc <__Stack_Size+0xc9ffc>
     b78:	5a232620 	bpl	8ca400 <__Stack_Size+0x8ca000>
     b7c:	01040200 	mrseq	r0, R12_usr
     b80:	36062006 	strcc	r2, [r6], -r6
     b84:	1e764b08 	vaddne.f64	d20, d6, d8
     b88:	4c325a30 	ldcmi	10, cr5, [r2], #-192	; 0xffffff40
     b8c:	004c233d 	subeq	r2, ip, sp, lsr r3
     b90:	31020402 	tstcc	r2, r2, lsl #8
     b94:	02040200 	andeq	r0, r4, #0, 4
     b98:	04020022 	streq	r0, [r2], #-34	; 0x22
     b9c:	02001e02 	andeq	r1, r0, #2, 28
     ba0:	00300204 	eorseq	r0, r0, r4, lsl #4
     ba4:	03020402 	movweq	r0, #9218	; 0x2402
     ba8:	02008262 	andeq	r8, r0, #536870918	; 0x20000006
     bac:	1e030204 	cdpne	2, 0, cr0, cr3, cr4, {0}
     bb0:	04020020 	streq	r0, [r2], #-32
     bb4:	3c620302 	stclcc	3, cr0, [r2], #-8
     bb8:	02040200 	andeq	r0, r4, #0, 4
     bbc:	00201e03 	eoreq	r1, r0, r3, lsl #28
     bc0:	30020402 	andcc	r0, r2, r2, lsl #8
     bc4:	02040200 	andeq	r0, r4, #0, 4
     bc8:	0402001e 	streq	r0, [r2], #-30
     bcc:	304e2202 	subcc	r2, lr, r2, lsl #4
     bd0:	1e1e4c4d 	cdpne	12, 1, cr4, cr14, cr13, {2}
     bd4:	09031e30 	stmdbeq	r3, {r4, r5, r9, sl, fp, ip}
     bd8:	00140220 	andseq	r0, r4, r0, lsr #4
     bdc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     be0:	000ce802 	andeq	lr, ip, r2, lsl #16
     be4:	00d90308 	sbcseq	r0, r9, r8, lsl #6
     be8:	09032301 	stmdbeq	r3, {r0, r8, r9, sp}
     bec:	2077034a 	rsbscs	r0, r7, sl, asr #6
     bf0:	03200903 	teqeq	r0, #49152	; 0xc000
     bf4:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     bf8:	20770320 	rsbscs	r0, r7, r0, lsr #6
     bfc:	212e0903 	teqcs	lr, r3, lsl #18
     c00:	03265b2f 	teqeq	r6, #48128	; 0xbc00
     c04:	2ca6207a 	stccs	0, cr2, [r6], #488	; 0x1e8
     c08:	01000c02 	tsteq	r0, r2, lsl #24
     c0c:	02050001 	andeq	r0, r5, #1
     c10:	00000000 	andeq	r0, r0, r0
     c14:	0101be03 	tsteq	r1, r3, lsl #28
     c18:	025b4c15 	subseq	r4, fp, #5376	; 0x1500
     c1c:	01010007 	tsteq	r1, r7
     c20:	0000008e 	andeq	r0, r0, lr, lsl #1
     c24:	00680002 	rsbeq	r0, r8, r2
     c28:	01020000 	mrseq	r0, (UNDEF: 2)
     c2c:	000d0efb 	strdeq	r0, [sp], -fp
     c30:	01010101 	tsteq	r1, r1, lsl #2
     c34:	01000000 	mrseq	r0, (UNDEF: 0)
     c38:	6c010000 	stcvs	0, cr0, [r1], {-0}
     c3c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c40:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     c44:	552f6269 	strpl	r6, [pc, #-617]!	; 9e3 <__Stack_Size+0x5e3>
     c48:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     c4c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c50:	0000636e 	andeq	r6, r0, lr, ror #6
     c54:	5f627375 	svcpl	0x00627375
     c58:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
     c5c:	0000632e 	andeq	r6, r0, lr, lsr #6
     c60:	74730000 	ldrbtvc	r0, [r3], #-0
     c64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c68:	5f783031 	svcpl	0x00783031
     c6c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     c70:	0100682e 	tsteq	r0, lr, lsr #16
     c74:	73750000 	cmnvc	r5, #0
     c78:	6f635f62 	svcvs	0x00635f62
     c7c:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     c80:	00000200 	andeq	r0, r0, r0, lsl #4
     c84:	5f627375 	svcpl	0x00627375
     c88:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     c8c:	00020068 	andeq	r0, r2, r8, rrx
     c90:	05000000 	streq	r0, [r0, #-0]
     c94:	000d4402 	andeq	r4, sp, r2, lsl #8
     c98:	013e0308 	teqeq	lr, r8, lsl #6
     c9c:	2f435b22 	svccs	0x00435b22
     ca0:	0350211f 	cmpeq	r0, #-1073741817	; 0xc0000007
     ca4:	44344a09 	ldrtmi	r4, [r4], #-2569	; 0xa09
     ca8:	5035433d 	eorspl	r4, r5, sp, lsr r3
     cac:	000e0236 	andeq	r0, lr, r6, lsr r2
     cb0:	020f0101 	andeq	r0, pc, #1073741824	; 0x40000000
     cb4:	00020000 	andeq	r0, r2, r0
     cb8:	000000ba 	strheq	r0, [r0], -sl
     cbc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     cc0:	0101000d 	tsteq	r1, sp
     cc4:	00000101 	andeq	r0, r0, r1, lsl #2
     cc8:	00000100 	andeq	r0, r0, r0, lsl #2
     ccc:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     cd0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     cd4:	62696c00 	rsbvs	r6, r9, #0, 24
     cd8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     cdc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     ce0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ce4:	73750000 	cmnvc	r5, #0
     ce8:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
     cec:	632e706f 	teqvs	lr, #111	; 0x6f
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cf8:	30316632 	eorscc	r6, r1, r2, lsr r6
     cfc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d00:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     d04:	00000100 	andeq	r0, r0, r0, lsl #2
     d08:	5f627375 	svcpl	0x00627375
     d0c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
     d10:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d14:	73750000 	cmnvc	r5, #0
     d18:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     d1c:	00682e66 	rsbeq	r2, r8, r6, ror #28
     d20:	75000002 	strvc	r0, [r0, #-2]
     d24:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     d28:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     d2c:	00000068 	andeq	r0, r0, r8, rrx
     d30:	42535500 	subsmi	r5, r3, #0, 10
     d34:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     d38:	0000682e 	andeq	r6, r0, lr, lsr #16
     d3c:	73750000 	cmnvc	r5, #0
     d40:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     d44:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     d48:	00000200 	andeq	r0, r0, r0, lsl #4
     d4c:	5f627375 	svcpl	0x00627375
     d50:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     d54:	0000682e 	andeq	r6, r0, lr, lsr #16
     d58:	73750000 	cmnvc	r5, #0
     d5c:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     d60:	00682e6c 	rsbeq	r2, r8, ip, ror #28
     d64:	75000002 	strvc	r0, [r0, #-2]
     d68:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     d6c:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     d70:	00020068 	andeq	r0, r2, r8, rrx
     d74:	05000000 	streq	r0, [r0, #-0]
     d78:	000db002 	andeq	fp, sp, r2
     d7c:	01c90308 	biceq	r0, r9, r8, lsl #6
     d80:	023f1501 	eorseq	r1, pc, #4194304	; 0x400000
     d84:	01010009 	tsteq	r1, r9
     d88:	c8020500 	stmdagt	r2, {r8, sl}
     d8c:	0308000d 	movweq	r0, #32781	; 0x800d
     d90:	130101db 	movwne	r0, #4571	; 0x11db
     d94:	01000602 	tsteq	r0, r2, lsl #12
     d98:	02050001 	andeq	r0, r5, #1
     d9c:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     da0:	0101e803 	tsteq	r1, r3, lsl #16
     da4:	07024113 	smladeq	r2, r3, r1, r4
     da8:	00010100 	andeq	r0, r1, r0, lsl #2
     dac:	0de80205 	sfmeq	f0, 2, [r8, #20]!
     db0:	fb030800 	blx	c2dba <__Stack_Size+0xc29ba>
     db4:	01020101 	tsteq	r2, r1, lsl #2
     db8:	00010100 	andeq	r0, r1, r0, lsl #2
     dbc:	0dec0205 	sfmeq	f0, 2, [ip, #20]!
     dc0:	88030800 	stmdahi	r3, {fp}
     dc4:	03190102 	tsteq	r9, #-2147483648	; 0x80000000
     dc8:	22272079 	eorcs	r2, r7, #121	; 0x79
     dcc:	03741003 	cmneq	r4, #3
     dd0:	24302e75 	ldrtcs	r2, [r0], #-3701	; 0xe75
     dd4:	301c321c 	andscc	r3, ip, ip, lsl r2
     dd8:	2e74034f 	cdpcs	3, 7, cr0, cr4, cr15, {2}
     ddc:	21201103 	teqcs	r0, r3, lsl #2
     de0:	211e221f 	tstcs	lr, pc, lsl r2
     de4:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
     de8:	0101000a 	tsteq	r1, sl
     dec:	48020500 	stmdami	r2, {r8, sl}
     df0:	0308000e 	movweq	r0, #32782	; 0x800e
     df4:	030102b4 	movweq	r0, #4788	; 0x12b4
     df8:	3e760112 	mrccc	1, 3, r0, cr6, cr2, {0}
     dfc:	03022152 	movweq	r2, #8530	; 0x2152
     e00:	00010100 	andeq	r0, r1, r0, lsl #2
     e04:	0e6c0205 	cdpeq	2, 6, cr0, cr12, cr5, {0}
     e08:	8e030800 	cdphi	8, 0, cr0, cr3, cr0, {0}
     e0c:	24140103 	ldrcs	r0, [r4], #-259	; 0x103
     e10:	4a7a0324 	bmi	1e81aa8 <__Stack_Size+0x1e816a8>
     e14:	00010227 	andeq	r0, r1, r7, lsr #4
     e18:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e1c:	000e7c02 	andeq	r7, lr, r2, lsl #24
     e20:	03a30308 			; <UNDEFINED> instruction: 0x03a30308
     e24:	010e0301 	tsteq	lr, r1, lsl #6
     e28:	21224b22 	teqcs	r2, r2, lsr #22
     e2c:	01000502 	tsteq	r0, r2, lsl #10
     e30:	02050001 	andeq	r0, r5, #1
     e34:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     e38:	0103c103 	tsteq	r3, r3, lsl #2
     e3c:	224c4c16 	subcs	r4, ip, #5632	; 0x1600
     e40:	0221234b 	eoreq	r2, r1, #738197505	; 0x2c000001
     e44:	01010007 	tsteq	r1, r7
     e48:	c0020500 	andgt	r0, r2, r0, lsl #10
     e4c:	0308000e 	movweq	r0, #32782	; 0x800e
     e50:	240100ea 	strcs	r0, [r1], #-234	; 0xea
     e54:	30314d30 	eorscc	r4, r1, r0, lsr sp
     e58:	01000702 	tsteq	r0, r2, lsl #14
     e5c:	02050001 	andeq	r0, r5, #1
     e60:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
     e64:	01018403 	tsteq	r1, r3, lsl #8
     e68:	231d2314 	tstcs	sp, #20, 6	; 0x50000000
     e6c:	1d23221b 	sfmne	f2, 4, [r3, #-108]!	; 0xffffff94
     e70:	200f0326 	andcs	r0, pc, r6, lsr #6
     e74:	4b4b593f 	blmi	12d7378 <__Stack_Size+0x12d6f78>
     e78:	3f673d4b 	svccc	0x00673d4b
     e7c:	4d4b4b4b 	vstrmi	d20, [fp, #-300]	; 0xfffffed4
     e80:	4d4b5959 	stclmi	9, cr5, [fp, #-356]	; 0xfffffe9c
     e84:	594b594b 	stmdbpl	fp, {r0, r1, r3, r6, r8, fp, ip, lr}^
     e88:	0c023f4d 	stceq	15, cr3, [r2], {77}	; 0x4d
     e8c:	00010100 	andeq	r0, r1, r0, lsl #2
     e90:	0fc40205 	svceq	0x00c40205
     e94:	dd030800 	stcle	8, cr0, [r3, #-0]
     e98:	02140102 	andseq	r0, r4, #-2147483648	; 0x80000000
     e9c:	01010006 	tsteq	r1, r6
     ea0:	d0020500 	andle	r0, r2, r0, lsl #10
     ea4:	0308000f 	movweq	r0, #32783	; 0x800f
     ea8:	140102ea 	strne	r0, [r1], #-746	; 0x2ea
     eac:	01000602 	tsteq	r0, r2, lsl #12
     eb0:	02050001 	andeq	r0, r5, #1
     eb4:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
     eb8:	0102f703 	tsteq	r2, r3, lsl #14
     ebc:	5a343d14 	bpl	d10314 <__Stack_Size+0xd0ff14>
     ec0:	01000602 	tsteq	r0, r2, lsl #12
     ec4:	00018301 	andeq	r8, r1, r1, lsl #6
     ec8:	c5000200 	strgt	r0, [r0, #-512]	; 0x200
     ecc:	02000000 	andeq	r0, r0, #0
     ed0:	0d0efb01 	vstreq	d15, [lr, #-4]
     ed4:	01010100 	mrseq	r0, (UNDEF: 17)
     ed8:	00000001 	andeq	r0, r0, r1
     edc:	01000001 	tsteq	r0, r1
     ee0:	2f62696c 	svccs	0x0062696c
     ee4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ee8:	2f62696c 	svccs	0x0062696c
     eec:	5f425355 	svcpl	0x00425355
     ef0:	2f62696c 	svccs	0x0062696c
     ef4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ef8:	42535500 	subsmi	r5, r3, #0, 10
     efc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     f00:	0000632e 	andeq	r6, r0, lr, lsr #6
     f04:	74730000 	ldrbtvc	r0, [r3], #-0
     f08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f0c:	5f783031 	svcpl	0x00783031
     f10:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     f14:	0100682e 	tsteq	r0, lr, lsr #16
     f18:	74730000 	ldrbtvc	r0, [r3], #-0
     f1c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f20:	5f783031 	svcpl	0x00783031
     f24:	2e70616d 	rpwcssz	f6, f0, #5.0
     f28:	00010068 	andeq	r0, r1, r8, rrx
     f2c:	62737500 	rsbsvs	r7, r3, #0, 10
     f30:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     f34:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f38:	55000002 	strpl	r0, [r0, #-2]
     f3c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     f40:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     f44:	00000000 	andeq	r0, r0, r0
     f48:	5f627375 	svcpl	0x00627375
     f4c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     f50:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f54:	73750000 	cmnvc	r5, #0
     f58:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     f5c:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
     f60:	00000000 	andeq	r0, r0, r0
     f64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f68:	30316632 	eorscc	r6, r1, r2, lsr r6
     f6c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     f70:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     f74:	00000100 	andeq	r0, r0, r0, lsl #2
     f78:	5f627375 	svcpl	0x00627375
     f7c:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
     f80:	00020068 	andeq	r0, r2, r8, rrx
     f84:	62737500 	rsbsvs	r7, r3, #0, 10
     f88:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     f8c:	00682e73 	rsbeq	r2, r8, r3, ror lr
     f90:	00000002 	andeq	r0, r0, r2
     f94:	fc020500 	stc2	5, cr0, [r2], {-0}
     f98:	0308000f 	movweq	r0, #32783	; 0x800f
     f9c:	230102f3 	movwcs	r0, #4851	; 0x12f3
     fa0:	01040200 	mrseq	r0, R12_usr
     fa4:	3e062006 	cdpcc	0, 0, cr2, cr6, cr6, {0}
     fa8:	3a413230 	bcc	104d870 <__Stack_Size+0x104d470>
     fac:	01023e22 	tsteq	r2, r2, lsr #28
     fb0:	00010100 	andeq	r0, r1, r0, lsl #2
     fb4:	10240205 	eorne	r0, r4, r5, lsl #4
     fb8:	27030800 	strcs	r0, [r3, -r0, lsl #16]
     fbc:	02830301 	addeq	r0, r3, #67108864	; 0x4000000
     fc0:	7e860320 	cdpvc	3, 8, cr0, cr6, cr0, {1}
     fc4:	241e4258 	ldrcs	r4, [lr], #-600	; 0x258
     fc8:	3d22221c 	sfmcc	f2, 4, [r2, #-112]!	; 0xffffff90
     fcc:	000a0224 	andeq	r0, sl, r4, lsr #4
     fd0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     fd4:	00000002 	andeq	r0, r0, r2
     fd8:	00da0300 	sbcseq	r0, sl, r0, lsl #6
     fdc:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
     fe0:	00010100 	andeq	r0, r1, r0, lsl #2
     fe4:	105c0205 	subsne	r0, ip, r5, lsl #4
     fe8:	a6030800 	strge	r0, [r3], -r0, lsl #16
     fec:	23130102 	tstcs	r3, #-2147483648	; 0x80000000
     ff0:	0008025d 	andeq	r0, r8, sp, asr r2
     ff4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ff8:	00107802 	andseq	r7, r0, r2, lsl #16
     ffc:	00c70308 	sbceq	r0, r7, r8, lsl #6
    1000:	3e3e2301 	cdpcc	3, 3, cr2, cr14, cr1, {0}
    1004:	0602353e 			; <UNDEFINED> instruction: 0x0602353e
    1008:	00010100 	andeq	r0, r1, r0, lsl #2
    100c:	109c0205 	addsne	r0, ip, r5, lsl #4
    1010:	df030800 	svcle	0x00030800
    1014:	02130100 	andseq	r0, r3, #0, 2
    1018:	01010002 	tsteq	r1, r2
    101c:	a0020500 	andge	r0, r2, r0, lsl #10
    1020:	03080010 	movweq	r0, #32784	; 0x8010
    1024:	150102bb 	strne	r0, [r1, #-699]	; 0x2bb
    1028:	2121231d 	teqcs	r1, sp, lsl r3
    102c:	234b3032 	movtcs	r3, #45106	; 0xb032
    1030:	000b022b 	andeq	r0, fp, fp, lsr #4
    1034:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1038:	0010d402 	andseq	sp, r0, r2, lsl #8
    103c:	02dd0308 	sbcseq	r0, sp, #8, 6	; 0x20000000
    1040:	3e402001 	cdpcc	0, 4, cr2, cr0, cr1, {0}
    1044:	023e4b59 	eorseq	r4, lr, #91136	; 0x16400
    1048:	01010002 	tsteq	r1, r2
    104c:	0000030e 	andeq	r0, r0, lr, lsl #6
    1050:	00740002 	rsbseq	r0, r4, r2
    1054:	01020000 	mrseq	r0, (UNDEF: 2)
    1058:	000d0efb 	strdeq	r0, [sp], -fp
    105c:	01010101 	tsteq	r1, r1, lsl #2
    1060:	01000000 	mrseq	r0, (UNDEF: 0)
    1064:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1068:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    106c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1070:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1074:	0000636e 	andeq	r6, r0, lr, ror #6
    1078:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    107c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1080:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1084:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1088:	00010063 	andeq	r0, r1, r3, rrx
    108c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1090:	31663233 	cmncc	r6, r3, lsr r2
    1094:	745f7830 	ldrbvc	r7, [pc], #-2096	; 109c <__Stack_Size+0xc9c>
    1098:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    109c:	00020068 	andeq	r0, r2, r8, rrx
    10a0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10a4:	31663233 	cmncc	r6, r3, lsr r2
    10a8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ff0 <__Stack_Size+0xbf0>
    10ac:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    10b0:	00000200 	andeq	r0, r0, r0, lsl #4
    10b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    10bc:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    10c0:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    10c4:	00020068 	andeq	r0, r2, r8, rrx
    10c8:	05000000 	streq	r0, [r0, #-0]
    10cc:	00110002 	andseq	r0, r1, r2
    10d0:	00d60308 	sbcseq	r0, r6, r8, lsl #6
    10d4:	02591701 	subseq	r1, r9, #262144	; 0x40000
    10d8:	01010007 	tsteq	r1, r7
    10dc:	00020500 	andeq	r0, r2, r0, lsl #10
    10e0:	03000000 	movweq	r0, #0
    10e4:	170100ea 	strne	r0, [r1, -sl, ror #1]
    10e8:	00070259 	andeq	r0, r7, r9, asr r2
    10ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    10f0:	00111802 	andseq	r1, r1, r2, lsl #16
    10f4:	00fe0308 	rscseq	r0, lr, r8, lsl #6
    10f8:	02591701 	subseq	r1, r9, #262144	; 0x40000
    10fc:	01010007 	tsteq	r1, r7
    1100:	30020500 	andcc	r0, r2, r0, lsl #10
    1104:	03080011 	movweq	r0, #32785	; 0x8011
    1108:	14010190 	strne	r0, [r1], #-400	; 0x190
    110c:	0009023d 	andeq	r0, r9, sp, lsr r2
    1110:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1114:	00114802 	andseq	r4, r1, r2, lsl #16
    1118:	019e0308 	orrseq	r0, lr, r8, lsl #6
    111c:	08021401 	stmdaeq	r2, {r0, sl, ip}
    1120:	00010100 	andeq	r0, r1, r0, lsl #2
    1124:	00000205 	andeq	r0, r0, r5, lsl #4
    1128:	96030000 	strls	r0, [r3], -r0
    112c:	2f140105 	svccs	0x00140105
    1130:	01000402 	tsteq	r0, r2, lsl #8
    1134:	02050001 	andeq	r0, r5, #1
    1138:	00000000 	andeq	r0, r0, r0
    113c:	0105a303 	tsteq	r5, r3, lsl #6
    1140:	04022f14 	streq	r2, [r2], #-3860	; 0xf14
    1144:	00010100 	andeq	r0, r1, r0, lsl #2
    1148:	00000205 	andeq	r0, r0, r5, lsl #4
    114c:	b1030000 	mrslt	r0, (UNDEF: 3)
    1150:	03150105 	tsteq	r5, #1073741825	; 0x40000001
    1154:	06022e09 	streq	r2, [r2], -r9, lsl #28
    1158:	00010100 	andeq	r0, r1, r0, lsl #2
    115c:	00000205 	andeq	r0, r0, r5, lsl #4
    1160:	c7030000 	strgt	r0, [r3, -r0]
    1164:	03150105 	tsteq	r5, #1073741825	; 0x40000001
    1168:	06022e0a 	streq	r2, [r2], -sl, lsl #28
    116c:	00010100 	andeq	r0, r1, r0, lsl #2
    1170:	00000205 	andeq	r0, r0, r5, lsl #4
    1174:	e2030000 	and	r0, r3, #0
    1178:	1d280105 	stfnes	f0, [r8, #-20]!	; 0xffffffec
    117c:	07023323 	streq	r3, [r2, -r3, lsr #6]
    1180:	00010100 	andeq	r0, r1, r0, lsl #2
    1184:	00000205 	andeq	r0, r0, r5, lsl #4
    1188:	81030000 	mrshi	r0, (UNDEF: 3)
    118c:	3e180106 	mufcce	f0, f0, f6
    1190:	03294126 	teqeq	r9, #-2147483639	; 0x80000009
    1194:	04023c10 	streq	r3, [r2], #-3088	; 0xc10
    1198:	00010100 	andeq	r0, r1, r0, lsl #2
    119c:	11580205 	cmpne	r8, r5, lsl #4
    11a0:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
    11a4:	02170106 	andseq	r0, r7, #-2147483647	; 0x80000001
    11a8:	01010006 	tsteq	r1, r6
    11ac:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    11b0:	03080011 	movweq	r0, #32785	; 0x8011
    11b4:	150106bf 	strne	r0, [r1, #-1727]	; 0x6bf
    11b8:	03424250 	movteq	r4, #8784	; 0x2250
    11bc:	03344a70 	teqeq	r4, #112, 20	; 0x70000
    11c0:	03022010 	movweq	r2, #8208	; 0x2010
    11c4:	00010100 	andeq	r0, r1, r0, lsl #2
    11c8:	118c0205 	orrne	r0, ip, r5, lsl #4
    11cc:	e6030800 	str	r0, [r3], -r0, lsl #16
    11d0:	24200106 	strtcs	r0, [r0], #-262	; 0x106
    11d4:	04020031 	streq	r0, [r2], #-49	; 0x31
    11d8:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    11dc:	30201903 	eorcc	r1, r0, r3, lsl #18
    11e0:	2f746803 	svccs	0x00746803
    11e4:	02025d33 	andeq	r5, r2, #3264	; 0xcc0
    11e8:	00010100 	andeq	r0, r1, r0, lsl #2
    11ec:	11c40205 	bicne	r0, r4, r5, lsl #4
    11f0:	ad030800 	stcge	8, cr0, [r3, #-0]
    11f4:	27200101 	strcs	r0, [r0, -r1, lsl #2]!
    11f8:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
    11fc:	304d214b 	subcc	r2, sp, fp, asr #2
    1200:	03026b23 	movweq	r6, #11043	; 0x2b23
    1204:	00010100 	andeq	r0, r1, r0, lsl #2
    1208:	00000205 	andeq	r0, r0, r5, lsl #4
    120c:	d4030000 	strle	r0, [r3], #-0
    1210:	4c240101 	stfmis	f0, [r4], #-4
    1214:	4b2a2431 	blmi	a8a2e0 <__Stack_Size+0xa89ee0>
    1218:	6b23304d 	blvs	8cd354 <__Stack_Size+0x8ccf54>
    121c:	01000302 	tsteq	r0, r2, lsl #6
    1220:	02050001 	andeq	r0, r5, #1
    1224:	00000000 	andeq	r0, r0, r0
    1228:	0101f703 	tsteq	r1, r3, lsl #14
    122c:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
    1230:	212e7803 	teqcs	lr, r3, lsl #16
    1234:	304d4b3f 	subcc	r4, sp, pc, lsr fp
    1238:	3c090331 	stccc	3, cr0, [r9], {49}	; 0x31
    123c:	31207703 	teqcc	r0, r3, lsl #14
    1240:	313f1d23 	teqcc	pc, r3, lsr #26
    1244:	232e0a03 	teqcs	lr, #12288	; 0x3000
    1248:	0007026c 	andeq	r0, r7, ip, ror #4
    124c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1250:	00120402 	andseq	r0, r2, r2, lsl #8
    1254:	02b60308 	adcseq	r0, r6, #8, 6	; 0x20000000
    1258:	03272001 	teqeq	r7, #1
    125c:	30272079 	eorcc	r2, r7, r9, ror r0
    1260:	4c1b2532 	cfldr32mi	mvfx2, [fp], {50}	; 0x32
    1264:	31323031 	teqcc	r2, r1, lsr r0
    1268:	233c0a03 	teqcs	ip, #12288	; 0x3000
    126c:	0004026c 	andeq	r0, r4, ip, ror #4
    1270:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1274:	00000002 	andeq	r0, r0, r2
    1278:	02f10300 	rscseq	r0, r1, #0, 6
    127c:	03272001 	teqeq	r7, #1
    1280:	30272079 	eorcc	r2, r7, r9, ror r0
    1284:	4c1c2431 	cfldrsmi	mvf2, [ip], {49}	; 0x31
    1288:	6b233022 	blvs	8cd318 <__Stack_Size+0x8ccf18>
    128c:	01000402 	tsteq	r0, r2, lsl #8
    1290:	02050001 	andeq	r0, r5, #1
    1294:	00000000 	andeq	r0, r0, r0
    1298:	01039903 	tsteq	r3, r3, lsl #18
    129c:	7a032620 	bvc	cab24 <__Stack_Size+0xca724>
    12a0:	31302620 	teqcc	r0, r0, lsr #12
    12a4:	3f211b33 	svccc	0x00211b33
    12a8:	233d1c24 	teqcs	sp, #36, 24	; 0x2400
    12ac:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    12b0:	01010006 	tsteq	r1, r6
    12b4:	00020500 	andeq	r0, r2, r0, lsl #10
    12b8:	03000000 	movweq	r0, #0
    12bc:	200103ca 	andcs	r0, r1, sl, asr #7
    12c0:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
    12c4:	032e7703 	teqeq	lr, #786432	; 0xc0000
    12c8:	7503200c 	strvc	r2, [r3, #-12]
    12cc:	200b032e 	andcs	r0, fp, lr, lsr #6
    12d0:	1e223d21 	cdpne	13, 2, cr3, cr2, cr1, {1}
    12d4:	2072033e 	rsbscs	r0, r2, lr, lsr r3
    12d8:	372e1503 	strcc	r1, [lr, -r3, lsl #10]!
    12dc:	30231d23 	eorcc	r1, r3, r3, lsr #26
    12e0:	2069033e 	rsbcs	r0, r9, lr, lsr r3
    12e4:	23201703 	teqcs	r0, #786432	; 0xc0000
    12e8:	2e64033f 	mcrcs	3, 3, r0, cr4, cr15, {1}
    12ec:	302e1c03 	eorcc	r1, lr, r3, lsl #24
    12f0:	03206203 	teqeq	r0, #805306368	; 0x30000000
    12f4:	3f23201e 	svccc	0x0023201e
    12f8:	032e5d03 	teqeq	lr, #3, 26	; 0xc0
    12fc:	034c2023 	movteq	r2, #49187	; 0xc023
    1300:	2503205b 	strcs	r2, [r3, #-91]	; 0x5b
    1304:	313f2320 	teqcc	pc, r0, lsr #6
    1308:	0007026b 	andeq	r0, r7, fp, ror #4
    130c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1310:	00000002 	andeq	r0, r0, r2
    1314:	04990300 	ldreq	r0, [r9], #768	; 0x300
    1318:	4c262001 	stcmi	0, cr2, [r6], #-4
    131c:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
    1320:	4b3e212e 	blmi	f897e0 <__Stack_Size+0xf893e0>
    1324:	5b31304d 	blpl	c4d460 <__Stack_Size+0xc4d060>
    1328:	3232225a 	eorscc	r2, r2, #-1610612731	; 0xa0000005
    132c:	2379314c 	cmncs	r9, #76, 2
    1330:	0007026c 	andeq	r0, r7, ip, ror #4
    1334:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1338:	00000002 	andeq	r0, r0, r2
    133c:	04ea0300 	strbteq	r0, [sl], #768	; 0x300
    1340:	20090301 	andcs	r0, r9, r1, lsl #6
    1344:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1348:	3f212009 	svccc	0x00212009
    134c:	03207303 	teqeq	r0, #201326592	; 0xc000000
    1350:	31302e0d 	teqcc	r0, sp, lsl #28
    1354:	233e3f76 	teqcs	lr, #472	; 0x1d8
    1358:	0007026b 	andeq	r0, r7, fp, ror #4
    135c:	00cc0101 	sbceq	r0, ip, r1, lsl #2
    1360:	00020000 	andeq	r0, r2, r0
    1364:	0000005e 	andeq	r0, r0, lr, asr r0
    1368:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    136c:	0101000d 	tsteq	r1, sp
    1370:	00000101 	andeq	r0, r0, r1, lsl #2
    1374:	00000100 	andeq	r0, r0, r0, lsl #2
    1378:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    137c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1380:	62696c00 	rsbvs	r6, r9, #0, 24
    1384:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1388:	74730000 	ldrbtvc	r0, [r3], #-0
    138c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1390:	5f783031 	svcpl	0x00783031
    1394:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1398:	0100632e 	tsteq	r0, lr, lsr #6
    139c:	74730000 	ldrbtvc	r0, [r3], #-0
    13a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13a4:	5f783031 	svcpl	0x00783031
    13a8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    13ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    13b0:	74730000 	ldrbtvc	r0, [r3], #-0
    13b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13b8:	5f783031 	svcpl	0x00783031
    13bc:	2e70616d 	rpwcssz	f6, f0, #5.0
    13c0:	00020068 	andeq	r0, r2, r8, rrx
    13c4:	05000000 	streq	r0, [r0, #-0]
    13c8:	00124c02 	andseq	r4, r2, r2, lsl #24
    13cc:	012d0308 	teqeq	sp, r8, lsl #6
    13d0:	00060216 	andeq	r0, r6, r6, lsl r2
    13d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    13d8:	00125802 	andseq	r5, r2, r2, lsl #16
    13dc:	00c40308 	sbceq	r0, r4, r8, lsl #6
    13e0:	06021601 	streq	r1, [r2], -r1, lsl #12
    13e4:	00010100 	andeq	r0, r1, r0, lsl #2
    13e8:	12640205 	rsbne	r0, r4, #1342177280	; 0x50000000
    13ec:	d4030800 	strle	r0, [r3], #-2048	; 0x800
    13f0:	02160100 	andseq	r0, r6, #0, 2
    13f4:	01010006 	tsteq	r1, r6
    13f8:	00020500 	andeq	r0, r2, r0, lsl #10
    13fc:	03000000 	movweq	r0, #0
    1400:	130100e4 	movwne	r0, #4324	; 0x10e4
    1404:	01000802 	tsteq	r0, r2, lsl #16
    1408:	02050001 	andeq	r0, r5, #1
    140c:	00000000 	andeq	r0, r0, r0
    1410:	0100f103 	tsteq	r0, r3, lsl #2
    1414:	00080213 	andeq	r0, r8, r3, lsl r2
    1418:	05000101 	streq	r0, [r0, #-257]	; 0x101
    141c:	00000002 	andeq	r0, r0, r2
    1420:	01800300 	orreq	r0, r0, r0, lsl #6
    1424:	0b031801 	bleq	c7430 <__Stack_Size+0xc7030>
    1428:	0007023c 	andeq	r0, r7, ip, lsr r2
    142c:	023a0101 	eorseq	r0, sl, #1073741824	; 0x40000000
    1430:	00020000 	andeq	r0, r2, r0
    1434:	00000085 	andeq	r0, r0, r5, lsl #1
    1438:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    143c:	0101000d 	tsteq	r1, sp
    1440:	00000101 	andeq	r0, r0, r1, lsl #2
    1444:	00000100 	andeq	r0, r0, r0, lsl #2
    1448:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    144c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1450:	62696c00 	rsbvs	r6, r9, #0, 24
    1454:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1458:	74730000 	ldrbtvc	r0, [r3], #-0
    145c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1460:	5f783031 	svcpl	0x00783031
    1464:	6f697067 	svcvs	0x00697067
    1468:	0100632e 	tsteq	r0, lr, lsr #6
    146c:	74730000 	ldrbtvc	r0, [r3], #-0
    1470:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1474:	5f783031 	svcpl	0x00783031
    1478:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    147c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1480:	74730000 	ldrbtvc	r0, [r3], #-0
    1484:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1488:	5f783031 	svcpl	0x00783031
    148c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1490:	00020068 	andeq	r0, r2, r8, rrx
    1494:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1498:	31663233 	cmncc	r6, r3, lsr r2
    149c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    14a0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    14a4:	00020068 	andeq	r0, r2, r8, rrx
    14a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    14ac:	31663233 	cmncc	r6, r3, lsr r2
    14b0:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    14b4:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    14b8:	00000200 	andeq	r0, r0, r0, lsl #4
    14bc:	02050000 	andeq	r0, r5, #0
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	24013303 	strcs	r3, [r1], #-771	; 0x303
    14c8:	032a4bf5 	teqeq	sl, #250880	; 0x3d400
    14cc:	034bac17 	movteq	sl, #48151	; 0xbc17
    14d0:	324b2e70 	subcc	r2, fp, #112, 28	; 0x700
    14d4:	034b324b 	movteq	r3, #45643	; 0xb24b
    14d8:	324b2e09 	subcc	r2, fp, #9, 28	; 0x90
    14dc:	7a034259 	bvc	d1e48 <__Stack_Size+0xd1a48>
    14e0:	0008022e 	andeq	r0, r8, lr, lsr #4
    14e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    14e8:	00000002 	andeq	r0, r0, r2
    14ec:	00eb0300 	rsceq	r0, fp, r0, lsl #6
    14f0:	2d4c2101 	stfcse	f2, [ip, #-4]
    14f4:	01000402 	tsteq	r0, r2, lsl #8
    14f8:	02050001 	andeq	r0, r5, #1
    14fc:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
    1500:	0100fc03 	tsteq	r0, r3, lsl #24
    1504:	03010a03 	movweq	r0, #6659	; 0x1a03
    1508:	0c032076 	stceq	0, cr2, [r3], {118}	; 0x76
    150c:	03332520 	teqeq	r3, #32, 10	; 0x8000000
    1510:	33352074 	teqcc	r5, #116	; 0x74
    1514:	3022223e 	eorcc	r2, r2, lr, lsr r2
    1518:	3d303030 	ldccc	0, cr3, [r0, #-192]!	; 0xffffff40
    151c:	224d1d34 	subcs	r1, sp, #52, 26	; 0xd00
    1520:	02002233 	andeq	r2, r0, #805306371	; 0x30000003
    1524:	66030204 	strvs	r0, [r3], -r4, lsl #4
    1528:	3c1f032e 	ldccc	3, cr0, [pc], {46}	; 0x2e
    152c:	3e213025 	cdpcc	0, 2, cr3, cr1, cr5, {1}
    1530:	30302f30 	eorscc	r2, r0, r0, lsr pc
    1534:	4d1d343d 	cfldrsmi	mvf3, [sp, #-244]	; 0xffffff0c
    1538:	00223122 	eoreq	r3, r2, r2, lsr #2
    153c:	03020402 	movweq	r0, #9218	; 0x2402
    1540:	1b032e69 	blne	cceec <__Stack_Size+0xccaec>
    1544:	0002023c 	andeq	r0, r2, ip, lsr r2
    1548:	05000101 	streq	r0, [r0, #-257]	; 0x101
    154c:	00000002 	andeq	r0, r0, r2
    1550:	01e50300 	mvneq	r0, r0, lsl #6
    1554:	2f3d1401 	svccs	0x003d1401
    1558:	01000302 	tsteq	r0, r2, lsl #6
    155c:	02050001 	andeq	r0, r5, #1
    1560:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    1564:	0101f603 	tsteq	r1, r3, lsl #12
    1568:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    156c:	01000402 	tsteq	r0, r2, lsl #8
    1570:	02050001 	andeq	r0, r5, #1
    1574:	00000000 	andeq	r0, r0, r0
    1578:	01029003 	tsteq	r2, r3
    157c:	02022116 	andeq	r2, r2, #-2147483643	; 0x80000005
    1580:	00010100 	andeq	r0, r1, r0, lsl #2
    1584:	00000205 	andeq	r0, r0, r5, lsl #4
    1588:	a1030000 	mrsge	r0, (UNDEF: 3)
    158c:	03190102 	tsteq	r9, #-2147483648	; 0x80000000
    1590:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    1594:	00010100 	andeq	r0, r1, r0, lsl #2
    1598:	00000205 	andeq	r0, r0, r5, lsl #4
    159c:	bb030000 	bllt	c15a4 <__Stack_Size+0xc11a4>
    15a0:	21160102 	tstcs	r6, r2, lsl #2
    15a4:	01000202 	tsteq	r0, r2, lsl #4
    15a8:	02050001 	andeq	r0, r5, #1
    15ac:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
    15b0:	0102cd03 	tsteq	r2, r3, lsl #26
    15b4:	00020217 	andeq	r0, r2, r7, lsl r2
    15b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15bc:	00131c02 	andseq	r1, r3, r2, lsl #24
    15c0:	02e00308 	rsceq	r0, r0, #8, 6	; 0x20000000
    15c4:	02021701 	andeq	r1, r2, #262144	; 0x40000
    15c8:	00010100 	andeq	r0, r1, r0, lsl #2
    15cc:	00000205 	andeq	r0, r0, r5, lsl #4
    15d0:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    15d4:	22180102 	andscs	r0, r8, #-2147483648	; 0x80000000
    15d8:	00020232 	andeq	r0, r2, r2, lsr r2
    15dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15e0:	00000002 	andeq	r0, r0, r2
    15e4:	03900300 	orrseq	r0, r0, #0, 6
    15e8:	02021601 	andeq	r1, r2, #1048576	; 0x100000
    15ec:	00010100 	andeq	r0, r1, r0, lsl #2
    15f0:	00000205 	andeq	r0, r0, r5, lsl #4
    15f4:	a2030000 	andge	r0, r3, #0
    15f8:	30190103 	andscc	r0, r9, r3, lsl #2
    15fc:	22222222 	eorcs	r2, r2, #536870914	; 0x20000002
    1600:	01000202 	tsteq	r0, r2, lsl #4
    1604:	02050001 	andeq	r0, r5, #1
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0103c303 	tsteq	r3, r3, lsl #6
    1610:	305a3019 	subscc	r3, sl, r9, lsl r0
    1614:	01000502 	tsteq	r0, r2, lsl #10
    1618:	02050001 	andeq	r0, r5, #1
    161c:	00000000 	andeq	r0, r0, r0
    1620:	0103dc03 	tsteq	r3, r3, lsl #24
    1624:	00060216 	andeq	r0, r6, r6, lsl r2
    1628:	05000101 	streq	r0, [r0, #-257]	; 0x101
    162c:	00132002 	andseq	r2, r3, r2
    1630:	04870308 	streq	r0, [r7], #776	; 0x308
    1634:	45252701 	strmi	r2, [r5, #-1793]!	; 0x701
    1638:	1f232223 	svcne	0x00232223
    163c:	03284c2f 	teqeq	r8, #12032	; 0x2f00
    1640:	03262e7a 	teqeq	r6, #1952	; 0x7a0
    1644:	0a032070 	beq	c980c <__Stack_Size+0xc940c>
    1648:	314b342e 	cmpcc	fp, lr, lsr #8
    164c:	06024d22 	streq	r4, [r2], -r2, lsr #26
    1650:	00010100 	andeq	r0, r1, r0, lsl #2
    1654:	00000205 	andeq	r0, r0, r5, lsl #4
    1658:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    165c:	03190104 	tsteq	r9, #4, 2
    1660:	22278279 	eorcs	r8, r7, #-1879048185	; 0x90000007
    1664:	023d301e 	eorseq	r3, sp, #30
    1668:	01010005 	tsteq	r1, r5
    166c:	00000338 	andeq	r0, r0, r8, lsr r3
    1670:	00860002 	addeq	r0, r6, r2
    1674:	01020000 	mrseq	r0, (UNDEF: 2)
    1678:	000d0efb 	strdeq	r0, [sp], -fp
    167c:	01010101 	tsteq	r1, r1, lsl #2
    1680:	01000000 	mrseq	r0, (UNDEF: 0)
    1684:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1688:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    168c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1690:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1694:	0000636e 	andeq	r6, r0, lr, ror #6
    1698:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    169c:	30316632 	eorscc	r6, r1, r2, lsr r6
    16a0:	766e5f78 	uqsub16vc	r5, lr, r8
    16a4:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    16a8:	00000100 	andeq	r0, r0, r0, lsl #2
    16ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16b0:	30316632 	eorscc	r6, r1, r2, lsr r6
    16b4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16b8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    16bc:	00000200 	andeq	r0, r0, r0, lsl #4
    16c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    16c8:	616d5f78 	smcvs	54776	; 0xd5f8
    16cc:	00682e70 	rsbeq	r2, r8, r0, ror lr
    16d0:	73000002 	movwvc	r0, #2
    16d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16dc:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    16e0:	00682e63 	rsbeq	r2, r8, r3, ror #28
    16e4:	63000002 	movwvs	r0, #2
    16e8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    16ec:	5f336d78 	svcpl	0x00336d78
    16f0:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    16f4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    16f8:	00000002 	andeq	r0, r0, r2
    16fc:	00020500 	andeq	r0, r2, r0, lsl #10
    1700:	03000000 	movweq	r0, #0
    1704:	21150124 	tstcs	r5, r4, lsr #2
    1708:	2f2f4b2d 	svccs	0x002f4b2d
    170c:	04020030 	streq	r0, [r2], #-48	; 0x30
    1710:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1714:	002c0304 	eoreq	r0, ip, r4, lsl #6
    1718:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    171c:	03040200 	movweq	r0, #16896	; 0x4200
    1720:	0402001e 	streq	r0, [r2], #-30
    1724:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1728:	242c0304 	strtcs	r0, [ip], #-772	; 0x304
    172c:	01000402 	tsteq	r0, r2, lsl #8
    1730:	02050001 	andeq	r0, r5, #1
    1734:	00000000 	andeq	r0, r0, r0
    1738:	15013b03 	strne	r3, [r1, #-2819]	; 0xb03
    173c:	2f211e3e 	svccs	0x00211e3e
    1740:	3e232121 	sufccsp	f2, f3, f1
    1744:	02213d21 	eoreq	r3, r1, #2112	; 0x840
    1748:	01010006 	tsteq	r1, r6
    174c:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    1750:	03080013 	movweq	r0, #32787	; 0x8013
    1754:	170100e1 	strne	r0, [r1, -r1, ror #1]
    1758:	01000a02 	tsteq	r0, r2, lsl #20
    175c:	02050001 	andeq	r0, r5, #1
    1760:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
    1764:	0100f403 	tsteq	r0, r3, lsl #8
    1768:	03010a03 	movweq	r0, #6659	; 0x1a03
    176c:	0a032076 	beq	c994c <__Stack_Size+0xc954c>
    1770:	0328232e 	teqeq	r8, #-1207959552	; 0xb8000000
    1774:	1c242e78 	stcne	14, cr2, [r4], #-480	; 0xfffffe20
    1778:	312c313d 	teqcc	ip, sp, lsr r1
    177c:	241f2c95 	ldrcs	r2, [pc], #-3221	; 1784 <__Stack_Size+0x1384>
    1780:	212f242b 	teqcs	pc, fp, lsr #8
    1784:	1f213122 	svcne	0x00213122
    1788:	21504921 	cmpcs	r0, r1, lsr #18
    178c:	000a0249 	andeq	r0, sl, r9, asr #4
    1790:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1794:	00000002 	andeq	r0, r0, r2
    1798:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
    179c:	212f1401 	teqcs	pc, r1, lsl #8
    17a0:	00020221 	andeq	r0, r2, r1, lsr #4
    17a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17a8:	00000002 	andeq	r0, r0, r2
    17ac:	01b80300 			; <UNDEFINED> instruction: 0x01b80300
    17b0:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    17b4:	00010100 	andeq	r0, r1, r0, lsl #2
    17b8:	00000205 	andeq	r0, r0, r5, lsl #4
    17bc:	c4030000 	strgt	r0, [r3], #-0
    17c0:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    17c4:	01010002 	tsteq	r1, r2
    17c8:	00020500 	andeq	r0, r2, r0, lsl #10
    17cc:	03000000 	movweq	r0, #0
    17d0:	130101d0 	movwne	r0, #4560	; 0x11d0
    17d4:	01000202 	tsteq	r0, r2, lsl #4
    17d8:	02050001 	andeq	r0, r5, #1
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	0101dc03 	tsteq	r1, r3, lsl #24
    17e4:	00020213 	andeq	r0, r2, r3, lsl r2
    17e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17ec:	00000002 	andeq	r0, r0, r2
    17f0:	01ea0300 	mvneq	r0, r0, lsl #6
    17f4:	03021601 	movweq	r1, #9729	; 0x2601
    17f8:	00010100 	andeq	r0, r1, r0, lsl #2
    17fc:	00000205 	andeq	r0, r0, r5, lsl #4
    1800:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    1804:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    1808:	01010002 	tsteq	r1, r2
    180c:	00020500 	andeq	r0, r2, r0, lsl #10
    1810:	03000000 	movweq	r0, #0
    1814:	13010285 	movwne	r0, #4741	; 0x1285
    1818:	0006022f 	andeq	r0, r6, pc, lsr #4
    181c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1820:	00000002 	andeq	r0, r0, r2
    1824:	02920300 	addseq	r0, r2, #0, 6
    1828:	034c1901 	movteq	r1, #51457	; 0xc901
    182c:	06026609 	streq	r6, [r2], -r9, lsl #12
    1830:	00010100 	andeq	r0, r1, r0, lsl #2
    1834:	00000205 	andeq	r0, r0, r5, lsl #4
    1838:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    183c:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1840:	01010006 	tsteq	r1, r6
    1844:	00020500 	andeq	r0, r2, r0, lsl #10
    1848:	03000000 	movweq	r0, #0
    184c:	160102bd 			; <UNDEFINED> instruction: 0x160102bd
    1850:	01000c02 	tsteq	r0, r2, lsl #24
    1854:	02050001 	andeq	r0, r5, #1
    1858:	00000000 	andeq	r0, r0, r0
    185c:	0102cd03 	tsteq	r2, r3, lsl #26
    1860:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    1864:	00010100 	andeq	r0, r1, r0, lsl #2
    1868:	00000205 	andeq	r0, r0, r5, lsl #4
    186c:	da030000 	ble	c1874 <__Stack_Size+0xc1474>
    1870:	4c190102 	ldfmis	f0, [r9], {2}
    1874:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1878:	01010006 	tsteq	r1, r6
    187c:	00020500 	andeq	r0, r2, r0, lsl #10
    1880:	03000000 	movweq	r0, #0
    1884:	130102f7 	movwne	r0, #4855	; 0x12f7
    1888:	0004022f 	andeq	r0, r4, pc, lsr #4
    188c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1890:	00140c02 	andseq	r0, r4, r2, lsl #24
    1894:	03890308 	orreq	r0, r9, #8, 6	; 0x20000000
    1898:	0a021701 	beq	874a4 <__Stack_Size+0x870a4>
    189c:	00010100 	andeq	r0, r1, r0, lsl #2
    18a0:	14200205 	strtne	r0, [r0], #-517	; 0x205
    18a4:	99030800 	stmdbls	r3, {fp}
    18a8:	3d210103 	stfccs	f0, [r1, #-12]!
    18ac:	01040200 	mrseq	r0, R12_usr
    18b0:	0006022f 	andeq	r0, r6, pc, lsr #4
    18b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18b8:	00000002 	andeq	r0, r0, r2
    18bc:	03a70300 			; <UNDEFINED> instruction: 0x03a70300
    18c0:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    18c4:	00010100 	andeq	r0, r1, r0, lsl #2
    18c8:	00000205 	andeq	r0, r0, r5, lsl #4
    18cc:	ba030000 	blt	c18d4 <__Stack_Size+0xc14d4>
    18d0:	1e270103 	sufnes	f0, f7, f3
    18d4:	07023222 	streq	r3, [r2, -r2, lsr #4]
    18d8:	00010100 	andeq	r0, r1, r0, lsl #2
    18dc:	00000205 	andeq	r0, r0, r5, lsl #4
    18e0:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    18e4:	5a190103 	bpl	641cf8 <__Stack_Size+0x6418f8>
    18e8:	07024022 	streq	r4, [r2, -r2, lsr #32]
    18ec:	00010100 	andeq	r0, r1, r0, lsl #2
    18f0:	00000205 	andeq	r0, r0, r5, lsl #4
    18f4:	81030000 	mrshi	r0, (UNDEF: 3)
    18f8:	09030104 	stmdbeq	r3, {r2, r8}
    18fc:	20770301 	rsbscs	r0, r7, r1, lsl #6
    1900:	4b200903 	blmi	803d14 <__Stack_Size+0x803914>
    1904:	253f1e31 	ldrcs	r1, [pc, #-3633]!	; adb <__Stack_Size+0x6db>
    1908:	2326702d 	teqcs	r6, #45	; 0x2d
    190c:	033d221e 	teqeq	sp, #-536870911	; 0xe0000001
    1910:	24242078 	strtcs	r2, [r4], #-120	; 0x78
    1914:	01000602 	tsteq	r0, r2, lsl #12
    1918:	02050001 	andeq	r0, r5, #1
    191c:	00000000 	andeq	r0, r0, r0
    1920:	0104aa03 	tsteq	r4, r3, lsl #20
    1924:	1c010c03 	stcne	12, cr0, [r1], {3}
    1928:	0b033030 	bleq	cd9f0 <__Stack_Size+0xcd5f0>
    192c:	0007022e 	andeq	r0, r7, lr, lsr #4
    1930:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1934:	00000002 	andeq	r0, r0, r2
    1938:	04d00300 	ldrbeq	r0, [r0], #768	; 0x300
    193c:	01090301 	tsteq	r9, r1, lsl #6
    1940:	0902301e 	stmdbeq	r2, {r1, r2, r3, r4, ip, sp}
    1944:	00010100 	andeq	r0, r1, r0, lsl #2
    1948:	00000205 	andeq	r0, r0, r5, lsl #4
    194c:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
    1950:	09030104 	stmdbeq	r3, {r2, r8}
    1954:	02301e01 	eorseq	r1, r0, #1, 28
    1958:	01010009 	tsteq	r1, r9
    195c:	00020500 	andeq	r0, r2, r0, lsl #10
    1960:	03000000 	movweq	r0, #0
    1964:	03010586 	movweq	r0, #5510	; 0x1586
    1968:	301c010c 	andscc	r0, ip, ip, lsl #2
    196c:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1970:	01000702 	tsteq	r0, r2, lsl #14
    1974:	02050001 	andeq	r0, r5, #1
    1978:	00000000 	andeq	r0, r0, r0
    197c:	0105ae03 	tsteq	r5, r3, lsl #28
    1980:	30223f19 	eorcc	r3, r2, r9, lsl pc
    1984:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
    1988:	3340223d 	movtcc	r2, #573	; 0x23d
    198c:	00040223 	andeq	r0, r4, r3, lsr #4
    1990:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1994:	00000002 	andeq	r0, r0, r2
    1998:	05dc0300 	ldrbeq	r0, [ip, #768]	; 0x300
    199c:	20090301 	andcs	r0, r9, r1, lsl #6
    19a0:	02233230 	eoreq	r3, r3, #48, 4
    19a4:	01010004 	tsteq	r1, r4
    19a8:	00000319 	andeq	r0, r0, r9, lsl r3
    19ac:	00700002 	rsbseq	r0, r0, r2
    19b0:	01020000 	mrseq	r0, (UNDEF: 2)
    19b4:	000d0efb 	strdeq	r0, [sp], -fp
    19b8:	01010101 	tsteq	r1, r1, lsl #2
    19bc:	01000000 	mrseq	r0, (UNDEF: 0)
    19c0:	6c010000 	stcvs	0, cr0, [r1], {-0}
    19c4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    19c8:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    19cc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    19d0:	0000636e 	andeq	r6, r0, lr, ror #6
    19d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    19dc:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    19e0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    19e4:	73000001 	movwvc	r0, #1
    19e8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    19ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    19f0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    19f4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    19f8:	73000002 	movwvc	r0, #2
    19fc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1a00:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a04:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1a08:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a0c:	74730000 	ldrbtvc	r0, [r3], #-0
    1a10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a14:	5f783031 	svcpl	0x00783031
    1a18:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1a1c:	00020068 	andeq	r0, r2, r8, rrx
    1a20:	05000000 	streq	r0, [r0, #-0]
    1a24:	00143802 	andseq	r3, r4, r2, lsl #16
    1a28:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    1a2c:	4d5b1401 	cfldrdmi	mvd1, [fp, #-4]
    1a30:	024d4d69 	subeq	r4, sp, #6720	; 0x1a40
    1a34:	01010007 	tsteq	r1, r7
    1a38:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    1a3c:	03080014 	movweq	r0, #32788	; 0x8014
    1a40:	1801019f 	stmdane	r1, {r0, r1, r2, r3, r4, r7, r8}
    1a44:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    1a48:	4f5c4d4d 	svcmi	0x005c4d4d
    1a4c:	01000802 	tsteq	r0, r2, lsl #16
    1a50:	02050001 	andeq	r0, r5, #1
    1a54:	00000000 	andeq	r0, r0, r0
    1a58:	0101e903 	tsteq	r1, r3, lsl #18
    1a5c:	31313118 	teqcc	r1, r8, lsl r1
    1a60:	01000402 	tsteq	r0, r2, lsl #8
    1a64:	02050001 	andeq	r0, r5, #1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	01028603 	tsteq	r2, r3, lsl #12
    1a70:	00060216 	andeq	r0, r6, r6, lsl r2
    1a74:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a78:	0014ac02 	andseq	sl, r4, r2, lsl #24
    1a7c:	029f0308 	addseq	r0, pc, #8, 6	; 0x20000000
    1a80:	3f311901 	svccc	0x00311901
    1a84:	00040223 	andeq	r0, r4, r3, lsr #4
    1a88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a8c:	0014c002 	andseq	ip, r4, r2
    1a90:	02bc0308 	adcseq	r0, ip, #8, 6	; 0x20000000
    1a94:	06021601 	streq	r1, [r2], -r1, lsl #12
    1a98:	00010100 	andeq	r0, r1, r0, lsl #2
    1a9c:	14cc0205 	strbne	r0, [ip], #517	; 0x205
    1aa0:	cf030800 	svcgt	0x00030800
    1aa4:	31180102 	tstcc	r8, r2, lsl #2
    1aa8:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1aac:	00010100 	andeq	r0, r1, r0, lsl #2
    1ab0:	14e00205 	strbtne	r0, [r0], #517	; 0x205
    1ab4:	ed030800 	stc	8, cr0, [r3, #-0]
    1ab8:	2f130102 	svccs	0x00130102
    1abc:	01000602 	tsteq	r0, r2, lsl #12
    1ac0:	02050001 	andeq	r0, r5, #1
    1ac4:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    1ac8:	01038403 	tsteq	r3, r3, lsl #8
    1acc:	23313118 	teqcs	r1, #24, 2
    1ad0:	01000502 	tsteq	r0, r2, lsl #10
    1ad4:	02050001 	andeq	r0, r5, #1
    1ad8:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
    1adc:	0103a503 	tsteq	r3, r3, lsl #10
    1ae0:	23313118 	teqcs	r1, #24, 2
    1ae4:	01000502 	tsteq	r0, r2, lsl #10
    1ae8:	02050001 	andeq	r0, r5, #1
    1aec:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    1af0:	0103c603 	tsteq	r3, r3, lsl #12
    1af4:	31313118 	teqcc	r1, r8, lsl r1
    1af8:	01000402 	tsteq	r0, r2, lsl #8
    1afc:	02050001 	andeq	r0, r5, #1
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	0103e903 	tsteq	r3, r3, lsl #18
    1b08:	33231d28 	teqcc	r3, #40, 26	; 0xa00
    1b0c:	01000702 	tsteq	r0, r2, lsl #14
    1b10:	02050001 	andeq	r0, r5, #1
    1b14:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    1b18:	01048803 	tsteq	r4, r3, lsl #16
    1b1c:	00060216 	andeq	r0, r6, r6, lsl r2
    1b20:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b24:	00000002 	andeq	r0, r0, r2
    1b28:	049d0300 	ldreq	r0, [sp], #768	; 0x300
    1b2c:	31311801 	teqcc	r1, r1, lsl #16
    1b30:	00050223 	andeq	r0, r5, r3, lsr #4
    1b34:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b38:	00000002 	andeq	r0, r0, r2
    1b3c:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    1b40:	03341801 	teqeq	r4, #65536	; 0x10000
    1b44:	2323207a 	teqcs	r3, #122	; 0x7a
    1b48:	0224214e 	eoreq	r2, r4, #-2147483629	; 0x80000013
    1b4c:	01010005 	tsteq	r1, r5
    1b50:	00020500 	andeq	r0, r2, r0, lsl #10
    1b54:	03000000 	movweq	r0, #0
    1b58:	160104e3 	strne	r0, [r1], -r3, ror #9
    1b5c:	01000602 	tsteq	r0, r2, lsl #12
    1b60:	02050001 	andeq	r0, r5, #1
    1b64:	00000000 	andeq	r0, r0, r0
    1b68:	0104f903 	tsteq	r4, r3, lsl #18
    1b6c:	00080217 	andeq	r0, r8, r7, lsl r2
    1b70:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b74:	00000002 	andeq	r0, r0, r2
    1b78:	058c0300 	streq	r0, [ip, #768]	; 0x300
    1b7c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b80:	00010100 	andeq	r0, r1, r0, lsl #2
    1b84:	15380205 	ldrne	r0, [r8, #-517]!	; 0x205
    1b88:	9c030800 	stcls	8, cr0, [r3], {-0}
    1b8c:	1c160105 	ldfnes	f0, [r6], {5}
    1b90:	33513e24 	cmpcc	r1, #36, 28	; 0x240
    1b94:	1c321e23 	ldcne	14, cr1, [r2], #-140	; 0xffffff74
    1b98:	323f2732 	eorscc	r2, pc, #13107200	; 0xc80000
    1b9c:	223c0c03 	eorscs	r0, ip, #768	; 0x300
    1ba0:	214d321f 	cmpcs	sp, pc, lsl r2
    1ba4:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    1ba8:	312f213f 	teqcc	pc, pc, lsr r1	; <UNPREDICTABLE>
    1bac:	01000d02 	tsteq	r0, r2, lsl #26
    1bb0:	02050001 	andeq	r0, r5, #1
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	01068003 	tsteq	r6, r3
    1bbc:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1bc0:	01000702 	tsteq	r0, r2, lsl #14
    1bc4:	02050001 	andeq	r0, r5, #1
    1bc8:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
    1bcc:	0106a103 	tsteq	r6, r3, lsl #2
    1bd0:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1bd4:	01000702 	tsteq	r0, r2, lsl #14
    1bd8:	02050001 	andeq	r0, r5, #1
    1bdc:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
    1be0:	0106c303 	tsteq	r6, r3, lsl #6
    1be4:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1be8:	01000702 	tsteq	r0, r2, lsl #14
    1bec:	02050001 	andeq	r0, r5, #1
    1bf0:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    1bf4:	0106e303 	tsteq	r6, r3, lsl #6
    1bf8:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1bfc:	01000702 	tsteq	r0, r2, lsl #14
    1c00:	02050001 	andeq	r0, r5, #1
    1c04:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    1c08:	01078403 	tsteq	r7, r3, lsl #8
    1c0c:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1c10:	01000702 	tsteq	r0, r2, lsl #14
    1c14:	02050001 	andeq	r0, r5, #1
    1c18:	00000000 	andeq	r0, r0, r0
    1c1c:	01079c03 	tsteq	r7, r3, lsl #24
    1c20:	00060216 	andeq	r0, r6, r6, lsl r2
    1c24:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c28:	00000002 	andeq	r0, r0, r2
    1c2c:	07ac0300 	streq	r0, [ip, r0, lsl #6]!
    1c30:	06021601 	streq	r1, [r2], -r1, lsl #12
    1c34:	00010100 	andeq	r0, r1, r0, lsl #2
    1c38:	00000205 	andeq	r0, r0, r5, lsl #4
    1c3c:	c1030000 	mrsgt	r0, (UNDEF: 3)
    1c40:	02170107 	andseq	r0, r7, #-1073741823	; 0xc0000001
    1c44:	01010006 	tsteq	r1, r6
    1c48:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
    1c4c:	03080016 	movweq	r0, #32790	; 0x8016
    1c50:	030107dd 	movweq	r0, #6109	; 0x17dd
    1c54:	3e220109 	sufccs	f0, f2, #1.0
    1c58:	26322230 			; <UNDEFINED> instruction: 0x26322230
    1c5c:	024a0b03 	subeq	r0, sl, #3072	; 0xc00
    1c60:	01010006 	tsteq	r1, r6
    1c64:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    1c68:	03080016 	movweq	r0, #32790	; 0x8016
    1c6c:	210101c6 	smlabtcs	r1, r6, r1, r0
    1c70:	02040200 	andeq	r0, r4, #0, 4
    1c74:	04020035 	streq	r0, [r2], #-53	; 0x35
    1c78:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
    1c7c:	003d0204 	eorseq	r0, sp, r4, lsl #4
    1c80:	06010402 	streq	r0, [r1], -r2, lsl #8
    1c84:	034d0620 	movteq	r0, #54816	; 0xd620
    1c88:	06023c0a 	streq	r3, [r2], -sl, lsl #24
    1c8c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c90:	16740205 	ldrbtne	r0, [r4], -r5, lsl #4
    1c94:	90030800 	andls	r0, r3, r0, lsl #16
    1c98:	02140108 	andseq	r0, r4, #8, 2
    1c9c:	01010008 	tsteq	r1, r8
    1ca0:	00020500 	andeq	r0, r2, r0, lsl #10
    1ca4:	03000000 	movweq	r0, #0
    1ca8:	190108a4 	stmdbne	r1, {r2, r5, r7, fp}
    1cac:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1cb0:	01010007 	tsteq	r1, r7
    1cb4:	00020500 	andeq	r0, r2, r0, lsl #10
    1cb8:	03000000 	movweq	r0, #0
    1cbc:	180108c7 	stmdane	r1, {r0, r1, r2, r6, r7, fp}
    1cc0:	01000602 	tsteq	r0, r2, lsl #12
    1cc4:	00093101 	andeq	r3, r9, r1, lsl #2
    1cc8:	83000200 	movwhi	r0, #512	; 0x200
    1ccc:	02000000 	andeq	r0, r0, #0
    1cd0:	0d0efb01 	vstreq	d15, [lr, #-4]
    1cd4:	01010100 	mrseq	r0, (UNDEF: 17)
    1cd8:	00000001 	andeq	r0, r0, r1
    1cdc:	01000001 	tsteq	r0, r1
    1ce0:	2f62696c 	svccs	0x0062696c
    1ce4:	00637273 	rsbeq	r7, r3, r3, ror r2
    1ce8:	2f62696c 	svccs	0x0062696c
    1cec:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cf0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1cf4:	31663233 	cmncc	r6, r3, lsr r2
    1cf8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d00 <__Stack_Size+0x1900>
    1cfc:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    1d00:	00000100 	andeq	r0, r0, r0, lsl #2
    1d04:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d08:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d0c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d10:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1d14:	00000200 	andeq	r0, r0, r0, lsl #4
    1d18:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d1c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d20:	616d5f78 	smcvs	54776	; 0xd5f8
    1d24:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1d28:	73000002 	movwvc	r0, #2
    1d2c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d30:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d34:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1d38:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d3c:	74730000 	ldrbtvc	r0, [r3], #-0
    1d40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d44:	5f783031 	svcpl	0x00783031
    1d48:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1d4c:	00020068 	andeq	r0, r2, r8, rrx
    1d50:	05000000 	streq	r0, [r0, #-0]
    1d54:	00000002 	andeq	r0, r0, r2
    1d58:	17ee0300 	strbne	r0, [lr, r0, lsl #6]!
    1d5c:	21682401 	cmncs	r8, r1, lsl #8
    1d60:	4023211f 	eormi	r2, r3, pc, lsl r1
    1d64:	21235c2b 	teqcs	r3, fp, lsr #24
    1d68:	01000202 	tsteq	r0, r2, lsl #4
    1d6c:	02050001 	andeq	r0, r5, #1
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	01189c03 	tsteq	r8, r3, lsl #24
    1d78:	24216824 	strtcs	r6, [r1], #-2084	; 0x824
    1d7c:	6333242a 	teqvs	r3, #704643072	; 0x2a000000
    1d80:	23242a32 	teqcs	r4, #204800	; 0x32000
    1d84:	00020221 	andeq	r0, r2, r1, lsr #4
    1d88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d8c:	00000002 	andeq	r0, r0, r2
    1d90:	01860300 	orreq	r0, r6, r0, lsl #6
    1d94:	4bec2401 	blmi	ffb0ada0 <SCS_BASE+0x1fafcda0>
    1d98:	082e7703 	stmdaeq	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
    1d9c:	09035915 	stmdbeq	r3, {r0, r2, r4, r8, fp, ip, lr}
    1da0:	1f034b3c 	svcne	0x00034b3c
    1da4:	2e61032e 	cdpcs	3, 6, cr0, cr1, cr14, {1}
    1da8:	4b324b32 	blmi	c94a78 <__Stack_Size+0xc94678>
    1dac:	4b324b32 	blmi	c94a7c <__Stack_Size+0xc9467c>
    1db0:	03425932 	movteq	r5, #10546	; 0x2932
    1db4:	09022e7a 	stmdbeq	r2, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
    1db8:	00010100 	andeq	r0, r1, r0, lsl #2
    1dbc:	16840205 	strne	r0, [r4], r5, lsl #4
    1dc0:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1dc4:	59190101 	ldmdbpl	r9, {r0, r8}
    1dc8:	30313177 	eorscc	r3, r1, r7, ror r1
    1dcc:	01040200 	mrseq	r0, R12_usr
    1dd0:	4d063c06 	stcmi	12, cr3, [r6, #-24]	; 0xffffffe8
    1dd4:	01000502 	tsteq	r0, r2, lsl #10
    1dd8:	02050001 	andeq	r0, r5, #1
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	0101ed03 	tsteq	r1, r3, lsl #26
    1de4:	03010a03 	movweq	r0, #6659	; 0x1a03
    1de8:	0a032076 	beq	c9fc8 <__Stack_Size+0xc9bc8>
    1dec:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1df0:	2b501d26 	blcs	1409290 <__Stack_Size+0x1408e90>
    1df4:	2e09033f 	mcrcs	3, 0, r0, cr9, cr15, {1}
    1df8:	03207703 	teqeq	r0, #786432	; 0xc0000
    1dfc:	1b222009 	blne	889e28 <__Stack_Size+0x889a28>
    1e00:	20690325 	rsbcs	r0, r9, r5, lsr #6
    1e04:	25201203 	strcs	r1, [r0, #-515]!	; 0x203
    1e08:	01040200 	mrseq	r0, R12_usr
    1e0c:	03062006 	movweq	r2, #24582	; 0x6006
    1e10:	76034a15 			; <UNDEFINED> instruction: 0x76034a15
    1e14:	26311d2e 	ldrtcs	r1, [r1], -lr, lsr #26
    1e18:	031c351d 	tsteq	ip, #121634816	; 0x7400000
    1e1c:	23314a0a 	teqcs	r1, #40960	; 0xa000
    1e20:	00050223 	andeq	r0, r5, r3, lsr #4
    1e24:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e28:	00000002 	andeq	r0, r0, r2
    1e2c:	02c80300 	sbceq	r0, r8, #0, 6
    1e30:	010a0301 	tsteq	sl, r1, lsl #6
    1e34:	03207603 	teqeq	r0, #3145728	; 0x300000
    1e38:	235b200a 	cmpcs	fp, #10
    1e3c:	4d1d2623 	ldcmi	6, cr2, [sp, #-140]	; 0xffffff74
    1e40:	23232b31 	teqcs	r3, #50176	; 0xc400
    1e44:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1e48:	1203206e 	andne	r2, r3, #110	; 0x6e
    1e4c:	231d3120 	tstcs	sp, #32, 2
    1e50:	04020022 	streq	r0, [r2], #-34	; 0x22
    1e54:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1e58:	231d3152 	tstcs	sp, #-2147483628	; 0x80000014
    1e5c:	3f403f31 	svccc	0x00403f31
    1e60:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1e64:	23234e31 	teqcs	r3, #784	; 0x310
    1e68:	01000402 	tsteq	r0, r2, lsl #8
    1e6c:	02050001 	andeq	r0, r5, #1
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	0103a403 	tsteq	r3, r3, lsl #8
    1e78:	03010a03 	movweq	r0, #6659	; 0x1a03
    1e7c:	0a032076 	beq	ca05c <__Stack_Size+0xc9c5c>
    1e80:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    1e84:	2b501d26 	blcs	1409324 <__Stack_Size+0x1408f24>
    1e88:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    1e8c:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    1e90:	31201203 	teqcc	r0, r3, lsl #4
    1e94:	0022231d 	eoreq	r2, r2, sp, lsl r3
    1e98:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e9c:	3152063c 	cmpcc	r2, ip, lsr r6
    1ea0:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ea4:	31232e73 	teqcc	r3, r3, ror lr
    1ea8:	76032335 			; <UNDEFINED> instruction: 0x76032335
    1eac:	200a0320 	andcs	r0, sl, r0, lsr #6
    1eb0:	032e7903 	teqeq	lr, #49152	; 0xc000
    1eb4:	7603200a 	strvc	r2, [r3], -sl
    1eb8:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1ebc:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1ec0:	2324200a 	teqcs	r4, #10
    1ec4:	00040223 	andeq	r0, r4, r3, lsr #4
    1ec8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ecc:	00000002 	andeq	r0, r0, r2
    1ed0:	04800300 	streq	r0, [r0], #768	; 0x300
    1ed4:	010a0301 	tsteq	sl, r1, lsl #6
    1ed8:	03207603 	teqeq	r0, #3145728	; 0x300000
    1edc:	235b200a 	cmpcs	fp, #10
    1ee0:	501d2623 	andspl	r2, sp, r3, lsr #12
    1ee4:	1d23312b 	stfnes	f3, [r3, #-172]!	; 0xffffff54
    1ee8:	6e033123 	adfvssp	f3, f3, f3
    1eec:	20120320 	andscs	r0, r2, r0, lsr #6
    1ef0:	20740331 	rsbscs	r0, r4, r1, lsr r3
    1ef4:	30200c03 	eorcc	r0, r0, r3, lsl #24
    1ef8:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
    1efc:	2e060104 	adfcss	f0, f6, f4
    1f00:	311d5206 	tstcc	sp, r6, lsl #4
    1f04:	02232340 	eoreq	r2, r3, #64, 6
    1f08:	01010004 	tsteq	r1, r4
    1f0c:	00020500 	andeq	r0, r2, r0, lsl #10
    1f10:	03000000 	movweq	r0, #0
    1f14:	030105d1 	movweq	r0, #5585	; 0x15d1
    1f18:	0008010d 	andeq	r0, r8, sp, lsl #2
    1f1c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f20:	00000002 	andeq	r0, r0, r2
    1f24:	05ee0300 	strbeq	r0, [lr, #768]!	; 0x300
    1f28:	2f3d1401 	svccs	0x003d1401
    1f2c:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f30:	00010100 	andeq	r0, r1, r0, lsl #2
    1f34:	00000205 	andeq	r0, r0, r5, lsl #4
    1f38:	80030000 	andhi	r0, r3, r0
    1f3c:	2f140106 	svccs	0x00140106
    1f40:	21212121 	teqcs	r1, r1, lsr #2
    1f44:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f48:	00010100 	andeq	r0, r1, r0, lsl #2
    1f4c:	00000205 	andeq	r0, r0, r5, lsl #4
    1f50:	95030000 	strls	r0, [r3, #-0]
    1f54:	22140106 	andscs	r0, r4, #-2147483647	; 0x80000001
    1f58:	2121211e 	teqcs	r1, lr, lsl r1
    1f5c:	00020221 	andeq	r0, r2, r1, lsr #4
    1f60:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f64:	00000002 	andeq	r0, r0, r2
    1f68:	06a70300 	strteq	r0, [r7], r0, lsl #6
    1f6c:	212f1401 	teqcs	pc, r1, lsl #8
    1f70:	21212121 	teqcs	r1, r1, lsr #2
    1f74:	01000202 	tsteq	r0, r2, lsl #4
    1f78:	02050001 	andeq	r0, r5, #1
    1f7c:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    1f80:	0106bc03 	tsteq	r6, r3, lsl #24
    1f84:	4f231d1a 	svcmi	0x00231d1a
    1f88:	01000602 	tsteq	r0, r2, lsl #12
    1f8c:	02050001 	andeq	r0, r5, #1
    1f90:	00000000 	andeq	r0, r0, r0
    1f94:	0106d703 	tsteq	r6, r3, lsl #14
    1f98:	6b232b1a 	blvs	8ccc08 <__Stack_Size+0x8cc808>
    1f9c:	01000502 	tsteq	r0, r2, lsl #10
    1fa0:	02050001 	andeq	r0, r5, #1
    1fa4:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
    1fa8:	0106fd03 	tsteq	r6, r3, lsl #26
    1fac:	2b010a03 	blcs	447c0 <__Stack_Size+0x443c0>
    1fb0:	04023323 	streq	r3, [r2], #-803	; 0x323
    1fb4:	00010100 	andeq	r0, r1, r0, lsl #2
    1fb8:	00000205 	andeq	r0, r0, r5, lsl #4
    1fbc:	a0030000 	andge	r0, r3, r0
    1fc0:	02190107 	andseq	r0, r9, #-1073741823	; 0xc0000001
    1fc4:	01010002 	tsteq	r1, r2
    1fc8:	00020500 	andeq	r0, r2, r0, lsl #10
    1fcc:	03000000 	movweq	r0, #0
    1fd0:	190107bf 	stmdbne	r1, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl}
    1fd4:	01000402 	tsteq	r0, r2, lsl #8
    1fd8:	02050001 	andeq	r0, r5, #1
    1fdc:	00000000 	andeq	r0, r0, r0
    1fe0:	0107dc03 	tsteq	r7, r3, lsl #24
    1fe4:	2b010a03 	blcs	447f8 <__Stack_Size+0x443f8>
    1fe8:	04023323 	streq	r3, [r2], #-803	; 0x323
    1fec:	00010100 	andeq	r0, r1, r0, lsl #2
    1ff0:	00000205 	andeq	r0, r0, r5, lsl #4
    1ff4:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    1ff8:	02170107 	andseq	r0, r7, #-1073741823	; 0xc0000001
    1ffc:	01010007 	tsteq	r1, r7
    2000:	00020500 	andeq	r0, r2, r0, lsl #10
    2004:	03000000 	movweq	r0, #0
    2008:	0301088e 	movweq	r0, #6286	; 0x188e
    200c:	23010292 	movwcs	r0, #4754	; 0x1292
    2010:	ee03234d 	cdp	3, 0, cr2, cr3, cr13, {2}
    2014:	0602207d 			; <UNDEFINED> instruction: 0x0602207d
    2018:	00010100 	andeq	r0, r1, r0, lsl #2
    201c:	00000205 	andeq	r0, r0, r5, lsl #4
    2020:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    2024:	28200108 	stmdacs	r0!, {r3, r8}
    2028:	03207803 	teqeq	r0, #196608	; 0x30000
    202c:	222c2e0a 	eorcs	r2, ip, #10, 28	; 0xa0
    2030:	01e40340 	mvneq	r0, r0, asr #6
    2034:	234d232e 	movtcs	r2, #54062	; 0xd32e
    2038:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    203c:	01000602 	tsteq	r0, r2, lsl #12
    2040:	02050001 	andeq	r0, r5, #1
    2044:	00000000 	andeq	r0, r0, r0
    2048:	0109b203 	tsteq	r9, r3, lsl #4
    204c:	3f200903 	svccc	0x00200903
    2050:	0202233f 	andeq	r2, r2, #-67108864	; 0xfc000000
    2054:	00010100 	andeq	r0, r1, r0, lsl #2
    2058:	00000205 	andeq	r0, r0, r5, lsl #4
    205c:	dc030000 	stcle	0, cr0, [r3], {-0}
    2060:	03200108 	teqeq	r0, #8, 2
    2064:	2831200a 	ldmdacs	r1!, {r1, r3, sp}
    2068:	0202314b 	andeq	r3, r2, #-1073741806	; 0xc0000012
    206c:	00010100 	andeq	r0, r1, r0, lsl #2
    2070:	00000205 	andeq	r0, r0, r5, lsl #4
    2074:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    2078:	28200109 	stmdacs	r0!, {r0, r3, r8}
    207c:	00060231 	andeq	r0, r6, r1, lsr r2
    2080:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2084:	0016ea02 	andseq	lr, r6, r2, lsl #20
    2088:	09d60308 	ldmibeq	r6, {r3, r8, r9}^
    208c:	02231801 	eoreq	r1, r3, #65536	; 0x10000
    2090:	01010002 	tsteq	r1, r2
    2094:	00020500 	andeq	r0, r2, r0, lsl #10
    2098:	03000000 	movweq	r0, #0
    209c:	190109f2 	stmdbne	r1, {r1, r4, r5, r6, r7, r8, fp}
    20a0:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20a4:	01010002 	tsteq	r1, r2
    20a8:	00020500 	andeq	r0, r2, r0, lsl #10
    20ac:	03000000 	movweq	r0, #0
    20b0:	1a010a98 	bne	44b18 <__Stack_Size+0x44718>
    20b4:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20b8:	01010002 	tsteq	r1, r2
    20bc:	00020500 	andeq	r0, r2, r0, lsl #10
    20c0:	03000000 	movweq	r0, #0
    20c4:	03010ac6 	movweq	r0, #6854	; 0x1ac6
    20c8:	2323200c 	teqcs	r3, #12
    20cc:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
    20d0:	78033227 	stmdavc	r3, {r0, r1, r2, r5, r9, ip, sp}
    20d4:	242a322e 	strtcs	r3, [sl], #-558	; 0x22e
    20d8:	0332251c 	teqeq	r2, #28, 10	; 0x7000000
    20dc:	32242e78 	eorcc	r2, r4, #120, 28	; 0x780
    20e0:	02232323 	eoreq	r2, r3, #-1946157056	; 0x8c000000
    20e4:	01010002 	tsteq	r1, r2
    20e8:	00020500 	andeq	r0, r2, r0, lsl #10
    20ec:	03000000 	movweq	r0, #0
    20f0:	19010aff 	stmdbne	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}
    20f4:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20f8:	01010002 	tsteq	r1, r2
    20fc:	00020500 	andeq	r0, r2, r0, lsl #10
    2100:	03000000 	movweq	r0, #0
    2104:	19010ba1 	stmdbne	r1, {r0, r5, r7, r8, r9, fp}
    2108:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    210c:	01010002 	tsteq	r1, r2
    2110:	00020500 	andeq	r0, r2, r0, lsl #10
    2114:	03000000 	movweq	r0, #0
    2118:	19010bc3 	stmdbne	r1, {r0, r1, r6, r7, r8, r9, fp}
    211c:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2120:	01010002 	tsteq	r1, r2
    2124:	00020500 	andeq	r0, r2, r0, lsl #10
    2128:	03000000 	movweq	r0, #0
    212c:	18010be5 	stmdane	r1, {r0, r2, r5, r6, r7, r8, r9, fp}
    2130:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    2134:	01010002 	tsteq	r1, r2
    2138:	00020500 	andeq	r0, r2, r0, lsl #10
    213c:	03000000 	movweq	r0, #0
    2140:	1a010c82 	bne	45350 <__Stack_Size+0x44f50>
    2144:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2148:	01010006 	tsteq	r1, r6
    214c:	00020500 	andeq	r0, r2, r0, lsl #10
    2150:	03000000 	movweq	r0, #0
    2154:	1a010c9d 	bne	453d0 <__Stack_Size+0x44fd0>
    2158:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    215c:	01010006 	tsteq	r1, r6
    2160:	00020500 	andeq	r0, r2, r0, lsl #10
    2164:	03000000 	movweq	r0, #0
    2168:	1a010cb9 	bne	45454 <__Stack_Size+0x45054>
    216c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2170:	01010006 	tsteq	r1, r6
    2174:	00020500 	andeq	r0, r2, r0, lsl #10
    2178:	03000000 	movweq	r0, #0
    217c:	1a010cd5 	bne	454d8 <__Stack_Size+0x450d8>
    2180:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2184:	01010006 	tsteq	r1, r6
    2188:	00020500 	andeq	r0, r2, r0, lsl #10
    218c:	03000000 	movweq	r0, #0
    2190:	19010cf4 	stmdbne	r1, {r2, r4, r5, r6, r7, sl, fp}
    2194:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2198:	01010002 	tsteq	r1, r2
    219c:	00020500 	andeq	r0, r2, r0, lsl #10
    21a0:	03000000 	movweq	r0, #0
    21a4:	19010d95 	stmdbne	r1, {r0, r2, r4, r7, r8, sl, fp}
    21a8:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    21ac:	01010002 	tsteq	r1, r2
    21b0:	00020500 	andeq	r0, r2, r0, lsl #10
    21b4:	03000000 	movweq	r0, #0
    21b8:	19010db6 	stmdbne	r1, {r1, r2, r4, r5, r7, r8, sl, fp}
    21bc:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    21c0:	01010002 	tsteq	r1, r2
    21c4:	00020500 	andeq	r0, r2, r0, lsl #10
    21c8:	03000000 	movweq	r0, #0
    21cc:	19010dd7 	stmdbne	r1, {r0, r1, r2, r4, r6, r7, r8, sl, fp}
    21d0:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    21d4:	01010002 	tsteq	r1, r2
    21d8:	00020500 	andeq	r0, r2, r0, lsl #10
    21dc:	03000000 	movweq	r0, #0
    21e0:	1a010df7 	bne	459c4 <__Stack_Size+0x455c4>
    21e4:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    21e8:	01010002 	tsteq	r1, r2
    21ec:	00020500 	andeq	r0, r2, r0, lsl #10
    21f0:	03000000 	movweq	r0, #0
    21f4:	1a010e98 	bne	45c5c <__Stack_Size+0x4585c>
    21f8:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    21fc:	01010002 	tsteq	r1, r2
    2200:	00020500 	andeq	r0, r2, r0, lsl #10
    2204:	03000000 	movweq	r0, #0
    2208:	1a010eb9 	bne	45cf4 <__Stack_Size+0x458f4>
    220c:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2210:	01010002 	tsteq	r1, r2
    2214:	00020500 	andeq	r0, r2, r0, lsl #10
    2218:	03000000 	movweq	r0, #0
    221c:	1a010eda 	bne	45d8c <__Stack_Size+0x4598c>
    2220:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    2224:	01010002 	tsteq	r1, r2
    2228:	00020500 	andeq	r0, r2, r0, lsl #10
    222c:	03000000 	movweq	r0, #0
    2230:	19010efb 	stmdbne	r1, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp}
    2234:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2238:	01010002 	tsteq	r1, r2
    223c:	00020500 	andeq	r0, r2, r0, lsl #10
    2240:	03000000 	movweq	r0, #0
    2244:	19010f9b 	stmdbne	r1, {r0, r1, r3, r4, r7, r8, r9, sl, fp}
    2248:	023f3123 	eorseq	r3, pc, #-1073741816	; 0xc0000008
    224c:	01010002 	tsteq	r1, r2
    2250:	00020500 	andeq	r0, r2, r0, lsl #10
    2254:	03000000 	movweq	r0, #0
    2258:	19010fbb 	stmdbne	r1, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp}
    225c:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2260:	01010002 	tsteq	r1, r2
    2264:	00020500 	andeq	r0, r2, r0, lsl #10
    2268:	03000000 	movweq	r0, #0
    226c:	19010fdb 	stmdbne	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp}
    2270:	023f3123 	eorseq	r3, pc, #-1073741816	; 0xc0000008
    2274:	01010002 	tsteq	r1, r2
    2278:	00020500 	andeq	r0, r2, r0, lsl #10
    227c:	03000000 	movweq	r0, #0
    2280:	19010ffb 	stmdbne	r1, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    2284:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    2288:	01010002 	tsteq	r1, r2
    228c:	00020500 	andeq	r0, r2, r0, lsl #10
    2290:	03000000 	movweq	r0, #0
    2294:	19011098 	stmdbne	r1, {r3, r4, r7, ip}
    2298:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    229c:	01010002 	tsteq	r1, r2
    22a0:	00020500 	andeq	r0, r2, r0, lsl #10
    22a4:	03000000 	movweq	r0, #0
    22a8:	190110b6 	stmdbne	r1, {r1, r2, r4, r5, r7, ip}
    22ac:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22b0:	01010002 	tsteq	r1, r2
    22b4:	00020500 	andeq	r0, r2, r0, lsl #10
    22b8:	03000000 	movweq	r0, #0
    22bc:	190110d3 	stmdbne	r1, {r0, r1, r4, r6, r7, ip}
    22c0:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22c4:	01010002 	tsteq	r1, r2
    22c8:	00020500 	andeq	r0, r2, r0, lsl #10
    22cc:	03000000 	movweq	r0, #0
    22d0:	190110f1 	stmdbne	r1, {r0, r4, r5, r6, r7, ip}
    22d4:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22d8:	01010002 	tsteq	r1, r2
    22dc:	00020500 	andeq	r0, r2, r0, lsl #10
    22e0:	03000000 	movweq	r0, #0
    22e4:	1901118e 	stmdbne	r1, {r1, r2, r3, r7, r8, ip}
    22e8:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22ec:	01010002 	tsteq	r1, r2
    22f0:	00020500 	andeq	r0, r2, r0, lsl #10
    22f4:	03000000 	movweq	r0, #0
    22f8:	190111ac 	stmdbne	r1, {r2, r3, r5, r7, r8, ip}
    22fc:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    2300:	01010002 	tsteq	r1, r2
    2304:	00020500 	andeq	r0, r2, r0, lsl #10
    2308:	03000000 	movweq	r0, #0
    230c:	190111ce 	stmdbne	r1, {r1, r2, r3, r6, r7, r8, ip}
    2310:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    2314:	00060269 	andeq	r0, r6, r9, ror #4
    2318:	05000101 	streq	r0, [r0, #-257]	; 0x101
    231c:	00000002 	andeq	r0, r0, r2
    2320:	11ea0300 	mvnne	r0, r0, lsl #6
    2324:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    2328:	02692720 	rsbeq	r2, r9, #32, 14	; 0x800000
    232c:	01010006 	tsteq	r1, r6
    2330:	00020500 	andeq	r0, r2, r0, lsl #10
    2334:	03000000 	movweq	r0, #0
    2338:	19011292 	stmdbne	r1, {r1, r4, r7, r9, ip}
    233c:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    2340:	34694d68 	strbtcc	r4, [r9], #-3432	; 0xd68
    2344:	02311d69 	eorseq	r1, r1, #6720	; 0x1a40
    2348:	01010005 	tsteq	r1, r5
    234c:	00020500 	andeq	r0, r2, r0, lsl #10
    2350:	03000000 	movweq	r0, #0
    2354:	1a0112b8 	bne	46e3c <__Stack_Size+0x46a3c>
    2358:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    235c:	01010006 	tsteq	r1, r6
    2360:	00020500 	andeq	r0, r2, r0, lsl #10
    2364:	03000000 	movweq	r0, #0
    2368:	1a0112d5 	bne	46ec4 <__Stack_Size+0x46ac4>
    236c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2370:	01010006 	tsteq	r1, r6
    2374:	00020500 	andeq	r0, r2, r0, lsl #10
    2378:	03000000 	movweq	r0, #0
    237c:	1a0112f0 	bne	46f44 <__Stack_Size+0x46b44>
    2380:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2384:	01010006 	tsteq	r1, r6
    2388:	00020500 	andeq	r0, r2, r0, lsl #10
    238c:	03000000 	movweq	r0, #0
    2390:	1801138d 	stmdane	r1, {r0, r2, r3, r7, r8, r9, ip}
    2394:	00050269 	andeq	r0, r5, r9, ror #4
    2398:	05000101 	streq	r0, [r0, #-257]	; 0x101
    239c:	00000002 	andeq	r0, r0, r2
    23a0:	13ae0300 			; <UNDEFINED> instruction: 0x13ae0300
    23a4:	02691901 	rsbeq	r1, r9, #16384	; 0x4000
    23a8:	01010005 	tsteq	r1, r5
    23ac:	00020500 	andeq	r0, r2, r0, lsl #10
    23b0:	03000000 	movweq	r0, #0
    23b4:	180113ca 	stmdane	r1, {r1, r3, r6, r7, r8, r9, ip}
    23b8:	00050269 	andeq	r0, r5, r9, ror #4
    23bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23c0:	00000002 	andeq	r0, r0, r2
    23c4:	13e40300 	mvnne	r0, #0, 6
    23c8:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    23cc:	01010005 	tsteq	r1, r5
    23d0:	00020500 	andeq	r0, r2, r0, lsl #10
    23d4:	03000000 	movweq	r0, #0
    23d8:	170113f9 			; <UNDEFINED> instruction: 0x170113f9
    23dc:	01000202 	tsteq	r0, r2, lsl #4
    23e0:	02050001 	andeq	r0, r5, #1
    23e4:	00000000 	andeq	r0, r0, r0
    23e8:	01148a03 	tsteq	r4, r3, lsl #20
    23ec:	00020217 	andeq	r0, r2, r7, lsl r2
    23f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23f4:	00000002 	andeq	r0, r0, r2
    23f8:	149c0300 	ldrne	r0, [ip], #768	; 0x300
    23fc:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2400:	00010100 	andeq	r0, r1, r0, lsl #2
    2404:	00000205 	andeq	r0, r0, r5, lsl #4
    2408:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    240c:	02170114 	andseq	r0, r7, #20, 2
    2410:	01010002 	tsteq	r1, r2
    2414:	00020500 	andeq	r0, r2, r0, lsl #10
    2418:	03000000 	movweq	r0, #0
    241c:	170114c0 	strne	r1, [r1, -r0, asr #9]
    2420:	01000202 	tsteq	r0, r2, lsl #4
    2424:	02050001 	andeq	r0, r5, #1
    2428:	00000000 	andeq	r0, r0, r0
    242c:	0114d203 	tsteq	r4, r3, lsl #4
    2430:	00030217 	andeq	r0, r3, r7, lsl r2
    2434:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2438:	00000002 	andeq	r0, r0, r2
    243c:	14ea0300 	strbtne	r0, [sl], #768	; 0x300
    2440:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    2444:	01010005 	tsteq	r1, r5
    2448:	00020500 	andeq	r0, r2, r0, lsl #10
    244c:	03000000 	movweq	r0, #0
    2450:	18011586 	stmdane	r1, {r1, r2, r7, r8, sl, ip}
    2454:	00070269 	andeq	r0, r7, r9, ror #4
    2458:	05000101 	streq	r0, [r0, #-257]	; 0x101
    245c:	00000002 	andeq	r0, r0, r2
    2460:	058a0300 	streq	r0, [sl, #768]	; 0x300
    2464:	03282001 	teqeq	r8, #1
    2468:	7603200a 	strvc	r2, [r3], -sl
    246c:	20130320 	andscs	r0, r3, r0, lsr #6
    2470:	402e7303 	eormi	r7, lr, r3, lsl #6
    2474:	03206e03 	teqeq	r0, #3, 28	; 0x30
    2478:	3f4d2018 	svccc	0x004d2018
    247c:	03694d32 	cmneq	r9, #3200	; 0xc80
    2480:	6f032e11 	svcvs	0x00032e11
    2484:	4d32332e 	ldcmi	3, cr3, [r2, #-184]!	; 0xffffff48
    2488:	022c3069 	eoreq	r3, ip, #105	; 0x69
    248c:	01010002 	tsteq	r1, r2
    2490:	00020500 	andeq	r0, r2, r0, lsl #10
    2494:	03000000 	movweq	r0, #0
    2498:	180115a2 	stmdane	r1, {r1, r5, r7, r8, sl, ip}
    249c:	00050269 	andeq	r0, r5, r9, ror #4
    24a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    24a4:	00000002 	andeq	r0, r0, r2
    24a8:	15be0300 	ldrne	r0, [lr, #768]!	; 0x300
    24ac:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    24b0:	01010007 	tsteq	r1, r7
    24b4:	00020500 	andeq	r0, r2, r0, lsl #10
    24b8:	03000000 	movweq	r0, #0
    24bc:	200104c9 	andcs	r0, r1, r9, asr #9
    24c0:	03200903 	teqeq	r0, #49152	; 0xc000
    24c4:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    24c8:	0333234a 	teqeq	r3, #671088641	; 0x28000001
    24cc:	60032e20 	andvs	r2, r3, r0, lsr #28
    24d0:	3331302e 	teqcc	r1, #46	; 0x2e
    24d4:	032e1603 	teqeq	lr, #3145728	; 0x300000
    24d8:	03302e6a 	teqeq	r0, #1696	; 0x6a0
    24dc:	033c13ea 	teqeq	ip, #-1476395005	; 0xa8000003
    24e0:	03206c96 	teqeq	r0, #38400	; 0x9600
    24e4:	5a2013ea 	bpl	807494 <__Stack_Size+0x807094>
    24e8:	24211f21 	strtcs	r1, [r1], #-3873	; 0xf21
    24ec:	24464b32 	strbcs	r4, [r6], #-2866	; 0xb32
    24f0:	6c8f0331 	stcvs	3, cr0, [pc], {49}	; 0x31
    24f4:	13f20320 	mvnsne	r0, #32, 6	; 0x80000000
    24f8:	6c9a0320 	ldcvs	3, cr0, [sl], {32}
    24fc:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    2500:	2e149103 	mnfcss	f1, f3
    2504:	3824215a 	stmdacc	r4!, {r1, r3, r4, r6, r8, sp}
    2508:	2a2f4024 	bcs	bd25a0 <__Stack_Size+0xbd21a0>
    250c:	31241c32 	teqcc	r4, r2, lsr ip
    2510:	206bea03 	rsbcs	lr, fp, r3, lsl #20
    2514:	14950322 	ldrne	r0, [r5], #802	; 0x322
    2518:	6be9032e 	blvs	ffa431d8 <SCS_BASE+0x1fa351d8>
    251c:	00020220 	andeq	r0, r2, r0, lsr #4
    2520:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2524:	00000002 	andeq	r0, r0, r2
    2528:	15d80300 	ldrbne	r0, [r8, #768]	; 0x300
    252c:	023f1801 	eorseq	r1, pc, #65536	; 0x10000
    2530:	01010005 	tsteq	r1, r5
    2534:	00020500 	andeq	r0, r2, r0, lsl #10
    2538:	03000000 	movweq	r0, #0
    253c:	170115ec 	strne	r1, [r1, -ip, ror #11]
    2540:	00020221 	andeq	r0, r2, r1, lsr #4
    2544:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2548:	00000002 	andeq	r0, r0, r2
    254c:	15fd0300 	ldrbne	r0, [sp, #768]!	; 0x300
    2550:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    2554:	01010002 	tsteq	r1, r2
    2558:	00020500 	andeq	r0, r2, r0, lsl #10
    255c:	03000000 	movweq	r0, #0
    2560:	1701168e 	strne	r1, [r1, -lr, lsl #13]
    2564:	00020221 	andeq	r0, r2, r1, lsr #4
    2568:	05000101 	streq	r0, [r0, #-257]	; 0x101
    256c:	00000002 	andeq	r0, r0, r2
    2570:	169f0300 	ldrne	r0, [pc], r0, lsl #6
    2574:	022f1701 	eoreq	r1, pc, #262144	; 0x40000
    2578:	01010002 	tsteq	r1, r2
    257c:	00020500 	andeq	r0, r2, r0, lsl #10
    2580:	03000000 	movweq	r0, #0
    2584:	170116af 	strne	r1, [r1, -pc, lsr #13]
    2588:	00020221 	andeq	r0, r2, r1, lsr #4
    258c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2590:	00000002 	andeq	r0, r0, r2
    2594:	16bf0300 	ldrtne	r0, [pc], r0, lsl #6
    2598:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    259c:	01010002 	tsteq	r1, r2
    25a0:	00020500 	andeq	r0, r2, r0, lsl #10
    25a4:	03000000 	movweq	r0, #0
    25a8:	1a0116dd 	bne	48124 <__Stack_Size+0x47d24>
    25ac:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    25b0:	01010004 	tsteq	r1, r4
    25b4:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
    25b8:	03080016 	movweq	r0, #32790	; 0x8016
    25bc:	18011786 	stmdane	r1, {r1, r2, r7, r8, r9, sl, ip}
    25c0:	01000402 	tsteq	r0, r2, lsl #8
    25c4:	02050001 	andeq	r0, r5, #1
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	0117a203 	tsteq	r7, r3, lsl #4
    25d0:	22010903 	andcs	r0, r1, #49152	; 0xc000
    25d4:	00222c22 	eoreq	r2, r2, r2, lsr #24
    25d8:	06010402 	streq	r0, [r1], -r2, lsl #8
    25dc:	04020020 	streq	r0, [r2], #-32
    25e0:	43220601 	teqmi	r2, #1048576	; 0x100000
    25e4:	01000102 	tsteq	r0, r2, lsl #2
    25e8:	02050001 	andeq	r0, r5, #1
    25ec:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
    25f0:	0117cd03 	tsteq	r7, r3, lsl #26
    25f4:	00040218 	andeq	r0, r4, r8, lsl r2
    25f8:	00de0101 	sbcseq	r0, lr, r1, lsl #2
    25fc:	00020000 	andeq	r0, r2, r0
    2600:	00000061 	andeq	r0, r0, r1, rrx
    2604:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2608:	0101000d 	tsteq	r1, sp
    260c:	00000101 	andeq	r0, r0, r1, lsl #2
    2610:	00000100 	andeq	r0, r0, r0, lsl #2
    2614:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2618:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    261c:	62696c00 	rsbvs	r6, r9, #0, 24
    2620:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2624:	74730000 	ldrbtvc	r0, [r3], #-0
    2628:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    262c:	5f783031 	svcpl	0x00783031
    2630:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
    2634:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    2638:	00010063 	andeq	r0, r1, r3, rrx
    263c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2640:	31663233 	cmncc	r6, r3, lsr r2
    2644:	745f7830 	ldrbvc	r7, [pc], #-2096	; 264c <__Stack_Size+0x224c>
    2648:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    264c:	00020068 	andeq	r0, r2, r8, rrx
    2650:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2654:	31663233 	cmncc	r6, r3, lsr r2
    2658:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 25a0 <__Stack_Size+0x21a0>
    265c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2660:	00000200 	andeq	r0, r0, r0, lsl #4
    2664:	02050000 	andeq	r0, r5, #0
    2668:	00000000 	andeq	r0, r0, r0
    266c:	24012b03 	strcs	r2, [r1], #-2819	; 0xb03
    2670:	06024e22 	streq	r4, [r2], -r2, lsr #28
    2674:	00010100 	andeq	r0, r1, r0, lsl #2
    2678:	17000205 	strne	r0, [r0, -r5, lsl #4]
    267c:	c2030800 	andgt	r0, r3, #0, 16
    2680:	02160100 	andseq	r0, r6, #0, 2
    2684:	01010006 	tsteq	r1, r6
    2688:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    268c:	03080017 	movweq	r0, #32791	; 0x8017
    2690:	160100d5 			; <UNDEFINED> instruction: 0x160100d5
    2694:	5c304c3e 	ldcpl	12, cr4, [r0], #-248	; 0xffffff08
    2698:	01000602 	tsteq	r0, r2, lsl #12
    269c:	02050001 	andeq	r0, r5, #1
    26a0:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    26a4:	0100f003 	tsteq	r0, r3
    26a8:	40221e26 	eormi	r1, r2, r6, lsr #28
    26ac:	01000602 	tsteq	r0, r2, lsl #12
    26b0:	02050001 	andeq	r0, r5, #1
    26b4:	00000000 	andeq	r0, r0, r0
    26b8:	01018603 	tsteq	r1, r3, lsl #12
    26bc:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    26c0:	00010100 	andeq	r0, r1, r0, lsl #2
    26c4:	00000205 	andeq	r0, r0, r5, lsl #4
    26c8:	96030000 	strls	r0, [r3], -r0
    26cc:	0a030101 	beq	c2ad8 <__Stack_Size+0xc26d8>
    26d0:	23323e01 	teqcs	r2, #1, 28
    26d4:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    26d8:	01010006 	tsteq	r1, r6
    26dc:	00000314 	andeq	r0, r0, r4, lsl r3
    26e0:	00870002 	addeq	r0, r7, r2
    26e4:	01020000 	mrseq	r0, (UNDEF: 2)
    26e8:	000d0efb 	strdeq	r0, [sp], -fp
    26ec:	01010101 	tsteq	r1, r1, lsl #2
    26f0:	01000000 	mrseq	r0, (UNDEF: 0)
    26f4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    26f8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    26fc:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2700:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2704:	0000636e 	andeq	r6, r0, lr, ror #6
    2708:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    270c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2710:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2714:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2718:	00010063 	andeq	r0, r1, r3, rrx
    271c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2720:	31663233 	cmncc	r6, r3, lsr r2
    2724:	745f7830 	ldrbvc	r7, [pc], #-2096	; 272c <__Stack_Size+0x232c>
    2728:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    272c:	00020068 	andeq	r0, r2, r8, rrx
    2730:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2734:	31663233 	cmncc	r6, r3, lsr r2
    2738:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2680 <__Stack_Size+0x2280>
    273c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2740:	00000200 	andeq	r0, r0, r0, lsl #4
    2744:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2748:	30316632 	eorscc	r6, r1, r2, lsr r6
    274c:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2750:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2754:	00020068 	andeq	r0, r2, r8, rrx
    2758:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    275c:	31663233 	cmncc	r6, r3, lsr r2
    2760:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    2764:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    2768:	00000200 	andeq	r0, r0, r0, lsl #4
    276c:	02050000 	andeq	r0, r5, #0
    2770:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
    2774:	0100da03 	tsteq	r0, r3, lsl #20
    2778:	033f0824 	teqeq	pc, #36, 16	; 0x240000
    277c:	6603581b 			; <UNDEFINED> instruction: 0x6603581b
    2780:	40595c2e 	subsmi	r5, r9, lr, lsr #24
    2784:	40594059 	subsmi	r4, r9, r9, asr r0
    2788:	7a034259 	bvc	d30f4 <__Stack_Size+0xd2cf4>
    278c:	0007022e 	andeq	r0, r7, lr, lsr #4
    2790:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2794:	0017e002 	andseq	lr, r7, r2
    2798:	018c0308 	orreq	r0, ip, r8, lsl #6
    279c:	3c150301 	ldccc	3, cr0, [r5], {1}
    27a0:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    27a4:	23233222 	teqcs	r3, #536870914	; 0x20000002
    27a8:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    27ac:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    27b0:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    27b4:	26233234 			; <UNDEFINED> instruction: 0x26233234
    27b8:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    27bc:	032e4e03 	teqeq	lr, #3, 28	; 0x30
    27c0:	24232036 	strtcs	r2, [r3], #-54	; 0x36
    27c4:	4e241c43 	cdpmi	12, 2, cr1, cr4, cr3, {2}
    27c8:	773d4d67 	ldrvc	r4, [sp, -r7, ror #26]!
    27cc:	0005022f 	andeq	r0, r5, pc, lsr #4
    27d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    27d4:	00186802 	andseq	r6, r8, r2, lsl #16
    27d8:	01e80308 	mvneq	r0, r8, lsl #6
    27dc:	1d401401 	cfstrdne	mvd1, [r0, #-4]
    27e0:	2121212f 	teqcs	r1, pc, lsr #2
    27e4:	01000202 	tsteq	r0, r2, lsl #4
    27e8:	02050001 	andeq	r0, r5, #1
    27ec:	00000000 	andeq	r0, r0, r0
    27f0:	0101ff03 	tsteq	r1, r3, lsl #30
    27f4:	03011503 	movweq	r1, #5379	; 0x1503
    27f8:	1503206b 	strne	r2, [r3, #-107]	; 0x6b
    27fc:	20760320 	rsbscs	r0, r6, r0, lsr #6
    2800:	03200a03 	teqeq	r0, #12288	; 0x3000
    2804:	0a033c76 	beq	d19e4 <__Stack_Size+0xd15e4>
    2808:	2e780320 	cdpcs	3, 7, cr0, cr8, cr0, {1}
    280c:	02023235 	andeq	r3, r2, #1342177283	; 0x50000003
    2810:	00010100 	andeq	r0, r1, r0, lsl #2
    2814:	00000205 	andeq	r0, r0, r5, lsl #4
    2818:	a3030000 	movwge	r0, #12288	; 0x3000
    281c:	2f140102 	svccs	0x00140102
    2820:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    2824:	00010100 	andeq	r0, r1, r0, lsl #2
    2828:	187e0205 	ldmdane	lr!, {r0, r2, r9}^
    282c:	b7030800 	strlt	r0, [r3, -r0, lsl #16]
    2830:	1d1a0102 	ldfnes	f0, [sl, #-8]
    2834:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2838:	00010100 	andeq	r0, r1, r0, lsl #2
    283c:	18960205 	ldmne	r6, {r0, r2, r9}
    2840:	e2030800 	and	r0, r3, #0, 16
    2844:	0d030102 	stfeqs	f0, [r3, #-8]
    2848:	1e3e3320 	cdpne	3, 3, cr3, cr14, cr0, {1}
    284c:	22302230 	eorscs	r2, r0, #48, 4
    2850:	40222232 	eormi	r2, r2, r2, lsr r2
    2854:	01000502 	tsteq	r0, r2, lsl #10
    2858:	02050001 	andeq	r0, r5, #1
    285c:	00000000 	andeq	r0, r0, r0
    2860:	01039d03 	tsteq	r3, r3, lsl #26
    2864:	2a010a03 	bcs	45078 <__Stack_Size+0x44c78>
    2868:	04023424 	streq	r3, [r2], #-1060	; 0x424
    286c:	00010100 	andeq	r0, r1, r0, lsl #2
    2870:	00000205 	andeq	r0, r0, r5, lsl #4
    2874:	bc030000 	stclt	0, cr0, [r3], {-0}
    2878:	68180103 	ldmdavs	r8, {r0, r1, r8}
    287c:	01000502 	tsteq	r0, r2, lsl #10
    2880:	02050001 	andeq	r0, r5, #1
    2884:	00000000 	andeq	r0, r0, r0
    2888:	0103d503 	tsteq	r3, r3, lsl #10
    288c:	05026717 	streq	r6, [r2, #-1815]	; 0x717
    2890:	00010100 	andeq	r0, r1, r0, lsl #2
    2894:	00000205 	andeq	r0, r0, r5, lsl #4
    2898:	ea030000 	b	c28a0 <__Stack_Size+0xc24a0>
    289c:	1d1a0103 	ldfnes	f0, [sl, #-12]
    28a0:	06024f23 	streq	r4, [r2], -r3, lsr #30
    28a4:	00010100 	andeq	r0, r1, r0, lsl #2
    28a8:	00000205 	andeq	r0, r0, r5, lsl #4
    28ac:	8a030000 	bhi	c28b4 <__Stack_Size+0xc24b4>
    28b0:	67170104 	ldrvs	r0, [r7, -r4, lsl #2]
    28b4:	01000502 	tsteq	r0, r2, lsl #10
    28b8:	02050001 	andeq	r0, r5, #1
    28bc:	00000000 	andeq	r0, r0, r0
    28c0:	01049f03 	tsteq	r4, r3, lsl #30
    28c4:	4f231d1a 	svcmi	0x00231d1a
    28c8:	01000602 	tsteq	r0, r2, lsl #12
    28cc:	02050001 	andeq	r0, r5, #1
    28d0:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
    28d4:	0104bb03 	tsteq	r4, r3, lsl #22
    28d8:	00040218 	andeq	r0, r4, r8, lsl r2
    28dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28e0:	0018d002 	andseq	sp, r8, r2
    28e4:	04ce0308 	strbeq	r0, [lr], #776	; 0x308
    28e8:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    28ec:	01010003 	tsteq	r1, r3
    28f0:	00020500 	andeq	r0, r2, r0, lsl #10
    28f4:	03000000 	movweq	r0, #0
    28f8:	170104e0 	strne	r0, [r1, -r0, ror #9]
    28fc:	01000602 	tsteq	r0, r2, lsl #12
    2900:	02050001 	andeq	r0, r5, #1
    2904:	00000000 	andeq	r0, r0, r0
    2908:	0104f303 	tsteq	r4, r3, lsl #6
    290c:	06023e17 			; <UNDEFINED> instruction: 0x06023e17
    2910:	00010100 	andeq	r0, r1, r0, lsl #2
    2914:	00000205 	andeq	r0, r0, r5, lsl #4
    2918:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    291c:	4c170105 	ldfmis	f0, [r7], {5}
    2920:	01000502 	tsteq	r0, r2, lsl #10
    2924:	02050001 	andeq	r0, r5, #1
    2928:	00000000 	andeq	r0, r0, r0
    292c:	01059f03 	tsteq	r5, r3, lsl #30
    2930:	4f231d1a 	svcmi	0x00231d1a
    2934:	01000602 	tsteq	r0, r2, lsl #12
    2938:	02050001 	andeq	r0, r5, #1
    293c:	00000000 	andeq	r0, r0, r0
    2940:	0105bc03 	tsteq	r5, r3, lsl #24
    2944:	4f231d1a 	svcmi	0x00231d1a
    2948:	01000602 	tsteq	r0, r2, lsl #12
    294c:	02050001 	andeq	r0, r5, #1
    2950:	00000000 	andeq	r0, r0, r0
    2954:	0105d903 	tsteq	r5, r3, lsl #18
    2958:	4f231d1a 	svcmi	0x00231d1a
    295c:	01000602 	tsteq	r0, r2, lsl #12
    2960:	02050001 	andeq	r0, r5, #1
    2964:	00000000 	andeq	r0, r0, r0
    2968:	0105f803 	tsteq	r5, r3, lsl #16
    296c:	05026717 	streq	r6, [r2, #-1815]	; 0x717
    2970:	00010100 	andeq	r0, r1, r0, lsl #2
    2974:	00000205 	andeq	r0, r0, r5, lsl #4
    2978:	8d030000 	stchi	0, cr0, [r3, #-0]
    297c:	1d1a0106 	ldfnes	f0, [sl, #-24]	; 0xffffffe8
    2980:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2984:	00010100 	andeq	r0, r1, r0, lsl #2
    2988:	18d80205 	ldmne	r8, {r0, r2, r9}^
    298c:	b5030800 	strlt	r0, [r3, #-2048]	; 0x800
    2990:	031a0106 	tsteq	sl, #-2147483647	; 0x80000001
    2994:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    2998:	00010100 	andeq	r0, r1, r0, lsl #2
    299c:	18e40205 	stmiane	r4!, {r0, r2, r9}^
    29a0:	e9030800 	stmdb	r3, {fp}
    29a4:	02180106 	andseq	r0, r8, #-2147483647	; 0x80000001
    29a8:	01010004 	tsteq	r1, r4
    29ac:	ec020500 	cfstr32	mvfx0, [r2], {-0}
    29b0:	03080018 	movweq	r0, #32792	; 0x8018
    29b4:	0301078a 	movweq	r0, #6026	; 0x178a
    29b8:	7103010f 	tstvc	r3, pc, lsl #2
    29bc:	200a0320 	andcs	r0, sl, r0, lsr #6
    29c0:	301e3033 	andscc	r3, lr, r3, lsr r0
    29c4:	32223022 	eorcc	r3, r2, #34	; 0x22
    29c8:	02003042 	andeq	r3, r0, #66	; 0x42
    29cc:	001d0104 	andseq	r0, sp, r4, lsl #2
    29d0:	3f010402 	svccc	0x00010402
    29d4:	01040200 	mrseq	r0, R12_usr
    29d8:	02244e22 	eoreq	r4, r4, #544	; 0x220
    29dc:	01010001 	tsteq	r1, r1
    29e0:	00020500 	andeq	r0, r2, r0, lsl #10
    29e4:	03000000 	movweq	r0, #0
    29e8:	030107da 	movweq	r0, #6106	; 0x17da
    29ec:	023d010a 	eorseq	r0, sp, #-2147483646	; 0x80000002
    29f0:	01010004 	tsteq	r1, r4
    29f4:	00000096 	muleq	r0, r6, r0
    29f8:	002f0002 	eoreq	r0, pc, r2
    29fc:	01020000 	mrseq	r0, (UNDEF: 2)
    2a00:	000d0efb 	strdeq	r0, [sp], -fp
    2a04:	01010101 	tsteq	r1, r1, lsl #2
    2a08:	01000000 	mrseq	r0, (UNDEF: 0)
    2a0c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2a10:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2a14:	00006372 	andeq	r6, r0, r2, ror r3
    2a18:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    2a1c:	336d7865 	cmncc	sp, #6619136	; 0x650000
    2a20:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2a24:	732e6f72 	teqvc	lr, #456	; 0x1c8
    2a28:	00000100 	andeq	r0, r0, r0, lsl #2
    2a2c:	02050000 	andeq	r0, r5, #0
    2a30:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
    2a34:	21013403 	tstcs	r1, r3, lsl #8
    2a38:	21200b03 	teqcs	r0, r3, lsl #22
    2a3c:	21200b03 	teqcs	r0, r3, lsl #22
    2a40:	2f200b03 	svccs	0x00200b03
    2a44:	2f200b03 	svccs	0x00200b03
    2a48:	2f200b03 	svccs	0x00200b03
    2a4c:	21200b03 	teqcs	r0, r3, lsl #22
    2a50:	2f200b03 	svccs	0x00200b03
    2a54:	2f200b03 	svccs	0x00200b03
    2a58:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a60:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a64:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a68:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a6c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a70:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a74:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a78:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a7c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a80:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a84:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a88:	00010221 	andeq	r0, r1, r1, lsr #4
    2a8c:	00550101 	subseq	r0, r5, r1, lsl #2
    2a90:	00020000 	andeq	r0, r2, r0
    2a94:	00000031 	andeq	r0, r0, r1, lsr r0
    2a98:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2a9c:	0101000d 	tsteq	r1, sp
    2aa0:	00000101 	andeq	r0, r0, r1, lsl #2
    2aa4:	00000100 	andeq	r0, r0, r0, lsl #2
    2aa8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2aac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2ab0:	74730000 	ldrbtvc	r0, [r3], #-0
    2ab4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2ab8:	5f783031 	svcpl	0x00783031
    2abc:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    2ac0:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    2ac4:	00000100 	andeq	r0, r0, r0, lsl #2
    2ac8:	02050000 	andeq	r0, r5, #0
    2acc:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    2ad0:	0101d703 	tsteq	r1, r3, lsl #14
    2ad4:	01040200 	mrseq	r0, R12_usr
    2ad8:	02003e7b 	andeq	r3, r0, #1968	; 0x7b0
    2adc:	3e6c0104 	powcce	f0, f4, f4
    2ae0:	0f022f50 	svceq	0x00022f50
    2ae4:	8b010100 	blhi	42eec <__Stack_Size+0x42aec>
    2ae8:	02000000 	andeq	r0, r0, #0
    2aec:	00006d00 	andeq	r6, r0, r0, lsl #26
    2af0:	fb010200 	blx	432fa <__Stack_Size+0x42efa>
    2af4:	01000d0e 	tsteq	r0, lr, lsl #26
    2af8:	00010101 	andeq	r0, r1, r1, lsl #2
    2afc:	00010000 	andeq	r0, r1, r0
    2b00:	696c0100 	stmdbvs	ip!, {r8}^
    2b04:	53552f62 	cmppl	r5, #392	; 0x188
    2b08:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2b0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2b10:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2b14:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2b18:	2f2e0063 	svccs	0x002e0063
    2b1c:	2f62696c 	svccs	0x0062696c
    2b20:	5f425355 	svcpl	0x00425355
    2b24:	2f62696c 	svccs	0x0062696c
    2b28:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2b2c:	62737500 	rsbsvs	r7, r3, #0, 10
    2b30:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    2b34:	00632e74 	rsbeq	r2, r3, r4, ror lr
    2b38:	73000001 	movwvc	r0, #1
    2b3c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2b40:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2b44:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2b48:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2b4c:	75000002 	strvc	r0, [r0, #-2]
    2b50:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2b54:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2b58:	00030068 	andeq	r0, r3, r8, rrx
    2b5c:	05000000 	streq	r0, [r0, #-0]
    2b60:	00197c02 	andseq	r7, r9, r2, lsl #24
    2b64:	01350308 	teqeq	r5, r8, lsl #6
    2b68:	211d3113 	tstcs	sp, r3, lsl r1
    2b6c:	1e223d2f 	cdpne	13, 2, cr3, cr2, cr15, {1}
    2b70:	000e0222 	andeq	r0, lr, r2, lsr #4
    2b74:	03900101 	orrseq	r0, r0, #1073741824	; 0x40000000
    2b78:	00020000 	andeq	r0, r2, r0
    2b7c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2b80:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2b84:	0101000d 	tsteq	r1, sp
    2b88:	00000101 	andeq	r0, r0, r1, lsl #2
    2b8c:	00000100 	andeq	r0, r0, r0, lsl #2
    2b90:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2b94:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b98:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b9c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2ba0:	62696c00 	rsbvs	r6, r9, #0, 24
    2ba4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2ba8:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2bb0 <__Stack_Size+0x27b0>
    2bac:	552f6269 	strpl	r6, [pc, #-617]!	; 294b <__Stack_Size+0x254b>
    2bb0:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2bb4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2bb8:	0000636e 	andeq	r6, r0, lr, ror #6
    2bbc:	5f627375 	svcpl	0x00627375
    2bc0:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2bc4:	0100632e 	tsteq	r0, lr, lsr #6
    2bc8:	74730000 	ldrbtvc	r0, [r3], #-0
    2bcc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2bd0:	5f783031 	svcpl	0x00783031
    2bd4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2bd8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2bdc:	73750000 	cmnvc	r5, #0
    2be0:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    2be4:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2be8:	75000003 	strvc	r0, [r0, #-3]
    2bec:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2bf0:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2bf4:	00030068 	andeq	r0, r3, r8, rrx
    2bf8:	62737500 	rsbsvs	r7, r3, #0, 10
    2bfc:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    2c00:	00682e74 	rsbeq	r2, r8, r4, ror lr
    2c04:	75000003 	strvc	r0, [r0, #-3]
    2c08:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    2c0c:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    2c10:	00030068 	andeq	r0, r3, r8, rrx
    2c14:	62737500 	rsbsvs	r7, r3, #0, 10
    2c18:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    2c1c:	0300682e 	movweq	r6, #2094	; 0x82e
    2c20:	00000000 	andeq	r0, r0, r0
    2c24:	19b00205 	ldmibne	r0!, {r0, r2, r9}
    2c28:	3d030800 	stccc	8, cr0, [r3, #-0]
    2c2c:	3e222f01 	cdpcc	15, 2, cr2, cr2, cr1, {0}
    2c30:	022f4b22 	eoreq	r4, pc, #34816	; 0x8800
    2c34:	01010005 	tsteq	r1, r5
    2c38:	d4020500 	strle	r0, [r2], #-1280	; 0x500
    2c3c:	03080019 	movweq	r0, #32793	; 0x8019
    2c40:	2f0100eb 	svccs	0x000100eb
    2c44:	4b223e22 	blmi	8924d4 <__Stack_Size+0x8920d4>
    2c48:	0005022f 	andeq	r0, r5, pc, lsr #4
    2c4c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2c50:	0019f802 	andseq	pc, r9, r2, lsl #16
    2c54:	01a30308 			; <UNDEFINED> instruction: 0x01a30308
    2c58:	3d222f01 	stccc	15, cr2, [r2, #-4]!
    2c5c:	301e2224 	andscc	r2, lr, r4, lsr #4
    2c60:	4422235b 	strtmi	r2, [r2], #-859	; 0x35b
    2c64:	33404e30 	movtcc	r4, #3632	; 0xe30
    2c68:	47402231 	smlaldxmi	r2, r0, r1, r2
    2c6c:	4c231d31 	stcmi	13, cr1, [r3], #-196	; 0xffffff3c
    2c70:	580b0342 	stmdapl	fp, {r1, r6, r8, r9}
    2c74:	02242b4b 	eoreq	r2, r4, #76800	; 0x12c00
    2c78:	01010007 	tsteq	r1, r7
    2c7c:	88020500 	stmdahi	r2, {r8, sl}
    2c80:	0308001a 	movweq	r0, #32794	; 0x801a
    2c84:	2f0103f4 	svccs	0x000103f4
    2c88:	0025214b 	eoreq	r2, r5, fp, asr #2
    2c8c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2c90:	4d300620 	ldcmi	6, cr0, [r0, #-128]!	; 0xffffff80
    2c94:	2e0c03ae 	cdpcs	3, 0, cr0, cr12, cr14, {5}
    2c98:	033c7903 	teqeq	ip, #49152	; 0xc000
    2c9c:	51212e0e 	teqpl	r1, lr, lsl #28
    2ca0:	244c8579 	strbcs	r8, [ip], #-1401	; 0x579
    2ca4:	3e3d2f2a 	cdpcc	15, 3, cr2, cr13, cr10, {1}
    2ca8:	00100231 	andseq	r0, r0, r1, lsr r2
    2cac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2cb0:	001b3402 	andseq	r3, fp, r2, lsl #8
    2cb4:	00d20308 	sbcseq	r0, r2, r8, lsl #6
    2cb8:	1f212201 	svcne	0x00212201
    2cbc:	21302f59 	teqcs	r0, r9, asr pc
    2cc0:	0222324b 	eoreq	r3, r2, #-1342177276	; 0xb0000004
    2cc4:	01010008 	tsteq	r1, r8
    2cc8:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
    2ccc:	0308001b 	movweq	r0, #32795	; 0x801b
    2cd0:	24010180 	strcs	r0, [r1], #-384	; 0x180
    2cd4:	02003e84 	andeq	r3, r0, #132, 28	; 0x840
    2cd8:	20060104 	andcs	r0, r6, r4, lsl #2
    2cdc:	4b342f06 	blmi	d0e8fc <__Stack_Size+0xd0e4fc>
    2ce0:	422f1f21 	eormi	r1, pc, #33, 30	; 0x84
    2ce4:	00070221 	andeq	r0, r7, r1, lsr #4
    2ce8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2cec:	001bb402 	andseq	fp, fp, r2, lsl #8
    2cf0:	01f50308 	mvnseq	r0, r8, lsl #6
    2cf4:	3e402101 	dvfccs	f2, f0, f1
    2cf8:	3d35224b 	lfmcc	f2, 4, [r5, #-300]!	; 0xfffffed4
    2cfc:	200f0342 	andcs	r0, pc, r2, asr #6
    2d00:	43207203 	teqmi	r0, #805306368	; 0x30000000
    2d04:	2075035f 	rsbscs	r0, r5, pc, asr r3
    2d08:	00314032 	eorseq	r4, r1, r2, lsr r0
    2d0c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d10:	032f062e 	teqeq	pc, #48234496	; 0x2e00000
    2d14:	23473c09 	movtcs	r3, #31753	; 0x7c09
    2d18:	4c4d231d 	mcrrmi	3, 1, r2, sp, cr13
    2d1c:	6c235a5e 	stcvs	10, cr5, [r3], #-376	; 0xfffffe88
    2d20:	314bcc30 	cmpcc	fp, r0, lsr ip
    2d24:	00090221 	andeq	r0, r9, r1, lsr #4
    2d28:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d2c:	001c8c02 	andseq	r8, ip, r2, lsl #24
    2d30:	02d20308 	sbcseq	r0, r2, #8, 6	; 0x20000000
    2d34:	0f032601 	svceq	0x00032601
    2d38:	20710320 	rsbscs	r0, r1, r0, lsr #6
    2d3c:	03200f03 	teqeq	r0, #3, 30
    2d40:	43212071 	teqmi	r1, #113	; 0x71
    2d44:	31403254 	cmpcc	r0, r4, asr r2
    2d48:	0402002f 	streq	r0, [r2], #-47	; 0x2f
    2d4c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2d50:	2e090321 	cdpcs	3, 0, cr0, cr9, cr1, {1}
    2d54:	03422355 	movteq	r2, #9045	; 0x2355
    2d58:	03342e7a 	teqeq	r4, #1952	; 0x7a0
    2d5c:	03342e7a 	teqeq	r4, #1952	; 0x7a0
    2d60:	7734207a 			; <UNDEFINED> instruction: 0x7734207a
    2d64:	2e6f034b 	cdpcs	3, 6, cr0, cr15, cr11, {2}
    2d68:	02201203 	eoreq	r1, r0, #805306368	; 0x30000000
    2d6c:	01010008 	tsteq	r1, r8
    2d70:	18020500 	stmdane	r2, {r8, sl}
    2d74:	0308001d 	movweq	r0, #32797	; 0x801d
    2d78:	21010388 	smlabbcs	r1, r8, r3, r0
    2d7c:	07024c67 	streq	r4, [r2, -r7, ror #24]
    2d80:	00010100 	andeq	r0, r1, r0, lsl #2
    2d84:	1d3c0205 	lfmne	f0, 4, [ip, #-20]!	; 0xffffffec
    2d88:	a2030800 	andge	r0, r3, #0, 16
    2d8c:	1d150103 	ldfnes	f0, [r5, #-12]
    2d90:	3d222f23 	stccc	15, cr2, [r2, #-140]!	; 0xffffff74
    2d94:	03022f23 	movweq	r2, #12067	; 0x2f23
    2d98:	00010100 	andeq	r0, r1, r0, lsl #2
    2d9c:	1d580205 	lfmne	f0, 2, [r8, #-20]	; 0xffffffec
    2da0:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    2da4:	68250107 	stmdavs	r5!, {r0, r1, r2, r8}
    2da8:	1803594c 	stmdane	r3, {r2, r3, r6, r8, fp, ip, lr}
    2dac:	000e024a 	andeq	r0, lr, sl, asr #4
    2db0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2db4:	001d9c02 	andseq	r9, sp, r2, lsl #24
    2db8:	06ed0308 	strbteq	r0, [sp], r8, lsl #6
    2dbc:	20110301 	andscs	r0, r1, r1, lsl #6
    2dc0:	1d232b3f 	fstmdbxne	r3!, {d2-d32}	;@ Deprecated
    2dc4:	2f5d4731 	svccs	0x005d4731
    2dc8:	3f5a4c30 	svccc	0x005a4c30
    2dcc:	7db1033d 	ldcvc	3, cr0, [r1, #244]!	; 0xf4
    2dd0:	40304e4a 	eorsmi	r4, r0, sl, asr #28
    2dd4:	3d294f30 	stccc	15, cr4, [r9, #-192]!	; 0xffffff40
    2dd8:	4a10033d 	bmi	403ad4 <__Stack_Size+0x4036d4>
    2ddc:	3c3c0330 	ldccc	3, cr0, [ip], #-192	; 0xffffff40
    2de0:	3c440359 	mcrrcc	3, 5, r0, r4, cr9
    2de4:	30443e3d 	subcc	r3, r4, sp, lsr lr
    2de8:	033e3d3d 	teqeq	lr, #3904	; 0xf40
    2dec:	30313c0b 	eorscc	r3, r1, fp, lsl #24
    2df0:	30333141 	eorscc	r3, r3, r1, asr #2
    2df4:	032e0903 	teqeq	lr, #49152	; 0xc000
    2df8:	aa362e0a 	bge	d8e628 <__Stack_Size+0xd8e228>
    2dfc:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    2e00:	1a032010 	bne	cae48 <__Stack_Size+0xcaa48>
    2e04:	2f3e303c 	svccs	0x003e303c
    2e08:	3e303e30 	mrccc	14, 1, r3, cr0, cr0, {1}
    2e0c:	695a4230 	ldmdbvs	sl, {r4, r5, r9, lr}^
    2e10:	75305e4b 	ldrvc	r5, [r0, #-3659]!	; 0xe4b
    2e14:	0e033051 	mcreq	0, 0, r3, cr3, cr1, {2}
    2e18:	20720320 	rsbscs	r0, r2, r0, lsr #6
    2e1c:	75035f43 	strvc	r5, [r3, #-3907]	; 0xf43
    2e20:	31403220 	cmpcc	r0, r0, lsr #4
    2e24:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2e28:	59305030 	ldmdbpl	r0!, {r4, r5, ip, lr}
    2e2c:	2289674b 	addcs	r6, r9, #19660800	; 0x12c0000
    2e30:	322f233d 	eorcc	r2, pc, #-201326592	; 0xf4000000
    2e34:	69413067 	stmdbvs	r1, {r0, r1, r2, r5, r6, ip, sp}^
    2e38:	4d413f31 	stclmi	15, cr3, [r1, #-196]	; 0xffffff3c
    2e3c:	15083e3f 	strne	r3, [r8, #-3647]	; 0xe3f
    2e40:	5a305a30 	bpl	c19708 <__Stack_Size+0xc19308>
    2e44:	2f404b40 	svccs	0x00404b40
    2e48:	2f4a3903 	svccs	0x004a3903
    2e4c:	2e7ecc03 	cdpcs	12, 7, cr12, cr14, cr3, {0}
    2e50:	032e2c03 	teqeq	lr, #768	; 0x300
    2e54:	0c022e0b 	stceq	14, cr2, [r2], {11}
    2e58:	00010100 	andeq	r0, r1, r0, lsl #2
    2e5c:	20780205 	rsbscs	r0, r8, r5, lsl #4
    2e60:	cb030800 	blgt	c4e68 <__Stack_Size+0xc4a68>
    2e64:	3e210107 	sufccs	f0, f1, f7
    2e68:	01040200 	mrseq	r0, R12_usr
    2e6c:	33062e06 	movwcc	r2, #28166	; 0x6e06
    2e70:	01040200 	mrseq	r0, R12_usr
    2e74:	03062e06 	movweq	r2, #28166	; 0x6e06
    2e78:	1e2e7bea 	vnmulne.f64	d7, d30, d26
    2e7c:	59263322 	stmdbpl	r6!, {r1, r5, r8, r9, ip, sp}
    2e80:	252f211f 	strcs	r2, [pc, #-287]!	; 2d69 <__Stack_Size+0x2969>
    2e84:	3078331b 	rsbscc	r3, r8, fp, lsl r3
    2e88:	1f2f1f21 	svcne	0x002f1f21
    2e8c:	3e3f2f21 	cdpcc	15, 3, cr2, cr15, cr1, {1}
    2e90:	2232221e 	eorscs	r2, r2, #-536870911	; 0xe0000001
    2e94:	ef032f40 	svc	0x00032f40
    2e98:	303fac03 	eorscc	sl, pc, r3, lsl #24
    2e9c:	034a7603 	movteq	r7, #42499	; 0xa603
    2ea0:	2d312017 	ldccs	0, cr2, [r1, #-92]!	; 0xffffffa4
    2ea4:	01000e02 	tsteq	r0, r2, lsl #28
    2ea8:	02050001 	andeq	r0, r5, #1
    2eac:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
    2eb0:	0108a203 	tsteq	r8, r3, lsl #4
    2eb4:	001d2325 	andseq	r2, sp, r5, lsr #6
    2eb8:	23010402 	movwcs	r0, #5122	; 0x1402
    2ebc:	03040200 	movweq	r0, #16896	; 0x4200
    2ec0:	04020030 	streq	r0, [r2], #-48	; 0x30
    2ec4:	0232e203 	eorseq	lr, r2, #805306368	; 0x30000000
    2ec8:	01010009 	tsteq	r1, r9
    2ecc:	84020500 	strhi	r0, [r2], #-1280	; 0x500
    2ed0:	03080021 	movweq	r0, #32801	; 0x8021
    2ed4:	210107a3 	smlatbcs	r1, r3, r7, r0
    2ed8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2edc:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2ee0:	303f3030 	eorscc	r3, pc, r0, lsr r0	; <UNPREDICTABLE>
    2ee4:	01040200 	mrseq	r0, R12_usr
    2ee8:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    2eec:	3d311f01 	ldccc	15, cr1, [r1, #-4]!
    2ef0:	3123504c 	teqcc	r3, ip, asr #32
    2ef4:	0009022d 	andeq	r0, r9, sp, lsr #4
    2ef8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2efc:	0021e002 	eoreq	lr, r1, r2
    2f00:	08ba0308 	ldmeq	sl!, {r3, r8, r9}
    2f04:	00010201 	andeq	r0, r1, r1, lsl #4
    2f08:	00a50101 	adceq	r0, r5, r1, lsl #2
    2f0c:	00020000 	andeq	r0, r2, r0
    2f10:	0000004c 	andeq	r0, r0, ip, asr #32
    2f14:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2f18:	0101000d 	tsteq	r1, sp
    2f1c:	00000101 	andeq	r0, r0, r1, lsl #2
    2f20:	00000100 	andeq	r0, r0, r0, lsl #2
    2f24:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2f28:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2f2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2f30:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2f34:	62696c00 	rsbvs	r6, r9, #0, 24
    2f38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2f3c:	73750000 	cmnvc	r5, #0
    2f40:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2f44:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    2f48:	73000001 	movwvc	r0, #1
    2f4c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2f50:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2f54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2f58:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2f5c:	00000002 	andeq	r0, r0, r2
    2f60:	e2020500 	and	r0, r2, #0, 10
    2f64:	03080021 	movweq	r0, #32801	; 0x8021
    2f68:	2b240124 	blcs	903400 <__Stack_Size+0x903000>
    2f6c:	21232b23 	teqcs	r3, r3, lsr #22
    2f70:	01040200 	mrseq	r0, R12_usr
    2f74:	02002006 	andeq	r2, r0, #6
    2f78:	4e060304 	cdpmi	3, 0, cr0, cr6, cr4, {0}
    2f7c:	03040200 	movweq	r0, #16896	; 0x4200
    2f80:	0402002c 	streq	r0, [r2], #-44	; 0x2c
    2f84:	02003003 	andeq	r3, r0, #3
    2f88:	4e2f0304 	cdpmi	3, 2, cr0, cr15, cr4, {0}
    2f8c:	01000102 	tsteq	r0, r2, lsl #2
    2f90:	02050001 	andeq	r0, r5, #1
    2f94:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    2f98:	24013d03 	strcs	r3, [r1], #-3331	; 0xd03
    2f9c:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
    2fa0:	04020021 	streq	r0, [r2], #-33	; 0x21
    2fa4:	00200601 	eoreq	r0, r0, r1, lsl #12
    2fa8:	06030402 	streq	r0, [r3], -r2, lsl #8
    2fac:	01026930 	tsteq	r2, r0, lsr r9
    2fb0:	16010100 	strne	r0, [r1], -r0, lsl #2
    2fb4:	02000005 	andeq	r0, r0, #5
    2fb8:	00006d00 	andeq	r6, r0, r0, lsl #26
    2fbc:	fb010200 	blx	437c6 <__Stack_Size+0x433c6>
    2fc0:	01000d0e 	tsteq	r0, lr, lsl #26
    2fc4:	00010101 	andeq	r0, r1, r1, lsl #2
    2fc8:	00010000 	andeq	r0, r1, r0
    2fcc:	696c0100 	stmdbvs	ip!, {r8}^
    2fd0:	53552f62 	cmppl	r5, #392	; 0x188
    2fd4:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2fd8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2fdc:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2fe0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2fe4:	2f2e0063 	svccs	0x002e0063
    2fe8:	2f62696c 	svccs	0x0062696c
    2fec:	5f425355 	svcpl	0x00425355
    2ff0:	2f62696c 	svccs	0x0062696c
    2ff4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2ff8:	62737500 	rsbsvs	r7, r3, #0, 10
    2ffc:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    3000:	00632e73 	rsbeq	r2, r3, r3, ror lr
    3004:	73000001 	movwvc	r0, #1
    3008:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    300c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3010:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3014:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3018:	75000002 	strvc	r0, [r0, #-2]
    301c:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3020:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3024:	00030068 	andeq	r0, r3, r8, rrx
    3028:	05000000 	streq	r0, [r0, #-0]
    302c:	00000002 	andeq	r0, r0, r2
    3030:	01230300 	teqeq	r3, r0, lsl #6
    3034:	00060213 	andeq	r0, r6, r3, lsl r2
    3038:	05000101 	streq	r0, [r0, #-257]	; 0x101
    303c:	00000002 	andeq	r0, r0, r2
    3040:	012f0300 	teqeq	pc, r0, lsl #6
    3044:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    3048:	00010100 	andeq	r0, r1, r0, lsl #2
    304c:	00000205 	andeq	r0, r0, r5, lsl #4
    3050:	3b030000 	blcc	c3058 <__Stack_Size+0xc2c58>
    3054:	06021301 	streq	r1, [r2], -r1, lsl #6
    3058:	00010100 	andeq	r0, r1, r0, lsl #2
    305c:	00000205 	andeq	r0, r0, r5, lsl #4
    3060:	c7030000 	strgt	r0, [r3, -r0]
    3064:	2f130100 	svccs	0x00130100
    3068:	01000402 	tsteq	r0, r2, lsl #8
    306c:	02050001 	andeq	r0, r5, #1
    3070:	00000000 	andeq	r0, r0, r0
    3074:	0100d303 	tsteq	r0, r3, lsl #6
    3078:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    307c:	00010100 	andeq	r0, r1, r0, lsl #2
    3080:	00000205 	andeq	r0, r0, r5, lsl #4
    3084:	df030000 	svcle	0x00030000
    3088:	02130100 	andseq	r0, r3, #0, 2
    308c:	01010006 	tsteq	r1, r6
    3090:	00020500 	andeq	r0, r2, r0, lsl #10
    3094:	03000000 	movweq	r0, #0
    3098:	130100eb 	movwne	r0, #4331	; 0x10eb
    309c:	0004022f 	andeq	r0, r4, pc, lsr #4
    30a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30a4:	00223802 	eoreq	r3, r2, r2, lsl #16
    30a8:	00f70308 	rscseq	r0, r7, r8, lsl #6
    30ac:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    30b0:	00010100 	andeq	r0, r1, r0, lsl #2
    30b4:	00000205 	andeq	r0, r0, r5, lsl #4
    30b8:	83030000 	movwhi	r0, #12288	; 0x3000
    30bc:	2f130101 	svccs	0x00130101
    30c0:	01000402 	tsteq	r0, r2, lsl #8
    30c4:	02050001 	andeq	r0, r5, #1
    30c8:	00000000 	andeq	r0, r0, r0
    30cc:	01019003 	tsteq	r1, r3
    30d0:	00070213 	andeq	r0, r7, r3, lsl r2
    30d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30d8:	00000002 	andeq	r0, r0, r2
    30dc:	019c0300 	orrseq	r0, ip, r0, lsl #6
    30e0:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    30e4:	01010002 	tsteq	r1, r2
    30e8:	48020500 	stmdami	r2, {r8, sl}
    30ec:	03080022 	movweq	r0, #32802	; 0x8022
    30f0:	130101a9 	movwne	r0, #4521	; 0x11a9
    30f4:	01000e02 	tsteq	r0, r2, lsl #28
    30f8:	02050001 	andeq	r0, r5, #1
    30fc:	00000000 	andeq	r0, r0, r0
    3100:	0101b503 	tsteq	r1, r3, lsl #10
    3104:	03026713 	movweq	r6, #10003	; 0x2713
    3108:	00010100 	andeq	r0, r1, r0, lsl #2
    310c:	22640205 	rsbcs	r0, r4, #1342177280	; 0x50000000
    3110:	c2030800 	andgt	r0, r3, #0, 16
    3114:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    3118:	01010019 	tsteq	r1, r9, lsl r0
    311c:	96020500 	strls	r0, [r2], -r0, lsl #10
    3120:	03080022 	movweq	r0, #32802	; 0x8022
    3124:	130101cf 	movwne	r0, #4559	; 0x11cf
    3128:	01001902 	tsteq	r0, r2, lsl #18
    312c:	02050001 	andeq	r0, r5, #1
    3130:	00000000 	andeq	r0, r0, r0
    3134:	0101dc03 	tsteq	r1, r3, lsl #24
    3138:	03014103 	movweq	r4, #4355	; 0x1103
    313c:	035800c2 	cmpeq	r8, #194	; 0xc2
    3140:	03207fbe 	teqeq	r0, #760	; 0x2f8
    3144:	222000c2 	eorcs	r0, r0, #194	; 0xc2
    3148:	0502303e 	streq	r3, [r2, #-62]	; 0x3e
    314c:	00010100 	andeq	r0, r1, r0, lsl #2
    3150:	00000205 	andeq	r0, r0, r5, lsl #4
    3154:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    3158:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    315c:	01000302 	tsteq	r0, r2, lsl #6
    3160:	02050001 	andeq	r0, r5, #1
    3164:	00000000 	andeq	r0, r0, r0
    3168:	0101fd03 	tsteq	r1, r3, lsl #26
    316c:	03026713 	movweq	r6, #10003	; 0x2713
    3170:	00010100 	andeq	r0, r1, r0, lsl #2
    3174:	22c80205 	sbccs	r0, r8, #1342177280	; 0x50000000
    3178:	89030800 	stmdbhi	r3, {fp}
    317c:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3180:	01010013 	tsteq	r1, r3, lsl r0
    3184:	ee020500 	cfsh32	mvfx0, mvfx2, #0
    3188:	03080022 	movweq	r0, #32802	; 0x8022
    318c:	13010295 	movwne	r0, #4757	; 0x1295
    3190:	01001302 	tsteq	r0, r2, lsl #6
    3194:	02050001 	andeq	r0, r5, #1
    3198:	00000000 	andeq	r0, r0, r0
    319c:	0102a103 	tsteq	r2, r3, lsl #2
    31a0:	00100213 	andseq	r0, r0, r3, lsl r2
    31a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31a8:	00000002 	andeq	r0, r0, r2
    31ac:	02ad0300 	adceq	r0, sp, #0, 6
    31b0:	10021301 	andne	r1, r2, r1, lsl #6
    31b4:	00010100 	andeq	r0, r1, r0, lsl #2
    31b8:	23140205 	tstcs	r4, #1342177280	; 0x50000000
    31bc:	b8030800 	stmdalt	r3, {fp}
    31c0:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31c4:	01010010 	tsteq	r1, r0, lsl r0
    31c8:	00020500 	andeq	r0, r2, r0, lsl #10
    31cc:	03000000 	movweq	r0, #0
    31d0:	130102c3 	movwne	r0, #4803	; 0x12c3
    31d4:	01001002 	tsteq	r0, r2
    31d8:	02050001 	andeq	r0, r5, #1
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	0102ce03 	tsteq	r2, r3, lsl #28
    31e4:	00100213 	andseq	r0, r0, r3, lsl r2
    31e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31ec:	00000002 	andeq	r0, r0, r2
    31f0:	02d90300 	sbcseq	r0, r9, #0, 6
    31f4:	10021301 	andne	r1, r2, r1, lsl #6
    31f8:	00010100 	andeq	r0, r1, r0, lsl #2
    31fc:	00000205 	andeq	r0, r0, r5, lsl #4
    3200:	e4030000 	str	r0, [r3], #-0
    3204:	83130102 	tsthi	r3, #-2147483648	; 0x80000000
    3208:	01000502 	tsteq	r0, r2, lsl #10
    320c:	02050001 	andeq	r0, r5, #1
    3210:	00000000 	andeq	r0, r0, r0
    3214:	0102ef03 	tsteq	r2, r3, lsl #30
    3218:	05028313 	streq	r8, [r2, #-787]	; 0x313
    321c:	00010100 	andeq	r0, r1, r0, lsl #2
    3220:	00000205 	andeq	r0, r0, r5, lsl #4
    3224:	fa030000 	blx	c322c <__Stack_Size+0xc2e2c>
    3228:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    322c:	0101000c 	tsteq	r1, ip
    3230:	00020500 	andeq	r0, r2, r0, lsl #10
    3234:	03000000 	movweq	r0, #0
    3238:	13010385 	movwne	r0, #4997	; 0x1385
    323c:	01000e02 	tsteq	r0, r2, lsl #28
    3240:	02050001 	andeq	r0, r5, #1
    3244:	00000000 	andeq	r0, r0, r0
    3248:	01039003 	tsteq	r3, r3
    324c:	00100213 	andseq	r0, r0, r3, lsl r2
    3250:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3254:	00000002 	andeq	r0, r0, r2
    3258:	039b0300 	orrseq	r0, fp, #0, 6
    325c:	10021301 	andne	r1, r2, r1, lsl #6
    3260:	00010100 	andeq	r0, r1, r0, lsl #2
    3264:	23340205 	teqcs	r4, #1342177280	; 0x50000000
    3268:	a6030800 	strge	r0, [r3], -r0, lsl #16
    326c:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3270:	01010013 	tsteq	r1, r3, lsl r0
    3274:	5a020500 	bpl	8467c <__Stack_Size+0x8427c>
    3278:	03080023 	movweq	r0, #32803	; 0x8023
    327c:	130103b1 	movwne	r0, #5041	; 0x13b1
    3280:	01001302 	tsteq	r0, r2, lsl #6
    3284:	02050001 	andeq	r0, r5, #1
    3288:	00000000 	andeq	r0, r0, r0
    328c:	0103bd03 	tsteq	r3, r3, lsl #26
    3290:	01000813 	tsteq	r0, r3, lsl r8
    3294:	02050001 	andeq	r0, r5, #1
    3298:	00000000 	andeq	r0, r0, r0
    329c:	0103c803 	tsteq	r3, r3, lsl #16
    32a0:	03026713 	movweq	r6, #10003	; 0x2713
    32a4:	00010100 	andeq	r0, r1, r0, lsl #2
    32a8:	23800205 	orrcs	r0, r0, #1342177280	; 0x50000000
    32ac:	d4030800 	strle	r0, [r3], #-2048	; 0x800
    32b0:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32b4:	01010010 	tsteq	r1, r0, lsl r0
    32b8:	a0020500 	andge	r0, r2, r0, lsl #10
    32bc:	03080023 	movweq	r0, #32803	; 0x8023
    32c0:	130103e0 	movwne	r0, #5088	; 0x13e0
    32c4:	01001002 	tsteq	r0, r2
    32c8:	02050001 	andeq	r0, r5, #1
    32cc:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
    32d0:	0103eb03 	tsteq	r3, r3, lsl #22
    32d4:	0502ad13 	streq	sl, [r2, #-3347]	; 0xd13
    32d8:	00010100 	andeq	r0, r1, r0, lsl #2
    32dc:	23e00205 	mvncs	r0, #1342177280	; 0x50000000
    32e0:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    32e4:	91130103 	tstls	r3, r3, lsl #2
    32e8:	01000702 	tsteq	r0, r2, lsl #14
    32ec:	02050001 	andeq	r0, r5, #1
    32f0:	08002400 	stmdaeq	r0, {sl, sp}
    32f4:	01048203 	tsteq	r4, r3, lsl #4
    32f8:	000e0213 	andeq	r0, lr, r3, lsl r2
    32fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3300:	00000002 	andeq	r0, r0, r2
    3304:	048e0300 	streq	r0, [lr], #768	; 0x300
    3308:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    330c:	2e060104 	adfcss	f0, f6, f4
    3310:	02040200 	andeq	r0, r4, #0, 4
    3314:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    3318:	02025808 	andeq	r5, r2, #8, 16	; 0x80000
    331c:	00010100 	andeq	r0, r1, r0, lsl #2
    3320:	241c0205 	ldrcs	r0, [ip], #-517	; 0x205
    3324:	9a030800 	bls	c532c <__Stack_Size+0xc4f2c>
    3328:	00130104 	andseq	r0, r3, r4, lsl #2
    332c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3330:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3334:	02009e02 	andeq	r9, r0, #2, 28
    3338:	02580804 	subseq	r0, r8, #4, 16	; 0x40000
    333c:	01010006 	tsteq	r1, r6
    3340:	00020500 	andeq	r0, r2, r0, lsl #10
    3344:	03000000 	movweq	r0, #0
    3348:	130104a5 	movwne	r0, #5285	; 0x14a5
    334c:	00070291 	muleq	r7, r1, r2
    3350:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3354:	00245c02 	eoreq	r5, r4, r2, lsl #24
    3358:	04b00308 	ldrteq	r0, [r0], #776	; 0x308
    335c:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    3360:	01010007 	tsteq	r1, r7
    3364:	00020500 	andeq	r0, r2, r0, lsl #10
    3368:	03000000 	movweq	r0, #0
    336c:	210104bd 			; <UNDEFINED> instruction: 0x210104bd
    3370:	01001b02 	tsteq	r0, r2, lsl #22
    3374:	02050001 	andeq	r0, r5, #1
    3378:	00000000 	andeq	r0, r0, r0
    337c:	0104c903 	tsteq	r4, r3, lsl #18
    3380:	00100213 	andseq	r0, r0, r3, lsl r2
    3384:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3388:	00000002 	andeq	r0, r0, r2
    338c:	04d50300 	ldrbeq	r0, [r5], #768	; 0x300
    3390:	10021301 	andne	r1, r2, r1, lsl #6
    3394:	00010100 	andeq	r0, r1, r0, lsl #2
    3398:	00000205 	andeq	r0, r0, r5, lsl #4
    339c:	e0030000 	and	r0, r3, r0
    33a0:	ad130104 	ldfges	f0, [r3, #-16]
    33a4:	01000502 	tsteq	r0, r2, lsl #10
    33a8:	02050001 	andeq	r0, r5, #1
    33ac:	00000000 	andeq	r0, r0, r0
    33b0:	0104eb03 	tsteq	r4, r3, lsl #22
    33b4:	07029113 	smladeq	r2, r3, r1, r9
    33b8:	00010100 	andeq	r0, r1, r0, lsl #2
    33bc:	00000205 	andeq	r0, r0, r5, lsl #4
    33c0:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    33c4:	1f130104 	svcne	0x00130104
    33c8:	04020021 	streq	r0, [r2], #-33	; 0x21
    33cc:	00200601 	eoreq	r0, r0, r1, lsl #12
    33d0:	ac030402 	cfstrsge	mvf0, [r3], {2}
    33d4:	04040200 	streq	r0, [r4], #-512	; 0x200
    33d8:	040200ac 	streq	r0, [r2], #-172	; 0xac
    33dc:	0200660a 	andeq	r6, r0, #10485760	; 0xa00000
    33e0:	009e1004 	addseq	r1, lr, r4
    33e4:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    33e8:	0b040200 	bleq	103bf0 <__Stack_Size+0x1037f0>
    33ec:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    33f0:	00120811 	andseq	r0, r2, r1, lsl r8
    33f4:	58170402 	ldmdapl	r7, {r1, sl}
    33f8:	01000902 	tsteq	r0, r2, lsl #18
    33fc:	02050001 	andeq	r0, r5, #1
    3400:	00000000 	andeq	r0, r0, r0
    3404:	01058303 	tsteq	r5, r3, lsl #6
    3408:	04020013 	streq	r0, [r2], #-19
    340c:	002e0601 	eoreq	r0, lr, r1, lsl #12
    3410:	ac030402 	cfstrsge	mvf0, [r3], {2}
    3414:	04040200 	streq	r0, [r4], #-512	; 0x200
    3418:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    341c:	0200580a 	andeq	r5, r0, #655360	; 0xa0000
    3420:	002e0204 	eoreq	r0, lr, r4, lsl #4
    3424:	2e0b0402 	cdpcs	4, 0, cr0, cr11, cr2, {0}
    3428:	01000e02 	tsteq	r0, r2, lsl #28
    342c:	02050001 	andeq	r0, r5, #1
    3430:	00000000 	andeq	r0, r0, r0
    3434:	01058f03 	tsteq	r5, r3, lsl #30
    3438:	04020013 	streq	r0, [r2], #-19
    343c:	002e0601 	eoreq	r0, lr, r1, lsl #12
    3440:	ac030402 	cfstrsge	mvf0, [r3], {2}
    3444:	04040200 	streq	r0, [r4], #-512	; 0x200
    3448:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    344c:	0200580a 	andeq	r5, r0, #655360	; 0xa0000
    3450:	002e0204 	eoreq	r0, lr, r4, lsl #4
    3454:	2e0b0402 	cdpcs	4, 0, cr0, cr11, cr2, {0}
    3458:	01000e02 	tsteq	r0, r2, lsl #28
    345c:	02050001 	andeq	r0, r5, #1
    3460:	00000000 	andeq	r0, r0, r0
    3464:	01059b03 	tsteq	r5, r3, lsl #22
    3468:	07029113 	smladeq	r2, r3, r1, r9
    346c:	00010100 	andeq	r0, r1, r0, lsl #2
    3470:	00000205 	andeq	r0, r0, r5, lsl #4
    3474:	a7030000 	strge	r0, [r3, -r0]
    3478:	91130105 	tstls	r3, r5, lsl #2
    347c:	01000702 	tsteq	r0, r2, lsl #14
    3480:	02050001 	andeq	r0, r5, #1
    3484:	00000000 	andeq	r0, r0, r0
    3488:	0105b303 	tsteq	r5, r3, lsl #6
    348c:	46a1bc13 	ssatmi	fp, #2, r3, lsl #24
    3490:	00070225 	andeq	r0, r7, r5, lsr #4
    3494:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3498:	00000002 	andeq	r0, r0, r2
    349c:	05c40300 	strbeq	r0, [r4, #768]	; 0x300
    34a0:	d8301301 	ldmdale	r0!, {r0, r8, r9, ip}
    34a4:	000f0230 	andeq	r0, pc, r0, lsr r2	; <UNPREDICTABLE>
    34a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34ac:	00000002 	andeq	r0, r0, r2
    34b0:	05d70300 	ldrbeq	r0, [r7, #768]	; 0x300
    34b4:	03021601 	movweq	r1, #9729	; 0x2601
    34b8:	00010100 	andeq	r0, r1, r0, lsl #2
    34bc:	247c0205 	ldrbtcs	r0, [ip], #-517	; 0x205
    34c0:	e4030800 	str	r0, [r3], #-2048	; 0x800
    34c4:	30160105 	andscc	r0, r6, r5, lsl #2
    34c8:	01000302 	tsteq	r0, r2, lsl #6
    34cc:	0000bd01 	andeq	fp, r0, r1, lsl #26
    34d0:	87000200 	strhi	r0, [r0, -r0, lsl #4]
    34d4:	02000000 	andeq	r0, r0, #0
    34d8:	0d0efb01 	vstreq	d15, [lr, #-4]
    34dc:	01010100 	mrseq	r0, (UNDEF: 17)
    34e0:	00000001 	andeq	r0, r0, r1
    34e4:	01000001 	tsteq	r0, r1
    34e8:	2f62696c 	svccs	0x0062696c
    34ec:	5f425355 	svcpl	0x00425355
    34f0:	2f62696c 	svccs	0x0062696c
    34f4:	00637273 	rsbeq	r7, r3, r3, ror r2
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3500:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    3504:	53552f62 	cmppl	r5, #392	; 0x188
    3508:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    350c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3510:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    3514:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
    3518:	632e6c69 	teqvs	lr, #26880	; 0x6900
    351c:	00000100 	andeq	r0, r0, r0, lsl #2
    3520:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3524:	30316632 	eorscc	r6, r1, r2, lsr r6
    3528:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    352c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    3530:	00000200 	andeq	r0, r0, r0, lsl #4
    3534:	5f627375 	svcpl	0x00627375
    3538:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    353c:	0300682e 	movweq	r6, #2094	; 0x82e
    3540:	73750000 	cmnvc	r5, #0
    3544:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    3548:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    354c:	00000300 	andeq	r0, r0, r0, lsl #6
    3550:	5f627375 	svcpl	0x00627375
    3554:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
    3558:	00030068 	andeq	r0, r3, r8, rrx
    355c:	05000000 	streq	r0, [r0, #-0]
    3560:	00248802 	eoreq	r8, r4, r2, lsl #16
    3564:	01230308 	teqeq	r3, r8, lsl #6
    3568:	211f2f17 	tstcs	pc, r7, lsl pc	; <UNPREDICTABLE>
    356c:	2e0a033e 	mcrcs	3, 0, r0, cr10, cr14, {1}
    3570:	01000702 	tsteq	r0, r2, lsl #14
    3574:	02050001 	andeq	r0, r5, #1
    3578:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
    357c:	0100df03 	tsteq	r0, r3, lsl #30
    3580:	3c7a0326 	ldclcc	3, cr0, [sl], #-152	; 0xffffff68
    3584:	13033f26 	movwne	r3, #16166	; 0x3f26
    3588:	00020282 	andeq	r0, r2, r2, lsl #5
    358c:	00e50101 	rsceq	r0, r5, r1, lsl #2
    3590:	00020000 	andeq	r0, r2, r0
    3594:	00000088 	andeq	r0, r0, r8, lsl #1
    3598:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    359c:	0101000d 	tsteq	r1, sp
    35a0:	00000101 	andeq	r0, r0, r1, lsl #2
    35a4:	00000100 	andeq	r0, r0, r0, lsl #2
    35a8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    35ac:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    35b0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    35b4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    35b8:	62696c00 	rsbvs	r6, r9, #0, 24
    35bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    35c0:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 35c8 <__Stack_Size+0x31c8>
    35c4:	552f6269 	strpl	r6, [pc, #-617]!	; 3363 <__Stack_Size+0x2f63>
    35c8:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    35cc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    35d0:	0000636e 	andeq	r6, r0, lr, ror #6
    35d4:	5f627375 	svcpl	0x00627375
    35d8:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    35dc:	00010063 	andeq	r0, r1, r3, rrx
    35e0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    35e4:	31663233 	cmncc	r6, r3, lsr r2
    35e8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 35f0 <__Stack_Size+0x31f0>
    35ec:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    35f0:	00020068 	andeq	r0, r2, r8, rrx
    35f4:	62737500 	rsbsvs	r7, r3, #0, 10
    35f8:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    35fc:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3600:	75000003 	strvc	r0, [r0, #-3]
    3604:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3608:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    360c:	00030068 	andeq	r0, r3, r8, rrx
    3610:	62737500 	rsbsvs	r7, r3, #0, 10
    3614:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    3618:	00682e65 	rsbeq	r2, r8, r5, ror #28
    361c:	00000003 	andeq	r0, r0, r3
    3620:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
    3624:	03080024 	movweq	r0, #32804	; 0x8024
    3628:	3e21012a 	sufccsp	f0, f1, #2.0
    362c:	0a035985 	beq	d9c48 <__Stack_Size+0xd9848>
    3630:	2f1f3d2e 	svccs	0x001f3d2e
    3634:	44cc4c4b 	strbmi	r4, [ip], #3147	; 0xc4b
    3638:	3c0e0359 	stccc	3, cr0, [lr], {89}	; 0x59
    363c:	43594c4c 	cmpmi	r9, #76, 24	; 0x4c00
    3640:	0831595a 	ldmdaeq	r1!, {r1, r3, r4, r6, r8, fp, ip, lr}
    3644:	200903d7 	ldrdcs	r0, [r9], -r7
    3648:	1d3f5b91 	fldmdbxne	pc!, {d5-d76}	;@ Deprecated
    364c:	935b4e31 	cmpls	fp, #784	; 0x310
    3650:	025e311d 	subseq	r3, lr, #1073741831	; 0x40000007
    3654:	01010013 	tsteq	r1, r3, lsl r0
    3658:	00020500 	andeq	r0, r2, r0, lsl #10
    365c:	03000000 	movweq	r0, #0
    3660:	23010198 	movwcs	r0, #4504	; 0x1198
    3664:	675a3e76 			; <UNDEFINED> instruction: 0x675a3e76
    3668:	311d3f31 	tstcc	sp, r1, lsr pc
    366c:	1d3f3131 	ldfnes	f3, [pc, #-196]!	; 35b0 <__Stack_Size+0x31b0>
    3670:	0b025e31 	bleq	9af3c <__Stack_Size+0x9ab3c>
    3674:	Address 0x0000000000003674 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000884 	stmdaeq	r0, {r2, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	0800098c 	stmdaeq	r0, {r2, r3, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a08 	stmdaeq	r0, {r3, r9, fp}
     2cc:	000000c0 	andeq	r0, r0, r0, asr #1
     2d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	08000ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	000002dc 	ldrdeq	r0, [r0], -ip
     304:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
     308:	00000002 	andeq	r0, r0, r2
     30c:	0000000c 	andeq	r0, r0, ip
     310:	000002dc 	ldrdeq	r0, [r0], -ip
     314:	08000acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	000002dc 	ldrdeq	r0, [r0], -ip
     324:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
     328:	00000002 	andeq	r0, r0, r2
     32c:	0000000c 	andeq	r0, r0, ip
     330:	000002dc 	ldrdeq	r0, [r0], -ip
     334:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	000002dc 	ldrdeq	r0, [r0], -ip
     344:	08000ad2 	stmdaeq	r0, {r1, r4, r6, r7, r9, fp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	000002dc 	ldrdeq	r0, [r0], -ip
     354:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	000002dc 	ldrdeq	r0, [r0], -ip
     364:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	000002dc 	ldrdeq	r0, [r0], -ip
     374:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	0000000c 	andeq	r0, r0, ip
     380:	000002dc 	ldrdeq	r0, [r0], -ip
     384:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	000002dc 	ldrdeq	r0, [r0], -ip
     394:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	000002dc 	ldrdeq	r0, [r0], -ip
     3a4:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	000002dc 	ldrdeq	r0, [r0], -ip
     3b4:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	000002dc 	ldrdeq	r0, [r0], -ip
     3c4:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	000002dc 	ldrdeq	r0, [r0], -ip
     3d4:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	000002dc 	ldrdeq	r0, [r0], -ip
     3e4:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	000002dc 	ldrdeq	r0, [r0], -ip
     3f4:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	000002dc 	ldrdeq	r0, [r0], -ip
     404:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
     408:	00000002 	andeq	r0, r0, r2
     40c:	0000000c 	andeq	r0, r0, ip
     410:	000002dc 	ldrdeq	r0, [r0], -ip
     414:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	000002dc 	ldrdeq	r0, [r0], -ip
     424:	08000b00 	stmdaeq	r0, {r8, r9, fp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	000002dc 	ldrdeq	r0, [r0], -ip
     434:	00000000 	andeq	r0, r0, r0
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	000002dc 	ldrdeq	r0, [r0], -ip
     444:	00000000 	andeq	r0, r0, r0
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	000002dc 	ldrdeq	r0, [r0], -ip
     454:	00000000 	andeq	r0, r0, r0
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	000002dc 	ldrdeq	r0, [r0], -ip
     464:	00000000 	andeq	r0, r0, r0
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	000002dc 	ldrdeq	r0, [r0], -ip
     474:	00000000 	andeq	r0, r0, r0
     478:	00000002 	andeq	r0, r0, r2
     47c:	0000000c 	andeq	r0, r0, ip
     480:	000002dc 	ldrdeq	r0, [r0], -ip
     484:	00000000 	andeq	r0, r0, r0
     488:	00000002 	andeq	r0, r0, r2
     48c:	0000000c 	andeq	r0, r0, ip
     490:	000002dc 	ldrdeq	r0, [r0], -ip
     494:	00000000 	andeq	r0, r0, r0
     498:	00000002 	andeq	r0, r0, r2
     49c:	0000000c 	andeq	r0, r0, ip
     4a0:	000002dc 	ldrdeq	r0, [r0], -ip
     4a4:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	000002dc 	ldrdeq	r0, [r0], -ip
     4b4:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     4b8:	00000002 	andeq	r0, r0, r2
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000002dc 	ldrdeq	r0, [r0], -ip
     4c4:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     4c8:	00000004 	andeq	r0, r0, r4
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000002dc 	ldrdeq	r0, [r0], -ip
     4d4:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000002dc 	ldrdeq	r0, [r0], -ip
     4e4:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000002dc 	ldrdeq	r0, [r0], -ip
     4f4:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000002dc 	ldrdeq	r0, [r0], -ip
     504:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000002dc 	ldrdeq	r0, [r0], -ip
     514:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000002dc 	ldrdeq	r0, [r0], -ip
     524:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000002dc 	ldrdeq	r0, [r0], -ip
     534:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     538:	00000002 	andeq	r0, r0, r2
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	000002dc 	ldrdeq	r0, [r0], -ip
     544:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     554:	000ec3ce 	andeq	ip, lr, lr, asr #7
     558:	0000000c 	andeq	r0, r0, ip
     55c:	000002dc 	ldrdeq	r0, [r0], -ip
     560:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     564:	00000002 	andeq	r0, r0, r2
     568:	0000000c 	andeq	r0, r0, ip
     56c:	000002dc 	ldrdeq	r0, [r0], -ip
     570:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     574:	00000002 	andeq	r0, r0, r2
     578:	0000000c 	andeq	r0, r0, ip
     57c:	000002dc 	ldrdeq	r0, [r0], -ip
     580:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     584:	00000002 	andeq	r0, r0, r2
     588:	0000000c 	andeq	r0, r0, ip
     58c:	000002dc 	ldrdeq	r0, [r0], -ip
     590:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
     594:	00000002 	andeq	r0, r0, r2
     598:	0000000c 	andeq	r0, r0, ip
     59c:	000002dc 	ldrdeq	r0, [r0], -ip
     5a0:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
     5a4:	00000002 	andeq	r0, r0, r2
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	000002dc 	ldrdeq	r0, [r0], -ip
     5b0:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
     5b4:	00000002 	andeq	r0, r0, r2
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	000002dc 	ldrdeq	r0, [r0], -ip
     5c0:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
     5c4:	00000002 	andeq	r0, r0, r2
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	000002dc 	ldrdeq	r0, [r0], -ip
     5d0:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
     5d4:	00000002 	andeq	r0, r0, r2
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	000002dc 	ldrdeq	r0, [r0], -ip
     5e0:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
     5e4:	00000034 	andeq	r0, r0, r4, lsr r0
     5e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000002dc 	ldrdeq	r0, [r0], -ip
     5f8:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
     5fc:	0000003c 	andeq	r0, r0, ip, lsr r0
     600:	83100e42 	tsthi	r0, #1056	; 0x420
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002dc 	ldrdeq	r0, [r0], -ip
     614:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002dc 	ldrdeq	r0, [r0], -ip
     624:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002dc 	ldrdeq	r0, [r0], -ip
     634:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002dc 	ldrdeq	r0, [r0], -ip
     644:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002dc 	ldrdeq	r0, [r0], -ip
     654:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002dc 	ldrdeq	r0, [r0], -ip
     664:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002dc 	ldrdeq	r0, [r0], -ip
     674:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002dc 	ldrdeq	r0, [r0], -ip
     684:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002dc 	ldrdeq	r0, [r0], -ip
     694:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002dc 	ldrdeq	r0, [r0], -ip
     6a4:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002dc 	ldrdeq	r0, [r0], -ip
     6b4:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002dc 	ldrdeq	r0, [r0], -ip
     6c4:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002dc 	ldrdeq	r0, [r0], -ip
     6d4:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002dc 	ldrdeq	r0, [r0], -ip
     6e4:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002dc 	ldrdeq	r0, [r0], -ip
     704:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002dc 	ldrdeq	r0, [r0], -ip
     714:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002dc 	ldrdeq	r0, [r0], -ip
     724:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	000002dc 	ldrdeq	r0, [r0], -ip
     734:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     738:	00000002 	andeq	r0, r0, r2
     73c:	0000000c 	andeq	r0, r0, ip
     740:	000002dc 	ldrdeq	r0, [r0], -ip
     744:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	000002dc 	ldrdeq	r0, [r0], -ip
     754:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     764:	7c020001 	stcvc	0, cr0, [r2], {1}
     768:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000075c 	andeq	r0, r0, ip, asr r7
     774:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     778:	0000000c 	andeq	r0, r0, ip
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	0000075c 	andeq	r0, r0, ip, asr r7
     784:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
     788:	00000104 	andeq	r0, r0, r4, lsl #2
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__Stack_Size+0x1227b4>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7a4:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7a8:	00000020 	andeq	r0, r0, r0, lsr #32
     7ac:	0000075c 	andeq	r0, r0, ip, asr r7
     7b0:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
     7b4:	0000005c 	andeq	r0, r0, ip, asr r0
     7b8:	83100e41 	tsthi	r0, #1040	; 0x410
     7bc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c0:	61018e02 	tstvs	r1, r2, lsl #28
     7c4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7c8:	0000000e 	andeq	r0, r0, lr
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000075c 	andeq	r0, r0, ip, asr r7
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	000007dc 	ldrdeq	r0, [r0], -ip
     7f4:	08000d44 	stmdaeq	r0, {r2, r6, r8, sl, fp}
     7f8:	0000006c 	andeq	r0, r0, ip, rrx
     7fc:	83100e41 	tsthi	r0, #1040	; 0x410
     800:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	0000000c 	andeq	r0, r0, ip
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
     824:	00000018 	andeq	r0, r0, r8, lsl r0
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000808 	andeq	r0, r0, r8, lsl #16
     830:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     834:	0000000c 	andeq	r0, r0, ip
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000808 	andeq	r0, r0, r8, lsl #16
     840:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	00000808 	andeq	r0, r0, r8, lsl #16
     850:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
     854:	00000002 	andeq	r0, r0, r2
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000808 	andeq	r0, r0, r8, lsl #16
     860:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
     864:	0000005c 	andeq	r0, r0, ip, asr r0
     868:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000808 	andeq	r0, r0, r8, lsl #16
     878:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     87c:	00000024 	andeq	r0, r0, r4, lsr #32
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000808 	andeq	r0, r0, r8, lsl #16
     888:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     88c:	00000010 	andeq	r0, r0, r0, lsl r0
     890:	0000000c 	andeq	r0, r0, ip
     894:	00000808 	andeq	r0, r0, r8, lsl #16
     898:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     89c:	00000018 	andeq	r0, r0, r8, lsl r0
     8a0:	0000000c 	andeq	r0, r0, ip
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     8ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b0:	00000014 	andeq	r0, r0, r4, lsl r0
     8b4:	00000808 	andeq	r0, r0, r8, lsl #16
     8b8:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     8bc:	00000024 	andeq	r0, r0, r4, lsr #32
     8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8c8:	00000014 	andeq	r0, r0, r4, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
     8d4:	000000e0 	andeq	r0, r0, r0, ror #1
     8d8:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000808 	andeq	r0, r0, r8, lsl #16
     8e8:	08000fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp}
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	00000808 	andeq	r0, r0, r8, lsl #16
     8f8:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	00000808 	andeq	r0, r0, r8, lsl #16
     908:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     918:	7c020001 	stcvc	0, cr0, [r2], {1}
     91c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000910 	andeq	r0, r0, r0, lsl r9
     928:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     92c:	00000028 	andeq	r0, r0, r8, lsr #32
     930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
     940:	00000910 	andeq	r0, r0, r0, lsl r9
     944:	08001024 	stmdaeq	r0, {r2, r5, ip}
     948:	00000038 	andeq	r0, r0, r8, lsr r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000910 	andeq	r0, r0, r0, lsl r9
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000004 	andeq	r0, r0, r4
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000910 	andeq	r0, r0, r0, lsl r9
     96c:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	00000910 	andeq	r0, r0, r0, lsl r9
     97c:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
     980:	00000024 	andeq	r0, r0, r4, lsr #32
     984:	83100e41 	tsthi	r0, #1040	; 0x410
     988:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000910 	andeq	r0, r0, r0, lsl r9
     998:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
     99c:	00000004 	andeq	r0, r0, r4
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	00000910 	andeq	r0, r0, r0, lsl r9
     9a8:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     9ac:	00000034 	andeq	r0, r0, r4, lsr r0
     9b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9b4:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9b8:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9bc:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c0:	00000018 	andeq	r0, r0, r8, lsl r0
     9c4:	00000910 	andeq	r0, r0, r0, lsl r9
     9c8:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
     9cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d4:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9d8:	0000080e 	andeq	r0, r0, lr, lsl #16
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009dc 	ldrdeq	r0, [r0], -ip
     9f4:	08001100 	stmdaeq	r0, {r8, ip}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	000009dc 	ldrdeq	r0, [r0], -ip
     a04:	00000000 	andeq	r0, r0, r0
     a08:	00000018 	andeq	r0, r0, r8, lsl r0
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	000009dc 	ldrdeq	r0, [r0], -ip
     a14:	08001118 	stmdaeq	r0, {r3, r4, r8, ip}
     a18:	00000018 	andeq	r0, r0, r8, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	000009dc 	ldrdeq	r0, [r0], -ip
     a24:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	000009dc 	ldrdeq	r0, [r0], -ip
     a34:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	000009dc 	ldrdeq	r0, [r0], -ip
     a44:	00000000 	andeq	r0, r0, r0
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	000009dc 	ldrdeq	r0, [r0], -ip
     a54:	00000000 	andeq	r0, r0, r0
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	000009dc 	ldrdeq	r0, [r0], -ip
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00000010 	andeq	r0, r0, r0, lsl r0
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	000009dc 	ldrdeq	r0, [r0], -ip
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000010 	andeq	r0, r0, r0, lsl r0
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	000009dc 	ldrdeq	r0, [r0], -ip
     a84:	00000000 	andeq	r0, r0, r0
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	000009dc 	ldrdeq	r0, [r0], -ip
     a94:	00000000 	andeq	r0, r0, r0
     a98:	00000020 	andeq	r0, r0, r0, lsr #32
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	000009dc 	ldrdeq	r0, [r0], -ip
     aa4:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	000009dc 	ldrdeq	r0, [r0], -ip
     ab4:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	000009dc 	ldrdeq	r0, [r0], -ip
     ac4:	0800118c 	stmdaeq	r0, {r2, r3, r7, r8, ip}
     ac8:	00000036 	andeq	r0, r0, r6, lsr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     ad4:	0000080e 	andeq	r0, r0, lr, lsl #16
     ad8:	00000018 	andeq	r0, r0, r8, lsl r0
     adc:	000009dc 	ldrdeq	r0, [r0], -ip
     ae0:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     ae4:	00000040 	andeq	r0, r0, r0, asr #32
     ae8:	83100e41 	tsthi	r0, #1040	; 0x410
     aec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	000009dc 	ldrdeq	r0, [r0], -ip
     afc:	00000000 	andeq	r0, r0, r0
     b00:	0000003c 	andeq	r0, r0, ip, lsr r0
     b04:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	000009dc 	ldrdeq	r0, [r0], -ip
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000070 	andeq	r0, r0, r0, ror r0
     b1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009dc 	ldrdeq	r0, [r0], -ip
     b2c:	08001204 	stmdaeq	r0, {r2, r9, ip}
     b30:	00000048 	andeq	r0, r0, r8, asr #32
     b34:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b38:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	000009dc 	ldrdeq	r0, [r0], -ip
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000038 	andeq	r0, r0, r8, lsr r0
     b50:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000018 	andeq	r0, r0, r8, lsl r0
     b60:	000009dc 	ldrdeq	r0, [r0], -ip
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00000048 	andeq	r0, r0, r8, asr #32
     b6c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b74:	00018e02 	andeq	r8, r1, r2, lsl #28
     b78:	00000014 	andeq	r0, r0, r4, lsl r0
     b7c:	000009dc 	ldrdeq	r0, [r0], -ip
     b80:	00000000 	andeq	r0, r0, r0
     b84:	000000a0 	andeq	r0, r0, r0, lsr #1
     b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b90:	00000018 	andeq	r0, r0, r8, lsl r0
     b94:	000009dc 	ldrdeq	r0, [r0], -ip
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba0:	83100e41 	tsthi	r0, #1040	; 0x410
     ba4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb0:	000009dc 	ldrdeq	r0, [r0], -ip
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	00000054 	andeq	r0, r0, r4, asr r0
     bbc:	83180e41 	tsthi	r8, #1040	; 0x410
     bc0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bcc 	andeq	r0, r0, ip, asr #23
     bf4:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bcc 	andeq	r0, r0, ip, asr #23
     c04:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bcc 	andeq	r0, r0, ip, asr #23
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00000010 	andeq	r0, r0, r0, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bcc 	andeq	r0, r0, ip, asr #23
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000010 	andeq	r0, r0, r0, lsl r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bcc 	andeq	r0, r0, ip, asr #23
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00000014 	andeq	r0, r0, r4, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	00000000 	andeq	r0, r0, r0
     c58:	000000a4 	andeq	r0, r0, r4, lsr #1
     c5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c60:	02018e02 	andeq	r8, r1, #2, 28
     c64:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c68:	0b42000e 	bleq	1080ca8 <__Stack_Size+0x10808a8>
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000016 	andeq	r0, r0, r6, lsl r0
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c80:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c84:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c88:	0000001c 	andeq	r0, r0, ip, lsl r0
     c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c90:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
     c94:	0000009c 	muleq	r0, ip, r0
     c98:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c9c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca4:	00000001 	andeq	r0, r0, r1
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00000010 	andeq	r0, r0, r0, lsl r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cc0:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	00000006 	andeq	r0, r0, r6
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	00000006 	andeq	r0, r0, r6
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d00:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d10:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
     d14:	00000004 	andeq	r0, r0, r4
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d20:	00000000 	andeq	r0, r0, r0
     d24:	0000000a 	andeq	r0, r0, sl
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00000004 	andeq	r0, r0, r4
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d40:	00000000 	andeq	r0, r0, r0
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d50:	00000000 	andeq	r0, r0, r0
     d54:	0000001c 	andeq	r0, r0, ip, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	08001320 	stmdaeq	r0, {r5, r8, r9, ip}
     d74:	00000054 	andeq	r0, r0, r4, asr r0
     d78:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d7c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d80:	00000001 	andeq	r0, r0, r1
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	0000002a 	andeq	r0, r0, sl, lsr #32
     d94:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da4:	7c020001 	stcvc	0, cr0, [r2], {1}
     da8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d9c 	muleq	r0, ip, sp
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000034 	andeq	r0, r0, r4, lsr r0
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000d9c 	muleq	r0, ip, sp
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000030 	andeq	r0, r0, r0, lsr r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000d9c 	muleq	r0, ip, sp
     dd4:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
     dd8:	00000014 	andeq	r0, r0, r4, lsl r0
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	00000d9c 	muleq	r0, ip, sp
     de4:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
     de8:	00000084 	andeq	r0, r0, r4, lsl #1
     dec:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     df4:	00000001 	andeq	r0, r0, r1
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d9c 	muleq	r0, ip, sp
     e00:	00000000 	andeq	r0, r0, r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d9c 	muleq	r0, ip, sp
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d9c 	muleq	r0, ip, sp
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000004 	andeq	r0, r0, r4
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d9c 	muleq	r0, ip, sp
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000004 	andeq	r0, r0, r4
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d9c 	muleq	r0, ip, sp
     e40:	00000000 	andeq	r0, r0, r0
     e44:	00000004 	andeq	r0, r0, r4
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d9c 	muleq	r0, ip, sp
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00000006 	andeq	r0, r0, r6
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d9c 	muleq	r0, ip, sp
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d9c 	muleq	r0, ip, sp
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000010 	andeq	r0, r0, r0, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d9c 	muleq	r0, ip, sp
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00000020 	andeq	r0, r0, r0, lsr #32
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d9c 	muleq	r0, ip, sp
     e90:	00000000 	andeq	r0, r0, r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000d9c 	muleq	r0, ip, sp
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000d9c 	muleq	r0, ip, sp
     eb0:	00000000 	andeq	r0, r0, r0
     eb4:	00000010 	andeq	r0, r0, r0, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000d9c 	muleq	r0, ip, sp
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	00000020 	andeq	r0, r0, r0, lsr #32
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000d9c 	muleq	r0, ip, sp
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000d9c 	muleq	r0, ip, sp
     ee0:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000014 	andeq	r0, r0, r4, lsl r0
     eec:	00000d9c 	muleq	r0, ip, sp
     ef0:	08001420 	stmdaeq	r0, {r5, sl, ip}
     ef4:	00000018 	andeq	r0, r0, r8, lsl r0
     ef8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     efc:	00018e02 	andeq	r8, r1, r2, lsl #28
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000d9c 	muleq	r0, ip, sp
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00000010 	andeq	r0, r0, r0, lsl r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000d9c 	muleq	r0, ip, sp
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000d9c 	muleq	r0, ip, sp
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00000020 	andeq	r0, r0, r0, lsr #32
     f30:	00000014 	andeq	r0, r0, r4, lsl r0
     f34:	00000d9c 	muleq	r0, ip, sp
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	0000004c 	andeq	r0, r0, ip, asr #32
     f40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f44:	00018e02 	andeq	r8, r1, r2, lsl #28
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000d9c 	muleq	r0, ip, sp
     f50:	00000000 	andeq	r0, r0, r0
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000d9c 	muleq	r0, ip, sp
     f60:	00000000 	andeq	r0, r0, r0
     f64:	00000018 	andeq	r0, r0, r8, lsl r0
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000d9c 	muleq	r0, ip, sp
     f70:	00000000 	andeq	r0, r0, r0
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000d9c 	muleq	r0, ip, sp
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0000001c 	andeq	r0, r0, ip, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000d9c 	muleq	r0, ip, sp
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000d9c 	muleq	r0, ip, sp
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
     fc4:	0000003c 	andeq	r0, r0, ip, lsr r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fd0:	08001474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip}
     fd4:	00000038 	andeq	r0, r0, r8, lsr r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000014 	andeq	r0, r0, r4, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000fa8 	andeq	r0, r0, r8, lsr #31
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1000:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1010:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1020:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
    1024:	00000014 	andeq	r0, r0, r4, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1030:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
    1034:	00000010 	andeq	r0, r0, r0, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1040:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    1044:	00000014 	andeq	r0, r0, r4, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1050:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1060:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1080:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000014 	andeq	r0, r0, r4, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	00000020 	andeq	r0, r0, r0, lsr #32
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	00000010 	andeq	r0, r0, r0, lsl r0
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000014 	andeq	r0, r0, r4, lsl r0
    10dc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10e0:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    10e4:	00000084 	andeq	r0, r0, r4, lsl #1
    10e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	0000000c 	andeq	r0, r0, ip
    10f4:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1108:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1118:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
    111c:	00000018 	andeq	r0, r0, r8, lsl r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1128:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1138:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1148:	00000000 	andeq	r0, r0, r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1168:	00000000 	andeq	r0, r0, r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1178:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    117c:	00000028 	andeq	r0, r0, r8, lsr #32
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1188:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    118c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1190:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1194:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11a0:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    11a4:	00000010 	andeq	r0, r0, r0, lsl r0
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	00000014 	andeq	r0, r0, r4, lsl r0
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	0000000c 	andeq	r0, r0, ip
    11cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d8:	00000018 	andeq	r0, r0, r8, lsl r0
    11dc:	000011c8 	andeq	r1, r0, r8, asr #3
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00000032 	andeq	r0, r0, r2, lsr r0
    11e8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11ec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	000011c8 	andeq	r1, r0, r8, asr #3
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	0000003a 	andeq	r0, r0, sl, lsr r0
    1204:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1208:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    120c:	00000001 	andeq	r0, r0, r1
    1210:	00000024 	andeq	r0, r0, r4, lsr #32
    1214:	000011c8 	andeq	r1, r0, r8, asr #3
    1218:	00000000 	andeq	r0, r0, r0
    121c:	000000c8 	andeq	r0, r0, r8, asr #1
    1220:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1224:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1228:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    122c:	620b4200 	andvs	r4, fp, #0, 4
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	000b4200 	andeq	r4, fp, r0, lsl #4
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011c8 	andeq	r1, r0, r8, asr #3
    1240:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
    1244:	0000003c 	andeq	r0, r0, ip, lsr r0
    1248:	00000018 	andeq	r0, r0, r8, lsl r0
    124c:	000011c8 	andeq	r1, r0, r8, asr #3
    1250:	00000000 	andeq	r0, r0, r0
    1254:	00000074 	andeq	r0, r0, r4, ror r0
    1258:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    125c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1260:	00018e02 	andeq	r8, r1, r2, lsl #28
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	000011c8 	andeq	r1, r0, r8, asr #3
    126c:	00000000 	andeq	r0, r0, r0
    1270:	00000088 	andeq	r0, r0, r8, lsl #1
    1274:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1278:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    127c:	00000001 	andeq	r0, r0, r1
    1280:	00000018 	andeq	r0, r0, r8, lsl r0
    1284:	000011c8 	andeq	r1, r0, r8, asr #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000084 	andeq	r0, r0, r4, lsl #1
    1290:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1294:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	00000018 	andeq	r0, r0, r8, lsl r0
    12a0:	000011c8 	andeq	r1, r0, r8, asr #3
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	00000068 	andeq	r0, r0, r8, rrx
    12ac:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12b4:	00000001 	andeq	r0, r0, r1
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	000011c8 	andeq	r1, r0, r8, asr #3
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000022 	andeq	r0, r0, r2, lsr #32
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	000011c8 	andeq	r1, r0, r8, asr #3
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00000012 	andeq	r0, r0, r2, lsl r0
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000011c8 	andeq	r1, r0, r8, asr #3
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00000014 	andeq	r0, r0, r4, lsl r0
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	000011c8 	andeq	r1, r0, r8, asr #3
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00000010 	andeq	r0, r0, r0, lsl r0
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1300:	00000000 	andeq	r0, r0, r0
    1304:	00000012 	andeq	r0, r0, r2, lsl r0
    1308:	0000000c 	andeq	r0, r0, ip
    130c:	000011c8 	andeq	r1, r0, r8, asr #3
    1310:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	000011c8 	andeq	r1, r0, r8, asr #3
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0000001c 	andeq	r0, r0, ip, lsl r0
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000011c8 	andeq	r1, r0, r8, asr #3
    1330:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
    1334:	00000012 	andeq	r0, r0, r2, lsl r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000011c8 	andeq	r1, r0, r8, asr #3
    1340:	00000000 	andeq	r0, r0, r0
    1344:	00000004 	andeq	r0, r0, r4
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	000011c8 	andeq	r1, r0, r8, asr #3
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000008 	andeq	r0, r0, r8
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	000011c8 	andeq	r1, r0, r8, asr #3
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000012 	andeq	r0, r0, r2, lsl r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	000011c8 	andeq	r1, r0, r8, asr #3
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000000e 	andeq	r0, r0, lr
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011c8 	andeq	r1, r0, r8, asr #3
    1380:	00000000 	andeq	r0, r0, r0
    1384:	0000001a 	andeq	r0, r0, sl, lsl r0
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	000011c8 	andeq	r1, r0, r8, asr #3
    1390:	00000000 	andeq	r0, r0, r0
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	83100e41 	tsthi	r0, #1040	; 0x410
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	000011c8 	andeq	r1, r0, r8, asr #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13bc:	00000014 	andeq	r0, r0, r4, lsl r0
    13c0:	000011c8 	andeq	r1, r0, r8, asr #3
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    13cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	00000014 	andeq	r0, r0, r4, lsl r0
    13d8:	000011c8 	andeq	r1, r0, r8, asr #3
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ec:	0000000c 	andeq	r0, r0, ip
    13f0:	000011c8 	andeq	r1, r0, r8, asr #3
    13f4:	080016ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip}
    13f8:	00000006 	andeq	r0, r0, r6
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	000011c8 	andeq	r1, r0, r8, asr #3
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00000010 	andeq	r0, r0, r0, lsl r0
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	000011c8 	andeq	r1, r0, r8, asr #3
    1414:	00000000 	andeq	r0, r0, r0
    1418:	00000010 	andeq	r0, r0, r0, lsl r0
    141c:	00000018 	andeq	r0, r0, r8, lsl r0
    1420:	000011c8 	andeq	r1, r0, r8, asr #3
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0000003c 	andeq	r0, r0, ip, lsr r0
    142c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1430:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	000011c8 	andeq	r1, r0, r8, asr #3
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	000011c8 	andeq	r1, r0, r8, asr #3
    1450:	00000000 	andeq	r0, r0, r0
    1454:	00000014 	andeq	r0, r0, r4, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	000011c8 	andeq	r1, r0, r8, asr #3
    1460:	00000000 	andeq	r0, r0, r0
    1464:	00000010 	andeq	r0, r0, r0, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	000011c8 	andeq	r1, r0, r8, asr #3
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	000011c8 	andeq	r1, r0, r8, asr #3
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000018 	andeq	r0, r0, r8, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	000011c8 	andeq	r1, r0, r8, asr #3
    1490:	00000000 	andeq	r0, r0, r0
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	000011c8 	andeq	r1, r0, r8, asr #3
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000011c8 	andeq	r1, r0, r8, asr #3
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000018 	andeq	r0, r0, r8, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	000011c8 	andeq	r1, r0, r8, asr #3
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000011c8 	andeq	r1, r0, r8, asr #3
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000011c8 	andeq	r1, r0, r8, asr #3
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00000010 	andeq	r0, r0, r0, lsl r0
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	000011c8 	andeq	r1, r0, r8, asr #3
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00000014 	andeq	r0, r0, r4, lsl r0
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1500:	00000000 	andeq	r0, r0, r0
    1504:	00000010 	andeq	r0, r0, r0, lsl r0
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	000011c8 	andeq	r1, r0, r8, asr #3
    1510:	00000000 	andeq	r0, r0, r0
    1514:	00000014 	andeq	r0, r0, r4, lsl r0
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	000011c8 	andeq	r1, r0, r8, asr #3
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00000010 	andeq	r0, r0, r0, lsl r0
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	000011c8 	andeq	r1, r0, r8, asr #3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	000011c8 	andeq	r1, r0, r8, asr #3
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00000010 	andeq	r0, r0, r0, lsl r0
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	000011c8 	andeq	r1, r0, r8, asr #3
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00000010 	andeq	r0, r0, r0, lsl r0
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	000011c8 	andeq	r1, r0, r8, asr #3
    1560:	00000000 	andeq	r0, r0, r0
    1564:	00000010 	andeq	r0, r0, r0, lsl r0
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	000011c8 	andeq	r1, r0, r8, asr #3
    1570:	00000000 	andeq	r0, r0, r0
    1574:	00000010 	andeq	r0, r0, r0, lsl r0
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	000011c8 	andeq	r1, r0, r8, asr #3
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00000010 	andeq	r0, r0, r0, lsl r0
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	000011c8 	andeq	r1, r0, r8, asr #3
    1590:	00000000 	andeq	r0, r0, r0
    1594:	00000010 	andeq	r0, r0, r0, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	000011c8 	andeq	r1, r0, r8, asr #3
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	000011c8 	andeq	r1, r0, r8, asr #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000014 	andeq	r0, r0, r4, lsl r0
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	000011c8 	andeq	r1, r0, r8, asr #3
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	000011c8 	andeq	r1, r0, r8, asr #3
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	000011c8 	andeq	r1, r0, r8, asr #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000014 	andeq	r0, r0, r4, lsl r0
    15e8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ec:	000011c8 	andeq	r1, r0, r8, asr #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    15f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    15fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1600:	00000014 	andeq	r0, r0, r4, lsl r0
    1604:	000011c8 	andeq	r1, r0, r8, asr #3
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1610:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	000011c8 	andeq	r1, r0, r8, asr #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000011c8 	andeq	r1, r0, r8, asr #3
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	000011c8 	andeq	r1, r0, r8, asr #3
    1648:	00000000 	andeq	r0, r0, r0
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	000011c8 	andeq	r1, r0, r8, asr #3
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	000011c8 	andeq	r1, r0, r8, asr #3
    1668:	00000000 	andeq	r0, r0, r0
    166c:	00000016 	andeq	r0, r0, r6, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	000011c8 	andeq	r1, r0, r8, asr #3
    1678:	00000000 	andeq	r0, r0, r0
    167c:	00000016 	andeq	r0, r0, r6, lsl r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	000011c8 	andeq	r1, r0, r8, asr #3
    1688:	00000000 	andeq	r0, r0, r0
    168c:	00000016 	andeq	r0, r0, r6, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	000011c8 	andeq	r1, r0, r8, asr #3
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00000016 	andeq	r0, r0, r6, lsl r0
    16a0:	0000000c 	andeq	r0, r0, ip
    16a4:	000011c8 	andeq	r1, r0, r8, asr #3
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00000004 	andeq	r0, r0, r4
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	000011c8 	andeq	r1, r0, r8, asr #3
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00000004 	andeq	r0, r0, r4
    16c0:	0000000c 	andeq	r0, r0, ip
    16c4:	000011c8 	andeq	r1, r0, r8, asr #3
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00000004 	andeq	r0, r0, r4
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	000011c8 	andeq	r1, r0, r8, asr #3
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00000004 	andeq	r0, r0, r4
    16e0:	0000000c 	andeq	r0, r0, ip
    16e4:	000011c8 	andeq	r1, r0, r8, asr #3
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00000004 	andeq	r0, r0, r4
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	000011c8 	andeq	r1, r0, r8, asr #3
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	00000006 	andeq	r0, r0, r6
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	000011c8 	andeq	r1, r0, r8, asr #3
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	000011c8 	andeq	r1, r0, r8, asr #3
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1720:	00000030 	andeq	r0, r0, r0, lsr r0
    1724:	000011c8 	andeq	r1, r0, r8, asr #3
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0000006e 	andeq	r0, r0, lr, rrx
    1730:	83180e41 	tsthi	r8, #1040	; 0x410
    1734:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1738:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    173c:	62018e02 	andvs	r8, r1, #2, 28
    1740:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1744:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1748:	500b4200 	andpl	r4, fp, r0, lsl #4
    174c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1750:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000011c8 	andeq	r1, r0, r8, asr #3
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00000016 	andeq	r0, r0, r6, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000011c8 	andeq	r1, r0, r8, asr #3
    176c:	00000000 	andeq	r0, r0, r0
    1770:	0000001a 	andeq	r0, r0, sl, lsl r0
    1774:	00000048 	andeq	r0, r0, r8, asr #32
    1778:	000011c8 	andeq	r1, r0, r8, asr #3
    177c:	00000000 	andeq	r0, r0, r0
    1780:	000000b6 	strheq	r0, [r0], -r6
    1784:	83180e41 	tsthi	r8, #1040	; 0x410
    1788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    178c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1790:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    179c:	480b4200 	stmdami	fp, {r9, lr}
    17a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a8:	600b4200 	andvs	r4, fp, r0, lsl #4
    17ac:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b4:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17b8:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17bc:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c0:	0000000c 	andeq	r0, r0, ip
    17c4:	000011c8 	andeq	r1, r0, r8, asr #3
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	00000010 	andeq	r0, r0, r0, lsl r0
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	000011c8 	andeq	r1, r0, r8, asr #3
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00000006 	andeq	r0, r0, r6
    17e0:	0000000c 	andeq	r0, r0, ip
    17e4:	000011c8 	andeq	r1, r0, r8, asr #3
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	00000006 	andeq	r0, r0, r6
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	000011c8 	andeq	r1, r0, r8, asr #3
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00000006 	andeq	r0, r0, r6
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	000011c8 	andeq	r1, r0, r8, asr #3
    1808:	00000000 	andeq	r0, r0, r0
    180c:	00000008 	andeq	r0, r0, r8
    1810:	0000000c 	andeq	r0, r0, ip
    1814:	000011c8 	andeq	r1, r0, r8, asr #3
    1818:	00000000 	andeq	r0, r0, r0
    181c:	00000006 	andeq	r0, r0, r6
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	000011c8 	andeq	r1, r0, r8, asr #3
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00000006 	andeq	r0, r0, r6
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000011c8 	andeq	r1, r0, r8, asr #3
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	000011c8 	andeq	r1, r0, r8, asr #3
    1848:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
    184c:	00000008 	andeq	r0, r0, r8
    1850:	0000000c 	andeq	r0, r0, ip
    1854:	000011c8 	andeq	r1, r0, r8, asr #3
    1858:	00000000 	andeq	r0, r0, r0
    185c:	00000016 	andeq	r0, r0, r6, lsl r0
    1860:	0000000c 	andeq	r0, r0, ip
    1864:	000011c8 	andeq	r1, r0, r8, asr #3
    1868:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
    186c:	00000008 	andeq	r0, r0, r8
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1878:	7c020001 	stcvc	0, cr0, [r2], {1}
    187c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001870 	andeq	r1, r0, r0, ror r8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001870 	andeq	r1, r0, r0, ror r8
    1898:	08001700 	stmdaeq	r0, {r8, r9, sl, ip}
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001870 	andeq	r1, r0, r0, ror r8
    18a8:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
    18ac:	00000028 	andeq	r0, r0, r8, lsr #32
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001870 	andeq	r1, r0, r0, ror r8
    18b8:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001870 	andeq	r1, r0, r0, ror r8
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001870 	andeq	r1, r0, r0, ror r8
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    18ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f0:	00000024 	andeq	r0, r0, r4, lsr #32
    18f4:	000018e0 	andeq	r1, r0, r0, ror #17
    18f8:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
    18fc:	00000094 	muleq	r0, r4, r0
    1900:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1904:	5b018e02 	blpl	65114 <__Stack_Size+0x64d14>
    1908:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    190c:	620b4500 	andvs	r4, fp, #0, 10
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	000b4200 	andeq	r4, fp, r0, lsl #4
    1918:	0000001c 	andeq	r0, r0, ip, lsl r0
    191c:	000018e0 	andeq	r1, r0, r0, ror #17
    1920:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
    1924:	00000088 	andeq	r0, r0, r8, lsl #1
    1928:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    192c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1930:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1934:	000c0e62 	andeq	r0, ip, r2, ror #28
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	000018e0 	andeq	r1, r0, r0, ror #17
    1940:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
    1944:	00000016 	andeq	r0, r0, r6, lsl r0
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	000018e0 	andeq	r1, r0, r0, ror #17
    1950:	00000000 	andeq	r0, r0, r0
    1954:	00000020 	andeq	r0, r0, r0, lsr #32
    1958:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    195c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000018e0 	andeq	r1, r0, r0, ror #17
    1968:	00000000 	andeq	r0, r0, r0
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000018e0 	andeq	r1, r0, r0, ror #17
    1978:	0800187e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, ip}
    197c:	00000018 	andeq	r0, r0, r8, lsl r0
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	000018e0 	andeq	r1, r0, r0, ror #17
    1988:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
    198c:	00000032 	andeq	r0, r0, r2, lsr r0
    1990:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	0000000c 	andeq	r0, r0, ip
    199c:	000018e0 	andeq	r1, r0, r0, ror #17
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	00000012 	andeq	r0, r0, r2, lsl r0
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	000018e0 	andeq	r1, r0, r0, ror #17
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	00000016 	andeq	r0, r0, r6, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	000018e0 	andeq	r1, r0, r0, ror #17
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00000016 	andeq	r0, r0, r6, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000018e0 	andeq	r1, r0, r0, ror #17
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	000018e0 	andeq	r1, r0, r0, ror #17
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00000016 	andeq	r0, r0, r6, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	000018e0 	andeq	r1, r0, r0, ror #17
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00000018 	andeq	r0, r0, r8, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	000018e0 	andeq	r1, r0, r0, ror #17
    1a00:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
    1a04:	00000008 	andeq	r0, r0, r8
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a10:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
    1a14:	00000008 	andeq	r0, r0, r8
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000012 	andeq	r0, r0, r2, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	00000012 	andeq	r0, r0, r2, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00000018 	andeq	r0, r0, r8, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	00000018 	andeq	r0, r0, r8, lsl r0
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	00000016 	andeq	r0, r0, r6, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	000018e0 	andeq	r1, r0, r0, ror #17
    1aa0:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
    1aa4:	0000000c 	andeq	r0, r0, ip
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	000018e0 	andeq	r1, r0, r0, ror #17
    1ab0:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
    1ab4:	00000008 	andeq	r0, r0, r8
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	000018e0 	andeq	r1, r0, r0, ror #17
    1ac0:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
    1ac4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ac8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1acc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	000018e0 	andeq	r1, r0, r0, ror #17
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0000000e 	andeq	r0, r0, lr
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af4:	00001ae0 	andeq	r1, r0, r0, ror #21
    1af8:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    1afc:	00000050 	andeq	r0, r0, r0, asr r0
    1b00:	000d0941 	andeq	r0, sp, r1, asr #18
    1b04:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b08:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b0c:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b18:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001b10 	andeq	r1, r0, r0, lsl fp
    1b28:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
    1b2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b38:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b40:	00000014 	andeq	r0, r0, r4, lsl r0
    1b44:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b48:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    1b4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b50:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b54:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b58:	00000014 	andeq	r0, r0, r4, lsl r0
    1b5c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b60:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    1b64:	00000024 	andeq	r0, r0, r4, lsr #32
    1b68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b70:	00000014 	andeq	r0, r0, r4, lsl r0
    1b74:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b78:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
    1b7c:	00000090 	muleq	r0, r0, r0
    1b80:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b88:	00000020 	andeq	r0, r0, r0, lsr #32
    1b8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b90:	08001a88 	stmdaeq	r0, {r3, r7, r9, fp, ip}
    1b94:	000000ac 	andeq	r0, r0, ip, lsr #1
    1b98:	83200e42 	teqhi	r0, #1056	; 0x420
    1b9c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1ba4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bac:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bb4:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
    1bb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1bbc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bcc:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
    1bd0:	00000048 	andeq	r0, r0, r8, asr #32
    1bd4:	83100e41 	tsthi	r0, #1040	; 0x410
    1bd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1be8:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    1bec:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf0:	83100e41 	tsthi	r0, #1040	; 0x410
    1bf4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c04:	08001c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, ip}
    1c08:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c0c:	83100e41 	tsthi	r0, #1040	; 0x410
    1c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c18:	00000014 	andeq	r0, r0, r4, lsl r0
    1c1c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c20:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
    1c24:	00000024 	andeq	r0, r0, r4, lsr #32
    1c28:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c30:	00000014 	andeq	r0, r0, r4, lsl r0
    1c34:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c38:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
    1c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000014 	andeq	r0, r0, r4, lsl r0
    1c4c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c50:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
    1c54:	00000044 	andeq	r0, r0, r4, asr #32
    1c58:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c60:	00000024 	andeq	r0, r0, r4, lsr #32
    1c64:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c68:	08001d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip}
    1c6c:	000002dc 	ldrdeq	r0, [r0], -ip
    1c70:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c74:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c78:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c7c:	015c0301 	cmpeq	ip, r1, lsl #6
    1c80:	41140e0a 	tstmi	r4, sl, lsl #28
    1c84:	0000000b 	andeq	r0, r0, fp
    1c88:	00000028 	andeq	r0, r0, r8, lsr #32
    1c8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c90:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
    1c94:	000000cc 	andeq	r0, r0, ip, asr #1
    1c98:	83180e41 	tsthi	r8, #1040	; 0x410
    1c9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1ca4:	02018e02 	andeq	r8, r1, #2, 28
    1ca8:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cbc:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
    1cc0:	00000040 	andeq	r0, r0, r0, asr #32
    1cc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1ccc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cd8:	08002184 	stmdaeq	r0, {r2, r7, r8, sp}
    1cdc:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ce4:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1ce8:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cec:	0000000c 	andeq	r0, r0, ip
    1cf0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cf4:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	0000000c 	andeq	r0, r0, ip
    1d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d04:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d10:	00001cfc 	strdeq	r1, [r0], -ip
    1d14:	080021e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp}
    1d18:	00000030 	andeq	r0, r0, r0, lsr r0
    1d1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d20:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d24:	00000001 	andeq	r0, r0, r1
    1d28:	00000014 	andeq	r0, r0, r4, lsl r0
    1d2c:	00001cfc 	strdeq	r1, [r0], -ip
    1d30:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    1d34:	00000024 	andeq	r0, r0, r4, lsr #32
    1d38:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001d40 	andeq	r1, r0, r0, asr #26
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	0000000c 	andeq	r0, r0, ip
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001d40 	andeq	r1, r0, r0, asr #26
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	0000000c 	andeq	r0, r0, ip
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001d40 	andeq	r1, r0, r0, asr #26
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	0000000c 	andeq	r0, r0, ip
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001d40 	andeq	r1, r0, r0, asr #26
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000000c 	andeq	r0, r0, ip
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001d40 	andeq	r1, r0, r0, asr #26
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000000c 	andeq	r0, r0, ip
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001d40 	andeq	r1, r0, r0, asr #26
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001d40 	andeq	r1, r0, r0, asr #26
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dc8:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000000c 	andeq	r0, r0, ip
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001d40 	andeq	r1, r0, r0, asr #26
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000000e 	andeq	r0, r0, lr
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001d40 	andeq	r1, r0, r0, asr #26
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001d40 	andeq	r1, r0, r0, asr #26
    1e08:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001d40 	andeq	r1, r0, r0, asr #26
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001d40 	andeq	r1, r0, r0, asr #26
    1e28:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
    1e2c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001d40 	andeq	r1, r0, r0, asr #26
    1e38:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
    1e3c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001d40 	andeq	r1, r0, r0, asr #26
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001d40 	andeq	r1, r0, r0, asr #26
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001d40 	andeq	r1, r0, r0, asr #26
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001d40 	andeq	r1, r0, r0, asr #26
    1e78:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    1e7c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001d40 	andeq	r1, r0, r0, asr #26
    1e88:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
    1e8c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001d40 	andeq	r1, r0, r0, asr #26
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1eb8:	08002314 	stmdaeq	r0, {r2, r4, r8, r9, sp}
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001d40 	andeq	r1, r0, r0, asr #26
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001d40 	andeq	r1, r0, r0, asr #26
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001d40 	andeq	r1, r0, r0, asr #26
    1f28:	00000000 	andeq	r0, r0, r0
    1f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001d40 	andeq	r1, r0, r0, asr #26
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001d40 	andeq	r1, r0, r0, asr #26
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001d40 	andeq	r1, r0, r0, asr #26
    1f58:	08002334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp}
    1f5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001d40 	andeq	r1, r0, r0, asr #26
    1f68:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
    1f6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001d40 	andeq	r1, r0, r0, asr #26
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000022 	andeq	r0, r0, r2, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001d40 	andeq	r1, r0, r0, asr #26
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001d40 	andeq	r1, r0, r0, asr #26
    1f98:	08002380 	stmdaeq	r0, {r7, r8, r9, sp}
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fa8:	080023a0 	stmdaeq	r0, {r5, r7, r8, r9, sp}
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fb8:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
    1fbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fc8:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
    1fcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fd8:	08002400 	stmdaeq	r0, {sl, sp}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ff8:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    1ffc:	00000040 	andeq	r0, r0, r0, asr #32
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001d40 	andeq	r1, r0, r0, asr #26
    2008:	00000000 	andeq	r0, r0, r0
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001d40 	andeq	r1, r0, r0, asr #26
    2018:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
    201c:	00000020 	andeq	r0, r0, r0, lsr #32
    2020:	00000014 	andeq	r0, r0, r4, lsl r0
    2024:	00001d40 	andeq	r1, r0, r0, asr #26
    2028:	00000000 	andeq	r0, r0, r0
    202c:	00000038 	andeq	r0, r0, r8, lsr r0
    2030:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2034:	00018e02 	andeq	r8, r1, r2, lsl #28
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001d40 	andeq	r1, r0, r0, asr #26
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00000020 	andeq	r0, r0, r0, lsr #32
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001d40 	andeq	r1, r0, r0, asr #26
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001d40 	andeq	r1, r0, r0, asr #26
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00000020 	andeq	r0, r0, r0, lsr #32
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001d40 	andeq	r1, r0, r0, asr #26
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00000020 	andeq	r0, r0, r0, lsr #32
    2078:	00000014 	andeq	r0, r0, r4, lsl r0
    207c:	00001d40 	andeq	r1, r0, r0, asr #26
    2080:	00000000 	andeq	r0, r0, r0
    2084:	000000a8 	andeq	r0, r0, r8, lsr #1
    2088:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    208c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001d40 	andeq	r1, r0, r0, asr #26
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000005c 	andeq	r0, r0, ip, asr r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001d40 	andeq	r1, r0, r0, asr #26
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000005c 	andeq	r0, r0, ip, asr r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001d40 	andeq	r1, r0, r0, asr #26
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	00000020 	andeq	r0, r0, r0, lsr #32
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001d40 	andeq	r1, r0, r0, asr #26
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	00000020 	andeq	r0, r0, r0, lsr #32
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001d40 	andeq	r1, r0, r0, asr #26
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	00000044 	andeq	r0, r0, r4, asr #32
    20e0:	0000000c 	andeq	r0, r0, ip
    20e4:	00001d40 	andeq	r1, r0, r0, asr #26
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00000042 	andeq	r0, r0, r2, asr #32
    20f0:	0000000c 	andeq	r0, r0, ip
    20f4:	00001d40 	andeq	r1, r0, r0, asr #26
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00000006 	andeq	r0, r0, r6
    2100:	0000000c 	andeq	r0, r0, ip
    2104:	00001d40 	andeq	r1, r0, r0, asr #26
    2108:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
    210c:	0000000a 	andeq	r0, r0, sl
    2110:	0000000c 	andeq	r0, r0, ip
    2114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2118:	7c020001 	stcvc	0, cr0, [r2], {1}
    211c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2120:	0000000c 	andeq	r0, r0, ip
    2124:	00002110 	andeq	r2, r0, r0, lsl r1
    2128:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    212c:	00000020 	andeq	r0, r0, r0, lsr #32
    2130:	00000018 	andeq	r0, r0, r8, lsl r0
    2134:	00002110 	andeq	r2, r0, r0, lsl r1
    2138:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
    213c:	00000024 	andeq	r0, r0, r4, lsr #32
    2140:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2144:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2148:	00018e02 	andeq	r8, r1, r2, lsl #28
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2154:	7c020001 	stcvc	0, cr0, [r2], {1}
    2158:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    215c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2160:	0000214c 	andeq	r2, r0, ip, asr #2
    2164:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
    2168:	0000016c 	andeq	r0, r0, ip, ror #2
    216c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2170:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2174:	02018e02 	andeq	r8, r1, #2, 28
    2178:	00100ea3 	andseq	r0, r0, r3, lsr #29
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	0000214c 	andeq	r2, r0, ip, asr #2
    2184:	00000000 	andeq	r0, r0, r0
    2188:	00000070 	andeq	r0, r0, r0, ror r0
    218c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2190:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	73655400 	cmnvc	r5, #0, 8
     214:	61745374 	cmnvs	r4, r4, ror r3
     218:	00737574 	rsbseq	r7, r3, r4, ror r5
     21c:	4f495047 	svcmi	0x00495047
     220:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     224:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     228:	007a484d 	rsbseq	r4, sl, sp, asr #16
     22c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     230:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     234:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     238:	0067616c 	rsbeq	r6, r7, ip, ror #2
     23c:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     240:	43435200 	movtmi	r5, #12800	; 0x3200
     244:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     248:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
     24c:	53455348 	movtpl	r5, #21320	; 0x5348
     250:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     254:	54007055 	strpl	r7, [r0], #-85	; 0x55
     258:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 260 <_Minimum_Stack_Size+0x160>
     25c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     260:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     264:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     268:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     26c:	42535500 	subsmi	r5, r3, #0, 10
     270:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     274:	31786548 	cmncc	r8, r8, asr #10
     278:	53550036 	cmppl	r5, #54	; 0x36
     27c:	5f545241 	svcpl	0x00545241
     280:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     284:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
     288:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
     28c:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
     290:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     294:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
     298:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     29c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2a0:	5f4d4954 	svcpl	0x004d4954
     2a4:	61656c43 	cmnvs	r5, r3, asr #24
     2a8:	616c4672 	smcvs	50274	; 0xc462
     2ac:	44420067 	strbmi	r0, [r2], #-103	; 0x67
     2b0:	76005254 			; <UNDEFINED> instruction: 0x76005254
     2b4:	00363175 	eorseq	r3, r6, r5, ror r1
     2b8:	4349564e 	movtmi	r5, #38478	; 0x964e
     2bc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     2c0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     2c4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     2c8:	65536200 	ldrbvs	r6, [r3, #-512]	; 0x200
     2cc:	6144746e 	cmpvs	r4, lr, ror #8
     2d0:	43006174 	movwmi	r6, #372	; 0x174
     2d4:	00315243 	eorseq	r5, r1, r3, asr #4
     2d8:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
     2dc:	52434300 	subpl	r4, r3, #0, 6
     2e0:	43430033 	movtmi	r0, #12339	; 0x3033
     2e4:	43003452 	movwmi	r3, #1106	; 0x452
     2e8:	31524d43 	cmpcc	r2, r3, asr #26
     2ec:	4d434300 	stclmi	3, cr4, [r3, #-0]
     2f0:	47003252 	smlsdmi	r0, r2, r2, r3
     2f4:	5f4f4950 	svcpl	0x004f4950
     2f8:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     2fc:	30315f64 	eorscc	r5, r1, r4, ror #30
     300:	007a484d 	rsbseq	r4, sl, sp, asr #16
     304:	64417767 	strbvs	r7, [r1], #-1895	; 0x767
     308:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     30c:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     310:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     314:	746f4e00 	strbtvc	r4, [pc], #-3584	; 31c <_Minimum_Stack_Size+0x21c>
     318:	00707041 	rsbseq	r7, r0, r1, asr #32
     31c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     320:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     324:	63416574 	movtvs	r6, #5492	; 0x1574
     328:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     32c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     330:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     334:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
     338:	6144646e 	cmpvs	r4, lr, ror #8
     33c:	77006174 	smlsdxvc	r0, r4, r1, r6
     340:	746e6553 	strbtvc	r6, [lr], #-1363	; 0x553
     344:	61746144 	cmnvs	r4, r4, asr #2
     348:	70626700 	rsbvc	r6, r2, r0, lsl #14
     34c:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
     350:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     354:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     358:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xf4f
     35c:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     360:	53550073 	cmppl	r5, #115	; 0x73
     364:	6e495f42 	cdpvs	15, 4, cr5, cr9, cr2, {2}
     368:	46007469 	strmi	r7, [r0], -r9, ror #8
     36c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     370:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     374:	47007375 	smlsdxmi	r0, r5, r3, r7
     378:	5f4f4950 	svcpl	0x004f4950
     37c:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
     380:	70616d65 	rsbvc	r6, r1, r5, ror #26
     384:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     388:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
     38c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     390:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     394:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     398:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     39c:	2f007375 	svccs	0x00007375
     3a0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     3a4:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
     3a8:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
     3ac:	72447075 	subvc	r7, r4, #117	; 0x75
     3b0:	5f656e6f 	svcpl	0x00656e6f
     3b4:	746f6f42 	strbtvc	r6, [pc], #-3906	; 3bc <_Minimum_Stack_Size+0x2bc>
     3b8:	4462002f 	strbtmi	r0, [r2], #-47	; 0x2f
     3bc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     3c0:	61745365 	cmnvs	r4, r5, ror #6
     3c4:	47006574 	smlsdxmi	r0, r4, r5, r6
     3c8:	5f4f4950 	svcpl	0x004f4950
     3cc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     3d0:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     3d4:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     3d8:	5079726f 	rsbspl	r7, r9, pc, ror #4
     3dc:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     3e0:	74536d61 	ldrbvc	r6, [r3], #-3425	; 0xd61
     3e4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     3e8:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
     3ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     3f0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     3f4:	72745065 	rsbsvc	r5, r4, #101	; 0x65
     3f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     3fc:	6f4d5f4f 	svcvs	0x004d5f4f
     400:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     404:	46005550 			; <UNDEFINED> instruction: 0x46005550
     408:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     40c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     410:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
     414:	42535500 	subsmi	r5, r3, #0, 10
     418:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     41c:	33786548 	cmncc	r8, #72, 10	; 0x12000000
     420:	50470032 	subpl	r0, r7, r2, lsr r0
     424:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 308 <_Minimum_Stack_Size+0x208>
     428:	5f65646f 	svcpl	0x0065646f
     42c:	5f74754f 	svcpl	0x0074754f
     430:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
     434:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     438:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     43c:	00726574 	rsbseq	r6, r2, r4, ror r5
     440:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     444:	00617461 	rsbeq	r7, r1, r1, ror #8
     448:	4f72624e 	svcmi	0x0072624e
     44c:	67615066 	strbvs	r5, [r1, -r6, rrx]!
     450:	75760065 	ldrbvc	r0, [r6, #-101]!	; 0x65
     454:	54003233 	strpl	r3, [r0], #-563	; 0x233
     458:	505f4d49 	subspl	r4, pc, r9, asr #26
     45c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     460:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     464:	414c4600 	cmpmi	ip, r0, lsl #12
     468:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
     46c:	00595355 	subseq	r5, r9, r5, asr r3
     470:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
     474:	42535500 	subsmi	r5, r3, #0, 10
     478:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     47c:	38786548 	ldmdacc	r8!, {r3, r6, r8, sl, sp, lr}^
     480:	414c4600 	cmpmi	ip, r0, lsl #12
     484:	555f4853 	ldrbpl	r4, [pc, #-2131]	; fffffc39 <SCS_BASE+0x1fff1c39>
     488:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     48c:	5047006b 	subpl	r0, r7, fp, rrx
     490:	525f4f49 	subspl	r4, pc, #292	; 0x124
     494:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     498:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
     49c:	61746144 	cmnvs	r4, r4, asr #2
     4a0:	00746942 	rsbseq	r6, r4, r2, asr #18
     4a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     4a8:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     4ac:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     4b0:	44410066 	strbmi	r0, [r1], #-102	; 0x66
     4b4:	53455244 	movtpl	r5, #21060	; 0x5244
     4b8:	00444553 	subeq	r4, r4, r3, asr r5
     4bc:	5f4d4954 	svcpl	0x004d4954
     4c0:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
     4c4:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
     4c8:	6f436e6f 	svcvs	0x00436e6f
     4cc:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     4d0:	62670072 	rsbvs	r0, r7, #114	; 0x72
     4d4:	73616c46 	cmnvc	r1, #17920	; 0x4600
     4d8:	776f4468 	strbvc	r4, [pc, -r8, ror #8]!
     4dc:	616f6c6e 	cmnvs	pc, lr, ror #24
     4e0:	61745364 	cmnvs	r4, r4, ror #6
     4e4:	54007472 	strpl	r7, [r0], #-1138	; 0x472
     4e8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     4ec:	4600646d 	strmi	r6, [r0], -sp, ror #8
     4f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     4f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 380 <_Minimum_Stack_Size+0x280>
     4f8:	54454c50 	strbpl	r4, [r5], #-3152	; 0xc50
     4fc:	53550045 	cmppl	r5, #69	; 0x45
     500:	5f545241 	svcpl	0x00545241
     504:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     508:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     50c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     510:	74530065 	ldrbvc	r0, [r3], #-101	; 0x65
     514:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     518:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     51c:	00657261 	rsbeq	r7, r5, r1, ror #4
     520:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     524:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     528:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     52c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     530:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     534:	00657275 	rsbeq	r7, r5, r5, ror r2
     538:	41534944 	cmpmi	r3, r4, asr #18
     53c:	00454c42 	subeq	r4, r5, r2, asr #24
     540:	5f434352 	svcpl	0x00434352
     544:	31425041 	cmpcc	r2, r1, asr #32
     548:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     54c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     550:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     554:	7500646d 	strvc	r6, [r0, #-1133]	; 0x46d
     558:	78526273 	ldmdavc	r2, {r0, r1, r4, r5, r6, r9, sp, lr}^
     55c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     560:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     564:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     568:	65567465 	ldrbvs	r7, [r6, #-1125]	; 0x465
     56c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     570:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     574:	70620065 	rsbvc	r0, r2, r5, rrx
     578:	00747344 	rsbseq	r7, r4, r4, asr #6
     57c:	5f4d4954 	svcpl	0x004d4954
     580:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     584:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
     588:	0065646f 	rsbeq	r6, r5, pc, ror #8
     58c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     590:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
     594:	50646165 	rsbpl	r6, r4, r5, ror #2
     598:	55007274 	strpl	r7, [r0, #-628]	; 0x274
     59c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     5a0:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 5a8 <__Stack_Size+0x1a8>
     5a4:	4d530065 	ldclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     5a8:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
     5ac:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     5b0:	6f434553 	svcvs	0x00434553
     5b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     5b8:	41535500 	cmpmi	r3, r0, lsl #10
     5bc:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     5c0:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     5c4:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     5c8:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
     5cc:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     5d0:	67006c6f 	strvs	r6, [r0, -pc, ror #24]
     5d4:	69725777 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     5d8:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
     5dc:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     5e0:	50646574 	rsbpl	r6, r4, r4, ror r5
     5e4:	73656761 	cmnvc	r5, #25427968	; 0x1840000
     5e8:	574f5000 	strbpl	r5, [pc, -r0]
     5ec:	44455245 	strbmi	r5, [r5], #-581	; 0x245
     5f0:	414c4600 	cmpmi	ip, r0, lsl #12
     5f4:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
     5f8:	006b636f 	rsbeq	r6, fp, pc, ror #6
     5fc:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	; 47c <__Stack_Size+0x7c>
     600:	43435200 	movtmi	r5, #12800	; 0x3200
     604:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     608:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     60c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     610:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     614:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
     618:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
     61c:	756f4367 	strbvc	r4, [pc, #-871]!	; 2bd <_Minimum_Stack_Size+0x1bd>
     620:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     624:	5f736d31 	svcpl	0x00736d31
     628:	00647854 	rsbeq	r7, r4, r4, asr r8
     62c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     630:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     634:	6f6c6552 	svcvs	0x006c6552
     638:	67006461 	strvs	r6, [r0, -r1, ror #8]
     63c:	46734962 	ldrbtmi	r4, [r3], -r2, ror #18
     640:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     644:	6b636f4c 	blvs	18dc37c <__Stack_Size+0x18dbf7c>
     648:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     64c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     650:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     654:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     658:	00657275 	rsbeq	r7, r5, r5, ror r2
     65c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     660:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     664:	73657250 	cmnvc	r5, #80, 4
     668:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
     66c:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
     670:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     674:	46726566 	ldrbtmi	r6, [r2], -r6, ror #10
     678:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     67c:	0074736f 	rsbseq	r7, r4, pc, ror #6
     680:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     684:	70757272 	rsbsvc	r7, r5, r2, ror r2
     688:	736d3174 	cmnvc	sp, #116, 2
     68c:	43435200 	movtmi	r5, #12800	; 0x3200
     690:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
     694:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     698:	00676966 	rsbeq	r6, r7, r6, ror #18
     69c:	74794262 	ldrbtvc	r4, [r9], #-610	; 0x262
     6a0:	564e0065 	strbpl	r0, [lr], -r5, rrx
     6a4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6a8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     6ac:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     6b0:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
     6b4:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
     6b8:	646f6972 	strbtvs	r6, [pc], #-2418	; 6c0 <__Stack_Size+0x2c0>
     6bc:	43435200 	movtmi	r5, #12800	; 0x3200
     6c0:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     6c4:	6f43314b 	svcvs	0x0043314b
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     6d0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     6d4:	6f007469 	svcvs	0x00007469
     6d8:	6f697470 	svcvs	0x00697470
     6dc:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     6e0:	4c584470 	cfldrdmi	mvd4, [r8], {112}	; 0x70
     6e4:	61746144 	cmnvs	r4, r4, asr #2
     6e8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     6ec:	47007265 	strmi	r7, [r0, -r5, ror #4]
     6f0:	5f4f4950 	svcpl	0x004f4950
     6f4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     6f8:	5f46415f 	svcpl	0x0046415f
     6fc:	5400444f 	strpl	r4, [r0], #-1103	; 0x44f
     700:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     704:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     708:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     70c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     710:	74006e6f 	strvc	r6, [r0], #-3695	; 0xe6f
     714:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     718:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
     71c:	50470072 	subpl	r0, r7, r2, ror r0
     720:	525f4f49 	subspl	r4, pc, #292	; 0x124
     724:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     728:	73746942 	cmnvc	r4, #1081344	; 0x108000
     72c:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
     730:	69547261 	ldmdbvs	r4, {r0, r5, r6, r9, ip, sp, lr}^
     734:	754f656d 	strbvc	r6, [pc, #-1389]	; 1cf <_Minimum_Stack_Size+0xcf>
     738:	66754274 			; <UNDEFINED> instruction: 0x66754274
     73c:	00726566 	rsbseq	r6, r2, r6, ror #10
     740:	53414c46 	movtpl	r4, #7238	; 0x1c46
     744:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xf48
     748:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xc74
     74c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     750:	414c4600 	cmpmi	ip, r0, lsl #12
     754:	535f4853 	cmppl	pc, #5439488	; 0x530000
     758:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     75c:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
     760:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     764:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
     768:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     76c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     770:	555f4343 	ldrbpl	r4, [pc, #-835]	; 435 <__Stack_Size+0x35>
     774:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
     778:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     77c:	00676966 	rsbeq	r6, r7, r6, ror #18
     780:	5f434352 	svcpl	0x00434352
     784:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     788:	5367616c 	cmnpl	r7, #108, 2
     78c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     790:	50470073 	subpl	r0, r7, r3, ror r0
     794:	70534f49 	subsvc	r4, r3, r9, asr #30
     798:	5f646565 	svcpl	0x00646565
     79c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     7a0:	00666544 	rsbeq	r6, r6, r4, asr #10
     7a4:	4f495047 	svcmi	0x00495047
     7a8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 7b0 <__Stack_Size+0x3b0>
     7ac:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     7b0:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0x4e
     7b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7b8:	00304445 	eorseq	r4, r0, r5, asr #8
     7bc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7c0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7c4:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
     7c8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7cc:	00324445 	eorseq	r4, r2, r5, asr #8
     7d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7d8:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     7dc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7e0:	00344445 	eorseq	r4, r4, r5, asr #8
     7e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7e8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7ec:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
     7f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7f4:	00364445 	eorseq	r4, r6, r5, asr #8
     7f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     7fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     800:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
     804:	56524553 			; <UNDEFINED> instruction: 0x56524553
     808:	00384445 	eorseq	r4, r8, r5, asr #8
     80c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     810:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     814:	50470039 	subpl	r0, r7, r9, lsr r0
     818:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 6fc <__Stack_Size+0x2fc>
     81c:	5f65646f 	svcpl	0x0065646f
     820:	505f4641 	subspl	r4, pc, r1, asr #12
     824:	6f6c0050 	svcvs	0x006c0050
     828:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     82c:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     830:	0052414d 	subseq	r4, r2, sp, asr #2
     834:	53414c46 	movtpl	r4, #7238	; 0x1c46
     838:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
     83c:	5f524f52 	svcpl	0x00524f52
     840:	50004750 	andpl	r4, r0, r0, asr r7
     844:	45535341 	ldrbmi	r5, [r3, #-833]	; 0x341
     848:	62670044 	rsbvs	r0, r7, #68	; 0x44
     84c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     850:	68430074 	stmdavs	r3, {r2, r4, r5, r6}^
     854:	546b6365 	strbtpl	r6, [fp], #-869	; 0x365
     858:	4f656d69 	svcmi	0x00656d69
     85c:	55007475 	strpl	r7, [r0, #-1141]	; 0x475
     860:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     864:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     86c:	41460067 	cmpmi	r6, r7, rrx
     870:	0045534c 	subeq	r5, r5, ip, asr #6
     874:	6e457767 	cdpvs	7, 4, cr7, cr5, cr7, {3}
     878:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
     87c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     880:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     884:	00726574 	rsbseq	r6, r2, r4, ror r5
     888:	5f4d4954 	svcpl	0x004d4954
     88c:	6f435449 	svcvs	0x00435449
     890:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     894:	73795300 	cmnvc	r9, #0, 6
     898:	6b636954 	blvs	18dadf0 <__Stack_Size+0x18da9f0>
     89c:	756f435f 	strbvc	r4, [pc, #-863]!	; 545 <__Stack_Size+0x145>
     8a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8a4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     8a8:	65527767 	ldrbvs	r7, [r2, #-1895]	; 0x767
     8ac:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     8b0:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     8b4:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     8b8:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     8bc:	6f486d6f 	svcvs	0x00486d6f
     8c0:	55007473 	strpl	r7, [r0, #-1139]	; 0x473
     8c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     8c8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     8cc:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     8d0:	47006761 	strmi	r6, [r0, -r1, ror #14]
     8d4:	5f4f4950 	svcpl	0x004f4950
     8d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     8dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     8e0:	4f495047 	svcmi	0x00495047
     8e4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     8e8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     8ec:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     8f0:	42535500 	subsmi	r5, r3, #0, 10
     8f4:	5f78525f 	svcpl	0x0078525f
     8f8:	00746e43 	rsbseq	r6, r4, r3, asr #28
     8fc:	5f434352 	svcpl	0x00434352
     900:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     904:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     908:	756f534b 	strbvc	r5, [pc, #-843]!	; 5c5 <__Stack_Size+0x1c5>
     90c:	00656372 	rsbeq	r6, r5, r2, ror r3
     910:	42414e45 	submi	r4, r1, #1104	; 0x450
     914:	4e00454c 	cfsh32mi	mvfx4, mvfx0, #44
     918:	5f434956 	svcpl	0x00434956
     91c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     920:	6e6e6168 	powvsez	f6, f6, #0.0
     924:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     928:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
     92c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     930:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     934:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     938:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     93c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     940:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     944:	62735500 	rsbsvs	r5, r3, #0, 10
     948:	44706356 	ldrbtmi	r6, [r0], #-854	; 0x356
     94c:	6f637369 	svcvs	0x00637369
     950:	63656e6e 	cmnvs	r5, #1760	; 0x6e0
     954:	43520074 	cmpmi	r2, #116	; 0x74
     958:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     95c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     960:	0067616c 	rsbeq	r6, r7, ip, ror #2
     964:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     968:	6f4d6c61 	svcvs	0x004d6c61
     96c:	6f74696e 	svcvs	0x0074696e
     970:	62670072 	rsbvs	r0, r7, #114	; 0x72
     974:	574c5844 	strbpl	r5, [ip, -r4, asr #16]
     978:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     97c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     980:	00726574 	rsbseq	r6, r2, r4, ror r5
     984:	5f425355 	svcpl	0x00425355
     988:	53447854 	movtpl	r7, #18516	; 0x4854
     98c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     990:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     994:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     998:	6142656d 	cmpvs	r2, sp, ror #10
     99c:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     9a0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     9a4:	00657275 	rsbeq	r7, r5, r5, ror r2
     9a8:	5f6c7864 	svcpl	0x006c7864
     9ac:	5f746567 	svcpl	0x00746567
     9b0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     9b4:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     9b8:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     9bc:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
     9c0:	00444552 	subeq	r4, r4, r2, asr r5
     9c4:	4f495047 	svcmi	0x00495047
     9c8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9cc:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9d4:	736e7500 	cmnvc	lr, #0, 10
     9d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     9dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     9e0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
     9e4:	00706d54 	rsbseq	r6, r0, r4, asr sp
     9e8:	4f495047 	svcmi	0x00495047
     9ec:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     9f0:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 593 <__Stack_Size+0x193>
     9f4:	7a484d30 	bvc	1213ebc <__Stack_Size+0x1213abc>
     9f8:	41535500 	cmpmi	r3, r0, lsl #10
     9fc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     a00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a04:	61727567 	cmnvs	r2, r7, ror #10
     a08:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a0c:	73795300 	cmnvc	r9, #0, 6
     a10:	6b636954 	blvs	18daf68 <__Stack_Size+0x18dab68>
     a14:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     a18:	6f6c6552 	svcvs	0x006c6552
     a1c:	5f006461 	svcpl	0x00006461
     a20:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
     a24:	535f4543 	cmppl	pc, #281018368	; 0x10c00000
     a28:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
     a2c:	41535500 	cmpmi	r3, r0, lsl #10
     a30:	445f5452 	ldrbmi	r5, [pc], #-1106	; a38 <__Stack_Size+0x638>
     a34:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     a38:	754a0074 	strbvc	r0, [sl, #-116]	; 0x74
     a3c:	545f706d 	ldrbpl	r7, [pc], #-109	; a44 <__Stack_Size+0x644>
     a40:	70415f6f 	subvc	r5, r1, pc, ror #30
     a44:	63696c70 	cmnvs	r9, #112, 24	; 0x7000
     a48:	6f697461 	svcvs	0x00697461
     a4c:	564e006e 	strbpl	r0, [lr], -lr, rrx
     a50:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     a54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a58:	61727567 	cmnvs	r2, r7, ror #10
     a5c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a60:	434e5500 	movtmi	r5, #58624	; 0xe500
     a64:	454e4e4f 	strbmi	r4, [lr, #-3663]	; 0xe4f
     a68:	44455443 	strbmi	r5, [r5], #-1091	; 0x443
     a6c:	53455200 	movtpl	r5, #20992	; 0x5200
     a70:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a74:	00303144 	eorseq	r3, r0, r4, asr #2
     a78:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a7c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a80:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     a84:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a88:	31444556 	cmpcc	r4, r6, asr r5
     a8c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     a90:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a94:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     a98:	53455200 	movtpl	r5, #20992	; 0x5200
     a9c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     aa0:	00343144 	eorseq	r3, r4, r4, asr #2
     aa4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aa8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     aac:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     ab0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     ab4:	31444556 	cmpcc	r4, r6, asr r5
     ab8:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     abc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ac0:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     ac4:	53455200 	movtpl	r5, #20992	; 0x5200
     ac8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     acc:	00383144 	eorseq	r3, r8, r4, asr #2
     ad0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ad4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ad8:	47003931 	smladxmi	r0, r1, r9, r3
     adc:	5f4f4950 	svcpl	0x004f4950
     ae0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ae4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     ae8:	6f697461 	svcvs	0x00697461
     aec:	5355006e 	cmppl	r5, #110	; 0x6e
     af0:	5f545241 	svcpl	0x00545241
     af4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     af8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     afc:	00666544 	rsbeq	r6, r6, r4, asr #10
     b00:	4349564e 	movtmi	r5, #38478	; 0x964e
     b04:	5152495f 	cmppl	r2, pc, asr r9
     b08:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     b0c:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     b10:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     b14:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     b18:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
     b1c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b20:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     b24:	00797469 	rsbseq	r7, r9, r9, ror #8
     b28:	5f434352 	svcpl	0x00434352
     b2c:	32425041 	subcc	r5, r2, #65	; 0x41
     b30:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     b34:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     b38:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     b3c:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     b40:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     b44:	75425f78 	strbvc	r5, [r2, #-3960]	; 0xf78
     b48:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b4c:	65546200 	ldrbvs	r6, [r4, #-512]	; 0x200
     b50:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     b54:	00657461 	rsbeq	r7, r5, r1, ror #8
     b58:	5f425355 	svcpl	0x00425355
     b5c:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     b60:	00657479 	rsbeq	r7, r5, r9, ror r4
     b64:	5f434352 	svcpl	0x00434352
     b68:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     b6c:	7000646d 	andvc	r6, r0, sp, ror #8
     b70:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     b74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     b88:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b8c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b90:	43776700 	cmnmi	r7, #0, 14
     b94:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xc61
     b98:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0x16c
     b9c:	65684364 	strbvs	r4, [r8, #-868]!	; 0x364
     ba0:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     ba4:	564e006d 	strbpl	r0, [lr], -sp, rrx
     ba8:	505f4349 	subspl	r4, pc, r9, asr #6
     bac:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     bb0:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
     bb4:	70756f72 	rsbsvc	r6, r5, r2, ror pc
     bb8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     bbc:	47006769 	strmi	r6, [r0, -r9, ror #14]
     bc0:	5f4f4950 	svcpl	0x004f4950
     bc4:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     bc8:	70620064 	rsbvc	r0, r2, r4, rrx
     bcc:	00637253 	rsbeq	r7, r3, r3, asr r2
     bd0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     bd4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     bd8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     bdc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     be0:	4100746e 	tstmi	r0, lr, ror #8
     be4:	43415454 	movtmi	r5, #5204	; 0x1454
     be8:	00444548 	subeq	r4, r4, r8, asr #10
     bec:	6e69616d 	powvsez	f6, f1, #5.0
     bf0:	414c4600 	cmpmi	ip, r0, lsl #12
     bf4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 3a9 <_Minimum_Stack_Size+0x2a9>
     bf8:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     bfc:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     c00:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     c04:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c08:	61684351 	cmnvs	r8, r1, asr r3
     c0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     c10:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     c14:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     c18:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     c1c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     c20:	53007974 	movwpl	r7, #2420	; 0x974
     c24:	45505355 	ldrbmi	r5, [r0, #-853]	; 0x355
     c28:	4445444e 	strbmi	r4, [r5], #-1102	; 0x44e
     c2c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c30:	6f4d5f4f 	svcvs	0x004d5f4f
     c34:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     c38:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     c3c:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     c40:	5200474e 	andpl	r4, r0, #20447232	; 0x1380000
     c44:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c48:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     c4c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     c50:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     c54:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     c58:	6f437265 	svcvs	0x00437265
     c5c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c60:	44626700 	strbtmi	r6, [r2], #-1792	; 0x700
     c64:	65524c58 	ldrbvs	r4, [r2, #-3160]	; 0xc58
     c68:	6f506461 	svcvs	0x00506461
     c6c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c70:	546e0072 	strbtpl	r0, [lr], #-114	; 0x72
     c74:	00656d69 	rsbeq	r6, r5, r9, ror #26
     c78:	5f4d4954 	svcpl	0x004d4954
     c7c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     c80:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     c84:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     c88:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     c8c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     c90:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
     c94:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     c98:	74530073 	ldrbvc	r0, [r3], #-115	; 0x73
     c9c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     ca0:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     ca4:	41535500 	cmpmi	r3, r0, lsl #10
     ca8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     cac:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     cb0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     cb4:	434c0074 	movtmi	r0, #49268	; 0xc074
     cb8:	6400524b 	strvs	r5, [r0], #-587	; 0x24b
     cbc:	61426c78 	hvcvs	9928	; 0x26c8
     cc0:	61726475 	cmnvs	r2, r5, ror r4
     cc4:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cc8:	5f324332 	svcpl	0x00324332
     ccc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     cd0:	61485152 	cmpvs	r8, r2, asr r1
     cd4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     cd8:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     cdc:	5f394954 	svcpl	0x00394954
     ce0:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     ce4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ce8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     cec:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     cf0:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
     cf4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf8:	31663233 	cmncc	r6, r3, lsr r2
     cfc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     d00:	00632e74 	rsbeq	r2, r3, r4, ror lr
     d04:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     d08:	6168435f 	cmnvs	r8, pc, asr r3
     d0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d10:	5f355f34 	svcpl	0x00355f34
     d14:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d18:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d1c:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     d20:	31495458 	cmpcc	r9, r8, asr r4
     d24:	30315f35 	eorscc	r5, r1, r5, lsr pc
     d28:	5152495f 	cmppl	r2, pc, asr r9
     d2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d34:	314d4954 	cmpcc	sp, r4, asr r9
     d38:	4b52425f 	blmi	14916bc <__Stack_Size+0x14912bc>
     d3c:	5152495f 	cmppl	r2, pc, asr r9
     d40:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d44:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d48:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     d4c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     d50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d58:	43545200 	cmpmi	r4, #0, 4
     d5c:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     d60:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     d64:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     d70:	43435f38 	movtmi	r5, #16184	; 0x3f38
     d74:	5152495f 	cmppl	r2, pc, asr r9
     d78:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d80:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     d84:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     d88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d90:	414d4400 	cmpmi	sp, r0, lsl #8
     d94:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     d98:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     d9c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     da0:	61485152 	cmpvs	r8, r2, asr r1
     da4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     da8:	32490072 	subcc	r0, r9, #114	; 0x72
     dac:	455f3143 	ldrbmi	r3, [pc, #-323]	; c71 <__Stack_Size+0x871>
     db0:	52495f56 	subpl	r5, r9, #344	; 0x158
     db4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     db8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dbc:	42535500 	subsmi	r5, r3, #0, 10
     dc0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
     dc4:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     dc8:	61485152 	cmpvs	r8, r2, asr r1
     dcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     dd0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     dd4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     dd8:	6e6e6168 	powvsez	f6, f6, #0.0
     ddc:	5f356c65 	svcpl	0x00356c65
     de0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     de4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     de8:	44007265 	strmi	r7, [r0], #-613	; 0x265
     dec:	5f31414d 	svcpl	0x0031414d
     df0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     df4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     df8:	5152495f 	cmppl	r2, pc, asr r9
     dfc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e00:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e04:	31434441 	cmpcc	r3, r1, asr #8
     e08:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     e0c:	61485152 	cmpvs	r8, r2, asr r1
     e10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e14:	44530072 	ldrbmi	r0, [r3], #-114	; 0x72
     e18:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     e1c:	61485152 	cmpvs	r8, r2, asr r1
     e20:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e24:	53550072 	cmppl	r5, #114	; 0x72
     e28:	5f545241 	svcpl	0x00545241
     e2c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     e30:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
     e34:	00617461 	rsbeq	r7, r1, r1, ror #8
     e38:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     e3c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e48:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     e4c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e5c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     e60:	54497261 	strbpl	r7, [r9], #-609	; 0x261
     e64:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     e68:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     e6c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
     e70:	5f374d49 	svcpl	0x00374d49
     e74:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e7c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e80:	5f334d49 	svcpl	0x00334d49
     e84:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e8c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     e90:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     e94:	41435f50 	cmpmi	r3, r0, asr pc
     e98:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     e9c:	5152495f 	cmppl	r2, pc, asr r9
     ea0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ea4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ea8:	67617355 			; <UNDEFINED> instruction: 0x67617355
     eac:	75614665 	strbvc	r4, [r1, #-1637]!	; 0x665
     eb0:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     eb4:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     eb8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ebc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ec0:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec4:	61485152 	cmpvs	r8, r2, asr r1
     ec8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ecc:	41430072 	hvcmi	12290	; 0x3002
     ed0:	43535f4e 	cmpmi	r3, #312	; 0x138
     ed4:	52495f45 	subpl	r5, r9, #276	; 0x114
     ed8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     edc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ee0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ee4:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     ee8:	4f435f47 	svcmi	0x00435f47
     eec:	52495f4d 	subpl	r5, r9, #308	; 0x134
     ef0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ef8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     efc:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     f00:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f04:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f08:	73795300 	cmnvc	r9, #0, 6
     f0c:	6b636954 	blvs	18db464 <__Stack_Size+0x18db064>
     f10:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f14:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f18:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     f1c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f20:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f24:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f28:	41006e6f 	tstmi	r0, pc, ror #28
     f2c:	5f334344 	svcpl	0x00334344
     f30:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f34:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f38:	57007265 	strpl	r7, [r0, -r5, ror #4]
     f3c:	5f474457 	svcpl	0x00474457
     f40:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f48:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
     f4c:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     f50:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     f54:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f58:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     f5c:	6168435f 	cmnvs	r8, pc, asr r3
     f60:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     f64:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     f68:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f6c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f70:	73754200 	cmnvc	r5, #0, 4
     f74:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f78:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f7c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f80:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     f84:	5f384d49 	svcpl	0x00384d49
     f88:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     f8c:	61485152 	cmpvs	r8, r2, asr r1
     f90:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f94:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     f98:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     f9c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     fa0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fa4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fa8:	414d4400 	cmpmi	sp, r0, lsl #8
     fac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     fb0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     fb4:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     fb8:	61485152 	cmpvs	r8, r2, asr r1
     fbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fc0:	53460072 	movtpl	r0, #24690	; 0x6072
     fc4:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     fc8:	61485152 	cmpvs	r8, r2, asr r1
     fcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fd0:	41550072 	cmpmi	r5, r2, ror r0
     fd4:	5f355452 	svcpl	0x00355452
     fd8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fe0:	54007265 	strpl	r7, [r0], #-613	; 0x265
     fe4:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xd41
     fe8:	52495f52 	subpl	r5, r9, #328	; 0x148
     fec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ff0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ff4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ff8:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
     ffc:	4f435f47 	svcmi	0x00435f47
    1000:	52495f4d 	subpl	r5, r9, #308	; 0x134
    1004:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1008:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    100c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1010:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1014:	61485152 	cmpvs	r8, r2, asr r1
    1018:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    101c:	53550072 	cmppl	r5, #114	; 0x72
    1020:	5f545241 	svcpl	0x00545241
    1024:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1028:	61745354 	cmnvs	r4, r4, asr r3
    102c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1030:	53555f5f 	cmppl	r5, #380	; 0x17c
    1034:	43444342 	movtmi	r4, #17218	; 0x4342
    1038:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    103c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1040:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1044:	61485152 	cmpvs	r8, r2, asr r1
    1048:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    104c:	50530072 	subspl	r0, r3, r2, ror r0
    1050:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1054:	61485152 	cmpvs	r8, r2, asr r1
    1058:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    105c:	53550072 	cmppl	r5, #114	; 0x72
    1060:	504c5f42 	subpl	r5, ip, r2, asr #30
    1064:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    1068:	3058525f 	subscc	r5, r8, pc, asr r2
    106c:	5152495f 	cmppl	r2, pc, asr r9
    1070:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1074:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1078:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    107c:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    1080:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    1084:	43545200 	cmpmi	r4, #0, 4
    1088:	5152495f 	cmppl	r2, pc, asr r9
    108c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1090:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1094:	31414d44 	cmpcc	r1, r4, asr #26
    1098:	6168435f 	cmnvs	r8, pc, asr r3
    109c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    10a0:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    10a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    10b0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    10b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10bc:	43324900 	teqmi	r2, #0, 18
    10c0:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
    10c4:	5152495f 	cmppl	r2, pc, asr r9
    10c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    10d4:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    10d8:	61485152 	cmpvs	r8, r2, asr r1
    10dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10e0:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
    10e4:	5f485341 	svcpl	0x00485341
    10e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10f0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    10f4:	5f314332 	svcpl	0x00314332
    10f8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    10fc:	61485152 	cmpvs	r8, r2, asr r1
    1100:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1104:	41430072 	hvcmi	12290	; 0x3002
    1108:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    110c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1110:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1114:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1118:	43565300 	cmpmi	r6, #0, 6
    111c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1120:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1124:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    1128:	4b52425f 	blmi	1491aac <__Stack_Size+0x14916ac>
    112c:	5152495f 	cmppl	r2, pc, asr r9
    1130:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1134:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1138:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    113c:	6168435f 	cmnvs	r8, pc, asr r3
    1140:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1144:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1148:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    114c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1150:	414d4400 	cmpmi	sp, r0, lsl #8
    1154:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1158:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    115c:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1160:	61485152 	cmpvs	r8, r2, asr r1
    1164:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1168:	43520072 	cmpmi	r2, #114	; 0x72
    116c:	52495f43 	subpl	r5, r9, #268	; 0x10c
    1170:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1174:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1178:	414d4400 	cmpmi	sp, r0, lsl #8
    117c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1180:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1184:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1188:	61485152 	cmpvs	r8, r2, asr r1
    118c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1190:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1194:	5f324954 	svcpl	0x00324954
    1198:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    119c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11a0:	53007265 	movwpl	r7, #613	; 0x265
    11a4:	5f324950 	svcpl	0x00324950
    11a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11b0:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11b4:	5f314d49 	svcpl	0x00314d49
    11b8:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    11bc:	61485152 	cmpvs	r8, r2, asr r1
    11c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11c4:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    11c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    11cc:	6e6e6168 	powvsez	f6, f6, #0.0
    11d0:	5f376c65 	svcpl	0x00376c65
    11d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11d8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11dc:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11e0:	5f354d49 	svcpl	0x00354d49
    11e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11ec:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    11f0:	614d6d65 	cmpvs	sp, r5, ror #26
    11f4:	6567616e 	strbvs	r6, [r7, #-366]!	; 0x16e
    11f8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    11fc:	6f697470 	svcvs	0x00697470
    1200:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1204:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    1208:	61485152 	cmpvs	r8, r2, asr r1
    120c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1210:	56500072 			; <UNDEFINED> instruction: 0x56500072
    1214:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
    1218:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    121c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1220:	41535500 	cmpmi	r3, r0, lsl #10
    1224:	5f325452 	svcpl	0x00325452
    1228:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    122c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1230:	75007265 	strvc	r7, [r0, #-613]	; 0x265
    1234:	645f6273 	ldrbvs	r6, [pc], #-627	; 123c <__Stack_Size+0xe3c>
    1238:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
    123c:	69560063 	ldmdbvs	r6, {r0, r1, r5, r6}^
    1240:	61757472 	cmnvs	r5, r2, ror r4
    1244:	6f435f6c 	svcvs	0x00435f6c
    1248:	6f505f6d 	svcvs	0x00505f6d
    124c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1250:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1254:	72655367 	rsbvc	r5, r5, #-1677721599	; 0x9c000001
    1258:	006c6169 	rsbeq	r6, ip, r9, ror #2
    125c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1260:	5f6c6175 	svcpl	0x006c6175
    1264:	5f6d6f43 	svcpl	0x006d6f43
    1268:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    126c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1270:	56676e69 	strbtpl	r6, [r7], -r9, ror #28
    1274:	6f646e65 	svcvs	0x00646e65
    1278:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    127c:	61757472 	cmnvs	r5, r2, ror r4
    1280:	6f435f6c 	svcvs	0x00435f6c
    1284:	6f505f6d 	svcvs	0x00505f6d
    1288:	445f7472 	ldrbmi	r7, [pc], #-1138	; 1290 <__Stack_Size+0xe90>
    128c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1290:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    1294:	70697263 	rsbvc	r7, r9, r3, ror #4
    1298:	00726f74 	rsbseq	r6, r2, r4, ror pc
    129c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    12a0:	5f6c6175 	svcpl	0x006c6175
    12a4:	5f6d6f43 	svcpl	0x006d6f43
    12a8:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    12ac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    12b0:	4c676e69 	stclmi	14, cr6, [r7], #-420	; 0xfffffe5c
    12b4:	49676e61 	stmdbmi	r7!, {r0, r5, r6, r9, sl, fp, sp, lr}^
    12b8:	69560044 	ldmdbvs	r6, {r2, r6}^
    12bc:	61757472 	cmnvs	r5, r2, ror r4
    12c0:	6f435f6c 	svcvs	0x00435f6c
    12c4:	6f505f6d 	svcvs	0x00505f6d
    12c8:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    12cc:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12d0:	6f725067 	svcvs	0x00725067
    12d4:	74637564 	strbtvc	r7, [r3], #-1380	; 0x564
    12d8:	72695600 	rsbvc	r5, r9, #0, 12
    12dc:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12e0:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 116c <__Stack_Size+0xd6c>
    12e4:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12e8:	6f435f74 	svcvs	0x00435f74
    12ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12f0:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12f4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12f8:	4500726f 	strmi	r7, [r0, #-623]	; 0x26f
    12fc:	4f5f3350 	svcmi	0x005f3350
    1300:	435f5455 	cmpmi	pc, #1426063360	; 0x55000000
    1304:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1308:	006b6361 	rsbeq	r6, fp, r1, ror #6
    130c:	5f627375 	svcpl	0x00627375
    1310:	70646e65 	rsbvc	r6, r4, r5, ror #28
    1314:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
    1318:	73616c46 	cmnvc	r1, #17920	; 0x4600
    131c:	756f4368 	strbvc	r4, [pc, #-872]!	; fbc <__Stack_Size+0xbbc>
    1320:	4600746e 	strmi	r7, [r0], -lr, ror #8
    1324:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1328:	6f72505f 	svcvs	0x0072505f
    132c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1330:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1334:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
    1338:	6c466574 	cfstr64vs	mvdx6, [r6], {116}	; 0x74
    133c:	36687361 	strbtcc	r7, [r8], -r1, ror #6
    1340:	69460034 	stmdbvs	r6, {r2, r4, r5}^
    1344:	6873696e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    1348:	65536f54 	ldrbvs	r6, [r3, #-3924]	; 0xf54
    134c:	5500646e 	strpl	r6, [r0, #-1134]	; 0x46e
    1350:	535f4253 	cmppl	pc, #805306373	; 0x30000005
    1354:	525f4c49 	subspl	r4, pc, #18688	; 0x4900
    1358:	00646165 	rsbeq	r6, r4, r5, ror #2
    135c:	5f315045 	svcpl	0x00315045
    1360:	435f4e49 	cmpmi	pc, #1168	; 0x490
    1364:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1368:	006b6361 	rsbeq	r6, fp, r1, ror #6
    136c:	5f464f53 	svcpl	0x00464f53
    1370:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    1374:	6b636162 	blvs	18d9904 <__Stack_Size+0x18d9504>
    1378:	61724600 	cmnvs	r2, r0, lsl #12
    137c:	6f43656d 	svcvs	0x0043656d
    1380:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1384:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1388:	56785250 			; <UNDEFINED> instruction: 0x56785250
    138c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1390:	68546c00 	ldmdavs	r4, {sl, fp, sp, lr}^
    1394:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    1398:	756f4374 	strbvc	r4, [pc, #-884]!	; 102c <__Stack_Size+0xc2c>
    139c:	5f00746e 	svcpl	0x0000746e
    13a0:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    13a4:	505f4543 	subspl	r4, pc, r3, asr #10
    13a8:	00504f52 	subseq	r4, r0, r2, asr pc
    13ac:	50457852 	subpl	r7, r5, r2, asr r8
    13b0:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
    13b4:	00726566 	rsbseq	r6, r2, r6, ror #10
    13b8:	49704570 	ldmdbmi	r0!, {r4, r5, r6, r8, sl, lr}^
    13bc:	4f5f746e 	svcmi	0x005f746e
    13c0:	43005455 	movwmi	r5, #1109	; 0x455
    13c4:	7373616c 	cmnvc	r3, #108, 2
    13c8:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 13d0 <__Stack_Size+0xfd0>
    13cc:	5f617461 	svcpl	0x00617461
    13d0:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    13d4:	65440070 	strbvs	r0, [r4, #-112]	; 0x70
    13d8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    13dc:	6f72505f 	svcvs	0x0072505f
    13e0:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    13e4:	49770079 	ldmdbmi	r7!, {r0, r3, r4, r5, r6}^
    13e8:	00727473 	rsbseq	r7, r2, r3, ror r4
    13ec:	5345525f 	movtpl	r5, #21087	; 0x525f
    13f0:	00544c55 	subseq	r4, r4, r5, asr ip
    13f4:	746e4962 	strbtvc	r4, [lr], #-2402	; 0x962
    13f8:	6b636150 	blvs	18d9940 <__Stack_Size+0x18d9540>
    13fc:	00464f53 	subeq	r4, r6, r3, asr pc
    1400:	5f425355 	svcpl	0x00425355
    1404:	43435553 	movtmi	r5, #13651	; 0x3553
    1408:	00535345 	subseq	r5, r3, r5, asr #6
    140c:	636f7250 	cmnvs	pc, #80, 4
    1410:	5f737365 	svcpl	0x00737365
    1414:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1418:	4f5f7375 	svcmi	0x005f7375
    141c:	70005455 	andvc	r5, r0, r5, asr r4
    1420:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1424:	4e495f74 	mcrmi	15, 2, r5, cr9, cr4, {3}
    1428:	42535500 	subsmi	r5, r3, #0, 10
    142c:	534e555f 	movtpl	r5, #58719	; 0xe55f
    1430:	4f505055 	svcmi	0x00505055
    1434:	75005452 	strvc	r5, [r0, #-1106]	; 0x452
    1438:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    143c:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
    1440:	6c430063 	mcrrvs	0, 6, r0, r3, cr3
    1444:	5f737361 	svcpl	0x00737361
    1448:	61746144 	cmnvs	r4, r4, asr #2
    144c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1450:	43007075 	movwmi	r7, #117	; 0x75
    1454:	7373616c 	cmnvc	r3, #108, 2
    1458:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    145c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    1460:	61667265 	cmnvs	r6, r5, ror #4
    1464:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1468:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    146c:	5000676e 	andpl	r6, r0, lr, ror #14
    1470:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1474:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1478:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    147c:	4e495f73 	mcrmi	15, 2, r5, cr9, cr3, {3}
    1480:	52544300 	subspl	r4, r4, #0, 6
    1484:	00504c5f 	subseq	r4, r0, pc, asr ip
    1488:	5f425355 	svcpl	0x00425355
    148c:	5f544f4e 	svcpl	0x00544f4e
    1490:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
    1494:	53550059 	cmppl	r5, #89	; 0x59
    1498:	52455f42 	subpl	r5, r5, #264	; 0x108
    149c:	00524f52 	subseq	r4, r2, r2, asr pc
    14a0:	62425355 	subvs	r5, r2, #1409286145	; 0x54000001
    14a4:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    14a8:	00747365 	rsbseq	r7, r4, r5, ror #6
    14ac:	736d6f63 	cmnvc	sp, #396	; 0x18c
    14b0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    14b4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    14b8:	726f6600 	rsbvc	r6, pc, #0, 12
    14bc:	0074616d 	rsbseq	r6, r4, sp, ror #2
    14c0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14c4:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    14c8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    14cc:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    14d0:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    14d4:	00657079 	rsbeq	r7, r5, r9, ror r0
    14d8:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xe4f
    14dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    14e0:	6f747069 	svcvs	0x00747069
    14e4:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    14e8:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    14ec:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    14f0:	555f0072 	ldrbpl	r0, [pc, #-114]	; 1486 <__Stack_Size+0x1086>
    14f4:	5f524553 	svcpl	0x00524553
    14f8:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    14fc:	44524144 	ldrbmi	r4, [r2], #-324	; 0x144
    1500:	5145525f 	cmppl	r5, pc, asr r2
    1504:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    1508:	73550053 	cmpvc	r5, #83	; 0x53
    150c:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    1510:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1514:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1518:	72617000 	rsbvc	r7, r1, #0
    151c:	74797469 	ldrbtvc	r7, [r9], #-1129	; 0x469
    1520:	00657079 	rsbeq	r7, r5, r9, ror r0
    1524:	5f425355 	svcpl	0x00425355
    1528:	5f4c4953 	svcpl	0x004c4953
    152c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1530:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1534:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1538:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    153c:	7375004f 	cmnvc	r5, #79	; 0x4f
    1540:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
    1544:	632e706f 	teqvs	lr, #111	; 0x6f
    1548:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    154c:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1550:	4e6c6169 	powmiez	f6, f4, #1.0
    1554:	55006d75 	strpl	r6, [r0, #-3445]	; 0xd75
    1558:	49774253 	ldmdbmi	r7!, {r0, r1, r4, r6, r9, lr}^
    155c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1560:	696c0073 	stmdbvs	ip!, {r0, r1, r4, r5, r6}^
    1564:	6f63656e 	svcvs	0x0063656e
    1568:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    156c:	72695600 	rsbvc	r5, r9, #0, 12
    1570:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1574:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1400 <__Stack_Size+0x1000>
    1578:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    157c:	6f4e5f74 	svcvs	0x004e5f74
    1580:	61746144 	cmnvs	r4, r4, asr #2
    1584:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1588:	45007075 	strmi	r7, [r0, #-117]	; 0x75
    158c:	4f50444e 	svcmi	0x0050444e
    1590:	5f544e49 	svcpl	0x00544e49
    1594:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    1598:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    159c:	73550054 	cmpvc	r5, #84	; 0x54
    15a0:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    15a4:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    15a8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    15ac:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    15b0:	00657275 	rsbeq	r7, r5, r5, ror r2
    15b4:	5f627355 	svcpl	0x00627355
    15b8:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    15bc:	00687467 	rsbeq	r7, r8, r7, ror #8
    15c0:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    15c4:	616d726f 	cmnvs	sp, pc, ror #4
    15c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15cc:	72745300 	rsbsvc	r5, r4, #0, 6
    15d0:	5f676e69 	svcpl	0x00676e69
    15d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    15d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    15dc:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
    15e0:	61727469 	cmnvs	r2, r9, ror #8
    15e4:	44006574 	strmi	r6, [r0], #-1396	; 0x574
    15e8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15ec:	61545f65 	cmpvs	r4, r5, ror #30
    15f0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    15f4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    15f8:	41785450 	cmnmi	r8, r0, asr r4
    15fc:	00726464 	rsbseq	r6, r2, r4, ror #8
    1600:	4345525f 	movtmi	r5, #21087	; 0x525f
    1604:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1608:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1610 <__Stack_Size+0x1210>
    160c:	00455059 	subeq	r5, r5, r9, asr r0
    1610:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    1614:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    1618:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    161c:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1620:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1624:	6144726f 	cmpvs	r4, pc, ror #4
    1628:	56006174 			; <UNDEFINED> instruction: 0x56006174
    162c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1630:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1634:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1638:	5f74726f 	svcpl	0x0074726f
    163c:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1640:	43656e69 	cmnmi	r5, #1680	; 0x690
    1644:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1648:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
    164c:	41544274 	cmpmi	r4, r4, ror r2
    1650:	00454c42 	subeq	r4, r5, r2, asr #24
    1654:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1658:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    165c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1660:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1664:	73550065 	cmpvc	r5, #101	; 0x65
    1668:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    166c:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1670:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1674:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1678:	00737365 	rsbseq	r7, r3, r5, ror #6
    167c:	77425355 	smlsldvc	r5, r2, r5, r3
    1680:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1684:	56007365 	strpl	r7, [r0], -r5, ror #6
    1688:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    168c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1690:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1694:	5f74726f 	svcpl	0x0074726f
    1698:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    169c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    16a0:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    16a4:	70697263 	rsbvc	r7, r9, r3, ror #4
    16a8:	00726f74 	rsbseq	r6, r2, r4, ror pc
    16ac:	61746f54 	cmnvs	r4, r4, asr pc
    16b0:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    16b4:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    16b8:	5600746e 	strpl	r7, [r0], -lr, ror #8
    16bc:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16c0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16c4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16c8:	5f74726f 	svcpl	0x0074726f
    16cc:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    16d0:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    16d4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16d8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16dc:	7a69535f 	bvc	1a56460 <__Stack_Size+0x1a56060>
    16e0:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    16e4:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    16e8:	61745378 	cmnvs	r4, r8, ror r3
    16ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    16f0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    16f4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    16f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16fc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1700:	6f697461 	svcvs	0x00697461
    1704:	7355006e 	cmpvc	r5, #110	; 0x6e
    1708:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    170c:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1710:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1714:	00656361 	rsbeq	r6, r5, r1, ror #6
    1718:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    171c:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    1720:	61757472 	cmnvs	r5, r2, ror r4
    1724:	6f435f6c 	svcvs	0x00435f6c
    1728:	6f505f6d 	svcvs	0x00505f6d
    172c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1730:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1734:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1738:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    173c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1740:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1744:	445f6563 	ldrbmi	r6, [pc], #-1379	; 174c <__Stack_Size+0x134c>
    1748:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    174c:	6f747069 	svcvs	0x00747069
    1750:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    1754:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1758:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    175c:	77425355 	smlsldvc	r5, r2, r5, r3
    1760:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1764:	00736874 	rsbseq	r6, r3, r4, ror r8
    1768:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    176c:	5f746e65 	svcpl	0x00746e65
    1770:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1774:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1778:	6f697461 	svcvs	0x00697461
    177c:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    1780:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1784:	4345525f 	movtmi	r5, #21087	; 0x525f
    1788:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    178c:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    1790:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1794:	56003065 	strpl	r3, [r0], -r5, rrx
    1798:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    179c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17a0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    17a4:	5f74726f 	svcpl	0x0074726f
    17a8:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    17ac:	43656e69 	cmnmi	r5, #1680	; 0x690
    17b0:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    17b4:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    17b8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    17bc:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    17c0:	66726574 			; <UNDEFINED> instruction: 0x66726574
    17c4:	00656361 	rsbeq	r6, r5, r1, ror #6
    17c8:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    17cc:	5345445f 	movtpl	r4, #21599	; 0x545f
    17d0:	50495243 	subpl	r5, r9, r3, asr #4
    17d4:	00524f54 	subseq	r4, r2, r4, asr pc
    17d8:	61746f54 	cmnvs	r4, r4, asr pc
    17dc:	6f435f6c 	svcvs	0x00435f6c
    17e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17e4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    17e8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    17ec:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    17f0:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    17f4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    17f8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    17fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1800:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1804:	6f697461 	svcvs	0x00697461
    1808:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    180c:	61757472 	cmnvs	r5, r2, ror r4
    1810:	6f435f6c 	svcvs	0x00435f6c
    1814:	6f505f6d 	svcvs	0x00505f6d
    1818:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    181c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1820:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    1824:	72754300 	rsbsvc	r4, r5, #0, 6
    1828:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    182c:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    1830:	616e7265 	cmnvs	lr, r5, ror #4
    1834:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    1838:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    183c:	455f0067 	ldrbmi	r0, [pc, #-103]	; 17dd <__Stack_Size+0x13dd>
    1840:	4f50444e 	svcmi	0x0050444e
    1844:	5f544e49 	svcpl	0x00544e49
    1848:	4f464e49 	svcmi	0x00464e49
    184c:	72695600 	rsbvc	r5, r9, #0, 12
    1850:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1854:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 16e0 <__Stack_Size+0x12e0>
    1858:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    185c:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1860:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1864:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1868:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    186c:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    1870:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    1874:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1878:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    187c:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    1880:	00657079 	rsbeq	r7, r5, r9, ror r0
    1884:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    1888:	00454349 	subeq	r4, r5, r9, asr #6
    188c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1890:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    1894:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1898:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    189c:	41465245 	cmpmi	r6, r5, asr #4
    18a0:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    18a4:	50494345 	subpl	r4, r9, r5, asr #6
    18a8:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    18ac:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    18b0:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    18b4:	73550061 	cmpvc	r5, #97	; 0x61
    18b8:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    18bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    18c0:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    18c4:	00657275 	rsbeq	r7, r5, r5, ror r2
    18c8:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    18cc:	5f6c6175 	svcpl	0x006c6175
    18d0:	5f6d6f43 	svcpl	0x006d6f43
    18d4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    18d8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    18dc:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    18e0:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    18e4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    18e8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    18ec:	42535500 	subsmi	r5, r3, #0, 10
    18f0:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    18f4:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    18f8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    18fc:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    1900:	61757472 	cmnvs	r5, r2, ror r4
    1904:	6f435f6c 	svcvs	0x00435f6c
    1908:	6f505f6d 	svcvs	0x00505f6d
    190c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1910:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1914:	754f5f73 	strbvc	r5, [pc, #-3955]	; 9a9 <__Stack_Size+0x5a9>
    1918:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    191c:	5f726165 	svcpl	0x00726165
    1920:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1924:	4f5f7375 	svcmi	0x005f7375
    1928:	56007475 			; <UNDEFINED> instruction: 0x56007475
    192c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1930:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1934:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1938:	5f74726f 	svcpl	0x0074726f
    193c:	5f746547 	svcpl	0x00746547
    1940:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1944:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1948:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    194c:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1950:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    1954:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1958:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    195c:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    1960:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1964:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1968:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    196c:	445f6769 	ldrbmi	r6, [pc], #-1897	; 1974 <__Stack_Size+0x1574>
    1970:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1974:	6f747069 	svcvs	0x00747069
    1978:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    197c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1980:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    1984:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1988:	73550065 	cmpvc	r5, #101	; 0x65
    198c:	4f775f62 	svcmi	0x00775f62
    1990:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    1994:	73550074 	cmpvc	r5, #116	; 0x74
    1998:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    199c:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    19a0:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    19a4:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    19a8:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    19ac:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    19b0:	61757472 	cmnvs	r5, r2, ror r4
    19b4:	6f435f6c 	svcvs	0x00435f6c
    19b8:	6f505f6d 	svcvs	0x00505f6d
    19bc:	445f7472 	ldrbmi	r7, [pc], #-1138	; 19c4 <__Stack_Size+0x15c4>
    19c0:	5f617461 	svcpl	0x00617461
    19c4:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    19c8:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    19cc:	61757472 	cmnvs	r5, r2, ror r4
    19d0:	6f435f6c 	svcvs	0x00435f6c
    19d4:	6f505f6d 	svcvs	0x00505f6d
    19d8:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    19dc:	6f437465 	svcvs	0x00437465
    19e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    19e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    19ec:	4f00726f 	svcmi	0x0000726f
    19f0:	52454854 	subpl	r4, r5, #84, 16	; 0x540000
    19f4:	4345525f 	movtmi	r5, #21087	; 0x525f
    19f8:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    19fc:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    1a00:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 13d7 <__Stack_Size+0xfd7>
    1a04:	69560038 	ldmdbvs	r6, {r3, r4, r5}^
    1a08:	61757472 	cmnvs	r5, r2, ror r4
    1a0c:	6f435f6c 	svcvs	0x00435f6c
    1a10:	6f505f6d 	svcvs	0x00505f6d
    1a14:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1a18:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a1c:	454e494c 	strbmi	r4, [lr, #-2380]	; 0x94c
    1a20:	444f435f 	strbmi	r4, [pc], #-863	; 1a28 <__Stack_Size+0x1628>
    1a24:	00474e49 	subeq	r4, r7, r9, asr #28
    1a28:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1a2c:	43785250 	cmnmi	r8, #80, 4
    1a30:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1a34:	776f5000 	strbvc	r5, [pc, -r0]!
    1a38:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1a3c:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006529f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
     588:	00079a08 	andeq	r9, r7, r8, lsl #20
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl}
     594:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d053 	andeq	sp, r6, r3, asr r0
     5c8:	0006d408 	andeq	sp, r6, r8, lsl #8
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     5d4:	00076408 	andeq	r6, r7, r8, lsl #8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl}
     5e0:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	c49f3000 	ldrgt	r3, [pc], #0	; 600 <__Stack_Size+0x200>
     5fc:	f8080007 			; <UNDEFINED> instruction: 0xf8080007
     600:	02080007 	andeq	r0, r8, #7
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	051e0800 	ldreq	r0, [lr, #-2048]	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	1e9f7f7b 	mrcne	15, 4, r7, cr15, cr11, {3}
     634:	be080005 	cdplt	0, 0, cr0, cr8, cr5, {0}
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d00000 	ldrbeq	r0, [r0]
     648:	05d30800 	ldrbeq	r0, [r3, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d30073 	ldrbeq	r0, [r3, #115]	; 0x73
     654:	05de0800 	ldrbeq	r0, [lr, #2048]	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005ca00 	andeq	ip, r5, r0, lsl #20
     668:	0005cc08 	andeq	ip, r5, r8, lsl #24
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl}
     678:	080005d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, sl}
     684:	080005de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	56000000 	strpl	r0, [r0], -r0
     694:	64080006 	strvs	r0, [r8], #-6
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	56000000 	strpl	r0, [r0], -r0
     6a8:	64080006 	strvs	r0, [r8], #-6
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	72000000 	andvc	r0, r0, #0
     6c0:	7808000a 	stmdavc	r8, {r1, r3}
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
     6cc:	8008000a 	andhi	r0, r8, sl
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0a869f1a 	beq	fe1a834c <SCS_BASE+0x1e19a34c>
     6e0:	0a940800 	beq	fe5026e8 <SCS_BASE+0x1e4f46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000a949f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     6f4:	000a9e08 	andeq	r9, sl, r8, lsl #28
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	96000000 	strls	r0, [r0], -r0
     70c:	9908000a 	stmdbls	r8, {r1, r3}
     710:	0208000a 	andeq	r0, r8, #10
     714:	00007500 	andeq	r7, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	e4000000 	str	r0, [r0], #-0
     720:	0208000b 	andeq	r0, r8, #11
     724:	0108000c 	tsteq	r8, ip
     728:	0c025000 	stceq	0, cr5, [r2], {-0}
     72c:	0cc80800 	stcleq	8, cr0, [r8], {0}
     730:	00010800 	andeq	r0, r1, r0, lsl #16
     734:	000cc856 	andeq	ip, ip, r6, asr r8
     738:	000ce808 	andeq	lr, ip, r8, lsl #16
     73c:	f3000408 	vshl.u8	d0, d8, d0
     740:	009f5001 	addseq	r5, pc, r1
     744:	00000000 	andeq	r0, r0, r0
     748:	e4000000 	str	r0, [r0], #-0
     74c:	0208000b 	andeq	r0, r8, #11
     750:	0108000c 	tsteq	r8, ip
     754:	0c025100 	stfeqs	f5, [r2], {-0}
     758:	0ce80800 	stcleq	8, cr0, [r8]
     75c:	00040800 	andeq	r0, r4, r0, lsl #16
     760:	9f5101f3 	svcls	0x005101f3
	...
     76c:	08000c00 	stmdaeq	r0, {sl, fp}
     770:	08000c02 	stmdaeq	r0, {r1, sl, fp}
     774:	9f300002 	svcls	0x00300002
     778:	08000c02 	stmdaeq	r0, {r1, sl, fp}
     77c:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
     780:	90550001 	subsls	r0, r5, r1
     784:	c008000c 	andgt	r0, r8, ip
     788:	0108000c 	tsteq	r8, ip
     78c:	00005500 	andeq	r5, r0, r0, lsl #10
     790:	00000000 	andeq	r0, r0, r0
     794:	0be40000 	bleq	ff90079c <SCS_BASE+0x1f8f279c>
     798:	0c000800 	stceq	8, cr0, [r0], {-0}
     79c:	00020800 	andeq	r0, r2, r0, lsl #16
     7a0:	0c009f30 	stceq	15, cr9, [r0], {48}	; 0x30
     7a4:	0cbc0800 	ldceq	8, cr0, [ip]
     7a8:	00010800 	andeq	r0, r1, r0, lsl #16
     7ac:	00000054 	andeq	r0, r0, r4, asr r0
     7b0:	00000000 	andeq	r0, r0, r0
     7b4:	000c3000 	andeq	r3, ip, r0
     7b8:	000c3d08 	andeq	r3, ip, r8, lsl #26
     7bc:	53000108 	movwpl	r0, #264	; 0x108
     7c0:	08000c3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, sl, fp}
     7c4:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
     7c8:	007d0002 	rsbseq	r0, sp, r2
	...
     7d4:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
     7d8:	08000e02 	stmdaeq	r0, {r1, r9, sl, fp}
     7dc:	02500001 	subseq	r0, r0, #1
     7e0:	0408000e 	streq	r0, [r8], #-14
     7e4:	0408000e 	streq	r0, [r8], #-14
     7e8:	5001f300 	andpl	pc, r1, r0, lsl #6
     7ec:	000e049f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
     7f0:	000e2c08 	andeq	r2, lr, r8, lsl #24
     7f4:	50000108 	andpl	r0, r0, r8, lsl #2
     7f8:	08000e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp}
     7fc:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     800:	01f30004 	mvnseq	r0, r4
     804:	00009f50 	andeq	r9, r0, r0, asr pc
     808:	00000000 	andeq	r0, r0, r0
     80c:	0dec0000 	stcleq	0, cr0, [ip]
     810:	0e000800 	cdpeq	8, 0, cr0, cr0, cr0, {0}
     814:	00020800 	andeq	r0, r2, r0, lsl #16
     818:	0e049f30 	mcreq	15, 0, r9, cr4, cr0, {1}
     81c:	0e1e0800 	cdpeq	8, 1, cr0, cr14, cr0, {0}
     820:	00020800 	andeq	r0, r2, r0, lsl #16
     824:	0e1e9f30 	mrceq	15, 0, r9, cr14, cr0, {1}
     828:	0e220800 	cdpeq	8, 2, cr0, cr2, cr0, {0}
     82c:	00010800 	andeq	r0, r1, r0, lsl #16
     830:	000e2253 	andeq	r2, lr, r3, asr r2
     834:	000e2408 	andeq	r2, lr, r8, lsl #8
     838:	30000208 	andcc	r0, r0, r8, lsl #4
     83c:	000e249f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
     840:	000e3108 	andeq	r3, lr, r8, lsl #2
     844:	53000108 	movwpl	r0, #264	; 0x108
	...
     850:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     854:	08000e5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, fp}
     858:	5a500001 	bpl	1400864 <__Stack_Size+0x1400464>
     85c:	6408000e 	strvs	r0, [r8], #-14
     860:	0408000e 	streq	r0, [r8], #-14
     864:	5001f300 	andpl	pc, r1, r0, lsl #6
     868:	000e649f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
     86c:	000e6608 	andeq	r6, lr, r8, lsl #12
     870:	50000108 	andpl	r0, r0, r8, lsl #2
     874:	08000e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp}
     878:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     87c:	01f30004 	mvnseq	r0, r4
     880:	00009f50 	andeq	r9, r0, r0, asr pc
     884:	00000000 	andeq	r0, r0, r0
     888:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
     88c:	0e740800 	cdpeq	8, 7, cr0, cr4, cr0, {0}
     890:	00010800 	andeq	r0, r1, r0, lsl #16
     894:	000e7450 	andeq	r7, lr, r0, asr r4
     898:	000e7808 	andeq	r7, lr, r8, lsl #16
     89c:	f3000408 	vshl.u8	d0, d8, d0
     8a0:	789f5001 	ldmvc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     8a4:	7a08000e 	bvc	2008e4 <__Stack_Size+0x2004e4>
     8a8:	0108000e 	tsteq	r8, lr
     8ac:	0e7a5000 	cdpeq	0, 7, cr5, cr10, cr0, {0}
     8b0:	0e7c0800 	cdpeq	8, 7, cr0, cr12, cr0, {0}
     8b4:	00040800 	andeq	r0, r4, r0, lsl #16
     8b8:	9f5001f3 	svcls	0x005001f3
	...
     8c4:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     8c8:	08000e8a 	stmdaeq	r0, {r1, r3, r7, r9, sl, fp}
     8cc:	8a500001 	bhi	14008d8 <__Stack_Size+0x14004d8>
     8d0:	9408000e 	strls	r0, [r8], #-14
     8d4:	0408000e 	streq	r0, [r8], #-14
     8d8:	5001f300 	andpl	pc, r1, r0, lsl #6
     8dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8e0:	00000000 	andeq	r0, r0, r0
     8e4:	000e9400 	andeq	r9, lr, r0, lsl #8
     8e8:	000eb208 	andeq	fp, lr, r8, lsl #4
     8ec:	50000108 	andpl	r0, r0, r8, lsl #2
     8f0:	08000eb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp}
     8f4:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     8f8:	01f30004 	mvnseq	r0, r4
     8fc:	00009f50 	andeq	r9, r0, r0, asr pc
     900:	00000000 	andeq	r0, r0, r0
     904:	0fc40000 	svceq	0x00c40000
     908:	0fc90800 	svceq	0x00c90800
     90c:	00010800 	andeq	r0, r1, r0, lsl #16
     910:	000fc950 	andeq	ip, pc, r0, asr r9	; <UNPREDICTABLE>
     914:	000fd008 	andeq	sp, pc, r8
     918:	f3000408 	vshl.u8	d0, d8, d0
     91c:	009f5001 	addseq	r5, pc, r1
     920:	00000000 	andeq	r0, r0, r0
     924:	d0000000 	andle	r0, r0, r0
     928:	d508000f 	strle	r0, [r8, #-15]
     92c:	0108000f 	tsteq	r8, pc
     930:	0fd55000 	svceq	0x00d55000
     934:	0fdc0800 	svceq	0x00dc0800
     938:	00040800 	andeq	r0, r4, r0, lsl #16
     93c:	9f5001f3 	svcls	0x005001f3
	...
     948:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
     94c:	08000fef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp}
     950:	ef500001 	svc	0x00500001
     954:	f008000f 			; <UNDEFINED> instruction: 0xf008000f
     958:	0408000f 	streq	r0, [r8], #-15
     95c:	5001f300 	andpl	pc, r1, r0, lsl #6
     960:	000ff09f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
     964:	000ff208 	andeq	pc, pc, r8, lsl #4
     968:	50000108 	andpl	r0, r0, r8, lsl #2
     96c:	08000ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp}
     970:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     974:	01f30004 	mvnseq	r0, r4
     978:	00009f50 	andeq	r9, r0, r0, asr pc
     97c:	00000000 	andeq	r0, r0, r0
     980:	0fe20000 	svceq	0x00e20000
     984:	0fef0800 	svceq	0x00ef0800
     988:	00010800 	andeq	r0, r1, r0, lsl #16
     98c:	000ff053 	andeq	pc, pc, r3, asr r0	; <UNPREDICTABLE>
     990:	000ffc08 	andeq	pc, pc, r8, lsl #24
     994:	53000108 	movwpl	r0, #264	; 0x108
	...
     9a0:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     9a4:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
     9a8:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     9ac:	24080010 	strcs	r0, [r8], #-16
     9b0:	01080010 	tsteq	r8, r0, lsl r0
     9b4:	00005000 	andeq	r5, r0, r0
     9b8:	00000000 	andeq	r0, r0, r0
     9bc:	0ffc0000 	svceq	0x00fc0000
     9c0:	10000800 	andne	r0, r0, r0, lsl #16
     9c4:	00020800 	andeq	r0, r2, r0, lsl #16
     9c8:	10009f30 	andne	r9, r0, r0, lsr pc
     9cc:	101e0800 	andsne	r0, lr, r0, lsl #16
     9d0:	00010800 	andeq	r0, r1, r0, lsl #16
     9d4:	00101e54 	andseq	r1, r0, r4, asr lr
     9d8:	00102008 	andseq	r2, r0, r8
     9dc:	74000308 	strvc	r0, [r0], #-776	; 0x308
     9e0:	10229f01 	eorne	r9, r2, r1, lsl #30
     9e4:	10240800 	eorne	r0, r4, r0, lsl #16
     9e8:	00010800 	andeq	r0, r1, r0, lsl #16
     9ec:	00000054 	andeq	r0, r0, r4, asr r0
     9f0:	00000000 	andeq	r0, r0, r0
     9f4:	00105c00 	andseq	r5, r0, r0, lsl #24
     9f8:	00106008 	andseq	r6, r0, r8
     9fc:	50000108 	andpl	r0, r0, r8, lsl #2
     a00:	08001060 	stmdaeq	r0, {r5, r6, ip}
     a04:	08001068 	stmdaeq	r0, {r3, r5, r6, ip}
     a08:	01f30004 	mvnseq	r0, r4
     a0c:	10689f50 	rsbne	r9, r8, r0, asr pc
     a10:	106a0800 	rsbne	r0, sl, r0, lsl #16
     a14:	00010800 	andeq	r0, r1, r0, lsl #16
     a18:	00106a50 	andseq	r6, r0, r0, asr sl
     a1c:	00107808 	andseq	r7, r0, r8, lsl #16
     a20:	f3000408 	vshl.u8	d0, d8, d0
     a24:	009f5001 	addseq	r5, pc, r1
     a28:	00000000 	andeq	r0, r0, r0
     a2c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     a30:	60080010 	andvs	r0, r8, r0, lsl r0
     a34:	01080010 	tsteq	r8, r0, lsl r0
     a38:	00005000 	andeq	r5, r0, r0
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	10a60000 	adcne	r0, r6, r0
     a44:	10ac0800 	adcne	r0, ip, r0, lsl #16
     a48:	00010800 	andeq	r0, r1, r0, lsl #16
     a4c:	0010ac50 	andseq	sl, r0, r0, asr ip
     a50:	0010ae08 	andseq	sl, r0, r8, lsl #28
     a54:	73000608 	movwvc	r0, #1544	; 0x608
     a58:	22007000 	andcs	r7, r0, #0
     a5c:	0010ae9f 	mulseq	r0, pc, lr	; <UNPREDICTABLE>
     a60:	0010b708 	andseq	fp, r0, r8, lsl #14
     a64:	50000108 	andpl	r0, r0, r8, lsl #2
     a68:	080010c6 	stmdaeq	r0, {r1, r2, r6, r7, ip}
     a6c:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
     a70:	00500001 	subseq	r0, r0, r1
     a74:	00000000 	andeq	r0, r0, r0
     a78:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     a7c:	be080010 	mcrlt	0, 0, r0, cr8, cr0, {0}
     a80:	01080010 	tsteq	r8, r0, lsl r0
     a84:	10be5400 	adcsne	r5, lr, r0, lsl #8
     a88:	10c50800 	sbcne	r0, r5, r0, lsl #16
     a8c:	00010800 	andeq	r0, r1, r0, lsl #16
     a90:	0010c650 	andseq	ip, r0, r0, asr r6
     a94:	0010c808 	andseq	ip, r0, r8, lsl #16
     a98:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
     aa4:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
     aa8:	080010b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, ip}
     aac:	c6530001 	ldrbgt	r0, [r3], -r1
     ab0:	d4080010 	strle	r0, [r8], #-16
     ab4:	01080010 	tsteq	r8, r0, lsl r0
     ab8:	00005300 	andeq	r5, r0, r0, lsl #6
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	10d40000 	sbcsne	r0, r4, r0
     ac4:	10de0800 	sbcsne	r0, lr, r0, lsl #16
     ac8:	00010800 	andeq	r0, r1, r0, lsl #16
     acc:	0010de50 	andseq	sp, r0, r0, asr lr
     ad0:	0010fe08 	andseq	pc, r0, r8, lsl #28
     ad4:	74000208 	strvc	r0, [r0], #-520	; 0x208
	...
     ae0:	00110000 	andseq	r0, r1, r0
     ae4:	00110e08 	andseq	r0, r1, r8, lsl #28
     ae8:	50000108 	andpl	r0, r0, r8, lsl #2
     aec:	0800110e 	stmdaeq	r0, {r1, r2, r3, r8, ip}
     af0:	08001118 	stmdaeq	r0, {r3, r4, r8, ip}
     af4:	01f30004 	mvnseq	r0, r4
     af8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b08:	00010000 	andeq	r0, r1, r0
     b0c:	00000050 	andeq	r0, r0, r0, asr r0
     b10:	00000000 	andeq	r0, r0, r0
     b14:	f3000400 	vshl.u8	d0, d0, d0
     b18:	009f5001 	addseq	r5, pc, r1
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     b24:	26080011 			; <UNDEFINED> instruction: 0x26080011
     b28:	01080011 	tsteq	r8, r1, lsl r0
     b2c:	11265000 	teqne	r6, r0
     b30:	11300800 	teqne	r0, r0, lsl #16
     b34:	00040800 	andeq	r0, r4, r0, lsl #16
     b38:	9f5001f3 	svcls	0x005001f3
	...
     b4c:	9f300002 	svcls	0x00300002
	...
     b58:	00700007 	rsbseq	r0, r0, r7
     b5c:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
     b60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     b70:	30000200 	andcc	r0, r0, r0, lsl #4
     b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b78:	00000000 	andeq	r0, r0, r0
     b7c:	70000800 	andvc	r0, r0, r0, lsl #16
     b80:	1a200800 	bne	802b88 <__Stack_Size+0x802788>
     b84:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b94:	01000000 	mrseq	r0, (UNDEF: 0)
     b98:	00005000 	andeq	r5, r0, r0
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	00040000 	andeq	r0, r4, r0
     ba4:	9f5001f3 	svcls	0x005001f3
	...
     bb0:	00500001 	subseq	r0, r0, r1
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	04000000 	streq	r0, [r0], #-0
     bbc:	5001f300 	andpl	pc, r1, r0, lsl #6
     bc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     bd0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bdc:	01f30004 	mvnseq	r0, r4
     be0:	00009f50 	andeq	r9, r0, r0, asr pc
     be4:	00000000 	andeq	r0, r0, r0
     be8:	00010000 	andeq	r0, r1, r0
     bec:	00000050 	andeq	r0, r0, r0, asr r0
     bf0:	00000000 	andeq	r0, r0, r0
     bf4:	f3000400 	vshl.u8	d0, d0, d0
     bf8:	009f5001 	addseq	r5, pc, r1
	...
     c08:	02000000 	andeq	r0, r0, #0
     c0c:	009f3000 	addseq	r3, pc, r0
     c10:	00000000 	andeq	r0, r0, r0
     c14:	01000000 	mrseq	r0, (UNDEF: 0)
     c18:	00005000 	andeq	r5, r0, r0
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	11640000 	cmnne	r4, r0
     c24:	11860800 	orrne	r0, r6, r0, lsl #16
     c28:	00020800 	andeq	r0, r2, r0, lsl #16
     c2c:	11869f34 	orrne	r9, r6, r4, lsr pc
     c30:	118c0800 	orrne	r0, ip, r0, lsl #16
     c34:	00010800 	andeq	r0, r1, r0, lsl #16
     c38:	00000050 	andeq	r0, r0, r0, asr r0
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	00118c00 	andseq	r8, r1, r0, lsl #24
     c44:	00119308 	andseq	r9, r1, r8, lsl #6
     c48:	50000108 	andpl	r0, r0, r8, lsl #2
     c4c:	08001193 	stmdaeq	r0, {r0, r1, r4, r7, r8, ip}
     c50:	080011c2 	stmdaeq	r0, {r1, r6, r7, r8, ip}
     c54:	00540001 	subseq	r0, r4, r1
     c58:	00000000 	andeq	r0, r0, r0
     c5c:	8c000000 	stchi	0, cr0, [r0], {-0}
     c60:	94080011 	strls	r0, [r8], #-17
     c64:	02080011 	andeq	r0, r8, #17
     c68:	949f3400 	ldrls	r3, [pc], #1024	; c70 <__Stack_Size+0x870>
     c6c:	af080011 	svcge	0x00080011
     c70:	01080011 	tsteq	r8, r1, lsl r0
     c74:	11b05000 	movsne	r5, r0
     c78:	11b60800 			; <UNDEFINED> instruction: 0x11b60800
     c7c:	00010800 	andeq	r0, r1, r0, lsl #16
     c80:	0011b850 	andseq	fp, r1, r0, asr r8
     c84:	0011c208 	andseq	ip, r1, r8, lsl #4
     c88:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     c94:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     c98:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
     c9c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     ca0:	00080011 	andeq	r0, r8, r1, lsl r0
     ca4:	01080012 	tsteq	r8, r2, lsl r0
     ca8:	12005500 	andne	r5, r0, #0, 10
     cac:	12040800 	andne	r0, r4, #0, 16
     cb0:	00040800 	andeq	r0, r4, r0, lsl #16
     cb4:	9f5001f3 	svcls	0x005001f3
	...
     cc0:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     cc4:	080011d0 	stmdaeq	r0, {r4, r6, r7, r8, ip}
     cc8:	9f340002 	svcls	0x00340002
     ccc:	080011d0 	stmdaeq	r0, {r4, r6, r7, r8, ip}
     cd0:	080011da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, ip}
     cd4:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
     cd8:	04080011 	streq	r0, [r8], #-17
     cdc:	01080012 	tsteq	r8, r2, lsl r0
     ce0:	00005000 	andeq	r5, r0, r0
	...
     cf0:	00020000 	andeq	r0, r2, r0
     cf4:	00009f34 	andeq	r9, r0, r4, lsr pc
     cf8:	00000000 	andeq	r0, r0, r0
     cfc:	00010000 	andeq	r0, r1, r0
     d00:	00000050 	andeq	r0, r0, r0, asr r0
     d04:	00000000 	andeq	r0, r0, r0
     d08:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d1c:	9f340002 	svcls	0x00340002
	...
     d28:	00500001 	subseq	r0, r0, r1
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	01000000 	mrseq	r0, (UNDEF: 0)
     d34:	00005000 	andeq	r5, r0, r0
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00010000 	andeq	r0, r1, r0
     d40:	00000050 	andeq	r0, r0, r0, asr r0
     d44:	00000000 	andeq	r0, r0, r0
     d48:	00120400 	andseq	r0, r2, r0, lsl #8
     d4c:	00120a08 	andseq	r0, r2, r8, lsl #20
     d50:	50000108 	andpl	r0, r0, r8, lsl #2
     d54:	0800120a 	stmdaeq	r0, {r1, r3, r9, ip}
     d58:	08001246 	stmdaeq	r0, {r1, r2, r6, r9, ip}
     d5c:	46560001 	ldrbmi	r0, [r6], -r1
     d60:	4c080012 	stcmi	0, cr0, [r8], {18}
     d64:	04080012 	streq	r0, [r8], #-18
     d68:	5001f300 	andpl	pc, r1, r0, lsl #6
     d6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d70:	00000000 	andeq	r0, r0, r0
     d74:	00120400 	andseq	r0, r2, r0, lsl #8
     d78:	00120f08 	andseq	r0, r2, r8, lsl #30
     d7c:	51000108 	tstpl	r0, r8, lsl #2
     d80:	0800120f 	stmdaeq	r0, {r0, r1, r2, r3, r9, ip}
     d84:	0800122e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip}
     d88:	2e550001 	cdpcs	0, 5, cr0, cr5, cr1, {0}
     d8c:	4c080012 	stcmi	0, cr0, [r8], {18}
     d90:	04080012 	streq	r0, [r8], #-18
     d94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	00120400 	andseq	r0, r2, r0, lsl #8
     da4:	00121008 	andseq	r1, r2, r8
     da8:	34000208 	strcc	r0, [r0], #-520	; 0x208
     dac:	0012109f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
     db0:	00121808 	andseq	r1, r2, r8, lsl #16
     db4:	50000108 	andpl	r0, r0, r8, lsl #2
     db8:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     dbc:	08001232 	stmdaeq	r0, {r1, r4, r5, r9, ip}
     dc0:	36500001 	ldrbcc	r0, [r0], -r1
     dc4:	4c080012 	stcmi	0, cr0, [r8], {18}
     dc8:	01080012 	tsteq	r8, r2, lsl r0
     dcc:	00005000 	andeq	r5, r0, r0
	...
     ddc:	00010000 	andeq	r0, r1, r0
     de0:	00000050 	andeq	r0, r0, r0, asr r0
     de4:	00000000 	andeq	r0, r0, r0
     de8:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     df4:	01f30004 	mvnseq	r0, r4
     df8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     e08:	00010000 	andeq	r0, r1, r0
     e0c:	00000051 	andeq	r0, r0, r1, asr r0
     e10:	00000000 	andeq	r0, r0, r0
     e14:	f3000400 	vshl.u8	d0, d0, d0
     e18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
     e28:	02000000 	andeq	r0, r0, #0
     e2c:	009f3400 	addseq	r3, pc, r0, lsl #8
     e30:	00000000 	andeq	r0, r0, r0
     e34:	01000000 	mrseq	r0, (UNDEF: 0)
     e38:	00005000 	andeq	r5, r0, r0
     e3c:	00000000 	andeq	r0, r0, r0
     e40:	00010000 	andeq	r0, r1, r0
     e44:	00000050 	andeq	r0, r0, r0, asr r0
	...
     e54:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e60:	00560001 	subseq	r0, r6, r1
     e64:	00000000 	andeq	r0, r0, r0
     e68:	04000000 	streq	r0, [r0], #-0
     e6c:	5001f300 	andpl	pc, r1, r0, lsl #6
     e70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e80:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     e8c:	01f30004 	mvnseq	r0, r4
     e90:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     ea0:	00020000 	andeq	r0, r2, r0
     ea4:	00009f34 	andeq	r9, r0, r4, lsr pc
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	00000050 	andeq	r0, r0, r0, asr r0
     eb4:	00000000 	andeq	r0, r0, r0
     eb8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     ecc:	00500001 	subseq	r0, r0, r1
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	04000000 	streq	r0, [r0], #-0
     ed8:	20007000 	andcs	r7, r0, r0
     edc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ee0:	00000000 	andeq	r0, r0, r0
     ee4:	74000400 	strvc	r0, [r0], #-1024	; 0x400
     ee8:	009f2000 	addseq	r2, pc, r0
     eec:	00000000 	andeq	r0, r0, r0
     ef0:	01000000 	mrseq	r0, (UNDEF: 0)
     ef4:	00005400 	andeq	r5, r0, r0, lsl #8
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	00050000 	andeq	r0, r5, r0
     f00:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     f04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     f14:	70000700 	andvc	r0, r0, r0, lsl #14
     f18:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     f1c:	00009f1a 	andeq	r9, r0, sl, lsl pc
     f20:	00000000 	andeq	r0, r0, r0
     f24:	00070000 	andeq	r0, r7, r0
     f28:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
     f2c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     f30:	00000000 	andeq	r0, r0, r0
     f34:	06000000 	streq	r0, [r0], -r0
     f38:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     f3c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     f40:	00000000 	andeq	r0, r0, r0
     f44:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     f48:	5001f300 	andpl	pc, r1, r0, lsl #6
     f4c:	1aff0820 	bne	fffc2fd4 <SCS_BASE+0x1ffb4fd4>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     f60:	70000a00 	andvc	r0, r0, r0, lsl #20
     f64:	000a2000 	andeq	r2, sl, r0
     f68:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
     f6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f70:	00000000 	andeq	r0, r0, r0
     f74:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     f78:	000a2000 	andeq	r2, sl, r0
     f7c:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
     f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f84:	00000000 	andeq	r0, r0, r0
     f88:	74000900 	strvc	r0, [r0], #-2304	; 0x900
     f8c:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
     f90:	9f25381a 	svcls	0x0025381a
	...
     f9c:	01f3000b 	mvnseq	r0, fp
     fa0:	000a2050 	andeq	r2, sl, r0, asr r0
     fa4:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
     fa8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     fb8:	70000b00 	andvc	r0, r0, r0, lsl #22
     fbc:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     fc0:	401a2440 	andsmi	r2, sl, r0, asr #8
     fc4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fc8:	00000000 	andeq	r0, r0, r0
     fcc:	000b0000 	andeq	r0, fp, r0
     fd0:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
     fd4:	1a2440ff 	bne	9113d8 <__Stack_Size+0x910fd8>
     fd8:	009f2540 	addseq	r2, pc, r0, asr #10
     fdc:	00000000 	andeq	r0, r0, r0
     fe0:	0a000000 	beq	fe8 <__Stack_Size+0xbe8>
     fe4:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     fe8:	1a2440ff 	bne	9113ec <__Stack_Size+0x910fec>
     fec:	009f2540 	addseq	r2, pc, r0, asr #10
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0c000000 	stceq	0, cr0, [r0], {-0}
     ff8:	5001f300 	andpl	pc, r1, r0, lsl #6
     ffc:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    1000:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1014:	70000600 	andvc	r0, r0, r0, lsl #12
    1018:	25482000 	strbcs	r2, [r8, #-0]
    101c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1020:	00000000 	andeq	r0, r0, r0
    1024:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    1028:	25482000 	strbcs	r2, [r8, #-0]
    102c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1030:	00000000 	andeq	r0, r0, r0
    1034:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    1038:	9f254800 	svcls	0x00254800
	...
    1044:	01f30007 	mvnseq	r0, r7
    1048:	25482050 	strbcs	r2, [r8, #-80]	; 0x50
    104c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    105c:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1060:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1064:	00000000 	andeq	r0, r0, r0
    1068:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1074:	00500001 	subseq	r0, r0, r1
    1078:	00000000 	andeq	r0, r0, r0
    107c:	01000000 	mrseq	r0, (UNDEF: 0)
    1080:	00005000 	andeq	r5, r0, r0
    1084:	00000000 	andeq	r0, r0, r0
    1088:	00010000 	andeq	r0, r1, r0
    108c:	00000050 	andeq	r0, r0, r0, asr r0
    1090:	00000000 	andeq	r0, r0, r0
    1094:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10a0:	00500001 	subseq	r0, r0, r1
	...
    10b0:	01000000 	mrseq	r0, (UNDEF: 0)
    10b4:	00005000 	andeq	r5, r0, r0
    10b8:	00000000 	andeq	r0, r0, r0
    10bc:	00040000 	andeq	r0, r4, r0
    10c0:	9f5001f3 	svcls	0x005001f3
	...
    10d4:	9f340002 	svcls	0x00340002
	...
    10e0:	00500001 	subseq	r0, r0, r1
    10e4:	00000000 	andeq	r0, r0, r0
    10e8:	01000000 	mrseq	r0, (UNDEF: 0)
    10ec:	00005000 	andeq	r5, r0, r0
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	00010000 	andeq	r0, r1, r0
    10f8:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1108:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1114:	01f30004 	mvnseq	r0, r4
    1118:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1128:	00010000 	andeq	r0, r1, r0
    112c:	00000051 	andeq	r0, r0, r1, asr r0
    1130:	00000000 	andeq	r0, r0, r0
    1134:	f3000400 	vshl.u8	d0, d0, d0
    1138:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1148:	01000000 	mrseq	r0, (UNDEF: 0)
    114c:	00005200 	andeq	r5, r0, r0, lsl #4
    1150:	00000000 	andeq	r0, r0, r0
    1154:	00040000 	andeq	r0, r4, r0
    1158:	9f5201f3 	svcls	0x005201f3
	...
    116c:	9f340002 	svcls	0x00340002
	...
    1178:	00500001 	subseq	r0, r0, r1
    117c:	00000000 	andeq	r0, r0, r0
    1180:	01000000 	mrseq	r0, (UNDEF: 0)
    1184:	00005000 	andeq	r5, r0, r0
	...
    1194:	00010000 	andeq	r0, r1, r0
    1198:	00000050 	andeq	r0, r0, r0, asr r0
    119c:	00000000 	andeq	r0, r0, r0
    11a0:	f3000400 	vshl.u8	d0, d0, d0
    11a4:	009f5001 	addseq	r5, pc, r1
	...
    11b4:	02000000 	andeq	r0, r0, #0
    11b8:	009f3000 	addseq	r3, pc, r0
    11bc:	00000000 	andeq	r0, r0, r0
    11c0:	0c000000 	stceq	0, cr0, [r0], {-0}
    11c4:	0a007000 	beq	1d1cc <__Stack_Size+0x1cdcc>
    11c8:	731affff 	tstvc	sl, #1020	; 0x3fc
    11cc:	2e301a00 	vaddcs.f32	s2, s0, s0
    11d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d4:	00000000 	andeq	r0, r0, r0
    11d8:	f3000d00 	vpadd.f32	d0, d0, d0
    11dc:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    11e0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    11e4:	9f2e301a 	svcls	0x002e301a
	...
    11f8:	00500001 	subseq	r0, r0, r1
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	04000000 	streq	r0, [r0], #-0
    1204:	5001f300 	andpl	pc, r1, r0, lsl #6
    1208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    120c:	00000000 	andeq	r0, r0, r0
    1210:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    121c:	01f30004 	mvnseq	r0, r4
    1220:	00009f50 	andeq	r9, r0, r0, asr pc
    1224:	00000000 	andeq	r0, r0, r0
    1228:	00010000 	andeq	r0, r1, r0
    122c:	00000050 	andeq	r0, r0, r0, asr r0
    1230:	00000000 	andeq	r0, r0, r0
    1234:	f3000400 	vshl.u8	d0, d0, d0
    1238:	009f5001 	addseq	r5, pc, r1
    123c:	00000000 	andeq	r0, r0, r0
    1240:	01000000 	mrseq	r0, (UNDEF: 0)
    1244:	00005000 	andeq	r5, r0, r0
    1248:	00000000 	andeq	r0, r0, r0
    124c:	00040000 	andeq	r0, r4, r0
    1250:	9f5001f3 	svcls	0x005001f3
	...
    125c:	00500001 	subseq	r0, r0, r1
    1260:	00000000 	andeq	r0, r0, r0
    1264:	04000000 	streq	r0, [r0], #-0
    1268:	5001f300 	andpl	pc, r1, r0, lsl #6
    126c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1270:	00000000 	andeq	r0, r0, r0
    1274:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1280:	01f30004 	mvnseq	r0, r4
    1284:	00009f50 	andeq	r9, r0, r0, asr pc
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00010000 	andeq	r0, r1, r0
    1290:	00000050 	andeq	r0, r0, r0, asr r0
    1294:	00000000 	andeq	r0, r0, r0
    1298:	f3000400 	vshl.u8	d0, d0, d0
    129c:	009f5001 	addseq	r5, pc, r1
    12a0:	00000000 	andeq	r0, r0, r0
    12a4:	01000000 	mrseq	r0, (UNDEF: 0)
    12a8:	00005000 	andeq	r5, r0, r0
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	12700000 	rsbsne	r0, r0, #0
    12b4:	128c0800 	addne	r0, ip, #0, 16
    12b8:	00010800 	andeq	r0, r1, r0, lsl #16
    12bc:	00128c51 	andseq	r8, r2, r1, asr ip
    12c0:	00130c08 	andseq	r0, r3, r8, lsl #24
    12c4:	f3000408 	vshl.u8	d0, d8, d0
    12c8:	009f5101 	addseq	r5, pc, r1, lsl #2
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	70000000 	andvc	r0, r0, r0
    12d4:	80080012 	andhi	r0, r8, r2, lsl r0
    12d8:	02080012 	andeq	r0, r8, #18
    12dc:	809f3000 	addshi	r3, pc, r0
    12e0:	84080012 	strhi	r0, [r8], #-18
    12e4:	06080012 			; <UNDEFINED> instruction: 0x06080012
    12e8:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    12ec:	849f1aff 	ldrhi	r1, [pc], #2815	; 12f4 <__Stack_Size+0xef4>
    12f0:	0c080012 	stceq	0, cr0, [r8], {18}
    12f4:	01080013 	tsteq	r8, r3, lsl r0
    12f8:	00005300 	andeq	r5, r0, r0, lsl #6
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	12700000 	rsbsne	r0, r0, #0
    1304:	128e0800 	addne	r0, lr, #0, 16
    1308:	00020800 	andeq	r0, r2, r0, lsl #16
    130c:	12969f30 	addsne	r9, r6, #48, 30	; 0xc0
    1310:	12c60800 	sbcne	r0, r6, #0, 16
    1314:	00010800 	andeq	r0, r1, r0, lsl #16
    1318:	0012da57 	andseq	sp, r2, r7, asr sl
    131c:	00130a08 	andseq	r0, r3, r8, lsl #20
    1320:	57000108 	strpl	r0, [r0, -r8, lsl #2]
	...
    132c:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
    1330:	0800128e 	stmdaeq	r0, {r1, r2, r3, r7, r9, ip}
    1334:	9f300002 	svcls	0x00300002
    1338:	0800128e 	stmdaeq	r0, {r1, r2, r3, r7, r9, ip}
    133c:	080012c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip}
    1340:	cc540001 	mrrcgt	0, 0, r0, r4, cr1
    1344:	ce080012 	mcrgt	0, 0, r0, cr8, cr2, {0}
    1348:	02080012 	andeq	r0, r8, #18
    134c:	ce9f3000 	cdpgt	0, 9, cr3, cr15, cr0, {0}
    1350:	0a080012 	beq	2013a0 <__Stack_Size+0x200fa0>
    1354:	01080013 	tsteq	r8, r3, lsl r0
    1358:	00005400 	andeq	r5, r0, r0, lsl #8
    135c:	00000000 	andeq	r0, r0, r0
    1360:	12700000 	rsbsne	r0, r0, #0
    1364:	128e0800 	addne	r0, lr, #0, 16
    1368:	00020800 	andeq	r0, r2, r0, lsl #16
    136c:	12929f30 	addsne	r9, r2, #48, 30	; 0xc0
    1370:	129a0800 	addsne	r0, sl, #0, 16
    1374:	00010800 	andeq	r0, r1, r0, lsl #16
    1378:	00129a56 	andseq	r9, r2, r6, asr sl
    137c:	00129e08 	andseq	r9, r2, r8, lsl #28
    1380:	74000508 	strvc	r0, [r0], #-1288	; 0x508
    1384:	9f243200 	svcls	0x00243200
    1388:	0800129e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, ip}
    138c:	080012be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip}
    1390:	d65e0001 	ldrble	r0, [lr], -r1
    1394:	de080012 	mcrle	0, 0, r0, cr8, cr2, {0}
    1398:	01080012 	tsteq	r8, r2, lsl r0
    139c:	12de5600 	sbcsne	r5, lr, #0, 12
    13a0:	12e20800 	rscne	r0, r2, #0, 16
    13a4:	00050800 	andeq	r0, r5, r0, lsl #16
    13a8:	24320074 	ldrtcs	r0, [r2], #-116	; 0x74
    13ac:	0012e29f 	mulseq	r2, pc, r2	; <UNPREDICTABLE>
    13b0:	00130208 	andseq	r0, r3, r8, lsl #4
    13b4:	5e000108 	adfpls	f0, f0, #0.0
	...
    13c0:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
    13c4:	0800128c 	stmdaeq	r0, {r2, r3, r7, r9, ip}
    13c8:	9f300002 	svcls	0x00300002
    13cc:	0800128c 	stmdaeq	r0, {r2, r3, r7, r9, ip}
    13d0:	080012c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip}
    13d4:	cc510001 	mrrcgt	0, 0, r0, r1, cr1
    13d8:	0a080012 	beq	201428 <__Stack_Size+0x201028>
    13dc:	01080013 	tsteq	r8, r3, lsl r0
    13e0:	00005100 	andeq	r5, r0, r0, lsl #2
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	12700000 	rsbsne	r0, r0, #0
    13ec:	128e0800 	addne	r0, lr, #0, 16
    13f0:	00020800 	andeq	r0, r2, r0, lsl #16
    13f4:	129e9f30 	addsne	r9, lr, #48, 30	; 0xc0
    13f8:	12a40800 	adcne	r0, r4, #0, 16
    13fc:	00050800 	andeq	r0, r5, r0, lsl #16
    1400:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1404:	0012a49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1408:	0012ae08 	andseq	sl, r2, r8, lsl #28
    140c:	56000108 	strpl	r0, [r0], -r8, lsl #2
    1410:	080012ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, ip}
    1414:	080012be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip}
    1418:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    141c:	e29f2400 	adds	r2, pc, #0, 8
    1420:	e8080012 	stmda	r8, {r1, r4}
    1424:	05080012 	streq	r0, [r8, #-18]
    1428:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    142c:	12e89f24 	rscne	r9, r8, #36, 30	; 0x90
    1430:	12f20800 	rscsne	r0, r2, #0, 16
    1434:	00010800 	andeq	r0, r1, r0, lsl #16
    1438:	0012f256 	andseq	pc, r2, r6, asr r2	; <UNPREDICTABLE>
    143c:	00130208 	andseq	r0, r3, r8, lsl #4
    1440:	3f000508 	svccc	0x00000508
    1444:	9f24007e 	svcls	0x0024007e
	...
    1450:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    1454:	08001314 	stmdaeq	r0, {r2, r4, r8, r9, ip}
    1458:	14500001 	ldrbne	r0, [r0], #-1
    145c:	18080013 	stmdane	r8, {r0, r1, r4}
    1460:	04080013 	streq	r0, [r8], #-19
    1464:	5001f300 	andpl	pc, r1, r0, lsl #6
    1468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    146c:	00000000 	andeq	r0, r0, r0
    1470:	00130c00 	andseq	r0, r3, r0, lsl #24
    1474:	00130e08 	andseq	r0, r3, r8, lsl #28
    1478:	30000208 	andcc	r0, r0, r8, lsl #4
    147c:	00130e9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    1480:	00131808 	andseq	r1, r3, r8, lsl #16
    1484:	71000c08 	tstvc	r0, r8, lsl #24
    1488:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    148c:	1a00731a 	bne	1e0fc <__Stack_Size+0x1dcfc>
    1490:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    14a0:	01000000 	mrseq	r0, (UNDEF: 0)
    14a4:	00005000 	andeq	r5, r0, r0
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	00040000 	andeq	r0, r4, r0
    14b0:	9f5001f3 	svcls	0x005001f3
	...
    14c4:	00500001 	subseq	r0, r0, r1
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	04000000 	streq	r0, [r0], #-0
    14d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    14d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14e4:	30000200 	andcc	r0, r0, r0, lsl #4
    14e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14ec:	00000000 	andeq	r0, r0, r0
    14f0:	71000c00 	tstvc	r0, r0, lsl #24
    14f4:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    14f8:	1a00731a 	bne	1e168 <__Stack_Size+0x1dd68>
    14fc:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    150c:	01000000 	mrseq	r0, (UNDEF: 0)
    1510:	00005000 	andeq	r5, r0, r0
    1514:	00000000 	andeq	r0, r0, r0
    1518:	00040000 	andeq	r0, r4, r0
    151c:	9f5001f3 	svcls	0x005001f3
	...
    1530:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
    1534:	00009f24 	andeq	r9, r0, r4, lsr #30
    1538:	00000000 	andeq	r0, r0, r0
    153c:	00010000 	andeq	r0, r1, r0
    1540:	00000053 	andeq	r0, r0, r3, asr r0
	...
    1550:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    155c:	01f30004 	mvnseq	r0, r4
    1560:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1570:	00010000 	andeq	r0, r1, r0
    1574:	00000051 	andeq	r0, r0, r1, asr r0
    1578:	00000000 	andeq	r0, r0, r0
    157c:	f3000400 	vshl.u8	d0, d0, d0
    1580:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1590:	02000000 	andeq	r0, r0, #0
    1594:	009f3000 	addseq	r3, pc, r0
    1598:	00000000 	andeq	r0, r0, r0
    159c:	0f000000 	svceq	0x00000000
    15a0:	0a007300 	beq	1e1a8 <__Stack_Size+0x1dda8>
    15a4:	701aff80 	andsvc	pc, sl, r0, lsl #31
    15a8:	1aff0800 	bne	fffc35b0 <SCS_BASE+0x1ffb55b0>
    15ac:	9f212434 	svcls	0x00212434
	...
    15b8:	00500001 	subseq	r0, r0, r1
    15bc:	00000000 	andeq	r0, r0, r0
    15c0:	20000000 	andcs	r0, r0, r0
    15c4:	62080013 	andvs	r0, r8, #19
    15c8:	01080013 	tsteq	r8, r3, lsl r0
    15cc:	13625000 	cmnne	r2, #0
    15d0:	13740800 	cmnne	r4, #0, 16
    15d4:	00040800 	andeq	r0, r4, r0, lsl #16
    15d8:	9f5001f3 	svcls	0x005001f3
	...
    15e4:	08001320 	stmdaeq	r0, {r5, r8, r9, ip}
    15e8:	08001330 	stmdaeq	r0, {r4, r5, r8, r9, ip}
    15ec:	9f300002 	svcls	0x00300002
    15f0:	08001330 	stmdaeq	r0, {r4, r5, r8, r9, ip}
    15f4:	08001366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, ip}
    15f8:	66520001 	ldrbvs	r0, [r2], -r1
    15fc:	74080013 	strvc	r0, [r8], #-19
    1600:	08080013 	stmdaeq	r8, {r0, r1, r4}
    1604:	5001f300 	andpl	pc, r1, r0, lsl #6
    1608:	1affff0a 	bne	1238 <__Stack_Size+0xe38>
    160c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1610:	00000000 	andeq	r0, r0, r0
    1614:	00132000 	andseq	r2, r3, r0
    1618:	00134208 	andseq	r4, r3, r8, lsl #4
    161c:	30000208 	andcc	r0, r0, r8, lsl #4
    1620:	0013429f 	mulseq	r3, pc, r2	; <UNPREDICTABLE>
    1624:	00135e08 	andseq	r5, r3, r8, lsl #28
    1628:	33000b08 	movwcc	r0, #2824	; 0xb08
    162c:	3f4e0070 	svccc	0x004e0070
    1630:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1634:	00009f24 	andeq	r9, r0, r4, lsr #30
    1638:	00000000 	andeq	r0, r0, r0
    163c:	13200000 	teqne	r0, #0
    1640:	132e0800 	teqne	lr, #0, 16
    1644:	00020800 	andeq	r0, r2, r0, lsl #16
    1648:	132e9f30 	teqne	lr, #48, 30	; 0xc0
    164c:	13740800 	cmnne	r4, #0, 16
    1650:	00010800 	andeq	r0, r1, r0, lsl #16
    1654:	00000053 	andeq	r0, r0, r3, asr r0
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00132000 	andseq	r2, r3, r0
    1660:	00132e08 	andseq	r2, r3, r8, lsl #28
    1664:	30000208 	andcc	r0, r0, r8, lsl #4
    1668:	00132e9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    166c:	00136208 	andseq	r6, r3, r8, lsl #4
    1670:	70000908 	andvc	r0, r0, r8, lsl #18
    1674:	243f4e00 	ldrtcs	r4, [pc], #-3584	; 167c <__Stack_Size+0x127c>
    1678:	9f25401a 	svcls	0x0025401a
    167c:	08001362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip}
    1680:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
    1684:	01f3000a 	mvnseq	r0, sl
    1688:	243f4e50 	ldrtcs	r4, [pc], #-3664	; 1690 <__Stack_Size+0x1290>
    168c:	9f25401a 	svcls	0x0025401a
	...
    16a0:	00500001 	subseq	r0, r0, r1
    16a4:	00000000 	andeq	r0, r0, r0
    16a8:	04000000 	streq	r0, [r0], #-0
    16ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    16b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    16c0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    16cc:	01f30004 	mvnseq	r0, r4
    16d0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    16e0:	00020000 	andeq	r0, r2, r0
    16e4:	00009f30 	andeq	r9, r0, r0, lsr pc
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00050000 	andeq	r0, r5, r0
    16f0:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    16f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	52000100 	andpl	r0, r0, #0, 2
	...
    1708:	733f0005 	teqvc	pc, #5
    170c:	009f2400 	addseq	r2, pc, r0, lsl #8
	...
    171c:	02000000 	andeq	r0, r0, #0
    1720:	009f3000 	addseq	r3, pc, r0
    1724:	00000000 	andeq	r0, r0, r0
    1728:	01000000 	mrseq	r0, (UNDEF: 0)
    172c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    173c:	00020000 	andeq	r0, r2, r0
    1740:	00009f30 	andeq	r9, r0, r0, lsr pc
    1744:	00000000 	andeq	r0, r0, r0
    1748:	00020000 	andeq	r0, r2, r0
    174c:	00009f31 	andeq	r9, r0, r1, lsr pc
    1750:	00000000 	andeq	r0, r0, r0
    1754:	00020000 	andeq	r0, r2, r0
    1758:	00009f32 	andeq	r9, r0, r2, lsr pc
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00020000 	andeq	r0, r2, r0
    1764:	00009f33 	andeq	r9, r0, r3, lsr pc
    1768:	00000000 	andeq	r0, r0, r0
    176c:	13740000 	cmnne	r4, #0
    1770:	13780800 	cmnne	r8, #0, 16
    1774:	00010800 	andeq	r0, r1, r0, lsl #16
    1778:	00137850 	andseq	r7, r3, r0, asr r8
    177c:	00138808 	andseq	r8, r3, r8, lsl #16
    1780:	f3000408 	vshl.u8	d0, d8, d0
    1784:	009f5001 	addseq	r5, pc, r1
    1788:	00000000 	andeq	r0, r0, r0
    178c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1790:	a0080013 	andge	r0, r8, r3, lsl r0
    1794:	02080013 	andeq	r0, r8, #19
    1798:	a09f3000 	addsge	r3, pc, r0
    179c:	a8080013 	stmdage	r8, {r0, r1, r4}
    17a0:	01080013 	tsteq	r8, r3, lsl r0
    17a4:	13a85400 			; <UNDEFINED> instruction: 0x13a85400
    17a8:	13be0800 			; <UNDEFINED> instruction: 0x13be0800
    17ac:	00010800 	andeq	r0, r1, r0, lsl #16
    17b0:	0013be51 	andseq	fp, r3, r1, asr lr
    17b4:	0013d008 	andseq	sp, r3, r8
    17b8:	52000108 	andpl	r0, r0, #8, 2
    17bc:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
    17c0:	080013d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, ip}
    17c4:	00720006 	rsbseq	r0, r2, r6
    17c8:	9f1a0071 	svcls	0x001a0071
    17cc:	080013d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, ip}
    17d0:	080013d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, ip}
    17d4:	ee520001 	cdp	0, 5, cr0, cr2, cr1, {0}
    17d8:	0c080013 	stceq	0, cr0, [r8], {19}
    17dc:	02080014 	andeq	r0, r8, #20
    17e0:	009f3000 	addseq	r3, pc, r0
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    17ec:	c2080013 	andgt	r0, r8, #19
    17f0:	02080013 	andeq	r0, r8, #19
    17f4:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    17f8:	d4080013 	strle	r0, [r8], #-19
    17fc:	01080013 	tsteq	r8, r3, lsl r0
    1800:	13d45400 	bicsne	r5, r4, #0, 8
    1804:	13dc0800 	bicsne	r0, ip, #0, 16
    1808:	00010800 	andeq	r0, r1, r0, lsl #16
    180c:	0013ee52 	andseq	lr, r3, r2, asr lr
    1810:	00140c08 	andseq	r0, r4, r8, lsl #24
    1814:	30000208 	andcc	r0, r0, r8, lsl #4
    1818:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    181c:	00000000 	andeq	r0, r0, r0
    1820:	00138800 	andseq	r8, r3, r0, lsl #16
    1824:	0013cc08 	andseq	ip, r3, r8, lsl #24
    1828:	30000208 	andcc	r0, r0, r8, lsl #4
    182c:	0013cc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    1830:	0013de08 	andseq	sp, r3, r8, lsl #28
    1834:	51000108 	tstpl	r0, r8, lsl #2
    1838:	080013de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, ip}
    183c:	080013ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip}
    1840:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1844:	9f240075 	svcls	0x00240075
    1848:	080013ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip}
    184c:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    1850:	9f300002 	svcls	0x00300002
	...
    185c:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
    1860:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
    1864:	9f300002 	svcls	0x00300002
    1868:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
    186c:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    1870:	74340005 	ldrtvc	r0, [r4], #-5
    1874:	a49f1c00 	ldrge	r1, [pc], #3072	; 187c <__Stack_Size+0x147c>
    1878:	a8080013 	stmdage	r8, {r0, r1, r4}
    187c:	01080013 	tsteq	r8, r3, lsl r0
    1880:	13a85100 			; <UNDEFINED> instruction: 0x13a85100
    1884:	13ae0800 			; <UNDEFINED> instruction: 0x13ae0800
    1888:	00050800 	andeq	r0, r5, r0, lsl #16
    188c:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1890:	0013ee9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    1894:	00140c08 	andseq	r0, r4, r8, lsl #24
    1898:	30000208 	andcc	r0, r0, r8, lsl #4
    189c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    18a0:	00000000 	andeq	r0, r0, r0
    18a4:	00138800 	andseq	r8, r3, r0, lsl #16
    18a8:	0013a008 	andseq	sl, r3, r8
    18ac:	3f000208 	svccc	0x00000208
    18b0:	0013a09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    18b4:	0013ac08 	andseq	sl, r3, r8, lsl #24
    18b8:	3f000508 	svccc	0x00000508
    18bc:	9f250074 	svcls	0x00250074
    18c0:	080013ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip}
    18c4:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
    18c8:	ee520001 	cdp	0, 5, cr0, cr2, cr1, {0}
    18cc:	0c080013 	stceq	0, cr0, [r8], {19}
    18d0:	02080014 	andeq	r0, r8, #20
    18d4:	009f3f00 	addseq	r3, pc, r0, lsl #30
	...
    18e4:	01000000 	mrseq	r0, (UNDEF: 0)
    18e8:	00005000 	andeq	r5, r0, r0
    18ec:	00000000 	andeq	r0, r0, r0
    18f0:	00040000 	andeq	r0, r4, r0
    18f4:	9f5001f3 	svcls	0x005001f3
	...
    1908:	00500001 	subseq	r0, r0, r1
    190c:	00000000 	andeq	r0, r0, r0
    1910:	04000000 	streq	r0, [r0], #-0
    1914:	5001f300 	andpl	pc, r1, r0, lsl #6
    1918:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1928:	30000200 	andcc	r0, r0, r0, lsl #4
    192c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1930:	00000000 	andeq	r0, r0, r0
    1934:	70000900 	andvc	r0, r0, r0, lsl #18
    1938:	1a007200 	bne	1e140 <__Stack_Size+0x1dd40>
    193c:	9f290072 	svcls	0x00290072
	...
    1950:	9f300002 	svcls	0x00300002
	...
    195c:	00520001 	subseq	r0, r2, r1
	...
    196c:	01000000 	mrseq	r0, (UNDEF: 0)
    1970:	00005000 	andeq	r5, r0, r0
    1974:	00000000 	andeq	r0, r0, r0
    1978:	00040000 	andeq	r0, r4, r0
    197c:	9f5001f3 	svcls	0x005001f3
	...
    1990:	00500001 	subseq	r0, r0, r1
    1994:	00000000 	andeq	r0, r0, r0
    1998:	04000000 	streq	r0, [r0], #-0
    199c:	5001f300 	andpl	pc, r1, r0, lsl #6
    19a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    19b0:	30000200 	andcc	r0, r0, r0, lsl #4
    19b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19b8:	00000000 	andeq	r0, r0, r0
    19bc:	70000900 	andvc	r0, r0, r0, lsl #18
    19c0:	1a007200 	bne	1e1c8 <__Stack_Size+0x1ddc8>
    19c4:	9f290072 	svcls	0x00290072
	...
    19d8:	9f300002 	svcls	0x00300002
	...
    19e4:	00520001 	subseq	r0, r2, r1
    19e8:	00000000 	andeq	r0, r0, r0
    19ec:	0c000000 	stceq	0, cr0, [r0], {-0}
    19f0:	18080014 	stmdane	r8, {r2, r4}
    19f4:	01080014 	tsteq	r8, r4, lsl r0
    19f8:	14185000 	ldrne	r5, [r8], #-0
    19fc:	14200800 	strtne	r0, [r0], #-2048	; 0x800
    1a00:	00040800 	andeq	r0, r4, r0, lsl #16
    1a04:	9f5001f3 	svcls	0x005001f3
	...
    1a10:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    1a14:	08001410 	stmdaeq	r0, {r4, sl, ip}
    1a18:	10510001 	subsne	r0, r1, r1
    1a1c:	20080014 	andcs	r0, r8, r4, lsl r0
    1a20:	04080014 	streq	r0, [r8], #-20
    1a24:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1a28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a38:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a44:	01f30004 	mvnseq	r0, r4
    1a48:	00009f50 	andeq	r9, r0, r0, asr pc
    1a4c:	00000000 	andeq	r0, r0, r0
    1a50:	00010000 	andeq	r0, r1, r0
    1a54:	00000050 	andeq	r0, r0, r0, asr r0
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	f3000400 	vshl.u8	d0, d0, d0
    1a60:	009f5001 	addseq	r5, pc, r1
	...
    1a70:	01000000 	mrseq	r0, (UNDEF: 0)
    1a74:	00005000 	andeq	r5, r0, r0
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	00040000 	andeq	r0, r4, r0
    1a80:	9f5001f3 	svcls	0x005001f3
	...
    1a94:	00510001 	subseq	r0, r1, r1
    1a98:	00000000 	andeq	r0, r0, r0
    1a9c:	04000000 	streq	r0, [r0], #-0
    1aa0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1aa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1ab8:	01f30004 	mvnseq	r0, r4
    1abc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1acc:	00020000 	andeq	r0, r2, r0
    1ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ad4:	00000000 	andeq	r0, r0, r0
    1ad8:	00010000 	andeq	r0, r1, r0
    1adc:	00000052 	andeq	r0, r0, r2, asr r0
    1ae0:	00000000 	andeq	r0, r0, r0
    1ae4:	31000500 	tstcc	r0, r0, lsl #10
    1ae8:	9f240070 	svcls	0x00240070
	...
    1af4:	00520001 	subseq	r0, r2, r1
    1af8:	00000000 	andeq	r0, r0, r0
    1afc:	05000000 	streq	r0, [r0, #-0]
    1b00:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1b04:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    1b14:	00010000 	andeq	r0, r1, r0
    1b18:	00000050 	andeq	r0, r0, r0, asr r0
    1b1c:	00000000 	andeq	r0, r0, r0
    1b20:	f3000400 	vshl.u8	d0, d0, d0
    1b24:	009f5001 	addseq	r5, pc, r1
	...
    1b34:	01000000 	mrseq	r0, (UNDEF: 0)
    1b38:	00005100 	andeq	r5, r0, r0, lsl #2
    1b3c:	00000000 	andeq	r0, r0, r0
    1b40:	00040000 	andeq	r0, r4, r0
    1b44:	9f5101f3 	svcls	0x005101f3
	...
    1b58:	00520001 	subseq	r0, r2, r1
    1b5c:	00000000 	andeq	r0, r0, r0
    1b60:	04000000 	streq	r0, [r0], #-0
    1b64:	5201f300 	andpl	pc, r1, #0, 6
    1b68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b78:	30000200 	andcc	r0, r0, r0, lsl #4
    1b7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b80:	00000000 	andeq	r0, r0, r0
    1b84:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1b88:	9f1c0073 	svcls	0x001c0073
	...
    1b94:	00540001 	subseq	r0, r4, r1
    1b98:	00000000 	andeq	r0, r0, r0
    1b9c:	05000000 	streq	r0, [r0, #-0]
    1ba0:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1ba4:	00009f1c 	andeq	r9, r0, ip, lsl pc
	...
    1bb4:	00030000 	andeq	r0, r3, r0
    1bb8:	009fff08 	addseq	pc, pc, r8, lsl #30
    1bbc:	00000000 	andeq	r0, r0, r0
    1bc0:	06000000 	streq	r0, [r0], -r0
    1bc4:	73ff0800 	mvnsvc	r0, #0, 16
    1bc8:	009f2500 	addseq	r2, pc, r0, lsl #10
    1bcc:	00000000 	andeq	r0, r0, r0
    1bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    1bd4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    1be4:	00020000 	andeq	r0, r2, r0
    1be8:	00009f30 	andeq	r9, r0, r0, lsr pc
    1bec:	00000000 	andeq	r0, r0, r0
    1bf0:	00060000 	andeq	r0, r6, r0
    1bf4:	0073ff08 	rsbseq	pc, r3, r8, lsl #30
    1bf8:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    1c08:	00020000 	andeq	r0, r2, r0
    1c0c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c10:	00000000 	andeq	r0, r0, r0
    1c14:	00010000 	andeq	r0, r1, r0
    1c18:	00000053 	andeq	r0, r0, r3, asr r0
    1c1c:	00000000 	andeq	r0, r0, r0
    1c20:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1c2c:	00710006 	rsbseq	r0, r1, r6
    1c30:	9f240073 	svcls	0x00240073
	...
    1c3c:	00510001 	subseq	r0, r1, r1
	...
    1c4c:	01000000 	mrseq	r0, (UNDEF: 0)
    1c50:	00005000 	andeq	r5, r0, r0
    1c54:	00000000 	andeq	r0, r0, r0
    1c58:	00040000 	andeq	r0, r4, r0
    1c5c:	9f5001f3 	svcls	0x005001f3
	...
    1c70:	9f300002 	svcls	0x00300002
	...
    1c7c:	00730009 	rsbseq	r0, r3, r9
    1c80:	731a0070 	tstvc	sl, #112	; 0x70
    1c84:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    1c94:	02000000 	andeq	r0, r0, #0
    1c98:	009f3000 	addseq	r3, pc, r0
    1c9c:	00000000 	andeq	r0, r0, r0
    1ca0:	06000000 	streq	r0, [r0], -r0
    1ca4:	70007300 	andvc	r7, r0, r0, lsl #6
    1ca8:	009f1a00 	addseq	r1, pc, r0, lsl #20
    1cac:	00000000 	andeq	r0, r0, r0
    1cb0:	01000000 	mrseq	r0, (UNDEF: 0)
    1cb4:	00005000 	andeq	r5, r0, r0
	...
    1cc4:	00070000 	andeq	r0, r7, r0
    1cc8:	253a0070 	ldrcs	r0, [sl, #-112]!	; 0x70
    1ccc:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cd0:	00000000 	andeq	r0, r0, r0
    1cd4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1cd8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	53000100 	movwpl	r0, #256	; 0x100
	...
    1cf4:	f3310009 	vhadd.u<illegal width 64>	d0, d1, d9
    1cf8:	f6095001 			; <UNDEFINED> instruction: 0xf6095001
    1cfc:	009f2424 	addseq	r2, pc, r4, lsr #8
	...
    1d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    1d10:	00005000 	andeq	r5, r0, r0
    1d14:	00000000 	andeq	r0, r0, r0
    1d18:	00040000 	andeq	r0, r4, r0
    1d1c:	9f5001f3 	svcls	0x005001f3
	...
    1d30:	00700005 	rsbseq	r0, r0, r5
    1d34:	009f1a4f 	addseq	r1, pc, pc, asr #20
    1d38:	00000000 	andeq	r0, r0, r0
    1d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    1d40:	00005000 	andeq	r5, r0, r0
	...
    1d50:	00010000 	andeq	r0, r1, r0
    1d54:	00000050 	andeq	r0, r0, r0, asr r0
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	f3000400 	vshl.u8	d0, d0, d0
    1d60:	009f5001 	addseq	r5, pc, r1
	...
    1d70:	05000000 	streq	r0, [r0, #-0]
    1d74:	4f007000 	svcmi	0x00007000
    1d78:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1d7c:	00000000 	andeq	r0, r0, r0
    1d80:	00010000 	andeq	r0, r1, r0
    1d84:	00000050 	andeq	r0, r0, r0, asr r0
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	70000300 	andvc	r0, r0, r0, lsl #6
    1d90:	00009f01 	andeq	r9, r0, r1, lsl #30
	...
    1da0:	00010000 	andeq	r0, r1, r0
    1da4:	00000050 	andeq	r0, r0, r0, asr r0
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	f3000400 	vshl.u8	d0, d0, d0
    1db0:	009f5001 	addseq	r5, pc, r1
	...
    1dc0:	02000000 	andeq	r0, r0, #0
    1dc4:	009f3000 	addseq	r3, pc, r0
    1dc8:	00000000 	andeq	r0, r0, r0
    1dcc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1dd0:	70007300 	andvc	r7, r0, r0, lsl #6
    1dd4:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    1dd8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1de8:	00020000 	andeq	r0, r2, r0
    1dec:	00009f30 	andeq	r9, r0, r0, lsr pc
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	00060000 	andeq	r0, r6, r0
    1df8:	00700073 	rsbseq	r0, r0, r3, ror r0
    1dfc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	00010000 	andeq	r0, r1, r0
    1e08:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1e18:	70000700 	andvc	r0, r0, r0, lsl #14
    1e1c:	3f253e00 	svccc	0x00253e00
    1e20:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e24:	00000000 	andeq	r0, r0, r0
    1e28:	00080000 	andeq	r0, r8, r0
    1e2c:	3e5001f3 	mrccc	1, 2, r0, cr0, cr3, {7}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	00530001 	subseq	r0, r3, r1
    1e40:	00000000 	andeq	r0, r0, r0
    1e44:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1e48:	01f33100 	mvnseq	r3, r0, lsl #2
    1e4c:	24f20950 	ldrbtcs	r0, [r2], #2384	; 0x950
    1e50:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    1e60:	00010000 	andeq	r0, r1, r0
    1e64:	00000050 	andeq	r0, r0, r0, asr r0
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	f3000400 	vshl.u8	d0, d0, d0
    1e70:	009f5001 	addseq	r5, pc, r1
    1e74:	00000000 	andeq	r0, r0, r0
    1e78:	01000000 	mrseq	r0, (UNDEF: 0)
    1e7c:	00005000 	andeq	r5, r0, r0
    1e80:	00000000 	andeq	r0, r0, r0
    1e84:	00040000 	andeq	r0, r4, r0
    1e88:	9f5001f3 	svcls	0x005001f3
	...
    1e94:	00500001 	subseq	r0, r0, r1
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	04000000 	streq	r0, [r0], #-0
    1ea0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ea4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1eb4:	30000200 	andcc	r0, r0, r0, lsl #4
    1eb8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ebc:	00000000 	andeq	r0, r0, r0
    1ec0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1ecc:	9f300002 	svcls	0x00300002
	...
    1ed8:	00500001 	subseq	r0, r0, r1
    1edc:	00000000 	andeq	r0, r0, r0
    1ee0:	02000000 	andeq	r0, r0, #0
    1ee4:	009f3000 	addseq	r3, pc, r0
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	01000000 	mrseq	r0, (UNDEF: 0)
    1ef0:	00005000 	andeq	r5, r0, r0
	...
    1f00:	00020000 	andeq	r0, r2, r0
    1f04:	00009f30 	andeq	r9, r0, r0, lsr pc
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	00010000 	andeq	r0, r1, r0
    1f10:	00000053 	andeq	r0, r0, r3, asr r0
    1f14:	00000000 	andeq	r0, r0, r0
    1f18:	70000800 	andvc	r0, r0, r0, lsl #16
    1f1c:	24f00900 	ldrbtcs	r0, [r0], #2304	; 0x900
    1f20:	009f2532 	addseq	r2, pc, r2, lsr r5	; <UNPREDICTABLE>
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f30:	3224f009 	eorcc	pc, r4, #9
    1f34:	00009f25 	andeq	r9, r0, r5, lsr #30
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00010000 	andeq	r0, r1, r0
    1f40:	00000053 	andeq	r0, r0, r3, asr r0
	...
    1f50:	30000200 	andcc	r0, r0, r0, lsl #4
    1f54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	70000700 	andvc	r0, r0, r0, lsl #14
    1f60:	33254400 	teqcc	r5, #0, 8
    1f64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	00080000 	andeq	r0, r8, r0
    1f70:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	00700007 	rsbseq	r0, r0, r7
    1f84:	1a332544 	bne	ccb49c <__Stack_Size+0xccb09c>
    1f88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	f3000800 	vsub.i8	d0, d0, d0
    1f94:	25445001 	strbcs	r5, [r4, #-1]
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	07000000 	streq	r0, [r0, -r0]
    1fa4:	44007000 	strmi	r7, [r0], #-0
    1fa8:	9f1a3325 	svcls	0x001a3325
	...
    1fb4:	01f30008 	mvnseq	r0, r8
    1fb8:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    1fcc:	00010000 	andeq	r0, r1, r0
    1fd0:	00000050 	andeq	r0, r0, r0, asr r0
    1fd4:	00000000 	andeq	r0, r0, r0
    1fd8:	f3000400 	vshl.u8	d0, d0, d0
    1fdc:	009f5001 	addseq	r5, pc, r1
	...
    1fec:	02000000 	andeq	r0, r0, #0
    1ff0:	009f3000 	addseq	r3, pc, r0
    1ff4:	00000000 	andeq	r0, r0, r0
    1ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    1ffc:	00005000 	andeq	r5, r0, r0
	...
    200c:	00070000 	andeq	r0, r7, r0
    2010:	25460070 	strbcs	r0, [r6, #-112]	; 0x70
    2014:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    2018:	00000000 	andeq	r0, r0, r0
    201c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2020:	5001f300 	andpl	pc, r1, r0, lsl #6
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2038:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2044:	01f30004 	mvnseq	r0, r4
    2048:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2058:	00020000 	andeq	r0, r2, r0
    205c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00010000 	andeq	r0, r1, r0
    2068:	00000053 	andeq	r0, r0, r3, asr r0
    206c:	00000000 	andeq	r0, r0, r0
    2070:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    207c:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
    2080:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
    2084:	b8500001 	ldmdalt	r0, {r0}^
    2088:	c0080014 	andgt	r0, r8, r4, lsl r0
    208c:	04080014 	streq	r0, [r8], #-20
    2090:	5001f300 	andpl	pc, r1, r0, lsl #6
    2094:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0014ac00 	andseq	sl, r4, r0, lsl #24
    20a0:	0014b608 	andseq	fp, r4, r8, lsl #12
    20a4:	51000108 	tstpl	r0, r8, lsl #2
    20a8:	080014b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, ip}
    20ac:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
    20b0:	01f30004 	mvnseq	r0, r4
    20b4:	00009f51 	andeq	r9, r0, r1, asr pc
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	14ac0000 	strtne	r0, [ip], #0
    20c0:	14b00800 	ldrtne	r0, [r0], #2048	; 0x800
    20c4:	00020800 	andeq	r0, r2, r0, lsl #16
    20c8:	14b09f30 	ldrtne	r9, [r0], #3888	; 0xf30
    20cc:	14b40800 	ldrtne	r0, [r4], #2048	; 0x800
    20d0:	00090800 	andeq	r0, r9, r0, lsl #16
    20d4:	ff110073 			; <UNDEFINED> instruction: 0xff110073
    20d8:	1a7e83ff 	bne	1fa30dc <__Stack_Size+0x1fa2cdc>
    20dc:	0014b49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    20e0:	0014b808 	andseq	fp, r4, r8, lsl #16
    20e4:	53000108 	movwpl	r0, #264	; 0x108
    20e8:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
    20ec:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
    20f0:	00500001 	subseq	r0, r0, r1
    20f4:	00000000 	andeq	r0, r0, r0
    20f8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    20fc:	d6080014 			; <UNDEFINED> instruction: 0xd6080014
    2100:	01080014 	tsteq	r8, r4, lsl r0
    2104:	14d65000 	ldrbne	r5, [r6], #0
    2108:	14e00800 	strbtne	r0, [r0], #2048	; 0x800
    210c:	00040800 	andeq	r0, r4, r0, lsl #16
    2110:	9f5001f3 	svcls	0x005001f3
	...
    211c:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
    2120:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
    2124:	9f300002 	svcls	0x00300002
    2128:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
    212c:	080014d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, ip}
    2130:	d6530001 	ldrble	r0, [r3], -r1
    2134:	e0080014 	and	r0, r8, r4, lsl r0
    2138:	01080014 	tsteq	r8, r4, lsl r0
    213c:	00005000 	andeq	r5, r0, r0
    2140:	00000000 	andeq	r0, r0, r0
    2144:	14f00000 	ldrbtne	r0, [r0], #0
    2148:	14fa0800 	ldrbtne	r0, [sl], #2048	; 0x800
    214c:	00010800 	andeq	r0, r1, r0, lsl #16
    2150:	0014fa50 	andseq	pc, r4, r0, asr sl	; <UNPREDICTABLE>
    2154:	00150408 	andseq	r0, r5, r8, lsl #8
    2158:	f3000408 	vshl.u8	d0, d8, d0
    215c:	009f5001 	addseq	r5, pc, r1
    2160:	00000000 	andeq	r0, r0, r0
    2164:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    2168:	f4080014 	vst4.8	{d0-d3}, [r8 :64], r4
    216c:	02080014 	andeq	r0, r8, #20
    2170:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    2174:	fa080014 	blx	2021cc <__Stack_Size+0x201dcc>
    2178:	01080014 	tsteq	r8, r4, lsl r0
    217c:	14fa5300 	ldrbtne	r5, [sl], #768	; 0x300
    2180:	15040800 	strne	r0, [r4, #-2048]	; 0x800
    2184:	00010800 	andeq	r0, r1, r0, lsl #16
    2188:	00000050 	andeq	r0, r0, r0, asr r0
    218c:	00000000 	andeq	r0, r0, r0
    2190:	00150400 	andseq	r0, r5, r0, lsl #8
    2194:	00150e08 	andseq	r0, r5, r8, lsl #28
    2198:	50000108 	andpl	r0, r0, r8, lsl #2
    219c:	0800150e 	stmdaeq	r0, {r1, r2, r3, r8, sl, ip}
    21a0:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    21a4:	01f30004 	mvnseq	r0, r4
    21a8:	00009f50 	andeq	r9, r0, r0, asr pc
    21ac:	00000000 	andeq	r0, r0, r0
    21b0:	15040000 	strne	r0, [r4, #-0]
    21b4:	15080800 	strne	r0, [r8, #-2048]	; 0x800
    21b8:	00020800 	andeq	r0, r2, r0, lsl #16
    21bc:	15089f30 	strne	r9, [r8, #-3888]	; 0xf30
    21c0:	150e0800 	strne	r0, [lr, #-2048]	; 0x800
    21c4:	00010800 	andeq	r0, r1, r0, lsl #16
    21c8:	00150e53 	andseq	r0, r5, r3, asr lr
    21cc:	00151808 	andseq	r1, r5, r8, lsl #16
    21d0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    21dc:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    21e0:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    21e4:	24500001 	ldrbcs	r0, [r0], #-1
    21e8:	2c080015 	stccs	0, cr0, [r8], {21}
    21ec:	04080015 	streq	r0, [r8], #-21
    21f0:	5001f300 	andpl	pc, r1, r0, lsl #6
    21f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    21f8:	00000000 	andeq	r0, r0, r0
    21fc:	00151800 	andseq	r1, r5, r0, lsl #16
    2200:	00151c08 	andseq	r1, r5, r8, lsl #24
    2204:	30000208 	andcc	r0, r0, r8, lsl #4
    2208:	00151c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    220c:	00152408 	andseq	r2, r5, r8, lsl #8
    2210:	53000108 	movwpl	r0, #264	; 0x108
    2214:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    2218:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    221c:	00500001 	subseq	r0, r0, r1
	...
    222c:	01000000 	mrseq	r0, (UNDEF: 0)
    2230:	00005000 	andeq	r5, r0, r0
    2234:	00000000 	andeq	r0, r0, r0
    2238:	00040000 	andeq	r0, r4, r0
    223c:	9f5001f3 	svcls	0x005001f3
	...
    2248:	00500001 	subseq	r0, r0, r1
    224c:	00000000 	andeq	r0, r0, r0
    2250:	04000000 	streq	r0, [r0], #-0
    2254:	5001f300 	andpl	pc, r1, r0, lsl #6
    2258:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2268:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2274:	01f30004 	mvnseq	r0, r4
    2278:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2288:	00020000 	andeq	r0, r2, r0
    228c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2290:	00000000 	andeq	r0, r0, r0
    2294:	00010000 	andeq	r0, r1, r0
    2298:	00000053 	andeq	r0, r0, r3, asr r0
    229c:	00000000 	andeq	r0, r0, r0
    22a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    22b4:	00500001 	subseq	r0, r0, r1
    22b8:	00000000 	andeq	r0, r0, r0
    22bc:	04000000 	streq	r0, [r0], #-0
    22c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    22c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    22c8:	00000000 	andeq	r0, r0, r0
    22cc:	00153800 	andseq	r3, r5, r0, lsl #16
    22d0:	00153e08 	andseq	r3, r5, r8, lsl #28
    22d4:	30000208 	andcc	r0, r0, r8, lsl #4
    22d8:	00153e9f 	mulseq	r5, pc, lr	; <UNPREDICTABLE>
    22dc:	00154208 	andseq	r4, r5, r8, lsl #4
    22e0:	73000508 	movwvc	r0, #1288	; 0x508
    22e4:	9f1a3c00 	svcls	0x001a3c00
    22e8:	08001542 	stmdaeq	r0, {r1, r6, r8, sl, ip}
    22ec:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    22f0:	4e530001 	cdpmi	0, 5, cr0, cr3, cr1, {0}
    22f4:	50080015 	andpl	r0, r8, r5, lsl r0
    22f8:	01080015 	tsteq	r8, r5, lsl r0
    22fc:	15705300 	ldrbne	r5, [r0, #-768]!	; 0x300
    2300:	15760800 	ldrbne	r0, [r6, #-2048]!	; 0x800
    2304:	00080800 	andeq	r0, r8, r0, lsl #16
    2308:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    230c:	9f25341a 	svcls	0x0025341a
    2310:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
    2314:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    2318:	00740009 	rsbseq	r0, r4, r9
    231c:	1a07000a 	bne	1c234c <__Stack_Size+0x1c1f4c>
    2320:	8e9f2538 	mrchi	5, 4, r2, cr15, cr8, {1}
    2324:	92080015 	andls	r0, r8, #21
    2328:	09080015 	stmdbeq	r8, {r0, r2, r4}
    232c:	0a007400 	beq	1f334 <__Stack_Size+0x1ef34>
    2330:	3b1a3800 	blcc	690338 <__Stack_Size+0x68ff38>
    2334:	159a9f25 	ldrne	r9, [sl, #3877]	; 0xf25
    2338:	159e0800 	ldrne	r0, [lr, #2048]	; 0x800
    233c:	00090800 	andeq	r0, r9, r0, lsl #16
    2340:	000a0072 	andeq	r0, sl, r2, ror r0
    2344:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    2348:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    234c:	00000000 	andeq	r0, r0, r0
    2350:	00153800 	andseq	r3, r5, r0, lsl #16
    2354:	00155008 	andseq	r5, r5, r8
    2358:	30000208 	andcc	r0, r0, r8, lsl #4
    235c:	0015509f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2360:	00155608 	andseq	r5, r5, r8, lsl #12
    2364:	73000708 	movwvc	r0, #1800	; 0x708
    2368:	24414e00 	strbcs	r4, [r1], #-3584	; 0xe00
    236c:	155c9f1a 	ldrbne	r9, [ip, #-3866]	; 0xf1a
    2370:	156c0800 	strbne	r0, [ip, #-2048]!	; 0x800
    2374:	00010800 	andeq	r0, r1, r0, lsl #16
    2378:	00000053 	andeq	r0, r0, r3, asr r0
    237c:	00000000 	andeq	r0, r0, r0
    2380:	00153800 	andseq	r3, r5, r0, lsl #16
    2384:	00155c08 	andseq	r5, r5, r8, lsl #24
    2388:	30000208 	andcc	r0, r0, r8, lsl #4
    238c:	00155c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    2390:	00156008 	andseq	r6, r5, r8
    2394:	71000708 	tstvc	r0, r8, lsl #14
    2398:	243c4000 	ldrtcs	r4, [ip], #-0
    239c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    23a0:	00000000 	andeq	r0, r0, r0
    23a4:	15380000 	ldrne	r0, [r8, #-0]!
    23a8:	15700800 	ldrbne	r0, [r0, #-2048]!	; 0x800
    23ac:	00020800 	andeq	r0, r2, r0, lsl #16
    23b0:	15709f30 	ldrbne	r9, [r0, #-3888]!	; 0xf30
    23b4:	15760800 	ldrbne	r0, [r6, #-2048]!	; 0x800
    23b8:	00130800 	andseq	r0, r3, r0, lsl #16
    23bc:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    23c0:	0325341a 	teqeq	r5, #436207616	; 0x1a000000
    23c4:	080026fb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp}
    23c8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23cc:	809f1aff 			; <UNDEFINED> instruction: 0x809f1aff
    23d0:	84080015 	strhi	r0, [r8], #-21
    23d4:	14080015 	strne	r0, [r8], #-21
    23d8:	0a007400 	beq	1f3e0 <__Stack_Size+0x1efe0>
    23dc:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    23e0:	26fb0325 	ldrbtcs	r0, [fp], r5, lsr #6
    23e4:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23e8:	1aff0801 	bne	fffc43f4 <SCS_BASE+0x1ffb63f4>
    23ec:	00158e9f 	mulseq	r5, pc, lr	; <UNPREDICTABLE>
    23f0:	00159208 	andseq	r9, r5, r8, lsl #4
    23f4:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23f8:	38000a00 	stmdacc	r0, {r9, fp}
    23fc:	03253b1a 	teqeq	r5, #26624	; 0x6800
    2400:	080026fb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp}
    2404:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2408:	9a9f1aff 	bls	fe7c900c <SCS_BASE+0x1e7bb00c>
    240c:	9e080015 	mcrls	0, 0, r0, cr8, cr5, {0}
    2410:	14080015 	strne	r0, [r8], #-21
    2414:	0a007200 	beq	1ec1c <__Stack_Size+0x1e81c>
    2418:	3e1ac000 	cdpcc	0, 1, cr12, cr10, cr0, {0}
    241c:	270b0325 	strcs	r0, [fp, -r5, lsr #6]
    2420:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2424:	1aff0801 	bne	fffc4430 <SCS_BASE+0x1ffb6430>
    2428:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2438:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2444:	01f30004 	mvnseq	r0, r4
    2448:	00009f50 	andeq	r9, r0, r0, asr pc
    244c:	00000000 	andeq	r0, r0, r0
    2450:	00010000 	andeq	r0, r1, r0
    2454:	00000050 	andeq	r0, r0, r0, asr r0
    2458:	00000000 	andeq	r0, r0, r0
    245c:	f3000400 	vshl.u8	d0, d0, d0
    2460:	009f5001 	addseq	r5, pc, r1
    2464:	00000000 	andeq	r0, r0, r0
    2468:	bc000000 	stclt	0, cr0, [r0], {-0}
    246c:	c4080015 	strgt	r0, [r8], #-21
    2470:	01080015 	tsteq	r8, r5, lsl r0
    2474:	15c45000 	strbne	r5, [r4]
    2478:	15c60800 	strbne	r0, [r6, #2048]	; 0x800
    247c:	00040800 	andeq	r0, r4, r0, lsl #16
    2480:	9f5001f3 	svcls	0x005001f3
    2484:	080015c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, sl, ip}
    2488:	080015ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, ip}
    248c:	ca500001 	bgt	1402498 <__Stack_Size+0x1402098>
    2490:	d4080015 	strle	r0, [r8], #-21
    2494:	04080015 	streq	r0, [r8], #-21
    2498:	5001f300 	andpl	pc, r1, r0, lsl #6
    249c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24a0:	00000000 	andeq	r0, r0, r0
    24a4:	0015d400 	andseq	sp, r5, r0, lsl #8
    24a8:	0015dc08 	andseq	sp, r5, r8, lsl #24
    24ac:	50000108 	andpl	r0, r0, r8, lsl #2
    24b0:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
    24b4:	080015de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, sl, ip}
    24b8:	01f30004 	mvnseq	r0, r4
    24bc:	15de9f50 	ldrbne	r9, [lr, #3920]	; 0xf50
    24c0:	15e20800 	strbne	r0, [r2, #2048]!	; 0x800
    24c4:	00010800 	andeq	r0, r1, r0, lsl #16
    24c8:	0015e250 	andseq	lr, r5, r0, asr r2
    24cc:	0015ec08 	andseq	lr, r5, r8, lsl #24
    24d0:	f3000408 	vshl.u8	d0, d8, d0
    24d4:	009f5001 	addseq	r5, pc, r1
    24d8:	00000000 	andeq	r0, r0, r0
    24dc:	ec000000 	stc	0, cr0, [r0], {-0}
    24e0:	f4080015 	vst4.8	{d0-d3}, [r8 :64], r5
    24e4:	01080015 	tsteq	r8, r5, lsl r0
    24e8:	15f45000 	ldrbne	r5, [r4, #0]!
    24ec:	15f60800 	ldrbne	r0, [r6, #2048]!	; 0x800
    24f0:	00040800 	andeq	r0, r4, r0, lsl #16
    24f4:	9f5001f3 	svcls	0x005001f3
    24f8:	080015f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, ip}
    24fc:	080015fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, ip}
    2500:	fa500001 	blx	140250c <__Stack_Size+0x140210c>
    2504:	04080015 	streq	r0, [r8], #-21
    2508:	04080016 	streq	r0, [r8], #-22
    250c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2514:	00000000 	andeq	r0, r0, r0
    2518:	00160400 	andseq	r0, r6, r0, lsl #8
    251c:	00160c08 	andseq	r0, r6, r8, lsl #24
    2520:	50000108 	andpl	r0, r0, r8, lsl #2
    2524:	0800160c 	stmdaeq	r0, {r2, r3, r9, sl, ip}
    2528:	0800160e 	stmdaeq	r0, {r1, r2, r3, r9, sl, ip}
    252c:	01f30004 	mvnseq	r0, r4
    2530:	160e9f50 			; <UNDEFINED> instruction: 0x160e9f50
    2534:	16120800 	ldrne	r0, [r2], -r0, lsl #16
    2538:	00010800 	andeq	r0, r1, r0, lsl #16
    253c:	00161250 	andseq	r1, r6, r0, asr r2
    2540:	00161c08 	andseq	r1, r6, r8, lsl #24
    2544:	f3000408 	vshl.u8	d0, d8, d0
    2548:	009f5001 	addseq	r5, pc, r1
    254c:	00000000 	andeq	r0, r0, r0
    2550:	1c000000 	stcne	0, cr0, [r0], {-0}
    2554:	34080016 	strcc	r0, [r8], #-22
    2558:	01080016 	tsteq	r8, r6, lsl r0
    255c:	16345000 	ldrtne	r5, [r4], -r0
    2560:	16440800 	strbne	r0, [r4], -r0, lsl #16
    2564:	00040800 	andeq	r0, r4, r0, lsl #16
    2568:	9f5001f3 	svcls	0x005001f3
	...
    2574:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    2578:	0800161e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip}
    257c:	9f300002 	svcls	0x00300002
    2580:	0800161e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip}
    2584:	08001630 	stmdaeq	r0, {r4, r5, r9, sl, ip}
    2588:	00720006 	rsbseq	r0, r2, r6
    258c:	9f1aff08 	svcls	0x001aff08
    2590:	08001630 	stmdaeq	r0, {r4, r5, r9, sl, ip}
    2594:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    2598:	00700008 	rsbseq	r0, r0, r8
    259c:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    25a0:	16349f1a 	shadd16ne	r9, r4, sl
    25a4:	16440800 	strbne	r0, [r4], -r0, lsl #16
    25a8:	00090800 	andeq	r0, r9, r0, lsl #16
    25ac:	4f5001f3 	svcmi	0x005001f3
    25b0:	1aff081a 	bne	fffc4620 <SCS_BASE+0x1ffb6620>
    25b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25b8:	00000000 	andeq	r0, r0, r0
    25bc:	00161c00 	andseq	r1, r6, r0, lsl #24
    25c0:	00162608 	andseq	r2, r6, r8, lsl #12
    25c4:	30000208 	andcc	r0, r0, r8, lsl #4
    25c8:	0016269f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    25cc:	00162808 	andseq	r2, r6, r8, lsl #16
    25d0:	53000108 	movwpl	r0, #264	; 0x108
    25d4:	08001628 	stmdaeq	r0, {r3, r5, r9, sl, ip}
    25d8:	0800162e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, ip}
    25dc:	9f300002 	svcls	0x00300002
    25e0:	0800162e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, ip}
    25e4:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    25e8:	00530001 	subseq	r0, r3, r1
    25ec:	00000000 	andeq	r0, r0, r0
    25f0:	1c000000 	stcne	0, cr0, [r0], {-0}
    25f4:	30080016 	andcc	r0, r8, r6, lsl r0
    25f8:	02080016 	andeq	r0, r8, #22
    25fc:	309f3000 	addscc	r3, pc, r0
    2600:	34080016 	strcc	r0, [r8], #-22
    2604:	0d080016 	stceq	0, cr0, [r8, #-88]	; 0xffffffa8
    2608:	70007300 	andvc	r7, r0, r0, lsl #6
    260c:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    2610:	31251aff 	strdcc	r1, [r5, -pc]!
    2614:	16349f1a 	shadd16ne	r9, r4, sl
    2618:	16440800 	strbne	r0, [r4], -r0, lsl #16
    261c:	000e0800 	andeq	r0, lr, r0, lsl #16
    2620:	01f30073 	mvnseq	r0, r3, ror r0
    2624:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    2628:	31251aff 	strdcc	r1, [r5, -pc]!
    262c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2630:	00000000 	andeq	r0, r0, r0
    2634:	164a0000 	strbne	r0, [sl], -r0
    2638:	16660800 	strbtne	r0, [r6], -r0, lsl #16
    263c:	00020800 	andeq	r0, r2, r0, lsl #16
    2640:	16669f30 	uqasxne	r9, r6, r0
    2644:	16680800 	strbtne	r0, [r8], -r0, lsl #16
    2648:	00070800 	andeq	r0, r7, r0, lsl #16
    264c:	24480070 	strbcs	r0, [r8], #-112	; 0x70
    2650:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    2654:	00000000 	andeq	r0, r0, r0
    2658:	50000000 	andpl	r0, r0, r0
    265c:	62080016 	andvs	r0, r8, #22
    2660:	01080016 	tsteq	r8, r6, lsl r0
    2664:	00005000 	andeq	r5, r0, r0
	...
    2674:	00010000 	andeq	r0, r1, r0
    2678:	00000050 	andeq	r0, r0, r0, asr r0
    267c:	00000000 	andeq	r0, r0, r0
    2680:	f3000400 	vshl.u8	d0, d0, d0
    2684:	009f5001 	addseq	r5, pc, r1
	...
    2694:	02000000 	andeq	r0, r0, #0
    2698:	009f3000 	addseq	r3, pc, r0
    269c:	00000000 	andeq	r0, r0, r0
    26a0:	0b000000 	bleq	26a8 <__Stack_Size+0x22a8>
    26a4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    26a8:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26ac:	9f2e301a 	svcls	0x002e301a
	...
    26b8:	01f3000c 	mvnseq	r0, ip
    26bc:	1aff0850 	bne	fffc4804 <SCS_BASE+0x1ffb6804>
    26c0:	301a0073 	andscc	r0, sl, r3, ror r0
    26c4:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    26d4:	00010000 	andeq	r0, r1, r0
    26d8:	00000051 	andeq	r0, r0, r1, asr r0
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	f3000400 	vshl.u8	d0, d0, d0
    26e4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    26f4:	01000000 	mrseq	r0, (UNDEF: 0)
    26f8:	00005200 	andeq	r5, r0, r0, lsl #4
    26fc:	00000000 	andeq	r0, r0, r0
    2700:	00040000 	andeq	r0, r4, r0
    2704:	9f5201f3 	svcls	0x005201f3
	...
    2718:	00530001 	subseq	r0, r3, r1
    271c:	00000000 	andeq	r0, r0, r0
    2720:	04000000 	streq	r0, [r0], #-0
    2724:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2738:	30000200 	andcc	r0, r0, r0, lsl #4
    273c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2740:	00000000 	andeq	r0, r0, r0
    2744:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2750:	00740007 	rsbseq	r0, r4, r7
    2754:	1aff0c0b 	bne	fffc5788 <SCS_BASE+0x1ffb7788>
    2758:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    275c:	00000000 	andeq	r0, r0, r0
    2760:	52000100 	andpl	r0, r0, #0, 2
	...
    2774:	9f300002 	svcls	0x00300002
	...
    2780:	00550001 	subseq	r0, r5, r1
    2784:	00000000 	andeq	r0, r0, r0
    2788:	01000000 	mrseq	r0, (UNDEF: 0)
    278c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    279c:	00010000 	andeq	r0, r1, r0
    27a0:	00000051 	andeq	r0, r0, r1, asr r0
    27a4:	00000000 	andeq	r0, r0, r0
    27a8:	f3000400 	vshl.u8	d0, d0, d0
    27ac:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    27bc:	01000000 	mrseq	r0, (UNDEF: 0)
    27c0:	00005200 	andeq	r5, r0, r0, lsl #4
    27c4:	00000000 	andeq	r0, r0, r0
    27c8:	00040000 	andeq	r0, r4, r0
    27cc:	9f5201f3 	svcls	0x005201f3
	...
    27e0:	00530001 	subseq	r0, r3, r1
    27e4:	00000000 	andeq	r0, r0, r0
    27e8:	04000000 	streq	r0, [r0], #-0
    27ec:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    27f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2800:	30000200 	andcc	r0, r0, r0, lsl #4
    2804:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2808:	00000000 	andeq	r0, r0, r0
    280c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    2818:	00530001 	subseq	r0, r3, r1
	...
    2828:	02000000 	andeq	r0, r0, #0
    282c:	009f3000 	addseq	r3, pc, r0
    2830:	00000000 	andeq	r0, r0, r0
    2834:	01000000 	mrseq	r0, (UNDEF: 0)
    2838:	00005400 	andeq	r5, r0, r0, lsl #8
    283c:	00000000 	andeq	r0, r0, r0
    2840:	00010000 	andeq	r0, r1, r0
    2844:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2854:	30000200 	andcc	r0, r0, r0, lsl #4
    2858:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    285c:	00000000 	andeq	r0, r0, r0
    2860:	71000500 	tstvc	r0, r0, lsl #10
    2864:	9f243400 	svcls	0x00243400
	...
    2870:	01f30006 	mvnseq	r0, r6
    2874:	9f243451 	svcls	0x00243451
	...
    2888:	00500001 	subseq	r0, r0, r1
    288c:	00000000 	andeq	r0, r0, r0
    2890:	04000000 	streq	r0, [r0], #-0
    2894:	5001f300 	andpl	pc, r1, r0, lsl #6
    2898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28ac:	01f30004 	mvnseq	r0, r4
    28b0:	00009f50 	andeq	r9, r0, r0, asr pc
    28b4:	00000000 	andeq	r0, r0, r0
    28b8:	00010000 	andeq	r0, r1, r0
    28bc:	00000050 	andeq	r0, r0, r0, asr r0
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	f3000400 	vshl.u8	d0, d0, d0
    28c8:	009f5001 	addseq	r5, pc, r1
    28cc:	00000000 	andeq	r0, r0, r0
    28d0:	01000000 	mrseq	r0, (UNDEF: 0)
    28d4:	00005000 	andeq	r5, r0, r0
    28d8:	00000000 	andeq	r0, r0, r0
    28dc:	00040000 	andeq	r0, r4, r0
    28e0:	9f5001f3 	svcls	0x005001f3
	...
    28ec:	00500001 	subseq	r0, r0, r1
    28f0:	00000000 	andeq	r0, r0, r0
    28f4:	04000000 	streq	r0, [r0], #-0
    28f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2900:	00000000 	andeq	r0, r0, r0
    2904:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2910:	01f30004 	mvnseq	r0, r4
    2914:	00009f50 	andeq	r9, r0, r0, asr pc
    2918:	00000000 	andeq	r0, r0, r0
    291c:	00010000 	andeq	r0, r1, r0
    2920:	00000050 	andeq	r0, r0, r0, asr r0
    2924:	00000000 	andeq	r0, r0, r0
    2928:	f3000400 	vshl.u8	d0, d0, d0
    292c:	009f5001 	addseq	r5, pc, r1
    2930:	00000000 	andeq	r0, r0, r0
    2934:	01000000 	mrseq	r0, (UNDEF: 0)
    2938:	00005000 	andeq	r5, r0, r0
    293c:	00000000 	andeq	r0, r0, r0
    2940:	00040000 	andeq	r0, r4, r0
    2944:	9f5001f3 	svcls	0x005001f3
	...
    2950:	00500001 	subseq	r0, r0, r1
	...
    2960:	02000000 	andeq	r0, r0, #0
    2964:	009f3000 	addseq	r3, pc, r0
    2968:	00000000 	andeq	r0, r0, r0
    296c:	01000000 	mrseq	r0, (UNDEF: 0)
    2970:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2980:	00020000 	andeq	r0, r2, r0
    2984:	00009f30 	andeq	r9, r0, r0, lsr pc
    2988:	00000000 	andeq	r0, r0, r0
    298c:	00010000 	andeq	r0, r1, r0
    2990:	00000053 	andeq	r0, r0, r3, asr r0
    2994:	00000000 	andeq	r0, r0, r0
    2998:	53000100 	movwpl	r0, #256	; 0x100
	...
    29ac:	9f300002 	svcls	0x00300002
	...
    29b8:	00540001 	subseq	r0, r4, r1
    29bc:	00000000 	andeq	r0, r0, r0
    29c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    29c4:	940c7100 	strls	r7, [ip], #-256	; 0x100
    29c8:	21007502 	tstcs	r0, r2, lsl #10
    29cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    29e8:	9f300002 	svcls	0x00300002
	...
    29f4:	00540001 	subseq	r0, r4, r1
	...
    2a04:	02000000 	andeq	r0, r0, #0
    2a08:	009f3000 	addseq	r3, pc, r0
    2a0c:	00000000 	andeq	r0, r0, r0
    2a10:	01000000 	mrseq	r0, (UNDEF: 0)
    2a14:	00005300 	andeq	r5, r0, r0, lsl #6
    2a18:	00000000 	andeq	r0, r0, r0
    2a1c:	00010000 	andeq	r0, r1, r0
    2a20:	00000053 	andeq	r0, r0, r3, asr r0
    2a24:	00000000 	andeq	r0, r0, r0
    2a28:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a34:	00530001 	subseq	r0, r3, r1
    2a38:	00000000 	andeq	r0, r0, r0
    2a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a40:	00005200 	andeq	r5, r0, r0, lsl #4
    2a44:	00000000 	andeq	r0, r0, r0
    2a48:	00010000 	andeq	r0, r1, r0
    2a4c:	00000053 	andeq	r0, r0, r3, asr r0
    2a50:	00000000 	andeq	r0, r0, r0
    2a54:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a68:	9f300002 	svcls	0x00300002
	...
    2a74:	00550001 	subseq	r0, r5, r1
    2a78:	00000000 	andeq	r0, r0, r0
    2a7c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a80:	00005200 	andeq	r5, r0, r0, lsl #4
    2a84:	00000000 	andeq	r0, r0, r0
    2a88:	00010000 	andeq	r0, r1, r0
    2a8c:	00000055 	andeq	r0, r0, r5, asr r0
	...
    2a9c:	30000200 	andcc	r0, r0, r0, lsl #4
    2aa0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2aa4:	00000000 	andeq	r0, r0, r0
    2aa8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2abc:	9f300002 	svcls	0x00300002
	...
    2ac8:	00530001 	subseq	r0, r3, r1
    2acc:	00000000 	andeq	r0, r0, r0
    2ad0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ad4:	00005300 	andeq	r5, r0, r0, lsl #6
    2ad8:	00000000 	andeq	r0, r0, r0
    2adc:	00010000 	andeq	r0, r1, r0
    2ae0:	00000053 	andeq	r0, r0, r3, asr r0
    2ae4:	00000000 	andeq	r0, r0, r0
    2ae8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af4:	00520001 	subseq	r0, r2, r1
    2af8:	00000000 	andeq	r0, r0, r0
    2afc:	01000000 	mrseq	r0, (UNDEF: 0)
    2b00:	00005300 	andeq	r5, r0, r0, lsl #6
    2b04:	00000000 	andeq	r0, r0, r0
    2b08:	00010000 	andeq	r0, r1, r0
    2b0c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2b1c:	30000200 	andcc	r0, r0, r0, lsl #4
    2b20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b24:	00000000 	andeq	r0, r0, r0
    2b28:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b34:	00550001 	subseq	r0, r5, r1
    2b38:	00000000 	andeq	r0, r0, r0
    2b3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b40:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2b50:	00010000 	andeq	r0, r1, r0
    2b54:	00000051 	andeq	r0, r0, r1, asr r0
    2b58:	00000000 	andeq	r0, r0, r0
    2b5c:	f3000400 	vshl.u8	d0, d0, d0
    2b60:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2b70:	02000000 	andeq	r0, r0, #0
    2b74:	009f3000 	addseq	r3, pc, r0
    2b78:	00000000 	andeq	r0, r0, r0
    2b7c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b80:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2b90:	00020000 	andeq	r0, r2, r0
    2b94:	00009f30 	andeq	r9, r0, r0, lsr pc
    2b98:	00000000 	andeq	r0, r0, r0
    2b9c:	00010000 	andeq	r0, r1, r0
    2ba0:	00000053 	andeq	r0, r0, r3, asr r0
    2ba4:	00000000 	andeq	r0, r0, r0
    2ba8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2bbc:	9f300002 	svcls	0x00300002
	...
    2bc8:	00540001 	subseq	r0, r4, r1
    2bcc:	00000000 	andeq	r0, r0, r0
    2bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2bd4:	00005400 	andeq	r5, r0, r0, lsl #8
    2bd8:	00000000 	andeq	r0, r0, r0
    2bdc:	16d80000 	ldrbne	r0, [r8], r0
    2be0:	16e00800 	strbtne	r0, [r0], r0, lsl #16
    2be4:	00010800 	andeq	r0, r1, r0, lsl #16
    2be8:	0016e051 	andseq	lr, r6, r1, asr r0
    2bec:	0016e208 	andseq	lr, r6, r8, lsl #4
    2bf0:	f3000408 	vshl.u8	d0, d8, d0
    2bf4:	e29f5101 	adds	r5, pc, #1073741824	; 0x40000000
    2bf8:	e6080016 			; <UNDEFINED> instruction: 0xe6080016
    2bfc:	01080016 	tsteq	r8, r6, lsl r0
    2c00:	16e65100 	strbtne	r5, [r6], r0, lsl #2
    2c04:	16ea0800 	strbtne	r0, [sl], r0, lsl #16
    2c08:	00040800 	andeq	r0, r4, r0, lsl #16
    2c0c:	9f5101f3 	svcls	0x005101f3
	...
    2c20:	00520001 	subseq	r0, r2, r1
    2c24:	00000000 	andeq	r0, r0, r0
    2c28:	04000000 	streq	r0, [r0], #-0
    2c2c:	5201f300 	andpl	pc, r1, #0, 6
    2c30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c40:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c4c:	01f30004 	mvnseq	r0, r4
    2c50:	00009f51 	andeq	r9, r0, r1, asr pc
    2c54:	00000000 	andeq	r0, r0, r0
    2c58:	00010000 	andeq	r0, r1, r0
    2c5c:	00000051 	andeq	r0, r0, r1, asr r0
    2c60:	00000000 	andeq	r0, r0, r0
    2c64:	f3000400 	vshl.u8	d0, d0, d0
    2c68:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2c78:	01000000 	mrseq	r0, (UNDEF: 0)
    2c7c:	00005100 	andeq	r5, r0, r0, lsl #2
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	00040000 	andeq	r0, r4, r0
    2c88:	9f5101f3 	svcls	0x005101f3
	...
    2c9c:	9f300002 	svcls	0x00300002
	...
    2ca8:	00530001 	subseq	r0, r3, r1
    2cac:	00000000 	andeq	r0, r0, r0
    2cb0:	01000000 	mrseq	r0, (UNDEF: 0)
    2cb4:	00005300 	andeq	r5, r0, r0, lsl #6
    2cb8:	00000000 	andeq	r0, r0, r0
    2cbc:	00010000 	andeq	r0, r1, r0
    2cc0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2cd0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2cdc:	00540001 	subseq	r0, r4, r1
    2ce0:	00000000 	andeq	r0, r0, r0
    2ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce8:	00005000 	andeq	r5, r0, r0
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	00010000 	andeq	r0, r1, r0
    2cf4:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2d04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2d10:	01f30004 	mvnseq	r0, r4
    2d14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2d24:	00010000 	andeq	r0, r1, r0
    2d28:	00000052 	andeq	r0, r0, r2, asr r0
    2d2c:	00000000 	andeq	r0, r0, r0
    2d30:	f3000400 	vshl.u8	d0, d0, d0
    2d34:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2d44:	01000000 	mrseq	r0, (UNDEF: 0)
    2d48:	00005300 	andeq	r5, r0, r0, lsl #6
    2d4c:	00000000 	andeq	r0, r0, r0
    2d50:	00040000 	andeq	r0, r4, r0
    2d54:	9f5301f3 	svcls	0x005301f3
	...
    2d60:	00530001 	subseq	r0, r3, r1
    2d64:	00000000 	andeq	r0, r0, r0
    2d68:	04000000 	streq	r0, [r0], #-0
    2d6c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2d70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d80:	30000200 	andcc	r0, r0, r0, lsl #4
    2d84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d88:	00000000 	andeq	r0, r0, r0
    2d8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2d98:	00510001 	subseq	r0, r1, r1
	...
    2da8:	01000000 	mrseq	r0, (UNDEF: 0)
    2dac:	00005100 	andeq	r5, r0, r0, lsl #2
    2db0:	00000000 	andeq	r0, r0, r0
    2db4:	00040000 	andeq	r0, r4, r0
    2db8:	9f5101f3 	svcls	0x005101f3
	...
    2dcc:	00530001 	subseq	r0, r3, r1
    2dd0:	00000000 	andeq	r0, r0, r0
    2dd4:	04000000 	streq	r0, [r0], #-0
    2dd8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2ddc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2dec:	30000200 	andcc	r0, r0, r0, lsl #4
    2df0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2df4:	00000000 	andeq	r0, r0, r0
    2df8:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    2dfc:	1aff0800 	bne	fffc4e04 <SCS_BASE+0x1ffb6e04>
    2e00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2e1c:	00500001 	subseq	r0, r0, r1
    2e20:	00000000 	andeq	r0, r0, r0
    2e24:	01000000 	mrseq	r0, (UNDEF: 0)
    2e28:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2e38:	00010000 	andeq	r0, r1, r0
    2e3c:	00000051 	andeq	r0, r0, r1, asr r0
    2e40:	00000000 	andeq	r0, r0, r0
    2e44:	f3000400 	vshl.u8	d0, d0, d0
    2e48:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2e58:	01000000 	mrseq	r0, (UNDEF: 0)
    2e5c:	00005200 	andeq	r5, r0, r0, lsl #4
    2e60:	00000000 	andeq	r0, r0, r0
    2e64:	00040000 	andeq	r0, r4, r0
    2e68:	9f5201f3 	svcls	0x005201f3
	...
    2e7c:	00530001 	subseq	r0, r3, r1
    2e80:	00000000 	andeq	r0, r0, r0
    2e84:	04000000 	streq	r0, [r0], #-0
    2e88:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2e8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e9c:	30000200 	andcc	r0, r0, r0, lsl #4
    2ea0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ea4:	00000000 	andeq	r0, r0, r0
    2ea8:	73000500 	movwvc	r0, #1280	; 0x500
    2eac:	9f213700 	svcls	0x00213700
	...
    2eb8:	00730005 	rsbseq	r0, r3, r5
    2ebc:	009f2137 	addseq	r2, pc, r7, lsr r1	; <UNPREDICTABLE>
    2ec0:	00000000 	andeq	r0, r0, r0
    2ec4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ec8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2ed8:	00010000 	andeq	r0, r1, r0
    2edc:	00000050 	andeq	r0, r0, r0, asr r0
    2ee0:	00000000 	andeq	r0, r0, r0
    2ee4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2ef8:	00510001 	subseq	r0, r1, r1
    2efc:	00000000 	andeq	r0, r0, r0
    2f00:	04000000 	streq	r0, [r0], #-0
    2f04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2f08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f18:	52000100 	andpl	r0, r0, #0, 2
	...
    2f24:	01f30004 	mvnseq	r0, r4
    2f28:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2f38:	00010000 	andeq	r0, r1, r0
    2f3c:	00000053 	andeq	r0, r0, r3, asr r0
    2f40:	00000000 	andeq	r0, r0, r0
    2f44:	f3000400 	vshl.u8	d0, d0, d0
    2f48:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2f58:	01000000 	mrseq	r0, (UNDEF: 0)
    2f5c:	00005100 	andeq	r5, r0, r0, lsl #2
    2f60:	00000000 	andeq	r0, r0, r0
    2f64:	00040000 	andeq	r0, r4, r0
    2f68:	9f5101f3 	svcls	0x005101f3
	...
    2f7c:	9f300002 	svcls	0x00300002
	...
    2f88:	00530001 	subseq	r0, r3, r1
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	01000000 	mrseq	r0, (UNDEF: 0)
    2f94:	00005300 	andeq	r5, r0, r0, lsl #6
    2f98:	00000000 	andeq	r0, r0, r0
    2f9c:	00010000 	andeq	r0, r1, r0
    2fa0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2fb0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2fbc:	01f30004 	mvnseq	r0, r4
    2fc0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2fd0:	00020000 	andeq	r0, r2, r0
    2fd4:	00009f30 	andeq	r9, r0, r0, lsr pc
    2fd8:	00000000 	andeq	r0, r0, r0
    2fdc:	00010000 	andeq	r0, r1, r0
    2fe0:	00000053 	andeq	r0, r0, r3, asr r0
    2fe4:	00000000 	andeq	r0, r0, r0
    2fe8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2ff4:	00510001 	subseq	r0, r1, r1
	...
    3004:	01000000 	mrseq	r0, (UNDEF: 0)
    3008:	00005100 	andeq	r5, r0, r0, lsl #2
    300c:	00000000 	andeq	r0, r0, r0
    3010:	00040000 	andeq	r0, r4, r0
    3014:	9f5101f3 	svcls	0x005101f3
	...
    3028:	00520001 	subseq	r0, r2, r1
    302c:	00000000 	andeq	r0, r0, r0
    3030:	04000000 	streq	r0, [r0], #-0
    3034:	5201f300 	andpl	pc, r1, #0, 6
    3038:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3048:	53000100 	movwpl	r0, #256	; 0x100
	...
    3054:	01f30004 	mvnseq	r0, r4
    3058:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    3068:	00020000 	andeq	r0, r2, r0
    306c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3070:	00000000 	andeq	r0, r0, r0
    3074:	00010000 	andeq	r0, r1, r0
    3078:	00000056 	andeq	r0, r0, r6, asr r0
    307c:	00000000 	andeq	r0, r0, r0
    3080:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    308c:	00510001 	subseq	r0, r1, r1
	...
    309c:	02000000 	andeq	r0, r0, #0
    30a0:	009f3000 	addseq	r3, pc, r0
    30a4:	00000000 	andeq	r0, r0, r0
    30a8:	01000000 	mrseq	r0, (UNDEF: 0)
    30ac:	00005400 	andeq	r5, r0, r0, lsl #8
    30b0:	00000000 	andeq	r0, r0, r0
    30b4:	00010000 	andeq	r0, r1, r0
    30b8:	00000054 	andeq	r0, r0, r4, asr r0
	...
    30c8:	30000200 	andcc	r0, r0, r0, lsl #4
    30cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30d0:	00000000 	andeq	r0, r0, r0
    30d4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    30e0:	00550001 	subseq	r0, r5, r1
	...
    30f0:	01000000 	mrseq	r0, (UNDEF: 0)
    30f4:	00005100 	andeq	r5, r0, r0, lsl #2
    30f8:	00000000 	andeq	r0, r0, r0
    30fc:	00040000 	andeq	r0, r4, r0
    3100:	9f5101f3 	svcls	0x005101f3
	...
    3114:	9f300002 	svcls	0x00300002
	...
    3120:	00530001 	subseq	r0, r3, r1
    3124:	00000000 	andeq	r0, r0, r0
    3128:	01000000 	mrseq	r0, (UNDEF: 0)
    312c:	00005300 	andeq	r5, r0, r0, lsl #6
    3130:	00000000 	andeq	r0, r0, r0
    3134:	00010000 	andeq	r0, r1, r0
    3138:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3148:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3154:	01f30004 	mvnseq	r0, r4
    3158:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3168:	00020000 	andeq	r0, r2, r0
    316c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3170:	00000000 	andeq	r0, r0, r0
    3174:	00010000 	andeq	r0, r1, r0
    3178:	00000053 	andeq	r0, r0, r3, asr r0
    317c:	00000000 	andeq	r0, r0, r0
    3180:	53000100 	movwpl	r0, #256	; 0x100
	...
    318c:	00510001 	subseq	r0, r1, r1
	...
    319c:	01000000 	mrseq	r0, (UNDEF: 0)
    31a0:	00005100 	andeq	r5, r0, r0, lsl #2
    31a4:	00000000 	andeq	r0, r0, r0
    31a8:	00040000 	andeq	r0, r4, r0
    31ac:	9f5101f3 	svcls	0x005101f3
	...
    31c0:	9f300002 	svcls	0x00300002
	...
    31cc:	00530001 	subseq	r0, r3, r1
    31d0:	00000000 	andeq	r0, r0, r0
    31d4:	01000000 	mrseq	r0, (UNDEF: 0)
    31d8:	00005300 	andeq	r5, r0, r0, lsl #6
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	00010000 	andeq	r0, r1, r0
    31e4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3200:	01f30004 	mvnseq	r0, r4
    3204:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3214:	00020000 	andeq	r0, r2, r0
    3218:	00009f30 	andeq	r9, r0, r0, lsr pc
    321c:	00000000 	andeq	r0, r0, r0
    3220:	00010000 	andeq	r0, r1, r0
    3224:	00000053 	andeq	r0, r0, r3, asr r0
    3228:	00000000 	andeq	r0, r0, r0
    322c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3238:	00510001 	subseq	r0, r1, r1
	...
    3248:	01000000 	mrseq	r0, (UNDEF: 0)
    324c:	00005100 	andeq	r5, r0, r0, lsl #2
    3250:	00000000 	andeq	r0, r0, r0
    3254:	00040000 	andeq	r0, r4, r0
    3258:	9f5101f3 	svcls	0x005101f3
	...
    326c:	9f300002 	svcls	0x00300002
	...
    3278:	00530001 	subseq	r0, r3, r1
    327c:	00000000 	andeq	r0, r0, r0
    3280:	01000000 	mrseq	r0, (UNDEF: 0)
    3284:	00005300 	andeq	r5, r0, r0, lsl #6
    3288:	00000000 	andeq	r0, r0, r0
    328c:	00010000 	andeq	r0, r1, r0
    3290:	00000051 	andeq	r0, r0, r1, asr r0
	...
    32a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    32ac:	01f30004 	mvnseq	r0, r4
    32b0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    32c0:	00020000 	andeq	r0, r2, r0
    32c4:	00009f30 	andeq	r9, r0, r0, lsr pc
    32c8:	00000000 	andeq	r0, r0, r0
    32cc:	00010000 	andeq	r0, r1, r0
    32d0:	00000053 	andeq	r0, r0, r3, asr r0
    32d4:	00000000 	andeq	r0, r0, r0
    32d8:	53000100 	movwpl	r0, #256	; 0x100
	...
    32e4:	00510001 	subseq	r0, r1, r1
	...
    32f4:	01000000 	mrseq	r0, (UNDEF: 0)
    32f8:	00005100 	andeq	r5, r0, r0, lsl #2
    32fc:	00000000 	andeq	r0, r0, r0
    3300:	00040000 	andeq	r0, r4, r0
    3304:	9f5101f3 	svcls	0x005101f3
	...
    3318:	9f300002 	svcls	0x00300002
	...
    3324:	00530001 	subseq	r0, r3, r1
    3328:	00000000 	andeq	r0, r0, r0
    332c:	01000000 	mrseq	r0, (UNDEF: 0)
    3330:	00005300 	andeq	r5, r0, r0, lsl #6
    3334:	00000000 	andeq	r0, r0, r0
    3338:	00010000 	andeq	r0, r1, r0
    333c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    334c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3358:	01f30004 	mvnseq	r0, r4
    335c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    336c:	00020000 	andeq	r0, r2, r0
    3370:	00009f30 	andeq	r9, r0, r0, lsr pc
    3374:	00000000 	andeq	r0, r0, r0
    3378:	00010000 	andeq	r0, r1, r0
    337c:	00000053 	andeq	r0, r0, r3, asr r0
    3380:	00000000 	andeq	r0, r0, r0
    3384:	53000100 	movwpl	r0, #256	; 0x100
	...
    3390:	00510001 	subseq	r0, r1, r1
	...
    33a0:	01000000 	mrseq	r0, (UNDEF: 0)
    33a4:	00005100 	andeq	r5, r0, r0, lsl #2
    33a8:	00000000 	andeq	r0, r0, r0
    33ac:	00040000 	andeq	r0, r4, r0
    33b0:	9f5101f3 	svcls	0x005101f3
	...
    33c4:	9f300002 	svcls	0x00300002
	...
    33d0:	00530001 	subseq	r0, r3, r1
    33d4:	00000000 	andeq	r0, r0, r0
    33d8:	01000000 	mrseq	r0, (UNDEF: 0)
    33dc:	00005300 	andeq	r5, r0, r0, lsl #6
    33e0:	00000000 	andeq	r0, r0, r0
    33e4:	00010000 	andeq	r0, r1, r0
    33e8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33f8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3404:	01f30004 	mvnseq	r0, r4
    3408:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3418:	00020000 	andeq	r0, r2, r0
    341c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3420:	00000000 	andeq	r0, r0, r0
    3424:	00010000 	andeq	r0, r1, r0
    3428:	00000053 	andeq	r0, r0, r3, asr r0
    342c:	00000000 	andeq	r0, r0, r0
    3430:	53000100 	movwpl	r0, #256	; 0x100
	...
    343c:	00510001 	subseq	r0, r1, r1
	...
    344c:	01000000 	mrseq	r0, (UNDEF: 0)
    3450:	00005100 	andeq	r5, r0, r0, lsl #2
    3454:	00000000 	andeq	r0, r0, r0
    3458:	00040000 	andeq	r0, r4, r0
    345c:	9f5101f3 	svcls	0x005101f3
	...
    3470:	9f300002 	svcls	0x00300002
	...
    347c:	00530001 	subseq	r0, r3, r1
    3480:	00000000 	andeq	r0, r0, r0
    3484:	01000000 	mrseq	r0, (UNDEF: 0)
    3488:	00005300 	andeq	r5, r0, r0, lsl #6
    348c:	00000000 	andeq	r0, r0, r0
    3490:	00010000 	andeq	r0, r1, r0
    3494:	00000051 	andeq	r0, r0, r1, asr r0
	...
    34a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    34b0:	01f30004 	mvnseq	r0, r4
    34b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    34c4:	00020000 	andeq	r0, r2, r0
    34c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    34cc:	00000000 	andeq	r0, r0, r0
    34d0:	00010000 	andeq	r0, r1, r0
    34d4:	00000053 	andeq	r0, r0, r3, asr r0
    34d8:	00000000 	andeq	r0, r0, r0
    34dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    34e8:	00510001 	subseq	r0, r1, r1
	...
    34f8:	01000000 	mrseq	r0, (UNDEF: 0)
    34fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3500:	00000000 	andeq	r0, r0, r0
    3504:	00040000 	andeq	r0, r4, r0
    3508:	9f5101f3 	svcls	0x005101f3
	...
    351c:	9f300002 	svcls	0x00300002
	...
    3528:	00530001 	subseq	r0, r3, r1
    352c:	00000000 	andeq	r0, r0, r0
    3530:	01000000 	mrseq	r0, (UNDEF: 0)
    3534:	00005300 	andeq	r5, r0, r0, lsl #6
    3538:	00000000 	andeq	r0, r0, r0
    353c:	00010000 	andeq	r0, r1, r0
    3540:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3550:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    355c:	01f30004 	mvnseq	r0, r4
    3560:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3570:	00020000 	andeq	r0, r2, r0
    3574:	00009f30 	andeq	r9, r0, r0, lsr pc
    3578:	00000000 	andeq	r0, r0, r0
    357c:	00010000 	andeq	r0, r1, r0
    3580:	00000053 	andeq	r0, r0, r3, asr r0
    3584:	00000000 	andeq	r0, r0, r0
    3588:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    359c:	00510001 	subseq	r0, r1, r1
    35a0:	00000000 	andeq	r0, r0, r0
    35a4:	04000000 	streq	r0, [r0], #-0
    35a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    35ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    35bc:	30000200 	andcc	r0, r0, r0, lsl #4
    35c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35c4:	00000000 	andeq	r0, r0, r0
    35c8:	53000100 	movwpl	r0, #256	; 0x100
	...
    35d4:	00530001 	subseq	r0, r3, r1
    35d8:	00000000 	andeq	r0, r0, r0
    35dc:	01000000 	mrseq	r0, (UNDEF: 0)
    35e0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35f0:	00010000 	andeq	r0, r1, r0
    35f4:	00000051 	andeq	r0, r0, r1, asr r0
    35f8:	00000000 	andeq	r0, r0, r0
    35fc:	f3000400 	vshl.u8	d0, d0, d0
    3600:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3610:	02000000 	andeq	r0, r0, #0
    3614:	009f3000 	addseq	r3, pc, r0
    3618:	00000000 	andeq	r0, r0, r0
    361c:	01000000 	mrseq	r0, (UNDEF: 0)
    3620:	00005300 	andeq	r5, r0, r0, lsl #6
    3624:	00000000 	andeq	r0, r0, r0
    3628:	00010000 	andeq	r0, r1, r0
    362c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    363c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3648:	01f30004 	mvnseq	r0, r4
    364c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    365c:	00020000 	andeq	r0, r2, r0
    3660:	00009f30 	andeq	r9, r0, r0, lsr pc
    3664:	00000000 	andeq	r0, r0, r0
    3668:	00010000 	andeq	r0, r1, r0
    366c:	00000053 	andeq	r0, r0, r3, asr r0
    3670:	00000000 	andeq	r0, r0, r0
    3674:	53000100 	movwpl	r0, #256	; 0x100
	...
    3680:	00510001 	subseq	r0, r1, r1
	...
    3690:	01000000 	mrseq	r0, (UNDEF: 0)
    3694:	00005100 	andeq	r5, r0, r0, lsl #2
    3698:	00000000 	andeq	r0, r0, r0
    369c:	00040000 	andeq	r0, r4, r0
    36a0:	9f5101f3 	svcls	0x005101f3
	...
    36b4:	9f300002 	svcls	0x00300002
	...
    36c0:	00530001 	subseq	r0, r3, r1
    36c4:	00000000 	andeq	r0, r0, r0
    36c8:	01000000 	mrseq	r0, (UNDEF: 0)
    36cc:	00005300 	andeq	r5, r0, r0, lsl #6
    36d0:	00000000 	andeq	r0, r0, r0
    36d4:	00010000 	andeq	r0, r1, r0
    36d8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36e8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36f4:	01f30004 	mvnseq	r0, r4
    36f8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3708:	00020000 	andeq	r0, r2, r0
    370c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3710:	00000000 	andeq	r0, r0, r0
    3714:	00010000 	andeq	r0, r1, r0
    3718:	00000053 	andeq	r0, r0, r3, asr r0
    371c:	00000000 	andeq	r0, r0, r0
    3720:	53000100 	movwpl	r0, #256	; 0x100
	...
    372c:	00510001 	subseq	r0, r1, r1
	...
    373c:	01000000 	mrseq	r0, (UNDEF: 0)
    3740:	00005100 	andeq	r5, r0, r0, lsl #2
    3744:	00000000 	andeq	r0, r0, r0
    3748:	00040000 	andeq	r0, r4, r0
    374c:	9f5101f3 	svcls	0x005101f3
	...
    3760:	9f300002 	svcls	0x00300002
	...
    376c:	00530001 	subseq	r0, r3, r1
    3770:	00000000 	andeq	r0, r0, r0
    3774:	01000000 	mrseq	r0, (UNDEF: 0)
    3778:	00005300 	andeq	r5, r0, r0, lsl #6
    377c:	00000000 	andeq	r0, r0, r0
    3780:	00010000 	andeq	r0, r1, r0
    3784:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3794:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    37a0:	01f30004 	mvnseq	r0, r4
    37a4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    37b4:	00020000 	andeq	r0, r2, r0
    37b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    37bc:	00000000 	andeq	r0, r0, r0
    37c0:	00010000 	andeq	r0, r1, r0
    37c4:	00000053 	andeq	r0, r0, r3, asr r0
    37c8:	00000000 	andeq	r0, r0, r0
    37cc:	53000100 	movwpl	r0, #256	; 0x100
	...
    37d8:	00510001 	subseq	r0, r1, r1
	...
    37e8:	01000000 	mrseq	r0, (UNDEF: 0)
    37ec:	00005100 	andeq	r5, r0, r0, lsl #2
    37f0:	00000000 	andeq	r0, r0, r0
    37f4:	00040000 	andeq	r0, r4, r0
    37f8:	9f5101f3 	svcls	0x005101f3
	...
    380c:	9f300002 	svcls	0x00300002
	...
    3818:	00530001 	subseq	r0, r3, r1
    381c:	00000000 	andeq	r0, r0, r0
    3820:	01000000 	mrseq	r0, (UNDEF: 0)
    3824:	00005300 	andeq	r5, r0, r0, lsl #6
    3828:	00000000 	andeq	r0, r0, r0
    382c:	00010000 	andeq	r0, r1, r0
    3830:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3840:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    384c:	01f30004 	mvnseq	r0, r4
    3850:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3860:	00020000 	andeq	r0, r2, r0
    3864:	00009f30 	andeq	r9, r0, r0, lsr pc
    3868:	00000000 	andeq	r0, r0, r0
    386c:	00010000 	andeq	r0, r1, r0
    3870:	00000053 	andeq	r0, r0, r3, asr r0
    3874:	00000000 	andeq	r0, r0, r0
    3878:	53000100 	movwpl	r0, #256	; 0x100
	...
    3884:	00510001 	subseq	r0, r1, r1
	...
    3894:	01000000 	mrseq	r0, (UNDEF: 0)
    3898:	00005200 	andeq	r5, r0, r0, lsl #4
    389c:	00000000 	andeq	r0, r0, r0
    38a0:	00040000 	andeq	r0, r4, r0
    38a4:	9f5201f3 	svcls	0x005201f3
	...
    38b8:	00520001 	subseq	r0, r2, r1
    38bc:	00000000 	andeq	r0, r0, r0
    38c0:	04000000 	streq	r0, [r0], #-0
    38c4:	5201f300 	andpl	pc, r1, #0, 6
    38c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    38d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    38e4:	68700003 	ldmdavs	r0!, {r0, r1}^
    38e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    38f8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3904:	01f30004 	mvnseq	r0, r4
    3908:	00009f51 	andeq	r9, r0, r1, asr pc
    390c:	00000000 	andeq	r0, r0, r0
    3910:	00010000 	andeq	r0, r1, r0
    3914:	00000051 	andeq	r0, r0, r1, asr r0
    3918:	00000000 	andeq	r0, r0, r0
    391c:	f3000400 	vshl.u8	d0, d0, d0
    3920:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3930:	01000000 	mrseq	r0, (UNDEF: 0)
    3934:	00005200 	andeq	r5, r0, r0, lsl #4
    3938:	00000000 	andeq	r0, r0, r0
    393c:	00040000 	andeq	r0, r4, r0
    3940:	9f5201f3 	svcls	0x005201f3
	...
    3954:	00510001 	subseq	r0, r1, r1
    3958:	00000000 	andeq	r0, r0, r0
    395c:	04000000 	streq	r0, [r0], #-0
    3960:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3964:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3974:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3980:	01f30004 	mvnseq	r0, r4
    3984:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3994:	00010000 	andeq	r0, r1, r0
    3998:	00000051 	andeq	r0, r0, r1, asr r0
    399c:	00000000 	andeq	r0, r0, r0
    39a0:	f3000400 	vshl.u8	d0, d0, d0
    39a4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    39b4:	01000000 	mrseq	r0, (UNDEF: 0)
    39b8:	00005100 	andeq	r5, r0, r0, lsl #2
    39bc:	00000000 	andeq	r0, r0, r0
    39c0:	00040000 	andeq	r0, r4, r0
    39c4:	9f5101f3 	svcls	0x005101f3
	...
    39d8:	00510001 	subseq	r0, r1, r1
    39dc:	00000000 	andeq	r0, r0, r0
    39e0:	04000000 	streq	r0, [r0], #-0
    39e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39f8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3a04:	01f30004 	mvnseq	r0, r4
    3a08:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3a18:	00010000 	andeq	r0, r1, r0
    3a1c:	00000050 	andeq	r0, r0, r0, asr r0
    3a20:	00000000 	andeq	r0, r0, r0
    3a24:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3a30:	00500001 	subseq	r0, r0, r1
    3a34:	00000000 	andeq	r0, r0, r0
    3a38:	04000000 	streq	r0, [r0], #-0
    3a3c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3a40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a44:	00000000 	andeq	r0, r0, r0
    3a48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a54:	00550001 	subseq	r0, r5, r1
    3a58:	00000000 	andeq	r0, r0, r0
    3a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a60:	00005000 	andeq	r5, r0, r0
    3a64:	00000000 	andeq	r0, r0, r0
    3a68:	00040000 	andeq	r0, r4, r0
    3a6c:	9f5001f3 	svcls	0x005001f3
	...
    3a80:	00510001 	subseq	r0, r1, r1
    3a84:	00000000 	andeq	r0, r0, r0
    3a88:	01000000 	mrseq	r0, (UNDEF: 0)
    3a8c:	00005400 	andeq	r5, r0, r0, lsl #8
    3a90:	00000000 	andeq	r0, r0, r0
    3a94:	00040000 	andeq	r0, r4, r0
    3a98:	9f5101f3 	svcls	0x005101f3
	...
    3aa4:	00540001 	subseq	r0, r4, r1
    3aa8:	00000000 	andeq	r0, r0, r0
    3aac:	04000000 	streq	r0, [r0], #-0
    3ab0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3ab4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ac4:	30000200 	andcc	r0, r0, r0, lsl #4
    3ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3acc:	00000000 	andeq	r0, r0, r0
    3ad0:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3adc:	00570001 	subseq	r0, r7, r1
	...
    3aec:	02000000 	andeq	r0, r0, #0
    3af0:	009f3100 	addseq	r3, pc, r0, lsl #2
    3af4:	00000000 	andeq	r0, r0, r0
    3af8:	01000000 	mrseq	r0, (UNDEF: 0)
    3afc:	00005600 	andeq	r5, r0, r0, lsl #12
    3b00:	00000000 	andeq	r0, r0, r0
    3b04:	00010000 	andeq	r0, r1, r0
    3b08:	00000056 	andeq	r0, r0, r6, asr r0
	...
    3b18:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3b24:	01f30004 	mvnseq	r0, r4
    3b28:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3b38:	00010000 	andeq	r0, r1, r0
    3b3c:	00000051 	andeq	r0, r0, r1, asr r0
    3b40:	00000000 	andeq	r0, r0, r0
    3b44:	f3000400 	vshl.u8	d0, d0, d0
    3b48:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3b58:	01000000 	mrseq	r0, (UNDEF: 0)
    3b5c:	00005000 	andeq	r5, r0, r0
    3b60:	00000000 	andeq	r0, r0, r0
    3b64:	00010000 	andeq	r0, r1, r0
    3b68:	00000054 	andeq	r0, r0, r4, asr r0
    3b6c:	00000000 	andeq	r0, r0, r0
    3b70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b7c:	01f30004 	mvnseq	r0, r4
    3b80:	00009f50 	andeq	r9, r0, r0, asr pc
    3b84:	00000000 	andeq	r0, r0, r0
    3b88:	00010000 	andeq	r0, r1, r0
    3b8c:	00000050 	andeq	r0, r0, r0, asr r0
    3b90:	00000000 	andeq	r0, r0, r0
    3b94:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3ba0:	00500001 	subseq	r0, r0, r1
    3ba4:	00000000 	andeq	r0, r0, r0
    3ba8:	04000000 	streq	r0, [r0], #-0
    3bac:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bb0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3bb4:	00000000 	andeq	r0, r0, r0
    3bb8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3bc4:	01f30004 	mvnseq	r0, r4
    3bc8:	00009f50 	andeq	r9, r0, r0, asr pc
    3bcc:	00000000 	andeq	r0, r0, r0
    3bd0:	00010000 	andeq	r0, r1, r0
    3bd4:	00000050 	andeq	r0, r0, r0, asr r0
    3bd8:	00000000 	andeq	r0, r0, r0
    3bdc:	f3000400 	vshl.u8	d0, d0, d0
    3be0:	009f5001 	addseq	r5, pc, r1
	...
    3bf0:	01000000 	mrseq	r0, (UNDEF: 0)
    3bf4:	00005100 	andeq	r5, r0, r0, lsl #2
    3bf8:	00000000 	andeq	r0, r0, r0
    3bfc:	00010000 	andeq	r0, r1, r0
    3c00:	00000055 	andeq	r0, r0, r5, asr r0
    3c04:	00000000 	andeq	r0, r0, r0
    3c08:	f3000400 	vshl.u8	d0, d0, d0
    3c0c:	009f5101 	addseq	r5, pc, r1, lsl #2
    3c10:	00000000 	andeq	r0, r0, r0
    3c14:	01000000 	mrseq	r0, (UNDEF: 0)
    3c18:	00005500 	andeq	r5, r0, r0, lsl #10
    3c1c:	00000000 	andeq	r0, r0, r0
    3c20:	00040000 	andeq	r0, r4, r0
    3c24:	9f5101f3 	svcls	0x005101f3
	...
    3c30:	00550001 	subseq	r0, r5, r1
    3c34:	00000000 	andeq	r0, r0, r0
    3c38:	04000000 	streq	r0, [r0], #-0
    3c3c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3c64:	00520001 	subseq	r0, r2, r1
	...
    3c74:	01000000 	mrseq	r0, (UNDEF: 0)
    3c78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3c88:	00010000 	andeq	r0, r1, r0
    3c8c:	00000050 	andeq	r0, r0, r0, asr r0
    3c90:	00000000 	andeq	r0, r0, r0
    3c94:	f3000400 	vshl.u8	d0, d0, d0
    3c98:	009f5001 	addseq	r5, pc, r1
	...
    3ca8:	02000000 	andeq	r0, r0, #0
    3cac:	009f3000 	addseq	r3, pc, r0
    3cb0:	00000000 	andeq	r0, r0, r0
    3cb4:	01000000 	mrseq	r0, (UNDEF: 0)
    3cb8:	00005700 	andeq	r5, r0, r0, lsl #14
    3cbc:	00000000 	andeq	r0, r0, r0
    3cc0:	00070000 	andeq	r0, r7, r0
    3cc4:	0c0b0077 	stceq	0, cr0, [fp], {119}	; 0x77
    3cc8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    3ccc:	00000000 	andeq	r0, r0, r0
    3cd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3cd4:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    3ce4:	00020000 	andeq	r0, r2, r0
    3ce8:	00009f30 	andeq	r9, r0, r0, lsr pc
    3cec:	00000000 	andeq	r0, r0, r0
    3cf0:	00010000 	andeq	r0, r1, r0
    3cf4:	00000056 	andeq	r0, r0, r6, asr r0
    3cf8:	00000000 	andeq	r0, r0, r0
    3cfc:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3d08:	20700002 	rsbscs	r0, r0, r2
	...
    3d1c:	9f300002 	svcls	0x00300002
	...
    3d28:	00710005 	rsbseq	r0, r1, r5
    3d2c:	009f2438 	addseq	r2, pc, r8, lsr r4	; <UNPREDICTABLE>
	...
    3d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d40:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3d50:	00010000 	andeq	r0, r1, r0
    3d54:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3d64:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3d78:	00500001 	subseq	r0, r0, r1
    3d7c:	00000000 	andeq	r0, r0, r0
    3d80:	04000000 	streq	r0, [r0], #-0
    3d84:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d98:	30000200 	andcc	r0, r0, r0, lsl #4
    3d9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3da0:	00000000 	andeq	r0, r0, r0
    3da4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3db0:	00760007 	rsbseq	r0, r6, r7
    3db4:	1a0cff0a 	bne	3439e4 <__Stack_Size+0x3435e4>
    3db8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	53000100 	movwpl	r0, #256	; 0x100
	...
    3dcc:	1c700002 	ldclne	0, cr0, [r0], #-8
	...
    3de0:	9f300002 	svcls	0x00300002
	...
    3dec:	00570001 	subseq	r0, r7, r1
    3df0:	00000000 	andeq	r0, r0, r0
    3df4:	07000000 	streq	r0, [r0, -r0]
    3df8:	0b007700 	bleq	21a00 <__Stack_Size+0x21600>
    3dfc:	9f1adfff 	svcls	0x001adfff
	...
    3e08:	00520001 	subseq	r0, r2, r1
	...
    3e18:	02000000 	andeq	r0, r0, #0
    3e1c:	009f3000 	addseq	r3, pc, r0
    3e20:	00000000 	andeq	r0, r0, r0
    3e24:	05000000 	streq	r0, [r0, #-0]
    3e28:	3c007100 	stfccs	f7, [r0], {-0}
    3e2c:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    3e3c:	00010000 	andeq	r0, r1, r0
    3e40:	00000051 	andeq	r0, r0, r1, asr r0
    3e44:	00000000 	andeq	r0, r0, r0
    3e48:	f3000400 	vshl.u8	d0, d0, d0
    3e4c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3e5c:	01000000 	mrseq	r0, (UNDEF: 0)
    3e60:	00005000 	andeq	r5, r0, r0
    3e64:	00000000 	andeq	r0, r0, r0
    3e68:	00040000 	andeq	r0, r4, r0
    3e6c:	9f5001f3 	svcls	0x005001f3
	...
    3e80:	00500001 	subseq	r0, r0, r1
    3e84:	00000000 	andeq	r0, r0, r0
    3e88:	04000000 	streq	r0, [r0], #-0
    3e8c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3e90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ea0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3eac:	01f30004 	mvnseq	r0, r4
    3eb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3ec0:	00010000 	andeq	r0, r1, r0
    3ec4:	00000050 	andeq	r0, r0, r0, asr r0
    3ec8:	00000000 	andeq	r0, r0, r0
    3ecc:	f3000400 	vshl.u8	d0, d0, d0
    3ed0:	009f5001 	addseq	r5, pc, r1
	...
    3ee0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ee4:	00005000 	andeq	r5, r0, r0
    3ee8:	00000000 	andeq	r0, r0, r0
    3eec:	00040000 	andeq	r0, r4, r0
    3ef0:	9f5001f3 	svcls	0x005001f3
	...
    3f04:	00500001 	subseq	r0, r0, r1
    3f08:	00000000 	andeq	r0, r0, r0
    3f0c:	04000000 	streq	r0, [r0], #-0
    3f10:	5001f300 	andpl	pc, r1, r0, lsl #6
    3f14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3f24:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f30:	01f30004 	mvnseq	r0, r4
    3f34:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f44:	00020000 	andeq	r0, r2, r0
    3f48:	00009f30 	andeq	r9, r0, r0, lsr pc
    3f4c:	00000000 	andeq	r0, r0, r0
    3f50:	000a0000 	andeq	r0, sl, r0
    3f54:	00730071 	rsbseq	r0, r3, r1, ror r0
    3f58:	3024401a 	eorcc	r4, r4, sl, lsl r0
    3f5c:	00009f2e 	andeq	r9, r0, lr, lsr #30
    3f60:	00000000 	andeq	r0, r0, r0
    3f64:	16f00000 	ldrbtne	r0, [r0], r0
    3f68:	16f20800 	ldrbtne	r0, [r2], r0, lsl #16
    3f6c:	00010800 	andeq	r0, r1, r0, lsl #16
    3f70:	0016f251 	andseq	pc, r6, r1, asr r2	; <UNPREDICTABLE>
    3f74:	0016f808 	andseq	pc, r6, r8, lsl #16
    3f78:	f3000408 	vshl.u8	d0, d8, d0
    3f7c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3f8c:	01000000 	mrseq	r0, (UNDEF: 0)
    3f90:	00005000 	andeq	r5, r0, r0
    3f94:	00000000 	andeq	r0, r0, r0
    3f98:	00040000 	andeq	r0, r4, r0
    3f9c:	9f5001f3 	svcls	0x005001f3
	...
    3fb0:	9f300002 	svcls	0x00300002
	...
    3fbc:	00500001 	subseq	r0, r0, r1
	...
    3fcc:	02000000 	andeq	r0, r0, #0
    3fd0:	009f3000 	addseq	r3, pc, r0
    3fd4:	00000000 	andeq	r0, r0, r0
    3fd8:	06000000 	streq	r0, [r0], -r0
    3fdc:	71007300 	mrsvc	r7, LR_irq
    3fe0:	009f1a00 	addseq	r1, pc, r0, lsl #20
	...
    3ff0:	02000000 	andeq	r0, r0, #0
    3ff4:	009f3000 	addseq	r3, pc, r0
    3ff8:	00000000 	andeq	r0, r0, r0
    3ffc:	06000000 	streq	r0, [r0], -r0
    4000:	72007100 	andvc	r7, r0, #0, 2
    4004:	009f1a00 	addseq	r1, pc, r0, lsl #20
    4008:	00000000 	andeq	r0, r0, r0
    400c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4010:	fa080016 	blx	204070 <__Stack_Size+0x203c70>
    4014:	01080016 	tsteq	r8, r6, lsl r0
    4018:	16fa5100 	ldrbtne	r5, [sl], r0, lsl #2
    401c:	17000800 	strne	r0, [r0, -r0, lsl #16]
    4020:	00040800 	andeq	r0, r4, r0, lsl #16
    4024:	9f5101f3 	svcls	0x005101f3
	...
    4030:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
    4034:	0800171c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip}
    4038:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    403c:	24080017 	strcs	r0, [r8], #-23
    4040:	03080017 	movweq	r0, #32791	; 0x8017
    4044:	9f7e7000 	svcls	0x007e7000
    4048:	08001724 	stmdaeq	r0, {r2, r5, r8, r9, sl, ip}
    404c:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
    4050:	01f30004 	mvnseq	r0, r4
    4054:	17289f50 			; <UNDEFINED> instruction: 0x17289f50
    4058:	17340800 	ldrne	r0, [r4, -r0, lsl #16]!
    405c:	00030800 	andeq	r0, r3, r0, lsl #16
    4060:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
	...
    4070:	01000000 	mrseq	r0, (UNDEF: 0)
    4074:	00005000 	andeq	r5, r0, r0
    4078:	00000000 	andeq	r0, r0, r0
    407c:	00040000 	andeq	r0, r4, r0
    4080:	9f5001f3 	svcls	0x005001f3
	...
    4094:	9f300002 	svcls	0x00300002
	...
    40a0:	00530001 	subseq	r0, r3, r1
	...
    40b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    40b4:	33007000 	movwcc	r7, #0
    40b8:	1aff0825 	bne	fffc6154 <SCS_BASE+0x1ffb8154>
    40bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40c0:	00000000 	andeq	r0, r0, r0
    40c4:	f3000900 	vmls.i8	d0, d0, d0
    40c8:	25335001 	ldrcs	r5, [r3, #-1]!
    40cc:	9f1aff08 	svcls	0x001aff08
	...
    40e0:	9f300002 	svcls	0x00300002
	...
    40ec:	0073000b 	rsbseq	r0, r3, fp
    40f0:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    40f4:	1a31251a 	bne	c4d564 <__Stack_Size+0xc4d164>
    40f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40fc:	00000000 	andeq	r0, r0, r0
    4100:	73000c00 	movwvc	r0, #3072	; 0xc00
    4104:	5001f300 	andpl	pc, r1, r0, lsl #6
    4108:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    410c:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    4110:	00000000 	andeq	r0, r0, r0
    4114:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4118:	7a080017 	bvc	20417c <__Stack_Size+0x203d7c>
    411c:	01080017 	tsteq	r8, r7, lsl r0
    4120:	177a5000 	ldrbne	r5, [sl, -r0]!
    4124:	178e0800 	strne	r0, [lr, r0, lsl #16]
    4128:	00040800 	andeq	r0, r4, r0, lsl #16
    412c:	9f5001f3 	svcls	0x005001f3
    4130:	0800178e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, ip}
    4134:	08001792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip}
    4138:	92500001 	subsls	r0, r0, #1
    413c:	9e080017 	mcrls	0, 0, r0, cr8, cr7, {0}
    4140:	04080017 	streq	r0, [r8], #-23
    4144:	5001f300 	andpl	pc, r1, r0, lsl #6
    4148:	00179e9f 	mulseq	r7, pc, lr	; <UNPREDICTABLE>
    414c:	0017a208 	andseq	sl, r7, r8, lsl #4
    4150:	50000108 	andpl	r0, r0, r8, lsl #2
    4154:	080017a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, ip}
    4158:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
    415c:	01f30004 	mvnseq	r0, r4
    4160:	17ae9f50 	sbfxne	r9, r0, #30, #15
    4164:	17b20800 	ldrne	r0, [r2, r0, lsl #16]!
    4168:	00010800 	andeq	r0, r1, r0, lsl #16
    416c:	0017b250 	andseq	fp, r7, r0, asr r2
    4170:	0017be08 	andseq	fp, r7, r8, lsl #28
    4174:	f3000408 	vshl.u8	d0, d8, d0
    4178:	be9f5001 	cdplt	0, 9, cr5, cr15, cr1, {0}
    417c:	c2080017 	andgt	r0, r8, #23
    4180:	01080017 	tsteq	r8, r7, lsl r0
    4184:	17c25000 	strbne	r5, [r2, r0]
    4188:	17d60800 	ldrbne	r0, [r6, r0, lsl #16]
    418c:	00040800 	andeq	r0, r4, r0, lsl #16
    4190:	9f5001f3 	svcls	0x005001f3
    4194:	080017d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip}
    4198:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
    419c:	00500001 	subseq	r0, r0, r1
    41a0:	00000000 	andeq	r0, r0, r0
    41a4:	e0000000 	and	r0, r0, r0
    41a8:	22080017 	andcs	r0, r8, #23
    41ac:	01080018 	tsteq	r8, r8, lsl r0
    41b0:	18225000 	stmdane	r2!, {ip, lr}
    41b4:	18620800 	stmdane	r2!, {fp}^
    41b8:	00010800 	andeq	r0, r1, r0, lsl #16
    41bc:	00186254 	andseq	r6, r8, r4, asr r2
    41c0:	00186808 	andseq	r6, r8, r8, lsl #16
    41c4:	f3000408 	vshl.u8	d0, d8, d0
    41c8:	009f5001 	addseq	r5, pc, r1
    41cc:	00000000 	andeq	r0, r0, r0
    41d0:	e0000000 	and	r0, r0, r0
    41d4:	f8080017 			; <UNDEFINED> instruction: 0xf8080017
    41d8:	01080017 	tsteq	r8, r7, lsl r0
    41dc:	17f85100 	ldrbne	r5, [r8, r0, lsl #2]!
    41e0:	18620800 	stmdane	r2!, {fp}^
    41e4:	00010800 	andeq	r0, r1, r0, lsl #16
    41e8:	00186255 	andseq	r6, r8, r5, asr r2
    41ec:	00186808 	andseq	r6, r8, r8, lsl #16
    41f0:	f3000408 	vshl.u8	d0, d8, d0
    41f4:	009f5101 	addseq	r5, pc, r1, lsl #2
    41f8:	00000000 	andeq	r0, r0, r0
    41fc:	e0000000 	and	r0, r0, r0
    4200:	ec080017 	stc	0, cr0, [r8], {23}
    4204:	02080017 	andeq	r0, r8, #23
    4208:	ec9f3000 	ldc	0, cr3, [pc], {0}
    420c:	f0080017 			; <UNDEFINED> instruction: 0xf0080017
    4210:	0b080017 	bleq	204274 <__Stack_Size+0x203e74>
    4214:	0b007300 	bleq	20e1c <__Stack_Size+0x20a1c>
    4218:	0a1acfff 	beq	6b821c <__Stack_Size+0x6b7e1c>
    421c:	9f1affff 	svcls	0x001affff
    4220:	080017f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip}
    4224:	080017fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4228:	00730007 	rsbseq	r0, r3, r7
    422c:	1affff0a 	bne	3e5c <__Stack_Size+0x3a5c>
    4230:	0017fa9f 	mulseq	r7, pc, sl	; <UNPREDICTABLE>
    4234:	0017fc08 	andseq	pc, r7, r8, lsl #24
    4238:	70000908 	andvc	r0, r0, r8, lsl #18
    423c:	0a029410 	beq	a9284 <__Stack_Size+0xa8e84>
    4240:	9f1affff 	svcls	0x001affff
    4244:	080017fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4248:	08001804 	stmdaeq	r0, {r2, fp, ip}
    424c:	0072000b 	rsbseq	r0, r2, fp
    4250:	1ae9f30b 	bne	ffa80e84 <SCS_BASE+0x1fa72e84>
    4254:	1affff0a 	bne	3e84 <__Stack_Size+0x3a84>
    4258:	00180e9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    425c:	00181208 	andseq	r1, r8, r8, lsl #4
    4260:	73000708 	movwvc	r0, #1800	; 0x708
    4264:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    4268:	18129f1a 	ldmdane	r2, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    426c:	18160800 	ldmdane	r6, {fp}
    4270:	00090800 	andeq	r0, r9, r0, lsl #16
    4274:	02940c70 	addseq	r0, r4, #112, 24	; 0x7000
    4278:	1affff0a 	bne	3ea8 <__Stack_Size+0x3aa8>
    427c:	0018169f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    4280:	00181a08 	andseq	r1, r8, r8, lsl #20
    4284:	73000b08 	movwvc	r0, #2824	; 0xb08
    4288:	fcff0b00 	ldc2l	11, cr0, [pc]	; 4290 <__Stack_Size+0x3e90>
    428c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4290:	181e9f1a 	ldmdane	lr, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4294:	18250800 	stmdane	r5!, {fp}
    4298:	00070800 	andeq	r0, r7, r0, lsl #16
    429c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    42a0:	469f1aff 			; <UNDEFINED> instruction: 0x469f1aff
    42a4:	58080018 	stmdapl	r8, {r3, r4}
    42a8:	01080018 	tsteq	r8, r8, lsl r0
    42ac:	18585000 	ldmdane	r8, {ip, lr}^
    42b0:	185a0800 	ldmdane	sl, {fp}^
    42b4:	00060800 	andeq	r0, r6, r0, lsl #16
    42b8:	00700073 	rsbseq	r0, r0, r3, ror r0
    42bc:	185a9f21 	ldmdane	sl, {r0, r5, r8, r9, sl, fp, ip, pc}^
    42c0:	185c0800 	ldmdane	ip, {fp}^
    42c4:	00010800 	andeq	r0, r1, r0, lsl #16
    42c8:	00185c53 	andseq	r5, r8, r3, asr ip
    42cc:	00186808 	andseq	r6, r8, r8, lsl #16
    42d0:	72001108 	andvc	r1, r0, #8, 2
    42d4:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    42d8:	1b25f764 	blne	982070 <__Stack_Size+0x981c70>
    42dc:	1a3f00f7 	bne	fc46c0 <__Stack_Size+0xfc42c0>
    42e0:	9f210070 	svcls	0x00210070
	...
    42ec:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
    42f0:	08001832 	stmdaeq	r0, {r1, r4, r5, fp, ip}
    42f4:	9f300002 	svcls	0x00300002
    42f8:	08001832 	stmdaeq	r0, {r1, r4, r5, fp, ip}
    42fc:	08001838 	stmdaeq	r0, {r3, r4, r5, fp, ip}
    4300:	38520001 	ldmdacc	r2, {r0}^
    4304:	48080018 	stmdami	r8, {r3, r4}
    4308:	11080018 	tstne	r8, r8, lsl r0
    430c:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    4310:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    4314:	29007100 	stmdbcs	r0, {r8, ip, sp, lr}
    4318:	16000128 	strne	r0, [r0], -r8, lsr #2
    431c:	18489f13 	stmdane	r8, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
    4320:	18620800 	stmdane	r2!, {fp}^
    4324:	00140800 	andseq	r0, r4, r0, lsl #16
    4328:	91066891 			; <UNDEFINED> instruction: 0x91066891
    432c:	00740664 	rsbseq	r0, r4, r4, ror #12
    4330:	0138000c 	teqeq	r8, ip
    4334:	01282940 	teqeq	r8, r0, asr #18
    4338:	9f131600 	svcls	0x00131600
    433c:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4340:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
    4344:	687d0015 	ldmdavs	sp!, {r0, r2, r4}^
    4348:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    434c:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4350:	40013800 	andmi	r3, r1, r0, lsl #16
    4354:	00012829 	andeq	r2, r1, r9, lsr #16
    4358:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    435c:	00000000 	andeq	r0, r0, r0
    4360:	e0000000 	and	r0, r0, r0
    4364:	3e080017 	mcrcc	0, 0, r0, cr8, cr7, {0}
    4368:	02080018 	andeq	r0, r8, #24
    436c:	3e9f3000 	cdpcc	0, 9, cr3, cr15, cr0, {0}
    4370:	4c080018 	stcmi	0, cr0, [r8], {24}
    4374:	01080018 	tsteq	r8, r8, lsl r0
    4378:	184c5200 	stmdane	ip, {r9, ip, lr}^
    437c:	18620800 	stmdane	r2!, {fp}^
    4380:	00220800 	eoreq	r0, r2, r0, lsl #16
    4384:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4388:	00740664 	rsbseq	r0, r4, r4, ror #12
    438c:	0138000c 	teqeq	r8, ip
    4390:	01282940 	teqeq	r8, r0, asr #18
    4394:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4398:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    439c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    43a0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43a4:	18629f00 	stmdane	r2!, {r8, r9, sl, fp, ip, pc}^
    43a8:	18680800 	stmdane	r8!, {fp}^
    43ac:	00240800 	eoreq	r0, r4, r0, lsl #16
    43b0:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    43b4:	01f30664 	mvnseq	r0, r4, ror #12
    43b8:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    43bc:	28294001 	stmdacs	r9!, {r0, lr}
    43c0:	13160001 	tstne	r6, #1
    43c4:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    43c8:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    43cc:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43d0:	9f00f71b 	svcls	0x0000f71b
	...
    43dc:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
    43e0:	08001846 	stmdaeq	r0, {r1, r2, r6, fp, ip}
    43e4:	9f300002 	svcls	0x00300002
    43e8:	08001846 	stmdaeq	r0, {r1, r2, r6, fp, ip}
    43ec:	0800184c 	stmdaeq	r0, {r2, r3, r6, fp, ip}
    43f0:	0072000b 	rsbseq	r0, r2, fp
    43f4:	25340070 	ldrcs	r0, [r4, #-112]!	; 0x70
    43f8:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    43fc:	00184c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    4400:	00184e08 	andseq	r4, r8, r8, lsl #28
    4404:	52000108 	andpl	r0, r0, #8, 2
    4408:	0800184e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip}
    440c:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4410:	6891002a 	ldmvs	r1, {r1, r3, r5}
    4414:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4418:	000c0074 	andeq	r0, ip, r4, ror r0
    441c:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4420:	16000128 	strne	r0, [r0], -r8, lsr #2
    4424:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    4428:	06007525 	streq	r7, [r0], -r5, lsr #10
    442c:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4430:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    4434:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4438:	9f1c1e64 	svcls	0x001c1e64
    443c:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4440:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
    4444:	687d002c 	ldmdavs	sp!, {r2, r3, r5}^
    4448:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    444c:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4450:	40013800 	andmi	r3, r1, r0, lsl #16
    4454:	00012829 	andeq	r2, r1, r9, lsr #16
    4458:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    445c:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    4460:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    4464:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4468:	34007000 	strcc	r7, [r0], #-0
    446c:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    4470:	00009f1c 	andeq	r9, r0, ip, lsl pc
	...
    4480:	00010000 	andeq	r0, r1, r0
    4484:	00000051 	andeq	r0, r0, r1, asr r0
    4488:	00000000 	andeq	r0, r0, r0
    448c:	f3000400 	vshl.u8	d0, d0, d0
    4490:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    44a0:	02000000 	andeq	r0, r0, #0
    44a4:	009f3000 	addseq	r3, pc, r0
    44a8:	00000000 	andeq	r0, r0, r0
    44ac:	0b000000 	bleq	44b4 <__Stack_Size+0x40b4>
    44b0:	0b007200 	bleq	20cb8 <__Stack_Size+0x208b8>
    44b4:	0a1af0ff 	beq	6c08b8 <__Stack_Size+0x6c04b8>
    44b8:	9f1affff 	svcls	0x001affff
	...
    44c4:	00730007 	rsbseq	r0, r3, r7
    44c8:	1affff0a 	bne	40f8 <__Stack_Size+0x3cf8>
    44cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00189600 	andseq	r9, r8, r0, lsl #12
    44d8:	0018ac08 	andseq	sl, r8, r8, lsl #24
    44dc:	50000108 	andpl	r0, r0, r8, lsl #2
    44e0:	080018ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip}
    44e4:	080018ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip}
    44e8:	74700003 	ldrbtvc	r0, [r0], #-3
    44ec:	0018ae9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    44f0:	0018b408 	andseq	fp, r8, r8, lsl #8
    44f4:	50000108 	andpl	r0, r0, r8, lsl #2
    44f8:	080018b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip}
    44fc:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
    4500:	01f30004 	mvnseq	r0, r4
    4504:	00009f50 	andeq	r9, r0, r0, asr pc
    4508:	00000000 	andeq	r0, r0, r0
    450c:	18960000 	ldmne	r6, {}	; <UNPREDICTABLE>
    4510:	18a20800 	stmiane	r2!, {fp}
    4514:	00010800 	andeq	r0, r1, r0, lsl #16
    4518:	0018a251 	andseq	sl, r8, r1, asr r2
    451c:	0018c808 	andseq	ip, r8, r8, lsl #16
    4520:	f3000408 	vshl.u8	d0, d8, d0
    4524:	009f5101 	addseq	r5, pc, r1, lsl #2
    4528:	00000000 	andeq	r0, r0, r0
    452c:	96000000 	strls	r0, [r0], -r0
    4530:	ba080018 	blt	204598 <__Stack_Size+0x204198>
    4534:	01080018 	tsteq	r8, r8, lsl r0
    4538:	18ba5200 	ldmne	sl!, {r9, ip, lr}
    453c:	18be0800 	ldmne	lr!, {fp}
    4540:	00040800 	andeq	r0, r4, r0, lsl #16
    4544:	9f5201f3 	svcls	0x005201f3
    4548:	080018be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, fp, ip}
    454c:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
    4550:	c0520001 	subsgt	r0, r2, r1
    4554:	c8080018 	stmdagt	r8, {r3, r4}
    4558:	04080018 	streq	r0, [r8], #-24
    455c:	5201f300 	andpl	pc, r1, #0, 6
    4560:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4564:	00000000 	andeq	r0, r0, r0
    4568:	00189600 	andseq	r9, r8, r0, lsl #12
    456c:	00189c08 	andseq	r9, r8, r8, lsl #24
    4570:	30000208 	andcc	r0, r0, r8, lsl #4
    4574:	00189c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    4578:	0018c808 	andseq	ip, r8, r8, lsl #16
    457c:	74000608 	strvc	r0, [r0], #-1544	; 0x608
    4580:	1aff0800 	bne	fffc6588 <SCS_BASE+0x1ffb8588>
    4584:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4588:	00000000 	andeq	r0, r0, r0
    458c:	00189600 	andseq	r9, r8, r0, lsl #12
    4590:	00189c08 	andseq	r9, r8, r8, lsl #24
    4594:	30000208 	andcc	r0, r0, r8, lsl #4
    4598:	00189c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    459c:	0018a208 	andseq	sl, r8, r8, lsl #4
    45a0:	71000908 	tstvc	r0, r8, lsl #18
    45a4:	0a1a4f00 	beq	6981ac <__Stack_Size+0x697dac>
    45a8:	9f1affff 	svcls	0x001affff
    45ac:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    45b0:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
    45b4:	01f3000a 	mvnseq	r0, sl
    45b8:	0a1a4f51 	beq	698304 <__Stack_Size+0x697f04>
    45bc:	9f1affff 	svcls	0x001affff
	...
    45c8:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
    45cc:	080018a8 	stmdaeq	r0, {r3, r5, r7, fp, ip}
    45d0:	9f300002 	svcls	0x00300002
    45d4:	080018a8 	stmdaeq	r0, {r3, r5, r7, fp, ip}
    45d8:	080018bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip}
    45dc:	bc530001 	mrrclt	0, 0, r0, r3, cr1
    45e0:	be080018 	mcrlt	0, 0, r0, cr8, cr8, {0}
    45e4:	05080018 	streq	r0, [r8, #-24]
    45e8:	00713100 	rsbseq	r3, r1, r0, lsl #2
    45ec:	18be9f24 	ldmne	lr!, {r2, r5, r8, r9, sl, fp, ip, pc}
    45f0:	18c40800 	stmiane	r4, {fp}^
    45f4:	00010800 	andeq	r0, r1, r0, lsl #16
    45f8:	0018c453 	andseq	ip, r8, r3, asr r4
    45fc:	0018c808 	andseq	ip, r8, r8, lsl #16
    4600:	31000508 	tstcc	r0, r8, lsl #10
    4604:	9f240071 	svcls	0x00240071
	...
    4618:	00510001 	subseq	r0, r1, r1
    461c:	00000000 	andeq	r0, r0, r0
    4620:	04000000 	streq	r0, [r0], #-0
    4624:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    462c:	00000000 	andeq	r0, r0, r0
    4630:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    463c:	01f30004 	mvnseq	r0, r4
    4640:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4650:	00010000 	andeq	r0, r1, r0
    4654:	00000051 	andeq	r0, r0, r1, asr r0
    4658:	00000000 	andeq	r0, r0, r0
    465c:	f3000400 	vshl.u8	d0, d0, d0
    4660:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4670:	01000000 	mrseq	r0, (UNDEF: 0)
    4674:	00005100 	andeq	r5, r0, r0, lsl #2
    4678:	00000000 	andeq	r0, r0, r0
    467c:	00040000 	andeq	r0, r4, r0
    4680:	9f5101f3 	svcls	0x005101f3
	...
    4694:	00510001 	subseq	r0, r1, r1
    4698:	00000000 	andeq	r0, r0, r0
    469c:	04000000 	streq	r0, [r0], #-0
    46a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    46a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46a8:	00000000 	andeq	r0, r0, r0
    46ac:	0018c800 	andseq	ip, r8, r0, lsl #16
    46b0:	0018cc08 	andseq	ip, r8, r8, lsl #24
    46b4:	51000108 	tstpl	r0, r8, lsl #2
    46b8:	080018cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip}
    46bc:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
    46c0:	01f30004 	mvnseq	r0, r4
    46c4:	00009f51 	andeq	r9, r0, r1, asr pc
    46c8:	00000000 	andeq	r0, r0, r0
    46cc:	18d00000 	ldmne	r0, {}^	; <UNPREDICTABLE>
    46d0:	18d20800 	ldmne	r2, {fp}^
    46d4:	00010800 	andeq	r0, r1, r0, lsl #16
    46d8:	0018d250 	andseq	sp, r8, r0, asr r2
    46dc:	0018d808 	andseq	sp, r8, r8, lsl #16
    46e0:	f3000408 	vshl.u8	d0, d8, d0
    46e4:	009f5001 	addseq	r5, pc, r1
	...
    46f4:	01000000 	mrseq	r0, (UNDEF: 0)
    46f8:	00005100 	andeq	r5, r0, r0, lsl #2
    46fc:	00000000 	andeq	r0, r0, r0
    4700:	00040000 	andeq	r0, r4, r0
    4704:	9f5101f3 	svcls	0x005101f3
	...
    4718:	00510001 	subseq	r0, r1, r1
    471c:	00000000 	andeq	r0, r0, r0
    4720:	04000000 	streq	r0, [r0], #-0
    4724:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4738:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4744:	01f30004 	mvnseq	r0, r4
    4748:	00009f51 	andeq	r9, r0, r1, asr pc
    474c:	00000000 	andeq	r0, r0, r0
    4750:	18d80000 	ldmne	r8, {}^	; <UNPREDICTABLE>
    4754:	18e00800 	stmiane	r0!, {fp}^
    4758:	00010800 	andeq	r0, r1, r0, lsl #16
    475c:	0018e050 	andseq	lr, r8, r0, asr r0
    4760:	0018e408 	andseq	lr, r8, r8, lsl #8
    4764:	f3000408 	vshl.u8	d0, d8, d0
    4768:	009f5001 	addseq	r5, pc, r1
    476c:	00000000 	andeq	r0, r0, r0
    4770:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    4774:	da080018 	ble	2047dc <__Stack_Size+0x2043dc>
    4778:	02080018 	andeq	r0, r8, #24
    477c:	da9f3000 	ble	fe7d0784 <SCS_BASE+0x1e7c2784>
    4780:	e4080018 	str	r0, [r8], #-24
    4784:	0a080018 	beq	2047ec <__Stack_Size+0x2043ec>
    4788:	73007100 	movwvc	r7, #256	; 0x100
    478c:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    4790:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    4794:	00000000 	andeq	r0, r0, r0
    4798:	e4000000 	str	r0, [r0], #-0
    479c:	e6080018 			; <UNDEFINED> instruction: 0xe6080018
    47a0:	01080018 	tsteq	r8, r8, lsl r0
    47a4:	18e65100 	stmiane	r6!, {r8, ip, lr}^
    47a8:	18ec0800 	stmiane	ip!, {fp}^
    47ac:	00040800 	andeq	r0, r4, r0, lsl #16
    47b0:	9f5101f3 	svcls	0x005101f3
	...
    47bc:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
    47c0:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    47c4:	22500001 	subscs	r0, r0, #1
    47c8:	26080019 			; <UNDEFINED> instruction: 0x26080019
    47cc:	04080019 	streq	r0, [r8], #-25
    47d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    47d4:	0019269f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    47d8:	00192808 	andseq	r2, r9, r8, lsl #16
    47dc:	50000108 	andpl	r0, r0, r8, lsl #2
    47e0:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    47e4:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    47e8:	01f30004 	mvnseq	r0, r4
    47ec:	00009f50 	andeq	r9, r0, r0, asr pc
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	18ec0000 	stmiane	ip!, {}^	; <UNPREDICTABLE>
    47f8:	19180800 	ldmdbne	r8, {fp}
    47fc:	00010800 	andeq	r0, r1, r0, lsl #16
    4800:	00191851 	andseq	r1, r9, r1, asr r8
    4804:	00192608 	andseq	r2, r9, r8, lsl #12
    4808:	f3000408 	vshl.u8	d0, d8, d0
    480c:	269f5101 	ldrcs	r5, [pc], r1, lsl #2
    4810:	2a080019 	bcs	20487c <__Stack_Size+0x20447c>
    4814:	01080019 	tsteq	r8, r9, lsl r0
    4818:	00005100 	andeq	r5, r0, r0, lsl #2
    481c:	00000000 	andeq	r0, r0, r0
    4820:	18ec0000 	stmiane	ip!, {}^	; <UNPREDICTABLE>
    4824:	19100800 	ldmdbne	r0, {fp}
    4828:	00020800 	andeq	r0, r2, r0, lsl #16
    482c:	19109f30 	ldmdbne	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    4830:	19140800 	ldmdbne	r4, {fp}
    4834:	000b0800 	andeq	r0, fp, r0, lsl #16
    4838:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    483c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4840:	149f241a 	ldrne	r2, [pc], #1050	; 4848 <__Stack_Size+0x4448>
    4844:	18080019 	stmdane	r8, {r0, r3, r4}
    4848:	12080019 	andne	r0, r8, #25
    484c:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4850:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    4854:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    4858:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    485c:	189f1a1a 	ldmne	pc, {r1, r3, r4, r9, fp, ip}	; <UNPREDICTABLE>
    4860:	26080019 			; <UNDEFINED> instruction: 0x26080019
    4864:	13080019 	movwne	r0, #32793	; 0x8019
    4868:	01f33100 	mvnseq	r3, r0, lsl #2
    486c:	0a253851 	beq	9529b8 <__Stack_Size+0x9525b8>
    4870:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4874:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    4878:	9f1a1aff 	svcls	0x001a1aff
    487c:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    4880:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    4884:	71310012 	teqvc	r1, r2, lsl r0
    4888:	0a253800 	beq	952890 <__Stack_Size+0x952490>
    488c:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4890:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    4894:	9f1a1aff 	svcls	0x001a1aff
	...
    48a0:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
    48a4:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    48a8:	9f300002 	svcls	0x00300002
    48ac:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    48b0:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    48b4:	00710009 	rsbseq	r0, r1, r9
    48b8:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    48bc:	fe9f1aff 	mrc2	10, 4, r1, cr15, cr15, {7}
    48c0:	10080018 	andne	r0, r8, r8, lsl r0
    48c4:	01080019 	tsteq	r8, r9, lsl r0
    48c8:	19105200 	ldmdbne	r0, {r9, ip, lr}
    48cc:	191a0800 	ldmdbne	sl, {fp}
    48d0:	00010800 	andeq	r0, r1, r0, lsl #16
    48d4:	00192653 	andseq	r2, r9, r3, asr r6
    48d8:	00192a08 	andseq	r2, r9, r8, lsl #20
    48dc:	53000108 	movwpl	r0, #264	; 0x108
	...
    48e8:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
    48ec:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    48f0:	9f300002 	svcls	0x00300002
    48f4:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    48f8:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    48fc:	00740006 	rsbseq	r0, r4, r6
    4900:	9f1aff08 	svcls	0x001aff08
	...
    490c:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
    4910:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    4914:	9f300002 	svcls	0x00300002
    4918:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    491c:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    4920:	00500001 	subseq	r0, r0, r1
	...
    4930:	01000000 	mrseq	r0, (UNDEF: 0)
    4934:	00005100 	andeq	r5, r0, r0, lsl #2
    4938:	00000000 	andeq	r0, r0, r0
    493c:	00040000 	andeq	r0, r4, r0
    4940:	9f5101f3 	svcls	0x005101f3
	...
    4954:	00710005 	rsbseq	r0, r1, r5
    4958:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    495c:	00000000 	andeq	r0, r0, r0
    4960:	06000000 	streq	r0, [r0], -r0
    4964:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4968:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    496c:	00000000 	andeq	r0, r0, r0
    4970:	3a000000 	bcc	4978 <__Stack_Size+0x4578>
    4974:	40080019 	andmi	r0, r8, r9, lsl r0
    4978:	01080019 	tsteq	r8, r9, lsl r0
    497c:	19405300 	stmdbne	r0, {r8, r9, ip, lr}^
    4980:	19480800 	stmdbne	r8, {fp}^
    4984:	00030800 	andeq	r0, r3, r0, lsl #16
    4988:	489f0473 	ldmmi	pc, {r0, r1, r4, r5, r6, sl}	; <UNPREDICTABLE>
    498c:	58080019 	stmdapl	r8, {r0, r3, r4}
    4990:	01080019 	tsteq	r8, r9, lsl r0
    4994:	19585300 	ldmdbne	r8, {r8, r9, ip, lr}^
    4998:	195a0800 	ldmdbne	sl, {fp}^
    499c:	00030800 	andeq	r0, r3, r0, lsl #16
    49a0:	5a9f7c73 	bpl	fe7e3b74 <SCS_BASE+0x1e7d5b74>
    49a4:	5d080019 	stcpl	0, cr0, [r8, #-100]	; 0xffffff9c
    49a8:	01080019 	tsteq	r8, r9, lsl r0
    49ac:	00005300 	andeq	r5, r0, r0, lsl #6
    49b0:	00000000 	andeq	r0, r0, r0
    49b4:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    49b8:	19c50800 	stmibne	r5, {fp}^
    49bc:	00010800 	andeq	r0, r1, r0, lsl #16
    49c0:	0019c550 	andseq	ip, r9, r0, asr r5
    49c4:	0019d408 	andseq	sp, r9, r8, lsl #8
    49c8:	f3000408 	vshl.u8	d0, d8, d0
    49cc:	009f5001 	addseq	r5, pc, r1
    49d0:	00000000 	andeq	r0, r0, r0
    49d4:	d4000000 	strle	r0, [r0], #-0
    49d8:	e9080019 	stmdb	r8, {r0, r3, r4}
    49dc:	01080019 	tsteq	r8, r9, lsl r0
    49e0:	19e95000 	stmibne	r9!, {ip, lr}^
    49e4:	19f80800 	ldmibne	r8!, {fp}^
    49e8:	00040800 	andeq	r0, r4, r0, lsl #16
    49ec:	9f5001f3 	svcls	0x005001f3
	...
    49f8:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
    49fc:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
    4a00:	08500001 	ldmdaeq	r0, {r0}^
    4a04:	8808001a 	stmdahi	r8, {r1, r3, r4}
    4a08:	0408001a 	streq	r0, [r8], #-26
    4a0c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4a10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a14:	00000000 	andeq	r0, r0, r0
    4a18:	001a1a00 	andseq	r1, sl, r0, lsl #20
    4a1c:	001a2808 	andseq	r2, sl, r8, lsl #16
    4a20:	53000108 	movwpl	r0, #264	; 0x108
    4a24:	08001a28 	stmdaeq	r0, {r3, r5, r9, fp, ip}
    4a28:	08001a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip}
    4a2c:	09740002 	ldmdbeq	r4!, {r1}^
	...
    4a38:	08001a42 	stmdaeq	r0, {r1, r6, r9, fp, ip}
    4a3c:	08001a44 	stmdaeq	r0, {r2, r6, r9, fp, ip}
    4a40:	44530001 	ldrbmi	r0, [r3], #-1
    4a44:	5e08001a 	mcrpl	0, 0, r0, cr8, cr10, {0}
    4a48:	0508001a 	streq	r0, [r8, #-26]
    4a4c:	3f007100 	svccc	0x00007100
    4a50:	1a629f1a 	bne	18ac6c0 <__Stack_Size+0x18ac2c0>
    4a54:	1a6c0800 	bne	1b06a5c <__Stack_Size+0x1b0665c>
    4a58:	00050800 	andeq	r0, r5, r0, lsl #16
    4a5c:	1a3f0071 	bne	fc4c28 <__Stack_Size+0xfc4828>
    4a60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a64:	00000000 	andeq	r0, r0, r0
    4a68:	001a3e00 	andseq	r3, sl, r0, lsl #28
    4a6c:	001a5e08 	andseq	r5, sl, r8, lsl #28
    4a70:	51000108 	tstpl	r0, r8, lsl #2
    4a74:	08001a62 	stmdaeq	r0, {r1, r5, r6, r9, fp, ip}
    4a78:	08001a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, ip}
    4a7c:	00510001 	subseq	r0, r1, r1
    4a80:	00000000 	andeq	r0, r0, r0
    4a84:	94000000 	strls	r0, [r0], #-0
    4a88:	1c08001a 	stcne	0, cr0, [r8], {26}
    4a8c:	0308001b 	movweq	r0, #32795	; 0x801b
    4a90:	9f107500 	svcls	0x00107500
	...
    4a9c:	08001a96 	stmdaeq	r0, {r1, r2, r4, r7, r9, fp, ip}
    4aa0:	08001ac2 	stmdaeq	r0, {r1, r6, r7, r9, fp, ip}
    4aa4:	c2530001 	subsgt	r0, r3, #1
    4aa8:	ca08001a 	bgt	204b18 <__Stack_Size+0x204718>
    4aac:	0908001a 	stmdbeq	r8, {r1, r3, r4}
    4ab0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ab4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ab8:	1aca9f1a 	bne	ff2ac728 <SCS_BASE+0x1f29e728>
    4abc:	1adc0800 	bne	ff706ac4 <SCS_BASE+0x1f6f8ac4>
    4ac0:	00010800 	andeq	r0, r1, r0, lsl #16
    4ac4:	001adc53 	andseq	sp, sl, r3, asr ip
    4ac8:	001adf08 	andseq	sp, sl, r8, lsl #30
    4acc:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ad0:	0a029410 	beq	a9b18 <__Stack_Size+0xa9718>
    4ad4:	9f1affff 	svcls	0x001affff
	...
    4ae0:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
    4ae4:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    4ae8:	00760006 	rsbseq	r0, r6, r6
    4aec:	9f1aff08 	svcls	0x001aff08
    4af0:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    4af4:	08001ac0 	stmdaeq	r0, {r6, r7, r9, fp, ip}
    4af8:	9f340002 	svcls	0x00340002
    4afc:	08001ac0 	stmdaeq	r0, {r6, r7, r9, fp, ip}
    4b00:	08001aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp, ip}
    4b04:	9f370002 	svcls	0x00370002
    4b08:	08001aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp, ip}
    4b0c:	08001ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip}
    4b10:	00760006 	rsbseq	r0, r6, r6
    4b14:	9f1aff08 	svcls	0x001aff08
    4b18:	08001ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip}
    4b1c:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
    4b20:	00560001 	subseq	r0, r6, r1
    4b24:	00000000 	andeq	r0, r0, r0
    4b28:	e2000000 	and	r0, r0, #0
    4b2c:	e408001a 	str	r0, [r8], #-26
    4b30:	0108001a 	tsteq	r8, sl, lsl r0
    4b34:	1ae45000 	bne	ff918b3c <SCS_BASE+0x1f90ab3c>
    4b38:	1b140800 	blne	506b40 <__Stack_Size+0x506740>
    4b3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4b40:	00000059 	andeq	r0, r0, r9, asr r0
    4b44:	00000000 	andeq	r0, r0, r0
    4b48:	001acc00 	andseq	ip, sl, r0, lsl #24
    4b4c:	001ad408 	andseq	sp, sl, r8, lsl #8
    4b50:	54000108 	strpl	r0, [r0], #-264	; 0x108
    4b54:	08001ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip}
    4b58:	08001ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, ip}
    4b5c:	00740016 	rsbseq	r0, r4, r6, lsl r0
    4b60:	244b4012 	strbcs	r4, [fp], #-18
    4b64:	16007322 	strne	r7, [r0], -r2, lsr #6
    4b68:	244b4014 	strbcs	r4, [fp], #-20
    4b6c:	01282d22 	teqeq	r8, r2, lsr #26
    4b70:	9f131600 	svcls	0x00131600
    4b74:	08001ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, ip}
    4b78:	08001adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip}
    4b7c:	1475001c 	ldrbtne	r0, [r5], #-28
    4b80:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4b84:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4b88:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b8c:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b90:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b94:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b98:	1adc9f13 	bne	ff72c7ec <SCS_BASE+0x1f71e7ec>
    4b9c:	1adf0800 	bne	ff7c6ba4 <SCS_BASE+0x1f7b8ba4>
    4ba0:	00220800 	eoreq	r0, r2, r0, lsl #16
    4ba4:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4ba8:	1affff0a 	bne	47d8 <__Stack_Size+0x43d8>
    4bac:	244b4012 	strbcs	r4, [fp], #-18
    4bb0:	94107522 	ldrls	r7, [r0], #-1314	; 0x522
    4bb4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4bb8:	4014161a 	andsmi	r1, r4, sl, lsl r6
    4bbc:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4bc0:	16000128 	strne	r0, [r0], -r8, lsr #2
    4bc4:	00009f13 	andeq	r9, r0, r3, lsl pc
    4bc8:	00000000 	andeq	r0, r0, r0
    4bcc:	1b7e0000 	blne	1f84bd4 <__Stack_Size+0x1f847d4>
    4bd0:	1b950800 	blne	fe546bd8 <SCS_BASE+0x1e538bd8>
    4bd4:	00010800 	andeq	r0, r1, r0, lsl #16
    4bd8:	001ba450 	andseq	sl, fp, r0, asr r4
    4bdc:	001ba608 	andseq	sl, fp, r8, lsl #12
    4be0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    4bec:	08001bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, ip}
    4bf0:	08001bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip}
    4bf4:	00700006 	rsbseq	r0, r0, r6
    4bf8:	9f1a7f08 	svcls	0x001a7f08
    4bfc:	08001bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip}
    4c00:	08001be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip}
    4c04:	e4500001 	ldrb	r0, [r0], #-1
    4c08:	0a08001b 	beq	204c7c <__Stack_Size+0x20487c>
    4c0c:	0b08001c 	bleq	204c84 <__Stack_Size+0x204884>
    4c10:	94007300 	strls	r7, [r0], #-768	; 0x300
    4c14:	1a7f0801 	bne	1fc6c20 <__Stack_Size+0x1fc6820>
    4c18:	9f1aff08 	svcls	0x001aff08
	...
    4c24:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
    4c28:	08001c18 	stmdaeq	r0, {r3, r4, sl, fp, ip}
    4c2c:	00520001 	subseq	r0, r2, r1
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	e4000000 	str	r0, [r0], #-0
    4c38:	2808001b 	stmdacs	r8, {r0, r1, r3, r4}
    4c3c:	0108001c 	tsteq	r8, ip, lsl r0
    4c40:	1c285000 	stcne	0, cr5, [r8], #-0
    4c44:	1c2b0800 	stcne	8, cr0, [fp], #-0
    4c48:	00070800 	andeq	r0, r7, r0, lsl #16
    4c4c:	7f0b0071 	svcvc	0x000b0071
    4c50:	369f1aff 			; <UNDEFINED> instruction: 0x369f1aff
    4c54:	4b08001c 	blmi	204ccc <__Stack_Size+0x2048cc>
    4c58:	0108001c 	tsteq	r8, ip, lsl r0
    4c5c:	1c4e5000 	marne	acc0, r5, lr
    4c60:	1c510800 	mrrcne	8, 0, r0, r1, cr0
    4c64:	00010800 	andeq	r0, r1, r0, lsl #16
    4c68:	00000050 	andeq	r0, r0, r0, asr r0
    4c6c:	00000000 	andeq	r0, r0, r0
    4c70:	001bde00 	andseq	sp, fp, r0, lsl #28
    4c74:	001c2b08 	andseq	r2, ip, r8, lsl #22
    4c78:	71000608 	tstvc	r0, r8, lsl #12
    4c7c:	1aff0800 	bne	fffc6c84 <SCS_BASE+0x1ffb8c84>
    4c80:	001c369f 	mulseq	ip, pc, r6	; <UNPREDICTABLE>
    4c84:	001c4808 	andseq	r4, ip, r8, lsl #16
    4c88:	71000608 	tstvc	r0, r8, lsl #12
    4c8c:	1aff0800 	bne	fffc6c94 <SCS_BASE+0x1ffb8c94>
    4c90:	001c4e9f 	mulseq	ip, pc, lr	; <UNPREDICTABLE>
    4c94:	001c5108 	andseq	r5, ip, r8, lsl #2
    4c98:	71000608 	tstvc	r0, r8, lsl #12
    4c9c:	1aff0800 	bne	fffc6ca4 <SCS_BASE+0x1ffb8ca4>
    4ca0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ca4:	00000000 	andeq	r0, r0, r0
    4ca8:	001c5e00 	andseq	r5, ip, r0, lsl #28
    4cac:	001c6208 	andseq	r6, ip, r8, lsl #4
    4cb0:	73000708 	movwvc	r0, #1800	; 0x708
    4cb4:	30000a00 	andcc	r0, r0, r0, lsl #20
    4cb8:	1c629f27 	stclne	15, cr9, [r2], #-156	; 0xffffff64
    4cbc:	1c660800 	stclne	8, cr0, [r6], #-0
    4cc0:	000b0800 	andeq	r0, fp, r0, lsl #16
    4cc4:	000a0073 	andeq	r0, sl, r3, ror r0
    4cc8:	000a2730 	andeq	r2, sl, r0, lsr r7
    4ccc:	009f2730 	addseq	r2, pc, r0, lsr r7	; <UNPREDICTABLE>
    4cd0:	00000000 	andeq	r0, r0, r0
    4cd4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    4cd8:	d008001c 	andle	r0, r8, ip, lsl r0
    4cdc:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4ce0:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ce4:	d09f1aff 			; <UNDEFINED> instruction: 0xd09f1aff
    4ce8:	fa08001c 	blx	204d60 <__Stack_Size+0x204960>
    4cec:	0808001c 	stmdaeq	r8, {r2, r3, r4}
    4cf0:	94057000 	strls	r7, [r5], #-0
    4cf4:	1aff0801 	bne	fffc6d00 <SCS_BASE+0x1ffb8d00>
    4cf8:	001d069f 	mulseq	sp, pc, r6	; <UNPREDICTABLE>
    4cfc:	001d1808 	andseq	r1, sp, r8, lsl #16
    4d00:	71000608 	tstvc	r0, r8, lsl #12
    4d04:	1aff0800 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    4d08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d0c:	00000000 	andeq	r0, r0, r0
    4d10:	001c9c00 	andseq	r9, ip, r0, lsl #24
    4d14:	001cbc08 	andseq	fp, ip, r8, lsl #24
    4d18:	54000108 	strpl	r0, [r0], #-264	; 0x108
    4d1c:	08001cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip}
    4d20:	08001cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip}
    4d24:	00710007 	rsbseq	r0, r1, r7
    4d28:	1aff7f0b 	bne	fffe495c <SCS_BASE+0x1ffd695c>
    4d2c:	001cd09f 	mulseq	ip, pc, r0	; <UNPREDICTABLE>
    4d30:	001cfa08 	andseq	pc, ip, r8, lsl #20
    4d34:	70000c08 	andvc	r0, r0, r8, lsl #24
    4d38:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d3c:	7f0b1aff 	svcvc	0x000b1aff
    4d40:	069f1aff 			; <UNDEFINED> instruction: 0x069f1aff
    4d44:	1808001d 	stmdane	r8, {r0, r2, r3, r4}
    4d48:	0708001d 	smladeq	r8, sp, r0, r0
    4d4c:	0b007100 	bleq	21154 <__Stack_Size+0x20d54>
    4d50:	9f1aff7f 	svcls	0x001aff7f
	...
    4d5c:	08001cb2 	stmdaeq	r0, {r1, r4, r5, r7, sl, fp, ip}
    4d60:	08001cc2 	stmdaeq	r0, {r1, r6, r7, sl, fp, ip}
    4d64:	00520001 	subseq	r0, r2, r1
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	ec000000 	stc	0, cr0, [r0], {-0}
    4d70:	f008001c 			; <UNDEFINED> instruction: 0xf008001c
    4d74:	0708001c 	smladeq	r8, ip, r0, r0
    4d78:	0a007200 	beq	21580 <__Stack_Size+0x21180>
    4d7c:	9f271000 	svcls	0x00271000
	...
    4d88:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
    4d8c:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
    4d90:	50500001 	subspl	r0, r0, r1
    4d94:	5808001d 	stmdapl	r8, {r0, r2, r3, r4}
    4d98:	0408001d 	streq	r0, [r8], #-29
    4d9c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4da0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4da4:	00000000 	andeq	r0, r0, r0
    4da8:	001db000 	andseq	fp, sp, r0
    4dac:	001db808 	andseq	fp, sp, r8, lsl #16
    4db0:	74001108 	strvc	r1, [r0], #-264	; 0x108
    4db4:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    4db8:	2324311a 	teqcs	r4, #-2147483642	; 0x80000006
    4dbc:	8081c080 	addhi	ip, r1, r0, lsl #1
    4dc0:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
	...
    4dcc:	08001df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, ip}
    4dd0:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
    4dd4:	9f320002 	svcls	0x00320002
    4dd8:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
    4ddc:	08001e02 	stmdaeq	r0, {r1, r9, sl, fp, ip}
    4de0:	02500001 	subseq	r0, r0, #1
    4de4:	0e08001e 	mcreq	0, 0, r0, cr8, cr14, {0}
    4de8:	0208001e 	andeq	r0, r8, #30
    4dec:	129f3200 	addsne	r3, pc, #0, 4
    4df0:	3008001e 	andcc	r0, r8, lr, lsl r0
    4df4:	0208001e 	andeq	r0, r8, #30
    4df8:	3a9f3200 	bcc	fe7d1600 <SCS_BASE+0x1e7c3600>
    4dfc:	4008001e 	andmi	r0, r8, lr, lsl r0
    4e00:	0108001e 	tsteq	r8, lr, lsl r0
    4e04:	1e405000 	cdpne	0, 4, cr5, cr0, cr0, {0}
    4e08:	1e500800 	cdpne	8, 5, cr0, cr0, cr0, {0}
    4e0c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e10:	1e509f32 	mrcne	15, 2, r9, cr0, cr2, {1}
    4e14:	1e520800 	cdpne	8, 5, cr0, cr2, cr0, {0}
    4e18:	00010800 	andeq	r0, r1, r0, lsl #16
    4e1c:	001e5250 	andseq	r5, lr, r0, asr r2
    4e20:	001e6c08 	andseq	r6, lr, r8, lsl #24
    4e24:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e28:	001e6c9f 	mulseq	lr, pc, ip	; <UNPREDICTABLE>
    4e2c:	001e6e08 	andseq	r6, lr, r8, lsl #28
    4e30:	50000108 	andpl	r0, r0, r8, lsl #2
    4e34:	08001e6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, fp, ip}
    4e38:	08001e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp, ip}
    4e3c:	9f320002 	svcls	0x00320002
    4e40:	08001e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp, ip}
    4e44:	08001e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, ip}
    4e48:	7c500001 	mrrcvc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4e4c:	8c08001e 	stchi	0, cr0, [r8], {30}
    4e50:	0208001e 	andeq	r0, r8, #30
    4e54:	8c9f3200 	lfmhi	f3, 4, [pc], {0}
    4e58:	9408001e 	strls	r0, [r8], #-30
    4e5c:	0108001e 	tsteq	r8, lr, lsl r0
    4e60:	1eae5000 	cdpne	0, 10, cr5, cr14, cr0, {0}
    4e64:	1eb00800 	cdpne	8, 11, cr0, cr0, cr0, {0}
    4e68:	00010800 	andeq	r0, r1, r0, lsl #16
    4e6c:	00000050 	andeq	r0, r0, r0, asr r0
    4e70:	00000000 	andeq	r0, r0, r0
    4e74:	001df000 	andseq	pc, sp, r0
    4e78:	001eb608 	andseq	fp, lr, r8, lsl #12
    4e7c:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4e88:	08001e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, ip}
    4e8c:	08001eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip}
    4e90:	9f360002 	svcls	0x00360002
    4e94:	08001eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip}
    4e98:	08001eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip}
    4e9c:	00530001 	subseq	r0, r3, r1
    4ea0:	00000000 	andeq	r0, r0, r0
    4ea4:	b6000000 	strlt	r0, [r0], -r0
    4ea8:	cc08001e 	stcgt	0, cr0, [r8], {30}
    4eac:	0208001e 	andeq	r0, r8, #30
    4eb0:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    4eb4:	ce08001e 	mcrgt	0, 0, r0, cr8, cr14, {0}
    4eb8:	0108001e 	tsteq	r8, lr, lsl r0
    4ebc:	1ece5300 	cdpne	3, 12, cr5, cr14, cr0, {0}
    4ec0:	1ed60800 	cdpne	8, 13, cr0, cr6, cr0, {0}
    4ec4:	00020800 	andeq	r0, r2, r0, lsl #16
    4ec8:	1ed69f30 	mrcne	15, 6, r9, cr6, cr0, {1}
    4ecc:	1ed80800 	cdpne	8, 13, cr0, cr8, cr0, {0}
    4ed0:	00010800 	andeq	r0, r1, r0, lsl #16
    4ed4:	001ed853 	andseq	sp, lr, r3, asr r8
    4ed8:	001ee008 	andseq	lr, lr, r8
    4edc:	30000208 	andcc	r0, r0, r8, lsl #4
    4ee0:	001ee09f 	mulseq	lr, pc, r0	; <UNPREDICTABLE>
    4ee4:	001ee208 	andseq	lr, lr, r8, lsl #4
    4ee8:	53000108 	movwpl	r0, #264	; 0x108
    4eec:	08001ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp, ip}
    4ef0:	08001f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip}
    4ef4:	9f300002 	svcls	0x00300002
    4ef8:	08001f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip}
    4efc:	08001fa7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip}
    4f00:	58530001 	ldmdapl	r3, {r0}^
    4f04:	62080020 	andvs	r0, r8, #32
    4f08:	02080020 	andeq	r0, r8, #32
    4f0c:	629f3000 	addsvs	r3, pc, #0
    4f10:	78080020 	stmdavc	r8, {r5}
    4f14:	06080020 	streq	r0, [r8], -r0, lsr #32
    4f18:	19d50300 	ldmibne	r5, {r8, r9}^
    4f1c:	009f0800 	addseq	r0, pc, r0, lsl #16
    4f20:	00000000 	andeq	r0, r0, r0
    4f24:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    4f28:	ac08001f 	stcge	0, cr0, [r8], {31}
    4f2c:	0208001f 	andeq	r0, r8, #31
    4f30:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    4f34:	ee08001f 	mcr	0, 0, r0, cr8, cr15, {0}
    4f38:	0108001f 	tsteq	r8, pc, lsl r0
    4f3c:	20445000 	subcs	r5, r4, r0
    4f40:	20500800 	subscs	r0, r0, r0, lsl #16
    4f44:	00010800 	andeq	r0, r1, r0, lsl #16
    4f48:	00000050 	andeq	r0, r0, r0, asr r0
    4f4c:	00000000 	andeq	r0, r0, r0
    4f50:	001eb600 	andseq	fp, lr, r0, lsl #12
    4f54:	001fa008 	andseq	sl, pc, r8
    4f58:	54000108 	strpl	r0, [r0], #-264	; 0x108
    4f5c:	08001fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip}
    4f60:	08001fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp, ip}
    4f64:	58540001 	ldmdapl	r4, {r0}^
    4f68:	78080020 	stmdavc	r8, {r5}
    4f6c:	01080020 	tsteq	r8, r0, lsr #32
    4f70:	00005400 	andeq	r5, r0, r0, lsl #8
    4f74:	00000000 	andeq	r0, r0, r0
    4f78:	1f300000 	svcne	0x00300000
    4f7c:	1f560800 	svcne	0x00560800
    4f80:	00010800 	andeq	r0, r1, r0, lsl #16
    4f84:	00000051 	andeq	r0, r0, r1, asr r0
    4f88:	00000000 	andeq	r0, r0, r0
    4f8c:	001f3000 	andseq	r3, pc, r0
    4f90:	001f5608 	andseq	r5, pc, r8, lsl #12
    4f94:	72000908 	andvc	r0, r0, #8, 18	; 0x20000
    4f98:	1a700800 	bne	1c06fa0 <__Stack_Size+0x1c06ba0>
    4f9c:	9f1aff08 	svcls	0x001aff08
	...
    4fa8:	08001eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip}
    4fac:	08002050 	stmdaeq	r0, {r4, r6, sp}
    4fb0:	9f300002 	svcls	0x00300002
    4fb4:	08002058 	stmdaeq	r0, {r3, r4, r6, sp}
    4fb8:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
    4fbc:	9f300002 	svcls	0x00300002
	...
    4fc8:	08001f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip}
    4fcc:	08001f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, ip}
    4fd0:	00530001 	subseq	r0, r3, r1
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	c2000000 	andgt	r0, r0, #0
    4fdc:	e208001e 	and	r0, r8, #30
    4fe0:	0108001e 	tsteq	r8, lr, lsl r0
    4fe4:	1f9a5200 	svcne	0x009a5200
    4fe8:	1f9c0800 	svcne	0x009c0800
    4fec:	00010800 	andeq	r0, r1, r0, lsl #16
    4ff0:	00000052 	andeq	r0, r0, r2, asr r0
    4ff4:	00000000 	andeq	r0, r0, r0
    4ff8:	00208000 	eoreq	r8, r0, r0
    4ffc:	00209408 	eoreq	r9, r0, r8, lsl #8
    5000:	53000108 	movwpl	r0, #264	; 0x108
    5004:	08002094 	stmdaeq	r0, {r2, r4, r7, sp}
    5008:	080020a3 	stmdaeq	r0, {r0, r1, r5, r7, sp}
    500c:	08740008 	ldmdaeq	r4!, {r3}^
    5010:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    5014:	21109f1a 	tstcs	r0, sl, lsl pc
    5018:	21180800 	tstcs	r8, r0, lsl #16
    501c:	00010800 	andeq	r0, r1, r0, lsl #16
    5020:	00211853 	eoreq	r1, r1, r3, asr r8
    5024:	00211d08 	eoreq	r1, r1, r8, lsl #26
    5028:	74000808 	strvc	r0, [r0], #-2056	; 0x808
    502c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5030:	209f1aff 			; <UNDEFINED> instruction: 0x209f1aff
    5034:	28080021 	stmdacs	r8, {r0, r5}
    5038:	01080021 	tsteq	r8, r1, lsr #32
    503c:	00005300 	andeq	r5, r0, r0, lsl #6
    5040:	00000000 	andeq	r0, r0, r0
    5044:	20900000 	addscs	r0, r0, r0
    5048:	21120800 	tstcs	r2, r0, lsl #16
    504c:	00030800 	andeq	r0, r3, r0, lsl #16
    5050:	009f1074 	addseq	r1, pc, r4, ror r0	; <UNPREDICTABLE>
    5054:	00000000 	andeq	r0, r0, r0
    5058:	94000000 	strls	r0, [r0], #-0
    505c:	a3080020 	movwge	r0, #32800	; 0x8020
    5060:	01080020 	tsteq	r8, r0, lsr #32
    5064:	00005300 	andeq	r5, r0, r0, lsl #6
    5068:	00000000 	andeq	r0, r0, r0
    506c:	20a80000 	adccs	r0, r8, r0
    5070:	20b00800 	adcscs	r0, r0, r0, lsl #16
    5074:	00010800 	andeq	r0, r1, r0, lsl #16
    5078:	0020b050 	eoreq	fp, r0, r0, asr r0
    507c:	0020c208 	eoreq	ip, r0, r8, lsl #4
    5080:	57000108 	strpl	r0, [r0, -r8, lsl #2]
	...
    508c:	0800209a 	stmdaeq	r0, {r1, r3, r4, r7, sp}
    5090:	080020a0 	stmdaeq	r0, {r5, r7, sp}
    5094:	00760016 	rsbseq	r0, r6, r6, lsl r0
    5098:	244b4012 	strbcs	r4, [fp], #-18
    509c:	16007322 	strne	r7, [r0], -r2, lsr #6
    50a0:	244b4014 	strbcs	r4, [fp], #-20
    50a4:	01282d22 	teqeq	r8, r2, lsr #26
    50a8:	9f131600 	svcls	0x00131600
    50ac:	080020a0 	stmdaeq	r0, {r5, r7, sp}
    50b0:	080020a3 	stmdaeq	r0, {r0, r1, r5, r7, sp}
    50b4:	1474001c 	ldrbtne	r0, [r4], #-28
    50b8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    50bc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    50c0:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50c4:	40141600 	andsmi	r1, r4, r0, lsl #12
    50c8:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50cc:	16000128 	strne	r0, [r0], -r8, lsr #2
    50d0:	00009f13 	andeq	r9, r0, r3, lsl pc
    50d4:	00000000 	andeq	r0, r0, r0
    50d8:	21440000 	mrscs	r0, (UNDEF: 68)
    50dc:	21780800 	cmncs	r8, r0, lsl #16
    50e0:	00010800 	andeq	r0, r1, r0, lsl #16
    50e4:	00217850 	eoreq	r7, r1, r0, asr r8
    50e8:	00218408 	eoreq	r8, r1, r8, lsl #8
    50ec:	f3000408 	vshl.u8	d0, d8, d0
    50f0:	009f5001 	addseq	r5, pc, r1
    50f4:	00000000 	andeq	r0, r0, r0
    50f8:	4c000000 	stcmi	0, cr0, [r0], {-0}
    50fc:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    5100:	01080021 	tsteq	r8, r1, lsr #32
    5104:	00005500 	andeq	r5, r0, r0, lsl #10
    5108:	00000000 	andeq	r0, r0, r0
    510c:	218c0000 	orrcs	r0, ip, r0
    5110:	21970800 	orrscs	r0, r7, r0, lsl #16
    5114:	00010800 	andeq	r0, r1, r0, lsl #16
    5118:	00219c52 	eoreq	r9, r1, r2, asr ip
    511c:	00219e08 	eoreq	r9, r1, r8, lsl #28
    5120:	53000108 	movwpl	r0, #264	; 0x108
    5124:	0800219e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sp}
    5128:	080021a4 	stmdaeq	r0, {r2, r5, r7, r8, sp}
    512c:	a4520001 	ldrbge	r0, [r2], #-1
    5130:	b3080021 	movwlt	r0, #32801	; 0x8021
    5134:	08080021 	stmdaeq	r8, {r0, r5}
    5138:	94087300 	strls	r7, [r8], #-768	; 0x300
    513c:	1aff0801 	bne	fffc7148 <SCS_BASE+0x1ffb9148>
    5140:	0021c69f 	mlaeq	r1, pc, r6, ip	; <UNPREDICTABLE>
    5144:	0021d108 	eoreq	sp, r1, r8, lsl #2
    5148:	53000108 	movwpl	r0, #264	; 0x108
	...
    5154:	080021e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp}
    5158:	080021fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sp}
    515c:	fa500001 	blx	1405168 <__Stack_Size+0x1404d68>
    5160:	fc080021 	stc2	0, cr0, [r8], {33}	; 0x21
    5164:	03080021 	movweq	r0, #32801	; 0x8021
    5168:	9f7e7000 	svcls	0x007e7000
    516c:	080021fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sp}
    5170:	0800220c 	stmdaeq	r0, {r2, r3, r9, sp}
    5174:	7f700003 	svcvc	0x00700003
    5178:	00220c9f 	mlaeq	r2, pc, ip, r0	; <UNPREDICTABLE>
    517c:	00221008 	eoreq	r1, r2, r8
    5180:	50000108 	andpl	r0, r0, r8, lsl #2
    5184:	08002210 	stmdaeq	r0, {r4, r9, sp}
    5188:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    518c:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    5190:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5194:	00000000 	andeq	r0, r0, r0
    5198:	0021e200 	eoreq	lr, r1, r0, lsl #4
    519c:	0021e808 	eoreq	lr, r1, r8, lsl #16
    51a0:	51000108 	tstpl	r0, r8, lsl #2
    51a4:	080021e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sp}
    51a8:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    51ac:	01f30004 	mvnseq	r0, r4
    51b0:	00009f51 	andeq	r9, r0, r1, asr pc
    51b4:	00000000 	andeq	r0, r0, r0
    51b8:	21e20000 	mvncs	r0, r0
    51bc:	21ea0800 	mvncs	r0, r0, lsl #16
    51c0:	00010800 	andeq	r0, r1, r0, lsl #16
    51c4:	0021ea52 	eoreq	lr, r1, r2, asr sl
    51c8:	00221208 	eoreq	r1, r2, r8, lsl #4
    51cc:	f3000408 	vshl.u8	d0, d8, d0
    51d0:	009f5201 	addseq	r5, pc, r1, lsl #4
    51d4:	00000000 	andeq	r0, r0, r0
    51d8:	f2000000 	vhadd.s8	d0, d0, d0
    51dc:	f4080021 	vst4.8	{d0-d3}, [r8 :128], r1
    51e0:	01080021 	tsteq	r8, r1, lsr #32
    51e4:	21f45200 	mvnscs	r5, r0, lsl #4
    51e8:	220c0800 	andcs	r0, ip, #0, 16
    51ec:	000f0800 	andeq	r0, pc, r0, lsl #16
    51f0:	0a5201f3 	beq	14859c4 <__Stack_Size+0x14855c4>
    51f4:	231affff 	tstcs	sl, #1020	; 0x3fc
    51f8:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    51fc:	0c9f1c00 	ldceq	12, cr1, [pc], {0}
    5200:	0e080022 	cdpeq	0, 0, cr0, cr8, cr2, {1}
    5204:	10080022 	andne	r0, r8, r2, lsr #32
    5208:	5201f300 	andpl	pc, r1, #0, 6
    520c:	1affff0a 	bne	4e3c <__Stack_Size+0x4a3c>
    5210:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5214:	22200073 	eorcs	r0, r0, #115	; 0x73
    5218:	00220e9f 	mlaeq	r2, pc, lr, r0	; <UNPREDICTABLE>
    521c:	00221208 	eoreq	r1, r2, r8, lsl #4
    5220:	f3000f08 	vpmax.f32	d0, d0, d8
    5224:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5228:	01231aff 	strdeq	r1, [r3, -pc]!
    522c:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5230:	00009f1c 	andeq	r9, r0, ip, lsl pc
    5234:	00000000 	andeq	r0, r0, r0
    5238:	21fc0000 	mvnscs	r0, r0
    523c:	22040800 	andcs	r0, r4, #0, 16
    5240:	00080800 	andeq	r0, r8, r0, lsl #16
    5244:	01947e70 	orrseq	r7, r4, r0, ror lr
    5248:	9f1aff08 	svcls	0x001aff08
    524c:	08002204 	stmdaeq	r0, {r2, r9, sp}
    5250:	08002208 	stmdaeq	r0, {r3, r9, sp}
    5254:	08540001 	ldmdaeq	r4, {r0}^
    5258:	0c080022 	stceq	0, cr0, [r8], {34}	; 0x22
    525c:	08080022 	stmdaeq	r8, {r1, r5}
    5260:	947e7000 	ldrbtls	r7, [lr], #-0
    5264:	1aff0801 	bne	fffc7270 <SCS_BASE+0x1ffb9270>
    5268:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    526c:	00000000 	andeq	r0, r0, r0
    5270:	0021fc00 	eoreq	pc, r1, r0, lsl #24
    5274:	00220c08 	eoreq	r0, r2, r8, lsl #24
    5278:	70001208 	andvc	r1, r0, r8, lsl #4
    527c:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5280:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5284:	01947e70 	orrseq	r7, r4, r0, ror lr
    5288:	211aff08 	tstcs	sl, r8, lsl #30
    528c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5290:	00000000 	andeq	r0, r0, r0
    5294:	0021f200 	eoreq	pc, r1, r0, lsl #4
    5298:	0021f408 	eoreq	pc, r1, r8, lsl #8
    529c:	51000108 	tstpl	r0, r8, lsl #2
    52a0:	0800220c 	stmdaeq	r0, {r2, r3, r9, sp}
    52a4:	0800220e 	stmdaeq	r0, {r1, r2, r3, r9, sp}
    52a8:	0073000a 	rsbseq	r0, r3, sl
    52ac:	00712432 	rsbseq	r2, r1, r2, lsr r4
    52b0:	9f042322 	svcls	0x00042322
    52b4:	0800220e 	stmdaeq	r0, {r1, r2, r3, r9, sp}
    52b8:	08002210 	stmdaeq	r0, {r4, r9, sp}
    52bc:	7f73000a 	svcvc	0x0073000a
    52c0:	00712432 	rsbseq	r2, r1, r2, lsr r4
    52c4:	9f042322 	svcls	0x00042322
	...
    52d0:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    52d4:	08002224 	stmdaeq	r0, {r2, r5, r9, sp}
    52d8:	30500001 	subscc	r0, r0, r1
    52dc:	32080022 	andcc	r0, r8, #34	; 0x22
    52e0:	08080022 	stmdaeq	r8, {r1, r5}
    52e4:	31017300 	mrscc	r7, SP_irq
    52e8:	22007024 	andcs	r7, r0, #36	; 0x24
    52ec:	0022329f 	mlaeq	r2, pc, r2, r3	; <UNPREDICTABLE>
    52f0:	00223408 	eoreq	r3, r2, r8, lsl #8
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243100 	eorvc	r3, r4, r0, lsl #2
    52fc:	009f2200 	addseq	r2, pc, r0, lsl #4
    5300:	00000000 	andeq	r0, r0, r0
    5304:	12000000 	andne	r0, r0, #0
    5308:	18080022 	stmdane	r8, {r1, r5}
    530c:	01080022 	tsteq	r8, r2, lsr #32
    5310:	22185100 	andscs	r5, r8, #0, 2
    5314:	22360800 	eorscs	r0, r6, #0, 16
    5318:	00040800 	andeq	r0, r4, r0, lsl #16
    531c:	9f5101f3 	svcls	0x005101f3
	...
    5328:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
    532c:	0800221a 	stmdaeq	r0, {r1, r3, r4, r9, sp}
    5330:	1a520001 	bne	148533c <__Stack_Size+0x1484f3c>
    5334:	36080022 	strcc	r0, [r8], -r2, lsr #32
    5338:	04080022 	streq	r0, [r8], #-34	; 0x22
    533c:	5201f300 	andpl	pc, r1, #0, 6
    5340:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5344:	00000000 	andeq	r0, r0, r0
    5348:	00222200 	eoreq	r2, r2, r0, lsl #4
    534c:	00222408 	eoreq	r2, r2, r8, lsl #8
    5350:	52000108 	andpl	r0, r0, #8, 2
    5354:	08002224 	stmdaeq	r0, {r2, r5, r9, sp}
    5358:	08002230 	stmdaeq	r0, {r4, r5, r9, sp}
    535c:	01f3000f 	mvnseq	r0, pc
    5360:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5364:	3101231a 	tstcc	r1, sl, lsl r3
    5368:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    536c:	0022309f 	mlaeq	r2, pc, r0, r3	; <UNPREDICTABLE>
    5370:	00223208 	eoreq	r3, r2, r8, lsl #4
    5374:	f3001008 	vhadd.u8	d1, d0, d8
    5378:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    537c:	01231aff 	strdeq	r1, [r3, -pc]!
    5380:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5384:	329f2220 	addscc	r2, pc, #32, 4
    5388:	36080022 	strcc	r0, [r8], -r2, lsr #32
    538c:	0f080022 	svceq	0x00080022
    5390:	5201f300 	andpl	pc, r1, #0, 6
    5394:	1affff0a 	bne	4fc4 <__Stack_Size+0x4bc4>
    5398:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    539c:	9f1c0073 	svcls	0x001c0073
	...
    53a8:	08002222 	stmdaeq	r0, {r1, r5, r9, sp}
    53ac:	08002224 	stmdaeq	r0, {r2, r5, r9, sp}
    53b0:	28510001 	ldmdacs	r1, {r0}^
    53b4:	32080022 	andcc	r0, r8, #34	; 0x22
    53b8:	0a080022 	beq	205448 <__Stack_Size+0x205048>
    53bc:	32007300 	andcc	r7, r0, #0, 6
    53c0:	22007124 	andcs	r7, r0, #36, 2
    53c4:	329f0423 	addscc	r0, pc, #587202560	; 0x23000000
    53c8:	34080022 	strcc	r0, [r8], #-34	; 0x22
    53cc:	0a080022 	beq	20545c <__Stack_Size+0x20505c>
    53d0:	327f7300 	rsbscc	r7, pc, #0, 6
    53d4:	22007124 	andcs	r7, r0, #36, 2
    53d8:	009f0423 	addseq	r0, pc, r3, lsr #8
	...
    53e8:	01000000 	mrseq	r0, (UNDEF: 0)
    53ec:	00005000 	andeq	r5, r0, r0
    53f0:	00000000 	andeq	r0, r0, r0
    53f4:	00040000 	andeq	r0, r4, r0
    53f8:	9f5001f3 	svcls	0x005001f3
	...
    540c:	00500001 	subseq	r0, r0, r1
    5410:	00000000 	andeq	r0, r0, r0
    5414:	04000000 	streq	r0, [r0], #-0
    5418:	5001f300 	andpl	pc, r1, r0, lsl #6
    541c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5420:	00000000 	andeq	r0, r0, r0
    5424:	00224800 	eoreq	r4, r2, r0, lsl #16
    5428:	00224a08 	eoreq	r4, r2, r8, lsl #20
    542c:	50000108 	andpl	r0, r0, r8, lsl #2
    5430:	0800224a 	stmdaeq	r0, {r1, r3, r6, r9, sp}
    5434:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
    5438:	01f30004 	mvnseq	r0, r4
    543c:	00009f50 	andeq	r9, r0, r0, asr pc
    5440:	00000000 	andeq	r0, r0, r0
    5444:	22480000 	subcs	r0, r8, #0
    5448:	225e0800 	subscs	r0, lr, #0, 16
    544c:	00010800 	andeq	r0, r1, r0, lsl #16
    5450:	00225e51 	eoreq	r5, r2, r1, asr lr
    5454:	00226408 	eoreq	r6, r2, r8, lsl #8
    5458:	f3000408 	vshl.u8	d0, d8, d0
    545c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    546c:	01000000 	mrseq	r0, (UNDEF: 0)
    5470:	00005000 	andeq	r5, r0, r0
    5474:	00000000 	andeq	r0, r0, r0
    5478:	00040000 	andeq	r0, r4, r0
    547c:	9f5001f3 	svcls	0x005001f3
	...
    5488:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
    548c:	08002266 	stmdaeq	r0, {r1, r2, r5, r6, r9, sp}
    5490:	66500001 	ldrbvs	r0, [r0], -r1
    5494:	96080022 	strls	r0, [r8], -r2, lsr #32
    5498:	04080022 	streq	r0, [r8], #-34	; 0x22
    549c:	5001f300 	andpl	pc, r1, r0, lsl #6
    54a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54a4:	00000000 	andeq	r0, r0, r0
    54a8:	00227c00 	eoreq	r7, r2, r0, lsl #24
    54ac:	00228e08 	eoreq	r8, r2, r8, lsl #28
    54b0:	53000108 	movwpl	r0, #264	; 0x108
	...
    54bc:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
    54c0:	08002298 	stmdaeq	r0, {r3, r4, r7, r9, sp}
    54c4:	98500001 	ldmdals	r0, {r0}^
    54c8:	c8080022 	stmdagt	r8, {r1, r5}
    54cc:	04080022 	streq	r0, [r8], #-34	; 0x22
    54d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    54d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54d8:	00000000 	andeq	r0, r0, r0
    54dc:	0022ae00 	eoreq	sl, r2, r0, lsl #28
    54e0:	0022c008 	eoreq	ip, r2, r8
    54e4:	53000108 	movwpl	r0, #264	; 0x108
	...
    54f8:	00500001 	subseq	r0, r0, r1
    54fc:	00000000 	andeq	r0, r0, r0
    5500:	04000000 	streq	r0, [r0], #-0
    5504:	5001f300 	andpl	pc, r1, r0, lsl #6
    5508:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5518:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5524:	01f30004 	mvnseq	r0, r4
    5528:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5538:	00010000 	andeq	r0, r1, r0
    553c:	00000050 	andeq	r0, r0, r0, asr r0
    5540:	00000000 	andeq	r0, r0, r0
    5544:	f3000400 	vshl.u8	d0, d0, d0
    5548:	009f5001 	addseq	r5, pc, r1
    554c:	00000000 	andeq	r0, r0, r0
    5550:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    5554:	ca080022 	bgt	2055e4 <__Stack_Size+0x2051e4>
    5558:	01080022 	tsteq	r8, r2, lsr #32
    555c:	22ca5000 	sbccs	r5, sl, #0
    5560:	22ee0800 	rsccs	r0, lr, #0, 16
    5564:	00040800 	andeq	r0, r4, r0, lsl #16
    5568:	9f5001f3 	svcls	0x005001f3
	...
    5574:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    5578:	080022e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sp}
    557c:	00730006 	rsbseq	r0, r3, r6
    5580:	9f273008 	svcls	0x00273008
    5584:	080022e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sp}
    5588:	080022e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sp}
    558c:	00730009 	rsbseq	r0, r3, r9
    5590:	08273008 	stmdaeq	r7!, {r3, ip, sp}
    5594:	009f2730 	addseq	r2, pc, r0, lsr r7	; <UNPREDICTABLE>
    5598:	00000000 	andeq	r0, r0, r0
    559c:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    55a0:	f0080022 			; <UNDEFINED> instruction: 0xf0080022
    55a4:	01080022 	tsteq	r8, r2, lsr #32
    55a8:	22f05000 	rscscs	r5, r0, #0
    55ac:	23140800 	tstcs	r4, #0, 16
    55b0:	00040800 	andeq	r0, r4, r0, lsl #16
    55b4:	9f5001f3 	svcls	0x005001f3
	...
    55c0:	08002304 	stmdaeq	r0, {r2, r8, r9, sp}
    55c4:	08002308 	stmdaeq	r0, {r3, r8, r9, sp}
    55c8:	00730007 	rsbseq	r0, r3, r7
    55cc:	2730000a 	ldrcs	r0, [r0, -sl]!
    55d0:	0023089f 	mlaeq	r3, pc, r8, r0	; <UNPREDICTABLE>
    55d4:	00230c08 	eoreq	r0, r3, r8, lsl #24
    55d8:	73000b08 	movwvc	r0, #2824	; 0xb08
    55dc:	30000a00 	andcc	r0, r0, r0, lsl #20
    55e0:	30000a27 	andcc	r0, r0, r7, lsr #20
    55e4:	00009f27 	andeq	r9, r0, r7, lsr #30
	...
    55f4:	00010000 	andeq	r0, r1, r0
    55f8:	00000050 	andeq	r0, r0, r0, asr r0
    55fc:	00000000 	andeq	r0, r0, r0
    5600:	f3000400 	vshl.u8	d0, d0, d0
    5604:	009f5001 	addseq	r5, pc, r1
	...
    5614:	01000000 	mrseq	r0, (UNDEF: 0)
    5618:	00005000 	andeq	r5, r0, r0
    561c:	00000000 	andeq	r0, r0, r0
    5620:	00040000 	andeq	r0, r4, r0
    5624:	9f5001f3 	svcls	0x005001f3
	...
    5630:	08002314 	stmdaeq	r0, {r2, r4, r8, r9, sp}
    5634:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
    5638:	16500001 	ldrbne	r0, [r0], -r1
    563c:	34080023 	strcc	r0, [r8], #-35	; 0x23
    5640:	04080023 	streq	r0, [r8], #-35	; 0x23
    5644:	5001f300 	andpl	pc, r1, r0, lsl #6
    5648:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5658:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5664:	01f30004 	mvnseq	r0, r4
    5668:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5678:	00010000 	andeq	r0, r1, r0
    567c:	00000050 	andeq	r0, r0, r0, asr r0
    5680:	00000000 	andeq	r0, r0, r0
    5684:	f3000400 	vshl.u8	d0, d0, d0
    5688:	009f5001 	addseq	r5, pc, r1
	...
    5698:	01000000 	mrseq	r0, (UNDEF: 0)
    569c:	00005000 	andeq	r5, r0, r0
    56a0:	00000000 	andeq	r0, r0, r0
    56a4:	00040000 	andeq	r0, r4, r0
    56a8:	9f5001f3 	svcls	0x005001f3
	...
    56bc:	00500001 	subseq	r0, r0, r1
    56c0:	00000000 	andeq	r0, r0, r0
    56c4:	04000000 	streq	r0, [r0], #-0
    56c8:	5001f300 	andpl	pc, r1, r0, lsl #6
    56cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56dc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56e8:	01f30004 	mvnseq	r0, r4
    56ec:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56fc:	00010000 	andeq	r0, r1, r0
    5700:	00000050 	andeq	r0, r0, r0, asr r0
    5704:	00000000 	andeq	r0, r0, r0
    5708:	f3000400 	vshl.u8	d0, d0, d0
    570c:	009f5001 	addseq	r5, pc, r1
	...
    571c:	01000000 	mrseq	r0, (UNDEF: 0)
    5720:	00005000 	andeq	r5, r0, r0
    5724:	00000000 	andeq	r0, r0, r0
    5728:	00040000 	andeq	r0, r4, r0
    572c:	9f5001f3 	svcls	0x005001f3
	...
    5740:	00500001 	subseq	r0, r0, r1
    5744:	00000000 	andeq	r0, r0, r0
    5748:	04000000 	streq	r0, [r0], #-0
    574c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5750:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5760:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    576c:	01f30004 	mvnseq	r0, r4
    5770:	00009f50 	andeq	r9, r0, r0, asr pc
    5774:	00000000 	andeq	r0, r0, r0
    5778:	23340000 	teqcs	r4, #0
    577c:	23360800 	teqcs	r6, #0, 16
    5780:	00010800 	andeq	r0, r1, r0, lsl #16
    5784:	00233650 	eoreq	r3, r3, r0, asr r6
    5788:	00235a08 	eoreq	r5, r3, r8, lsl #20
    578c:	f3000408 	vshl.u8	d0, d8, d0
    5790:	009f5001 	addseq	r5, pc, r1
    5794:	00000000 	andeq	r0, r0, r0
    5798:	5a000000 	bpl	57a0 <__Stack_Size+0x53a0>
    579c:	5c080023 	stcpl	0, cr0, [r8], {35}	; 0x23
    57a0:	01080023 	tsteq	r8, r3, lsr #32
    57a4:	235c5000 	cmpcs	ip, #0
    57a8:	23800800 	orrcs	r0, r0, #0, 16
    57ac:	00040800 	andeq	r0, r4, r0, lsl #16
    57b0:	9f5001f3 	svcls	0x005001f3
	...
    57c4:	00500001 	subseq	r0, r0, r1
    57c8:	00000000 	andeq	r0, r0, r0
    57cc:	04000000 	streq	r0, [r0], #-0
    57d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    57e4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    57f0:	01f30004 	mvnseq	r0, r4
    57f4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5804:	00010000 	andeq	r0, r1, r0
    5808:	00000050 	andeq	r0, r0, r0, asr r0
    580c:	00000000 	andeq	r0, r0, r0
    5810:	f3000400 	vshl.u8	d0, d0, d0
    5814:	009f5001 	addseq	r5, pc, r1
    5818:	00000000 	andeq	r0, r0, r0
    581c:	80000000 	andhi	r0, r0, r0
    5820:	8e080023 	cdphi	0, 0, cr0, cr8, cr3, {1}
    5824:	01080023 	tsteq	r8, r3, lsr #32
    5828:	238e5000 	orrcs	r5, lr, #0
    582c:	23a00800 	movcs	r0, #0, 16
    5830:	00040800 	andeq	r0, r4, r0, lsl #16
    5834:	9f5001f3 	svcls	0x005001f3
	...
    5840:	08002380 	stmdaeq	r0, {r7, r8, r9, sp}
    5844:	08002384 	stmdaeq	r0, {r2, r7, r8, r9, sp}
    5848:	84510001 	ldrbhi	r0, [r1], #-1
    584c:	a0080023 	andge	r0, r8, r3, lsr #32
    5850:	04080023 	streq	r0, [r8], #-35	; 0x23
    5854:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5858:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    585c:	00000000 	andeq	r0, r0, r0
    5860:	0023a000 	eoreq	sl, r3, r0
    5864:	0023ae08 	eoreq	sl, r3, r8, lsl #28
    5868:	50000108 	andpl	r0, r0, r8, lsl #2
    586c:	080023ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sp}
    5870:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
    5874:	01f30004 	mvnseq	r0, r4
    5878:	00009f50 	andeq	r9, r0, r0, asr pc
    587c:	00000000 	andeq	r0, r0, r0
    5880:	23a00000 	movcs	r0, #0
    5884:	23a40800 			; <UNDEFINED> instruction: 0x23a40800
    5888:	00010800 	andeq	r0, r1, r0, lsl #16
    588c:	0023a451 	eoreq	sl, r3, r1, asr r4
    5890:	0023c008 	eoreq	ip, r3, r8
    5894:	f3000408 	vshl.u8	d0, d8, d0
    5898:	009f5101 	addseq	r5, pc, r1, lsl #2
    589c:	00000000 	andeq	r0, r0, r0
    58a0:	c0000000 	andgt	r0, r0, r0
    58a4:	ca080023 	bgt	205938 <__Stack_Size+0x205538>
    58a8:	01080023 	tsteq	r8, r3, lsr #32
    58ac:	23ca5000 	biccs	r5, sl, #0
    58b0:	23e00800 	mvncs	r0, #0, 16
    58b4:	00040800 	andeq	r0, r4, r0, lsl #16
    58b8:	9f5001f3 	svcls	0x005001f3
	...
    58c4:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
    58c8:	080023ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sp}
    58cc:	ea500001 	b	14058d8 <__Stack_Size+0x14054d8>
    58d0:	00080023 	andeq	r0, r8, r3, lsr #32
    58d4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    58dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58e0:	00000000 	andeq	r0, r0, r0
    58e4:	00240000 	eoreq	r0, r4, r0
    58e8:	00240a08 	eoreq	r0, r4, r8, lsl #20
    58ec:	50000108 	andpl	r0, r0, r8, lsl #2
    58f0:	0800240a 	stmdaeq	r0, {r1, r3, sl, sp}
    58f4:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
    58f8:	01f30004 	mvnseq	r0, r4
    58fc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    590c:	00010000 	andeq	r0, r1, r0
    5910:	00000051 	andeq	r0, r0, r1, asr r0
    5914:	00000000 	andeq	r0, r0, r0
    5918:	f3000400 	vshl.u8	d0, d0, d0
    591c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5920:	00000000 	andeq	r0, r0, r0
    5924:	01000000 	mrseq	r0, (UNDEF: 0)
    5928:	00005100 	andeq	r5, r0, r0, lsl #2
    592c:	00000000 	andeq	r0, r0, r0
    5930:	00040000 	andeq	r0, r4, r0
    5934:	9f5101f3 	svcls	0x005101f3
	...
    5948:	00530001 	subseq	r0, r3, r1
    594c:	00000000 	andeq	r0, r0, r0
    5950:	01000000 	mrseq	r0, (UNDEF: 0)
    5954:	00005300 	andeq	r5, r0, r0, lsl #6
    5958:	00000000 	andeq	r0, r0, r0
    595c:	00010000 	andeq	r0, r1, r0
    5960:	00000053 	andeq	r0, r0, r3, asr r0
    5964:	00000000 	andeq	r0, r0, r0
    5968:	00241c00 	eoreq	r1, r4, r0, lsl #24
    596c:	00242808 	eoreq	r2, r4, r8, lsl #16
    5970:	50000108 	andpl	r0, r0, r8, lsl #2
    5974:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
    5978:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
    597c:	01f30004 	mvnseq	r0, r4
    5980:	00009f50 	andeq	r9, r0, r0, asr pc
    5984:	00000000 	andeq	r0, r0, r0
    5988:	241c0000 	ldrcs	r0, [ip], #-0
    598c:	244a0800 	strbcs	r0, [sl], #-2048	; 0x800
    5990:	00010800 	andeq	r0, r1, r0, lsl #16
    5994:	00244a51 	eoreq	r4, r4, r1, asr sl
    5998:	00245c08 	eoreq	r5, r4, r8, lsl #24
    599c:	f3000408 	vshl.u8	d0, d8, d0
    59a0:	009f5101 	addseq	r5, pc, r1, lsl #2
    59a4:	00000000 	andeq	r0, r0, r0
    59a8:	34000000 	strcc	r0, [r0], #-0
    59ac:	3c080024 	stccc	0, cr0, [r8], {36}	; 0x24
    59b0:	01080024 	tsteq	r8, r4, lsr #32
    59b4:	243c5300 	ldrtcs	r5, [ip], #-768	; 0x300
    59b8:	243e0800 	ldrtcs	r0, [lr], #-2048	; 0x800
    59bc:	00050800 	andeq	r0, r5, r0, lsl #16
    59c0:	25350071 	ldrcs	r0, [r5, #-113]!	; 0x71
    59c4:	00243e9f 	mlaeq	r4, pc, lr, r3	; <UNPREDICTABLE>
    59c8:	00244008 	eoreq	r4, r4, r8
    59cc:	53000108 	movwpl	r0, #264	; 0x108
    59d0:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
    59d4:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
    59d8:	00530001 	subseq	r0, r3, r1
	...
    59e8:	01000000 	mrseq	r0, (UNDEF: 0)
    59ec:	00005000 	andeq	r5, r0, r0
    59f0:	00000000 	andeq	r0, r0, r0
    59f4:	00040000 	andeq	r0, r4, r0
    59f8:	9f5001f3 	svcls	0x005001f3
	...
    5a04:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
    5a08:	08002466 	stmdaeq	r0, {r1, r2, r5, r6, sl, sp}
    5a0c:	66500001 	ldrbvs	r0, [r0], -r1
    5a10:	7c080024 	stcvc	0, cr0, [r8], {36}	; 0x24
    5a14:	04080024 	streq	r0, [r8], #-36	; 0x24
    5a18:	5001f300 	andpl	pc, r1, r0, lsl #6
    5a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a2c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a38:	01f30004 	mvnseq	r0, r4
    5a3c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5a4c:	00010000 	andeq	r0, r1, r0
    5a50:	00000051 	andeq	r0, r0, r1, asr r0
    5a54:	00000000 	andeq	r0, r0, r0
    5a58:	f3000400 	vshl.u8	d0, d0, d0
    5a5c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5a6c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a70:	00005200 	andeq	r5, r0, r0, lsl #4
    5a74:	00000000 	andeq	r0, r0, r0
    5a78:	00040000 	andeq	r0, r4, r0
    5a7c:	9f5201f3 	svcls	0x005201f3
	...
    5a90:	00500001 	subseq	r0, r0, r1
    5a94:	00000000 	andeq	r0, r0, r0
    5a98:	04000000 	streq	r0, [r0], #-0
    5a9c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5aa0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5ab0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5abc:	01f30004 	mvnseq	r0, r4
    5ac0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5ad0:	00010000 	andeq	r0, r1, r0
    5ad4:	00000050 	andeq	r0, r0, r0, asr r0
    5ad8:	00000000 	andeq	r0, r0, r0
    5adc:	f3000400 	vshl.u8	d0, d0, d0
    5ae0:	009f5001 	addseq	r5, pc, r1
	...
    5af0:	01000000 	mrseq	r0, (UNDEF: 0)
    5af4:	00005100 	andeq	r5, r0, r0, lsl #2
    5af8:	00000000 	andeq	r0, r0, r0
    5afc:	00040000 	andeq	r0, r4, r0
    5b00:	9f5101f3 	svcls	0x005101f3
	...
    5b14:	00500001 	subseq	r0, r0, r1
    5b18:	00000000 	andeq	r0, r0, r0
    5b1c:	04000000 	streq	r0, [r0], #-0
    5b20:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b34:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b40:	01f30004 	mvnseq	r0, r4
    5b44:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5b54:	00010000 	andeq	r0, r1, r0
    5b58:	00000050 	andeq	r0, r0, r0, asr r0
    5b5c:	00000000 	andeq	r0, r0, r0
    5b60:	f3000400 	vshl.u8	d0, d0, d0
    5b64:	009f5001 	addseq	r5, pc, r1
    5b68:	00000000 	andeq	r0, r0, r0
    5b6c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b70:	00005000 	andeq	r5, r0, r0
    5b74:	00000000 	andeq	r0, r0, r0
    5b78:	00040000 	andeq	r0, r4, r0
    5b7c:	9f5001f3 	svcls	0x005001f3
	...
    5b88:	00500001 	subseq	r0, r0, r1
	...
    5b98:	01000000 	mrseq	r0, (UNDEF: 0)
    5b9c:	00005100 	andeq	r5, r0, r0, lsl #2
    5ba0:	00000000 	andeq	r0, r0, r0
    5ba4:	00040000 	andeq	r0, r4, r0
    5ba8:	9f5101f3 	svcls	0x005101f3
	...
    5bb4:	00510001 	subseq	r0, r1, r1
    5bb8:	00000000 	andeq	r0, r0, r0
    5bbc:	04000000 	streq	r0, [r0], #-0
    5bc0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5bc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5bc8:	00000000 	andeq	r0, r0, r0
    5bcc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5be0:	00520001 	subseq	r0, r2, r1
    5be4:	00000000 	andeq	r0, r0, r0
    5be8:	04000000 	streq	r0, [r0], #-0
    5bec:	5201f300 	andpl	pc, r1, #0, 6
    5bf0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5bf4:	00000000 	andeq	r0, r0, r0
    5bf8:	52000100 	andpl	r0, r0, #0, 2
	...
    5c0c:	00510001 	subseq	r0, r1, r1
	...
    5c1c:	01000000 	mrseq	r0, (UNDEF: 0)
    5c20:	00005300 	andeq	r5, r0, r0, lsl #6
    5c24:	00000000 	andeq	r0, r0, r0
    5c28:	00050000 	andeq	r0, r5, r0
    5c2c:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c34:	00000000 	andeq	r0, r0, r0
    5c38:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c44:	00530001 	subseq	r0, r3, r1
	...
    5c54:	01000000 	mrseq	r0, (UNDEF: 0)
    5c58:	00005100 	andeq	r5, r0, r0, lsl #2
    5c5c:	00000000 	andeq	r0, r0, r0
    5c60:	00010000 	andeq	r0, r1, r0
    5c64:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c74:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c80:	00720005 	rsbseq	r0, r2, r5
    5c84:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c88:	00000000 	andeq	r0, r0, r0
    5c8c:	01000000 	mrseq	r0, (UNDEF: 0)
    5c90:	00005300 	andeq	r5, r0, r0, lsl #6
    5c94:	00000000 	andeq	r0, r0, r0
    5c98:	00010000 	andeq	r0, r1, r0
    5c9c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5cac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5cb8:	01f30004 	mvnseq	r0, r4
    5cbc:	00009f50 	andeq	r9, r0, r0, asr pc
    5cc0:	00000000 	andeq	r0, r0, r0
    5cc4:	00010000 	andeq	r0, r1, r0
    5cc8:	00000050 	andeq	r0, r0, r0, asr r0
    5ccc:	00000000 	andeq	r0, r0, r0
    5cd0:	f3000400 	vshl.u8	d0, d0, d0
    5cd4:	009f5001 	addseq	r5, pc, r1
	...
    5ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ce8:	00005100 	andeq	r5, r0, r0, lsl #2
    5cec:	00000000 	andeq	r0, r0, r0
    5cf0:	00040000 	andeq	r0, r4, r0
    5cf4:	9f5101f3 	svcls	0x005101f3
	...
    5d00:	00510001 	subseq	r0, r1, r1
	...
    5d10:	01000000 	mrseq	r0, (UNDEF: 0)
    5d14:	00005200 	andeq	r5, r0, r0, lsl #4
    5d18:	00000000 	andeq	r0, r0, r0
    5d1c:	00040000 	andeq	r0, r4, r0
    5d20:	9f5201f3 	svcls	0x005201f3
	...
    5d2c:	00520001 	subseq	r0, r2, r1
	...
    5d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5d40:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5d50:	00010000 	andeq	r0, r1, r0
    5d54:	00000053 	andeq	r0, r0, r3, asr r0
    5d58:	00000000 	andeq	r0, r0, r0
    5d5c:	72000500 	andvc	r0, r0, #0, 10
    5d60:	9f253500 	svcls	0x00253500
	...
    5d6c:	00530001 	subseq	r0, r3, r1
    5d70:	00000000 	andeq	r0, r0, r0
    5d74:	01000000 	mrseq	r0, (UNDEF: 0)
    5d78:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5d88:	00010000 	andeq	r0, r1, r0
    5d8c:	00000050 	andeq	r0, r0, r0, asr r0
    5d90:	00000000 	andeq	r0, r0, r0
    5d94:	f3000400 	vshl.u8	d0, d0, d0
    5d98:	009f5001 	addseq	r5, pc, r1
    5d9c:	00000000 	andeq	r0, r0, r0
    5da0:	01000000 	mrseq	r0, (UNDEF: 0)
    5da4:	00005000 	andeq	r5, r0, r0
    5da8:	00000000 	andeq	r0, r0, r0
    5dac:	00040000 	andeq	r0, r4, r0
    5db0:	9f5001f3 	svcls	0x005001f3
	...
    5dc4:	00510001 	subseq	r0, r1, r1
    5dc8:	00000000 	andeq	r0, r0, r0
    5dcc:	04000000 	streq	r0, [r0], #-0
    5dd0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5dd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5dd8:	00000000 	andeq	r0, r0, r0
    5ddc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5df0:	00520001 	subseq	r0, r2, r1
    5df4:	00000000 	andeq	r0, r0, r0
    5df8:	04000000 	streq	r0, [r0], #-0
    5dfc:	5201f300 	andpl	pc, r1, #0, 6
    5e00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e04:	00000000 	andeq	r0, r0, r0
    5e08:	52000100 	andpl	r0, r0, #0, 2
	...
    5e1c:	00510001 	subseq	r0, r1, r1
	...
    5e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    5e30:	00005300 	andeq	r5, r0, r0, lsl #6
    5e34:	00000000 	andeq	r0, r0, r0
    5e38:	00050000 	andeq	r0, r5, r0
    5e3c:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e44:	00000000 	andeq	r0, r0, r0
    5e48:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e54:	00530001 	subseq	r0, r3, r1
	...
    5e64:	01000000 	mrseq	r0, (UNDEF: 0)
    5e68:	00005000 	andeq	r5, r0, r0
    5e6c:	00000000 	andeq	r0, r0, r0
    5e70:	00040000 	andeq	r0, r4, r0
    5e74:	9f5001f3 	svcls	0x005001f3
	...
    5e88:	00500001 	subseq	r0, r0, r1
    5e8c:	00000000 	andeq	r0, r0, r0
    5e90:	04000000 	streq	r0, [r0], #-0
    5e94:	5001f300 	andpl	pc, r1, r0, lsl #6
    5e98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5ea8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5eb4:	01f30004 	mvnseq	r0, r4
    5eb8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5ec8:	00010000 	andeq	r0, r1, r0
    5ecc:	00000050 	andeq	r0, r0, r0, asr r0
    5ed0:	00000000 	andeq	r0, r0, r0
    5ed4:	f3000400 	vshl.u8	d0, d0, d0
    5ed8:	009f5001 	addseq	r5, pc, r1
    5edc:	00000000 	andeq	r0, r0, r0
    5ee0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ee4:	00005000 	andeq	r5, r0, r0
    5ee8:	00000000 	andeq	r0, r0, r0
    5eec:	00040000 	andeq	r0, r4, r0
    5ef0:	9f5001f3 	svcls	0x005001f3
	...
    5f04:	00500001 	subseq	r0, r0, r1
    5f08:	00000000 	andeq	r0, r0, r0
    5f0c:	04000000 	streq	r0, [r0], #-0
    5f10:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5f24:	70000e00 	andvc	r0, r0, r0, lsl #28
    5f28:	1aff0800 	bne	fffc7f30 <SCS_BASE+0x1ffb9f30>
    5f2c:	00712438 	rsbseq	r2, r1, r8, lsr r4
    5f30:	211aff08 	tstcs	sl, r8, lsl #30
    5f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f38:	00000000 	andeq	r0, r0, r0
    5f3c:	f3000f00 	vpmax.f32	d0, d0, d0
    5f40:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    5f44:	7124381a 	teqvc	r4, sl, lsl r8
    5f48:	1aff0800 	bne	fffc7f50 <SCS_BASE+0x1ffb9f50>
    5f4c:	00009f21 	andeq	r9, r0, r1, lsr #30
    5f50:	00000000 	andeq	r0, r0, r0
    5f54:	247c0000 	ldrbtcs	r0, [ip], #-0
    5f58:	24800800 	strcs	r0, [r0], #2048	; 0x800
    5f5c:	00010800 	andeq	r0, r1, r0, lsl #16
    5f60:	00248050 	eoreq	r8, r4, r0, asr r0
    5f64:	00248608 	eoreq	r8, r4, r8, lsl #12
    5f68:	f3000408 	vshl.u8	d0, d8, d0
    5f6c:	009f5001 	addseq	r5, pc, r1
    5f70:	00000000 	andeq	r0, r0, r0
    5f74:	7c000000 	stcvc	0, cr0, [r0], {-0}
    5f78:	80080024 	andhi	r0, r8, r4, lsr #32
    5f7c:	01080024 	tsteq	r8, r4, lsr #32
    5f80:	24805000 	strcs	r5, [r0], #0
    5f84:	24860800 	strcs	r0, [r6], #2048	; 0x800
    5f88:	00010800 	andeq	r0, r1, r0, lsl #16
    5f8c:	00000053 	andeq	r0, r0, r3, asr r0
    5f90:	00000000 	andeq	r0, r0, r0
    5f94:	00247c00 	eoreq	r7, r4, r0, lsl #24
    5f98:	00248008 	eoreq	r8, r4, r8
    5f9c:	70000d08 	andvc	r0, r0, r8, lsl #26
    5fa0:	70253800 	eorvc	r3, r5, r0, lsl #16
    5fa4:	1aff0800 	bne	fffc7fac <SCS_BASE+0x1ffb9fac>
    5fa8:	9f212438 	svcls	0x00212438
    5fac:	08002480 	stmdaeq	r0, {r7, sl, sp}
    5fb0:	08002486 	stmdaeq	r0, {r1, r2, r7, sl, sp}
    5fb4:	01f3000e 	mvnseq	r0, lr
    5fb8:	73253850 	teqvc	r5, #80, 16	; 0x500000
    5fbc:	1aff0800 	bne	fffc7fc4 <SCS_BASE+0x1ffb9fc4>
    5fc0:	9f212438 	svcls	0x00212438
	...
    5fcc:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
    5fd0:	080024b0 	stmdaeq	r0, {r4, r5, r7, sl, sp}
    5fd4:	b0500001 	subslt	r0, r0, r1
    5fd8:	cc080024 	stcgt	0, cr0, [r8], {36}	; 0x24
    5fdc:	04080024 	streq	r0, [r8], #-36	; 0x24
    5fe0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5fe8:	00000000 	andeq	r0, r0, r0
    5fec:	0024a800 	eoreq	sl, r4, r0, lsl #16
    5ff0:	0024b508 	eoreq	fp, r4, r8, lsl #10
    5ff4:	51000108 	tstpl	r0, r8, lsl #2
    5ff8:	080024b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, sl, sp}
    5ffc:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
    6000:	00560001 	subseq	r0, r6, r1
    6004:	00000000 	andeq	r0, r0, r0
    6008:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    600c:	b8080024 	stmdalt	r8, {r2, r5}
    6010:	02080024 	andeq	r0, r8, #36	; 0x24
    6014:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    6018:	cc080024 	stcgt	0, cr0, [r8], {36}	; 0x24
    601c:	07080024 	streq	r0, [r8, -r4, lsr #32]
    6020:	0a007400 	beq	23028 <__Stack_Size+0x22c28>
    6024:	9f1affff 	svcls	0x001affff
	...
    6030:	08002516 	stmdaeq	r0, {r1, r2, r4, r8, sl, sp}
    6034:	0800251a 	stmdaeq	r0, {r1, r3, r4, r8, sl, sp}
    6038:	00730007 	rsbseq	r0, r3, r7
    603c:	2720200a 	strcs	r2, [r0, -sl]!
    6040:	00251a9f 	mlaeq	r5, pc, sl, r1	; <UNPREDICTABLE>
    6044:	00251e08 	eoreq	r1, r5, r8, lsl #28
    6048:	73000608 	movwvc	r0, #1544	; 0x608
    604c:	27200800 	strcs	r0, [r0, -r0, lsl #16]!
    6050:	00251e9f 	mlaeq	r5, pc, lr, r1	; <UNPREDICTABLE>
    6054:	00252208 	eoreq	r2, r5, r8, lsl #4
    6058:	53000108 	movwpl	r0, #264	; 0x108
    605c:	08002522 	stmdaeq	r0, {r1, r5, r8, sl, sp}
    6060:	0800253b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, sl, sp}
    6064:	0071000b 	rsbseq	r0, r1, fp
    6068:	1abfbf0a 	bne	feff5c98 <SCS_BASE+0x1efe7c98>
    606c:	2720200a 	strcs	r2, [r0, -sl]!
    6070:	00253e9f 	mlaeq	r5, pc, lr, r3	; <UNPREDICTABLE>
    6074:	00254c08 	eoreq	r4, r5, r8, lsl #24
    6078:	71000b08 	tstvc	r0, r8, lsl #22
    607c:	bfbf0a00 	svclt	0x00bf0a00
    6080:	20200a1a 	eorcs	r0, r0, sl, lsl sl
    6084:	00009f27 	andeq	r9, r0, r7, lsr #30
    6088:	00000000 	andeq	r0, r0, r0
    608c:	257e0000 	ldrbcs	r0, [lr, #-0]!
    6090:	25aa0800 	strcs	r0, [sl, #2048]!	; 0x800
    6094:	00010800 	andeq	r0, r1, r0, lsl #16
    6098:	00000053 	andeq	r0, r0, r3, asr r0
	...
    60a8:	71000700 	tstvc	r0, r0, lsl #14
    60ac:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    60b0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    60b4:	00000000 	andeq	r0, r0, r0
    60b8:	00070000 	andeq	r0, r7, r0
    60bc:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    60c0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    60c4:	00000000 	andeq	r0, r0, r0
    60c8:	Address 0x00000000000060c8 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
  d0:	080007f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl}
  d4:	08000884 	stmdaeq	r0, {r2, r7, fp}
  d8:	08000884 	stmdaeq	r0, {r2, r7, fp}
  dc:	0800098c 	stmdaeq	r0, {r2, r3, r7, r8, fp}
  e0:	0800098c 	stmdaeq	r0, {r2, r3, r7, r8, fp}
  e4:	08000a08 	stmdaeq	r0, {r3, r9, fp}
  e8:	08000a08 	stmdaeq	r0, {r3, r9, fp}
  ec:	08000ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp}
	...
  f8:	08000ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp}
  fc:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
 100:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
 104:	08000acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp}
 108:	08000acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp}
 10c:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
 110:	08000ace 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, fp}
 114:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
 118:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
 11c:	08000ad2 	stmdaeq	r0, {r1, r4, r6, r7, r9, fp}
 120:	08000ad2 	stmdaeq	r0, {r1, r4, r6, r7, r9, fp}
 124:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
 128:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
 12c:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
 130:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
 134:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
 138:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
 13c:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
 140:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
 144:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
 148:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
 14c:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
 150:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
 154:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
 158:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
 15c:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 160:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 164:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 168:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 16c:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 170:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 174:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 178:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 17c:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 180:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 184:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 188:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 18c:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 190:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 194:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b02 	stmdaeq	r0, {r1, r8, r9, fp}
 1d4:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 1d8:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 1dc:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 1e0:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 1e4:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
 1e8:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
 1ec:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
 1f0:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
 1f4:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
 1f8:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
 1fc:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
 200:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
 204:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 208:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 20c:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 210:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 214:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 218:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 21c:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 220:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 224:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 228:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 22c:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 230:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 234:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 238:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 23c:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 240:	08000b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp}
 244:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 248:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 24c:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 250:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 254:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 258:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 25c:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 260:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 264:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 268:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 26c:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 270:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 274:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 278:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 27c:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 280:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 284:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 288:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 28c:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 290:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 294:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 298:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 29c:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 2a0:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 2a4:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 2a8:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 2ac:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 2b0:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 2b4:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 2b8:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 2bc:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 2c0:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 2c4:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 2c8:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 2cc:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 2d0:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 2d4:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 2d8:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 2dc:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 2e0:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 2e4:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 2e8:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 2ec:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 2f0:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 2f4:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 2f8:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 2fc:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 300:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 304:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 308:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 30c:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 310:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 314:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 318:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 31c:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
	...
 328:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 32c:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
 330:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 334:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
 338:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
 33c:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
	...
 348:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 34c:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 350:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 354:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
 358:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
 35c:	08000d44 	stmdaeq	r0, {r2, r6, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000d44 	stmdaeq	r0, {r2, r6, r8, sl, fp}
 374:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
	...
 380:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
 384:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 388:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 38c:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 390:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 394:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
 398:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
 39c:	08000dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp}
 3a0:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
 3a4:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 3a8:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 3ac:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3b0:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3b4:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 3b8:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 3bc:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
 3c0:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
 3c4:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
 3c8:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
 3cc:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 3d0:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 3d4:	08000fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp}
 3d8:	08000fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp}
 3dc:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
 3e0:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
 3e4:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
 3e8:	08000fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp}
 3ec:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
	...
 3f8:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 3fc:	08001024 	stmdaeq	r0, {r2, r5, ip}
 400:	08001024 	stmdaeq	r0, {r2, r5, ip}
 404:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 414:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 418:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
 41c:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
 420:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
 424:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 428:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 42c:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
 430:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
 434:	080010fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, ip}
	...
 440:	08001100 	stmdaeq	r0, {r8, ip}
 444:	08001118 	stmdaeq	r0, {r3, r4, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	08001118 	stmdaeq	r0, {r3, r4, r8, ip}
 454:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
 458:	08001130 	stmdaeq	r0, {r4, r5, r8, ip}
 45c:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 460:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 464:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
 49c:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 4a0:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 4a4:	0800118c 	stmdaeq	r0, {r2, r3, r7, r8, ip}
 4a8:	0800118c 	stmdaeq	r0, {r2, r3, r7, r8, ip}
 4ac:	080011c2 	stmdaeq	r0, {r1, r6, r7, r8, ip}
 4b0:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
 4b4:	08001204 	stmdaeq	r0, {r2, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	08001204 	stmdaeq	r0, {r2, r9, ip}
 4cc:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 504:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
 508:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
 50c:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
 510:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
 514:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	08001270 	stmdaeq	r0, {r4, r5, r6, r9, ip}
 54c:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
 55c:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
 57c:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 580:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 584:	08001320 	stmdaeq	r0, {r5, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	08001320 	stmdaeq	r0, {r5, r8, r9, ip}
 5b4:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 5dc:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
 5e0:	08001388 	stmdaeq	r0, {r3, r7, r8, r9, ip}
 5e4:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
 65c:	08001420 	stmdaeq	r0, {r5, sl, ip}
 660:	08001420 	stmdaeq	r0, {r5, sl, ip}
 664:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 6c4:	08001474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip}
 6c8:	08001474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip}
 6cc:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
 6e4:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
 6e8:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
 6ec:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 6f0:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 6f4:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
 6f8:	080014e0 	stmdaeq	r0, {r5, r6, r7, sl, ip}
 6fc:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 700:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
 704:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 708:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 70c:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 710:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 714:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 724:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 754:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
 764:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 768:	080015d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip}
 76c:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 770:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
 774:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 778:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 77c:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 79c:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 7a0:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 7a4:	08001672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip}
 7a8:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 7ac:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 81c:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
 86c:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	080016d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip}
 87c:	080016ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	080016ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip}
 8cc:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	080016f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip}
 ab4:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
 ac4:	08001700 	stmdaeq	r0, {r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	08001700 	stmdaeq	r0, {r8, r9, sl, ip}
 adc:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
 ae0:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
 ae4:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
 ae8:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
 aec:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
 b0c:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
 b10:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
 b14:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
 b18:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
 b1c:	0800187e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	0800187e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, ip}
 b34:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
 b38:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
 b3c:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
 b74:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
 b78:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
 b7c:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
 bc4:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
 bc8:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
 bcc:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
 bd0:	080018ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, ip}
 bd4:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 bec:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
	...
 bf8:	0800197c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip}
 bfc:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
	...
 c08:	08001cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip}
 c0c:	08001cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp, ip}
 c10:	08001cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip}
 c14:	08001cd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp, ip}
 c18:	08001cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip}
 c1c:	08001cde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, fp, ip}
 c20:	08001ce2 	stmdaeq	r0, {r1, r5, r6, r7, sl, fp, ip}
 c24:	08001ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip}
 c28:	08001ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip}
 c2c:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
	...
 c38:	08001cd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp, ip}
 c3c:	08001cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip}
 c40:	08001cde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, fp, ip}
 c44:	08001ce2 	stmdaeq	r0, {r1, r5, r6, r7, sl, fp, ip}
 c48:	08001ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip}
 c4c:	08001ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip}
 c50:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
 c54:	08001cfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, sl, fp, ip}
	...
 c60:	08001eb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, fp, ip}
 c64:	08002050 	stmdaeq	r0, {r4, r6, sp}
 c68:	08002058 	stmdaeq	r0, {r3, r4, r6, sp}
 c6c:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
	...
 c78:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
 c7c:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
 c80:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
 c84:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
 c88:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
 c8c:	08001a88 	stmdaeq	r0, {r3, r7, r9, fp, ip}
 c90:	08001a88 	stmdaeq	r0, {r3, r7, r9, fp, ip}
 c94:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
 c98:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
 c9c:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
 ca0:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
 ca4:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 ca8:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 cac:	08001c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, ip}
 cb0:	08001c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, ip}
 cb4:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 cb8:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 cbc:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
 cc0:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
 cc4:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
 cc8:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
 ccc:	08001d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip}
 cd0:	08001d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip}
 cd4:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
 cd8:	08002078 	stmdaeq	r0, {r3, r4, r5, r6, sp}
 cdc:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
 ce0:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
 ce4:	08002184 	stmdaeq	r0, {r2, r7, r8, sp}
 ce8:	08002184 	stmdaeq	r0, {r2, r7, r8, sp}
 cec:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 cf0:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
 cf4:	080021e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp}
	...
 d00:	080021e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp}
 d04:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
 d08:	08002212 	stmdaeq	r0, {r1, r4, r9, sp}
 d0c:	08002236 	stmdaeq	r0, {r1, r2, r4, r5, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
 d34:	08002420 	stmdaeq	r0, {r5, sl, sp}
 d38:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
 d3c:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
 e04:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 e24:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
 e34:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
 e38:	08002296 	stmdaeq	r0, {r1, r2, r4, r7, r9, sp}
 e3c:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 e5c:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e60:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e64:	08002314 	stmdaeq	r0, {r2, r4, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	08002314 	stmdaeq	r0, {r2, r4, r8, r9, sp}
 e7c:	08002334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	08002334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp}
 ecc:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 ed0:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 ed4:	08002380 	stmdaeq	r0, {r7, r8, r9, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	08002380 	stmdaeq	r0, {r7, r8, r9, sp}
 eec:	080023a0 	stmdaeq	r0, {r5, r7, r8, r9, sp}
 ef0:	080023a0 	stmdaeq	r0, {r5, r7, r8, r9, sp}
 ef4:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
 ef8:	080023c0 	stmdaeq	r0, {r6, r7, r8, r9, sp}
 efc:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
 f00:	080023e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp}
 f04:	08002400 	stmdaeq	r0, {sl, sp}
 f08:	08002400 	stmdaeq	r0, {sl, sp}
 f0c:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	0800241c 	stmdaeq	r0, {r2, r3, r4, sl, sp}
 f1c:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
 f2c:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
 f9c:	08002486 	stmdaeq	r0, {r1, r2, r7, sl, sp}
	...
 fa8:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
 fac:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
 fb0:	080024a8 	stmdaeq	r0, {r3, r5, r7, sl, sp}
 fb4:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
	...
 fc0:	080024cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, sp}
 fc4:	08002638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
