Analysis & Synthesis Status : Successful - Mon Dec 02 17:13:04 2024
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : Lab3_ALUEC_AmarnathPatel
Top-level Entity Name : Lab3_ALUEC_AmarnathPatelVHDL
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 75
    Dedicated logic registers : 0
Total registers : 0
Total pins : 56
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
