
*** Running vivado
    with args -log PulseGen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PulseGen.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PulseGen.tcl -notrace
Command: synth_design -top PulseGen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 280.961 ; gain = 70.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PulseGen' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
INFO: [Synth 8-638] synthesizing module 'Fitbit' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
INFO: [Synth 8-638] synthesizing module 'clockDivider_1Hz' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_1Hz' (1#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-638] synthesizing module 'clockDivider_2Hz' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:76]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_2Hz' (2#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:76]
WARNING: [Synth 8-387] label required on module instance [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:90]
INFO: [Synth 8-638] synthesizing module 'NumberDisplay' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:69]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:89]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:109]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:129]
WARNING: [Synth 8-567] referenced signal 'st' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'nd' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'rd' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'th' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
INFO: [Synth 8-256] done synthesizing module 'NumberDisplay' (3#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:23]
INFO: [Synth 8-256] done synthesizing module 'Fitbit' (4#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
WARNING: [Synth 8-567] referenced signal 'start' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:21]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:21]
WARNING: [Synth 8-567] referenced signal 'clk_32' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:21]
WARNING: [Synth 8-567] referenced signal 'clk_64' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:21]
WARNING: [Synth 8-567] referenced signal 'clk_128' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:21]
INFO: [Synth 8-638] synthesizing module 'clockDivider_32' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:2]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_32' (5#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:2]
INFO: [Synth 8-638] synthesizing module 'clockDivider_64' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:28]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_64' (6#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:28]
INFO: [Synth 8-638] synthesizing module 'clockDivider_128' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:54]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_128' (7#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:54]
INFO: [Synth 8-638] synthesizing module 'clockDivider_16ms' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:80]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_16ms' (8#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/Dividers.v:80]
INFO: [Synth 8-256] done synthesizing module 'PulseGen' (9#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 318.414 ; gain = 108.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 318.414 ; gain = 108.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PulseGen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PulseGen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 616.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "segment_dis" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "d1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "d1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "d2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk3" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'step_reg' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 6     
	   3 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PulseGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module clockDivider_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_2Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NumberDisplay 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Fitbit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module clockDivider_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_16ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clockdiv/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockdiv2/slowClk2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "d1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockdiv32/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockdiv64/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockdiv128/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockdiv16ms/slowClk3" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 616.945 ; gain = 406.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    58|
|3     |LUT1   |   197|
|4     |LUT2   |    58|
|5     |LUT3   |    40|
|6     |LUT4   |    53|
|7     |LUT5   |    49|
|8     |LUT6   |   151|
|9     |FDCE   |    66|
|10    |FDRE   |   205|
|11    |LD     |     1|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |   897|
|2     |  FB               |Fitbit            |   583|
|3     |    clockdiv       |clockDivider_1Hz  |    73|
|4     |    clockdiv2      |clockDivider_2Hz  |    73|
|5     |    nolabel_line90 |NumberDisplay     |    45|
|6     |  clockdiv128      |clockDivider_128  |    74|
|7     |  clockdiv16ms     |clockDivider_16ms |    73|
|8     |  clockdiv32       |clockDivider_32   |    73|
|9     |  clockdiv64       |clockDivider_64   |    73|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 645.066 ; gain = 435.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 645.066 ; gain = 136.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 645.066 ; gain = 435.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 645.066 ; gain = 435.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.runs/synth_1/PulseGen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 645.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 15:12:22 2018...
