                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:halt    |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:halt    |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:halt    |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:halt    |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:halt    
