//
// File created by:  irun
// Do not modify this file

s1::(12Jul2022:10:43:14):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s2::(12Jul2022:10:44:13):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s3::(12Jul2022:10:45:07):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s4::(12Jul2022:10:47:52):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s5::(12Jul2022:10:50:14):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s6::(12Jul2022:10:55:03):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s7::(12Jul2022:10:57:59):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s8::(12Jul2022:11:00:15):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s9::(12Jul2022:11:14:40):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s10::(12Jul2022:11:15:44):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s11::(12Jul2022:11:16:01):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s12::(12Jul2022:11:19:16):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s13::(12Jul2022:11:21:55):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s14::(12Jul2022:11:28:36):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s15::(12Jul2022:11:30:12):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s16::(12Jul2022:11:30:33):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s17::(12Jul2022:11:33:06):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s18::(12Jul2022:11:33:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s19::(12Jul2022:11:39:50):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s20::(12Jul2022:11:40:30):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s21::(12Jul2022:11:40:36):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s22::(12Jul2022:11:40:45):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s23::(12Jul2022:11:40:52):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s24::(12Jul2022:11:42:14):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s25::(12Jul2022:11:42:26):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s26::(12Jul2022:11:42:53):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s27::(12Jul2022:14:07:47):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s28::(12Jul2022:14:11:19):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s29::(12Jul2022:14:11:53):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s30::(12Jul2022:14:12:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s31::(12Jul2022:14:13:03):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s32::(12Jul2022:14:13:28):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s33::(12Jul2022:14:14:25):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s34::(12Jul2022:14:14:52):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s35::(12Jul2022:14:16:05):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s36::(12Jul2022:14:24:04):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s37::(12Jul2022:14:24:16):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s38::(12Jul2022:14:26:19):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s39::(12Jul2022:14:36:18):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s40::(12Jul2022:14:37:29):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s41::(12Jul2022:15:47:44):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s42::(12Jul2022:15:48:35):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s43::(12Jul2022:15:49:22):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s44::(12Jul2022:15:50:01):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s45::(12Jul2022:15:50:43):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s46::(12Jul2022:15:52:26):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s47::(12Jul2022:15:53:04):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s48::(12Jul2022:15:53:41):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s49::(12Jul2022:16:12:36):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s50::(12Jul2022:16:12:50):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s51::(12Jul2022:16:18:59):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s52::(12Jul2022:16:20:48):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s53::(12Jul2022:16:21:53):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s54::(12Jul2022:16:22:09):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s55::(12Jul2022:16:22:31):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s56::(12Jul2022:16:24:15):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s57::(12Jul2022:17:12:37):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s58::(12Jul2022:17:14:18):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s59::(12Jul2022:17:14:41):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s60::(12Jul2022:17:15:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s61::(12Jul2022:17:18:03):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s62::(12Jul2022:17:19:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s63::(12Jul2022:17:20:29):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s64::(12Jul2022:17:22:06):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s65::(12Jul2022:17:50:22):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s66::(12Jul2022:17:53:54):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s67::(12Jul2022:17:56:21):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s68::(12Jul2022:17:58:55):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s69::(12Jul2022:18:00:52):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s70::(12Jul2022:18:02:48):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s71::(12Jul2022:18:05:02):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s72::(12Jul2022:18:08:40):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s73::(12Jul2022:18:09:31):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s74::(12Jul2022:18:10:07):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s75::(12Jul2022:18:11:04):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s76::(12Jul2022:18:11:46):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s77::(12Jul2022:18:12:38):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s78::(13Jul2022:11:07:21):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s79::(13Jul2022:11:09:40):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s80::(13Jul2022:11:14:22):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s81::(13Jul2022:11:18:06):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s82::(13Jul2022:11:18:41):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s83::(13Jul2022:11:23:26):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s84::(13Jul2022:11:24:29):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s85::(13Jul2022:11:25:50):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s86::(13Jul2022:11:31:10):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s87::(13Jul2022:14:20:27):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s88::(13Jul2022:14:21:18):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s89::(13Jul2022:14:21:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s90::(13Jul2022:14:21:42):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s91::(13Jul2022:14:32:23):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s92::(13Jul2022:14:32:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s93::(13Jul2022:14:37:13):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s94::(13Jul2022:14:38:58):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s95::(13Jul2022:14:43:03):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s96::(13Jul2022:14:48:25):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s97::(13Jul2022:14:57:10):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s98::(13Jul2022:14:57:18):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s99::(13Jul2022:14:57:46):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s100::(13Jul2022:14:58:52):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s101::(13Jul2022:15:01:38):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s102::(13Jul2022:15:02:27):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s103::(13Jul2022:15:03:34):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s104::(13Jul2022:15:04:23):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s105::(13Jul2022:15:07:16):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s106::(13Jul2022:15:08:12):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s107::(13Jul2022:15:11:16):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s108::(13Jul2022:15:14:27):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s109::(13Jul2022:15:18:57):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s110::(13Jul2022:15:20:35):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s111::(13Jul2022:15:22:20):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s112::(13Jul2022:15:38:54):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s113::(13Jul2022:15:39:25):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s114::(13Jul2022:15:39:36):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s115::(13Jul2022:15:39:45):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s116::(13Jul2022:15:40:22):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s117::(13Jul2022:15:42:21):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s118::(13Jul2022:15:43:11):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s119::(13Jul2022:15:48:43):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s120::(13Jul2022:15:50:26):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s121::(13Jul2022:15:51:23):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s122::(13Jul2022:15:52:45):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s123::(13Jul2022:15:56:57):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s124::(13Jul2022:15:57:02):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s125::(13Jul2022:15:58:02):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s126::(13Jul2022:16:07:25):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s127::(13Jul2022:16:09:39):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s128::(13Jul2022:16:10:47):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s129::(13Jul2022:16:11:57):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s130::(13Jul2022:16:17:31):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s131::(13Jul2022:16:17:39):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s132::(13Jul2022:16:19:32):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s133::(13Jul2022:16:20:01):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s134::(13Jul2022:16:21:30):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s135::(13Jul2022:16:23:11):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s136::(13Jul2022:16:24:10):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s137::(13Jul2022:16:25:06):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s138::(13Jul2022:16:26:16):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s139::(13Jul2022:16:27:55):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s140::(13Jul2022:16:28:56):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s141::(13Jul2022:16:29:08):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s142::(13Jul2022:16:30:15):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s143::(13Jul2022:16:31:10):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s144::(13Jul2022:16:31:33):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s145::(13Jul2022:16:33:46):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s146::(13Jul2022:16:35:18):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s147::(13Jul2022:16:35:43):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s148::(13Jul2022:16:39:23):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s149::(13Jul2022:16:43:33):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/syn/LBP_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.sdf" )
s150::(13Jul2022:16:49:28):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
s151::(13Jul2022:17:00:13):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/syn/LBP_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.sdf" )
s152::(14Jul2022:14:55:24):( ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/syn/LBP_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.sdf" )
s153::(21Jul2022:15:02:58):( ncverilog /home/YuChengWang/Verilog_pratice/HW5/sim/testfixture.v /home/YuChengWang/Verilog_pratice/HW5/src/LBP.v +incdir+/home/YuChengWang/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" )
