{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@70:80@HdlStmAssign", "  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n\nassign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\nassign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    swizzle_out = swizzle_in;\n  end else begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@69:79", "  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n\nassign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\nassign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    swizzle_out = swizzle_in;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@72:88", "endgenerate\n\nassign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\nassign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    swizzle_out = swizzle_in;\n  end else begin\n    swizzle_out = feedback;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= 'h7f80;\n  end else begin\n"]], "Diff Content": {"Delete": [[75, "assign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n"]], "Add": [[75, "  assign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\n"], [75, "  assign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n"]]}}