digraph "CFG for '_Z9reduce_v4PfS_i' function" {
	label="CFG for '_Z9reduce_v4PfS_i' function";

	Node0x4929000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 1\l  %12 = mul i32 %11, %10\l  %13 = add nsw i32 %12, %4\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = add nsw i32 %13, %10\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = fadd contract float %16, %20\l  %22 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %4\l  store float %21, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %23 = icmp ugt i16 %9, 65\l  br i1 %23, label %24, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4929000:s0 -> Node0x492c6e0;
	Node0x4929000:s1 -> Node0x492c770;
	Node0x492c6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%24:\l24:                                               \l  %25 = lshr i16 %9, 1\l  %26 = zext i16 %25 to i32\l  br label %29\l}"];
	Node0x492c6e0 -> Node0x492c9e0;
	Node0x492c770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%27:\l27:                                               \l  %28 = icmp ult i32 %4, 32\l  br i1 %28, label %41, label %72\l|{<s0>T|<s1>F}}"];
	Node0x492c770:s0 -> Node0x492cb60;
	Node0x492c770:s1 -> Node0x492cbb0;
	Node0x492c9e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %39, %38 ], [ %26, %24 ]\l  %31 = icmp ult i32 %4, %30\l  br i1 %31, label %32, label %38\l|{<s0>T|<s1>F}}"];
	Node0x492c9e0:s0 -> Node0x492cef0;
	Node0x492c9e0:s1 -> Node0x492cd20;
	Node0x492cef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%32:\l32:                                               \l  %33 = add nuw nsw i32 %30, %4\l  %34 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %33\l  %35 = load float, float addrspace(3)* %34, align 4, !tbaa !7\l  %36 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %37 = fadd contract float %35, %36\l  store float %37, float addrspace(3)* %22, align 4, !tbaa !7\l  br label %38\l}"];
	Node0x492cef0 -> Node0x492cd20;
	Node0x492cd20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = lshr i32 %30, 1\l  %40 = icmp ugt i32 %30, 65\l  br i1 %40, label %29, label %27, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x492cd20:s0 -> Node0x492c9e0;
	Node0x492cd20:s1 -> Node0x492c770;
	Node0x492cb60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%41:\l41:                                               \l  %42 = add nuw nsw i32 %4, 32\l  %43 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %42\l  %44 = load float, float addrspace(3)* %43, align 4, !tbaa !7\l  %45 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %46 = fadd contract float %44, %45\l  store float %46, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %47 = add nuw nsw i32 %4, 16\l  %48 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %47\l  %49 = load float, float addrspace(3)* %48, align 4, !tbaa !7\l  %50 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %51 = fadd contract float %49, %50\l  store float %51, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = add nuw nsw i32 %4, 8\l  %53 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %52\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %55 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %56 = fadd contract float %54, %55\l  store float %56, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %57 = add nuw nsw i32 %4, 4\l  %58 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %57\l  %59 = load float, float addrspace(3)* %58, align 4, !tbaa !7\l  %60 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %61 = fadd contract float %59, %60\l  store float %61, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %62 = add nuw nsw i32 %4, 2\l  %63 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %62\l  %64 = load float, float addrspace(3)* %63, align 4, !tbaa !7\l  %65 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %66 = fadd contract float %64, %65\l  store float %66, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %67 = add nuw nsw i32 %4, 1\l  %68 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 %67\l  %69 = load float, float addrspace(3)* %68, align 4, !tbaa !7\l  %70 = load float, float addrspace(3)* %22, align 4, !tbaa !7\l  %71 = fadd contract float %69, %70\l  store float %71, float addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %72\l}"];
	Node0x492cb60 -> Node0x492cbb0;
	Node0x492cbb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%72:\l72:                                               \l  %73 = icmp eq i32 %4, 0\l  br i1 %73, label %74, label %78\l|{<s0>T|<s1>F}}"];
	Node0x492cbb0:s0 -> Node0x492f970;
	Node0x492cbb0:s1 -> Node0x492f9c0;
	Node0x492f970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%74:\l74:                                               \l  %75 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)* @_ZZ9reduce_v4PfS_iE1S, i32 0, i32 0),\l... align 16, !tbaa !7\l  %76 = sext i32 %5 to i64\l  %77 = getelementptr inbounds float, float addrspace(1)* %1, i64 %76\l  store float %75, float addrspace(1)* %77, align 4, !tbaa !7\l  br label %78\l}"];
	Node0x492f970 -> Node0x492f9c0;
	Node0x492f9c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%78:\l78:                                               \l  ret void\l}"];
}
