#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar 23 20:35:47 2024
# Process ID: 55337
# Current directory: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado
# Command line: vivado -mode tcl -source mcu_top.tcl -log run.log
# Log file: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/run.log
# Journal file: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/vivado.jou
#-----------------------------------------------------------
source mcu_top.tcl
# file mkdir ./checkpoint
# set PROJECT_NAME mcu_top 
# if {[ catch {create_project $PROJECT_NAME -part xc7z020clg400-2} ]} {
# 	open_project $PROJECT_NAME
# }
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/mcu_top.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/test2/bootloader.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/export/SoftWare/Xilinx/Vivado2021.1/Vivado/2021.1/data/ip'.
# read_verilog design_define.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/design_define.v' cannot be added to the project because it already exists in the project, skipping this file
# source fpga_7020_ip.tcl
## read_ip /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.xci' will not be added.
## read_ip /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_32k/ram_32k.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_32k/ram_32k.xci' will not be added.
## read_ip /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_8k/ram_8k.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_8k/ram_8k.xci' will not be added.
## read_ip /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xci' will not be added.
# source fpga_7020_dut.tcl
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v' cannot be added to the project because it already exists in the project, skipping this file
# source dut.tcl
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
WARNING: [filemgmt 56-12] File '/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v' cannot be added to the project because it already exists in the project, skipping this file
# source fpga_7020_mcu_full_cfg.tcl
## set_property file_type "Verilog Header" [ get_files design_define.v ]
## set_property is_global_include true [ get_files design_define.v ]
# read_xdc fpga_7020_mcu_full_pin_assignments.xdc
WARNING: [filemgmt 56-128] File '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc' is already in the project and will not be added again
# read_xdc fpga_7020_mcu_full_timing_constrain.xdc
WARNING: [filemgmt 56-128] File '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc' is already in the project and will not be added again
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xci
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_128k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_128k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_128k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_128k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_128k'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/export/SoftWare/Xilinx/Vivado2021.1/Vivado/2021.1/data/ip'.
Command: synth_design -top ram_128k -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.500 ; gain = 0.000 ; free physical = 10851 ; free virtual = 28957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_128k' [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/synth/ram_128k.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ram_128k.mif - type: string 
	Parameter C_INIT_FILE bound to: ram_128k.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/synth/ram_128k.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'ram_128k' (11#1) [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/synth/ram_128k.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2907.035 ; gain = 136.535 ; free physical = 10826 ; free virtual = 28933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2907.035 ; gain = 136.535 ; free physical = 10830 ; free virtual = 28937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2907.035 ; gain = 136.535 ; free physical = 10830 ; free virtual = 28937
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2907.035 ; gain = 0.000 ; free physical = 10819 ; free virtual = 28926
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.000 ; gain = 0.000 ; free physical = 10738 ; free virtual = 28845
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2977.000 ; gain = 0.000 ; free physical = 10738 ; free virtual = 28845
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10821 ; free virtual = 28928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10821 ; free virtual = 28928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10822 ; free virtual = 28928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10816 ; free virtual = 28924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10794 ; free virtual = 28911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10673 ; free virtual = 28789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10672 ; free virtual = 28788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     3|
|2     |LUT4     |     8|
|3     |LUT6     |    64|
|4     |MUXF7    |    32|
|5     |RAMB36E1 |    32|
|10    |FDRE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10670 ; free virtual = 28787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2977.000 ; gain = 136.535 ; free physical = 10723 ; free virtual = 28839
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2977.000 ; gain = 206.500 ; free physical = 10723 ; free virtual = 28839
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.000 ; gain = 0.000 ; free physical = 10813 ; free virtual = 28929
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k_ooc.xdc:54]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 10739 ; free virtual = 28855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b641702e
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2993.016 ; gain = 222.625 ; free physical = 10893 ; free virtual = 29009
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.dcp' has been generated.
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_32k/ram_32k.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_8k/ram_8k.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3033.035 ; gain = 305.902 ; free physical = 10989 ; free virtual = 29098
# update_compile_order
# synth_design -top $PROJECT_NAME
Command: synth_design -top mcu_top
Starting synth_design
Using part: xc7z020clg400-2
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:117]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:118]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:119]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:120]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:126]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:127]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:128]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:129]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:130]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3041.035 ; gain = 0.000 ; free physical = 9811 ; free virtual = 27920
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcu_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'fp_domain' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v:16]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v:48]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_i' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:32]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:417]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:433]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_i' (1#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v:32]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_decoderS0' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_default_slave' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_default_slave' (2#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_decoderS0' (3#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_decoderS1' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_decoderS1' (4#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_decoderS2' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_decoderS2' (5#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_oM0' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_arbiterM0' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v:35]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v:169]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v:172]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_arbiterM0' (6#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_oM0' (7#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_oM1' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_arbiterM1' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v:35]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v:169]
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_arbiterM1' (8#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_oM1' (9#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_oM6' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_arbiterM6' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_arbiterM6' (10#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_oM6' (11#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_oM7' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_arbiterM7' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_arbiterM7' (12#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_oM7' (13#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_oM8' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_matrix_arbiterM8' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_arbiterM8' (14#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix_oM8' (15#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_matrix' (16#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v:48]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (17#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v:31]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb_async' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v:29]
	Parameter ADDRWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb_async_h' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v:27]
	Parameter ADDRWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v:179]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb_async_h' (18#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v:27]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb_async_syn' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v:28]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb_async_syn' (19#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v:28]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb_async_p' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v:27]
	Parameter ADDRWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb_async_p' (20#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb_async' (21#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v:29]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM3INTEGRATIONDS' [/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v:24]
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (22#1) [/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM3INTEGRATIONDS' (23#1) [/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v:24]
INFO: [Synth 8-6157] synthesizing module 'sync_ff_2d' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:79]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEFAULT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_ff_2d' (24#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:79]
INFO: [Synth 8-6157] synthesizing module 'sram_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (25#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v:26]
INFO: [Synth 8-6157] synthesizing module 'ram_128k' [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/.Xil/Vivado-55337-icpc/realtime/ram_128k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_128k' (26#1) [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/.Xil/Vivado-55337-icpc/realtime/ram_128k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_top' (27#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'apb0_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 1 - type: integer 
	Parameter PORT2_ENABLE bound to: 1 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 1 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (28#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'debug0_apb_cfg' [/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debug0_apb_cfg' (29#1) [/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'uart_regs_wrap' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync_ff' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_ff' (30#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_apb_cfg' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_apb_cfg' (31#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs_wrap' (32#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_data_buffer' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync' (33#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_data_buffer' (34#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync_ff_3d_en' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:185]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_ff_3d_en' (35#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:185]
INFO: [Synth 8-6157] synthesizing module 'uart_pe_core' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v:18]
INFO: [Synth 8-6157] synthesizing module 'posedge_detect' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
INFO: [Synth 8-6155] done synthesizing module 'posedge_detect' (36#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
INFO: [Synth 8-6157] synthesizing module 'uart_pe_tx' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_pe_tx' (37#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_pe_rx' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync_ff__parameterized0' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_ff__parameterized0' (37#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
INFO: [Synth 8-6157] synthesizing module 'negedge_detect' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:61]
INFO: [Synth 8-6155] done synthesizing module 'negedge_detect' (38#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:61]
INFO: [Synth 8-6155] done synthesizing module 'uart_pe_rx' (39#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_pe_core' (40#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v:18]
INFO: [Synth 8-6157] synthesizing module 'posedge_detect__parameterized0' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posedge_detect__parameterized0' (40#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
INFO: [Synth 8-6157] synthesizing module 'interrupt_gen' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'interrupt_bit_gen' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:52]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_bit_gen' (41#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:52]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_gen' (42#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (43#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v:19]
INFO: [Synth 8-6155] done synthesizing module 'apb0_top' (44#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'apb1_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux__parameterized0' [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 0 - type: integer 
	Parameter PORT2_ENABLE bound to: 0 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux__parameterized0' (44#1) [/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'bastim_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'bastim_regs_wrap' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'bastim_apb_cfg' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bastim_apb_cfg' (45#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bastim_regs_wrap' (46#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync_ff__parameterized1' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DEFAULT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_ff__parameterized1' (46#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v:26]
INFO: [Synth 8-6157] synthesizing module 'bastim_ch_core' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v:15]
INFO: [Synth 8-6157] synthesizing module 'bastim_ch' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bastim_ch' (47#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bastim_ch_core' (48#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v:15]
INFO: [Synth 8-6157] synthesizing module 'posedge_detect__parameterized1' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posedge_detect__parameterized1' (48#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
INFO: [Synth 8-6157] synthesizing module 'interrupt_gen__parameterized0' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'interrupt_gen__parameterized0' (48#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
INFO: [Synth 8-6155] done synthesizing module 'bastim_top' (49#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v:18]
INFO: [Synth 8-6155] done synthesizing module 'apb1_top' (50#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'apb2_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'eth_top' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'eth_regs_wrap' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'eth_apb_cfg' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eth_apb_cfg' (51#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eth_regs_wrap' (52#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'eth_sma_data_buffer' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized0' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized0' (52#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized1' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized1' (52#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eth_sma_data_buffer' (53#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'eth_pe_core' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v:17]
INFO: [Synth 8-6157] synthesizing module 'eth_sma_pe_master' [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eth_sma_pe_master' (54#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v:13]
INFO: [Synth 8-6155] done synthesizing module 'eth_pe_core' (55#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v:17]
INFO: [Synth 8-6157] synthesizing module 'posedge_detect__parameterized2' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posedge_detect__parameterized2' (55#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v:24]
INFO: [Synth 8-6157] synthesizing module 'interrupt_gen__parameterized1' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'interrupt_gen__parameterized1' (55#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v:16]
INFO: [Synth 8-6155] done synthesizing module 'eth_top' (56#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v:19]
INFO: [Synth 8-6155] done synthesizing module 'apb2_top' (57#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fp_domain' (58#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v:16]
INFO: [Synth 8-6157] synthesizing module 'fpga_platform' [/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v:16]
INFO: [Synth 8-6157] synthesizing module 'pll_50m' [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/.Xil/Vivado-55337-icpc/realtime/pll_50m_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_50m' (59#1) [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/.Xil/Vivado-55337-icpc/realtime/pll_50m_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_even_division' [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v:36]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_even_division' (60#1) [/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fpga_platform' (61#1) [/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v:16]
INFO: [Synth 8-6155] done synthesizing module 'mcu_top' (62#1) [/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3739.879 ; gain = 698.844 ; free physical = 9892 ; free virtual = 28017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 3751.750 ; gain = 710.715 ; free physical = 10175 ; free virtual = 28300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 3751.750 ; gain = 710.715 ; free physical = 10175 ; free virtual = 28300
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3751.750 ; gain = 0.000 ; free physical = 10118 ; free virtual = 28243
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m/pll_50m_in_context.xdc] for cell 'u_fpga_platform/u_pll0'
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m/pll_50m_in_context.xdc] for cell 'u_fpga_platform/u_pll0'
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k/ram_128k_in_context.xdc] for cell 'u_fp_domain/u_sram_top/u_itcm'
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k/ram_128k_in_context.xdc] for cell 'u_fp_domain/u_sram_top/u_itcm'
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k/ram_128k_in_context.xdc] for cell 'u_fp_domain/u_sram_top/u_dtcm'
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k/ram_128k_in_context.xdc] for cell 'u_fp_domain/u_sram_top/u_dtcm'
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'hse' completely overrides clock 'CLK'.
New: create_clock -period 25.000 -name hse -waveform {0.000 12.500} [get_ports CLK], [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:14]
Previous: create_clock -period 20.000 [get_ports CLK], [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m/pll_50m_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Designutils 20-1307] Command 'derive_pll_clocks' is not supported in the xdc constraint file. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_pll_50m'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_pll_50m]'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_pll_50m'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_pll_50m]'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out3_pll_50m'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out3_pll_50m]'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'TCK_IBUF'. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:27]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mcu_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3783.770 ; gain = 0.000 ; free physical = 9994 ; free virtual = 28119
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3783.770 ; gain = 0.000 ; free physical = 9994 ; free virtual = 28119
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 3783.770 ; gain = 742.734 ; free physical = 10177 ; free virtual = 28302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 3783.770 ; gain = 742.734 ; free physical = 10177 ; free virtual = 28302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m/pll_50m_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  /home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m/pll_50m_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for u_fpga_platform/u_pll0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fp_domain/u_sram_top/u_dtcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fp_domain/u_sram_top/u_itcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 3783.770 ; gain = 742.734 ; free physical = 10174 ; free virtual = 28299
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'cmsdk_ahb_to_apb'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'cmsdk_ahb_to_apb_async_h'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'cmsdk_ahb_to_apb_async_p'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_pe_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_pe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'eth_sma_pe_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                          0001000 |                              000
             ST_APB_WAIT |                          0000100 |                              001
             ST_APB_TRNF |                          0000010 |                              010
            ST_APB_TRNF2 |                          1000000 |                              011
             ST_APB_ERR1 |                          0010000 |                              101
             ST_APB_ERR2 |                          0000001 |                              110
            ST_APB_ENDOK |                          0100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_apb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_idle |                               11 |                               00
                fsm_wait |                               00 |                               11
                fsm_done |                               01 |                               01
                 fsm_wr1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'cmsdk_ahb_to_apb_async_h'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            fsm_apb_idle |                              001 |                               00
            fsm_apb_cyc1 |                              010 |                               01
            fsm_apb_wait |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_apb_async_p'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 TX_IDLE |                          0000001 |                          0000001
                TX_START |                          0000010 |                          0000010
                 TX_DATA |                          0000100 |                          0000100
               TX_PARITY |                          0001000 |                          0001000
                 TX_STOP |                          0010000 |                          0010000
             TX_INTERVAL |                          0100000 |                          0100000
                  TX_END |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'uart_pe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RX_IDLE |                           000001 |                           000001
                RX_START |                           000010 |                           000010
                 RX_DATA |                           000100 |                           000100
               RX_PARITY |                           001000 |                           001000
                 RX_STOP |                           010000 |                           010000
                  RX_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'uart_pe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             MASTER_IDLE |                         00000001 |                         00000001
MASTER_PREAMBLE_AND_START |                         00000010 |                         00000010
   MASTER_OP_AND_ADDRESS |                         00000100 |                         00000100
             MASTER_TURN |                         00001000 |                         00001000
          MASTER_TX_DATA |                         00010000 |                         00010000
          MASTER_RX_DATA |                         00100000 |                         00100000
         MASTER_INTERVAL |                         01000000 |                         01000000
              MASTER_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'eth_sma_pe_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3783.770 ; gain = 742.734 ; free physical = 6500 ; free virtual = 24643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 11    
	   2 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 17    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 1256  
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---XORs : 
	               11 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 3     
	               23 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 5873  
+---Muxes : 
	   2 Input   32 Bit        Muxes := 48    
	   4 Input   32 Bit        Muxes := 4     
	   4 Input   23 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 19    
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 24    
	   9 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 21    
	   8 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   3 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 53    
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 37    
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 49    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2371  
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:02 . Memory (MB): peak = 3786.559 ; gain = 745.523 ; free physical = 6370 ; free virtual = 24578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm3ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:04:04 . Memory (MB): peak = 3786.562 ; gain = 745.527 ; free physical = 6352 ; free virtual = 24560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:04:07 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6336 ; free virtual = 24546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:59 ; elapsed = 00:04:18 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6379 ; free virtual = 24587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:04:21 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6379 ; free virtual = 24587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:03 ; elapsed = 00:04:21 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6379 ; free virtual = 24587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:05 ; elapsed = 00:04:23 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6378 ; free virtual = 24586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:05 ; elapsed = 00:04:23 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6378 ; free virtual = 24586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:06 ; elapsed = 00:04:24 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6378 ; free virtual = 24586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:06 ; elapsed = 00:04:24 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6378 ; free virtual = 24586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram_128k      |         2|
|2     |pll_50m       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |pll_50m  |     1|
|2     |ram_128k |     2|
|4     |BUFG     |     1|
|5     |CARRY4   |   386|
|6     |DSP48E1  |     3|
|7     |LUT1     |   403|
|8     |LUT2     |  1225|
|9     |LUT3     |  1611|
|10    |LUT4     |  2920|
|11    |LUT5     |  3889|
|12    |LUT6     |  8972|
|13    |MUXF7    |    54|
|14    |MUXF8    |    11|
|15    |FDCE     |  5037|
|16    |FDPE     |   187|
|17    |FDRE     |  2235|
|18    |IBUF     |     5|
|19    |IOBUF    |     2|
|20    |OBUF     |     4|
|21    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:04:24 . Memory (MB): peak = 3786.566 ; gain = 745.531 ; free physical = 6378 ; free virtual = 24586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:02 ; elapsed = 00:04:19 . Memory (MB): peak = 3790.469 ; gain = 717.414 ; free physical = 10270 ; free virtual = 28478
Synthesis Optimization Complete : Time (s): cpu = 00:04:10 ; elapsed = 00:04:25 . Memory (MB): peak = 3790.469 ; gain = 749.434 ; free physical = 10271 ; free virtual = 28479
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.dcp' for cell 'u_fp_domain/u_sram_top/u_itcm'
INFO: [Project 1-454] Reading design checkpoint '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.dcp' for cell 'u_fpga_platform/u_pll0'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3790.469 ; gain = 0.000 ; free physical = 10260 ; free virtual = 28468
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mcu_top' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, u_fpga_platform/u_pll0/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_fpga_platform/u_pll0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m_board.xdc] for cell 'u_fpga_platform/u_pll0/inst'
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m_board.xdc] for cell 'u_fpga_platform/u_pll0/inst'
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xdc] for cell 'u_fpga_platform/u_pll0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xdc:57]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/pll_50m/pll_50m.xdc] for cell 'u_fpga_platform/u_pll0/inst'
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_pin_assignments.xdc]
Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'derive_pll_clocks' is not supported in the xdc constraint file. [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc:17]
Finished Parsing XDC File [/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/fpga_7020_mcu_full_timing_constrain.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/master/project/cm3_ahbmtx_mcu/library/xilinx_ip/ram_128k/ram_128k.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3850.594 ; gain = 0.000 ; free physical = 10042 ; free virtual = 28250
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 507274e2
INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 20 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:16 ; elapsed = 00:04:31 . Memory (MB): peak = 3850.594 ; gain = 809.559 ; free physical = 10250 ; free virtual = 28458
# write_checkpoint -force ./checkpoint/synthesis
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 3890.609 ; gain = 0.000 ; free physical = 10249 ; free virtual = 28458
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/synthesis.dcp' has been generated.
# report_utilization -file ./checkpoint/synthesis_util.rpt
# report_utilization -hierarchical -hierarchical_depth 3 -file ./checkpoint/synthesis_hier.rpt
# report_clocks -file ./checkpoint/synthesis_clk.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3914.629 ; gain = 24.016 ; free physical = 10225 ; free virtual = 28433

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12ca1336d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10225 ; free virtual = 28433

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 604 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a59430ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28392
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 163 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f96e118

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28392
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18e252fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28392
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_fpga_platform/u_lsi/outclk_BUFG_inst to drive 598 load(s) on clock net u_fpga_platform/u_lsi/outclk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 198b795d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28391
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 198b795d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28391
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 198b795d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28391
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |             163  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28391
Ending Logic Optimization Task | Checksum: 11978ae8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.629 ; gain = 0.000 ; free physical = 10184 ; free virtual = 28391

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 11978ae8b

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10239 ; free virtual = 28446
Ending Power Optimization Task | Checksum: 11978ae8b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4058.660 ; gain = 144.031 ; free physical = 10245 ; free virtual = 28453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11978ae8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10245 ; free virtual = 28453

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10245 ; free virtual = 28453
Ending Netlist Obfuscation Task | Checksum: 11978ae8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10245 ; free virtual = 28453
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4058.660 ; gain = 168.047 ; free physical = 10245 ; free virtual = 28453
# write_checkpoint -force ./checkpoint/opt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10231 ; free virtual = 28440
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/opt.dcp' has been generated.
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bfet07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Db6oz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ftxnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcxnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I6ot07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I93u07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Isznz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2xnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lkwnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lygm17_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M36nz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nipnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nv2g07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8rnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pu8nz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q4qnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q7wnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfboz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Snxt07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zlqoz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10185 ; free virtual = 28393
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66cc8999

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10185 ; free virtual = 28393
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10185 ; free virtual = 28393

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	TCK_IBUF_inst (IBUF.O) is locked to IOB_X1Y92
	TCK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a8739b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10211 ; free virtual = 28419

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3ea17aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10220 ; free virtual = 28428

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3ea17aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10220 ; free virtual = 28428
Phase 1 Placer Initialization | Checksum: f3ea17aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10219 ; free virtual = 28427

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eef505c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10200 ; free virtual = 28408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a4bec596

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10198 ; free virtual = 28406

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a4bec596

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10198 ; free virtual = 28406

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 608 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 215 nets or LUTs. Breaked 0 LUT, combined 215 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10167 ; free virtual = 28375

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            215  |                   215  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            215  |                   215  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 187a7b6ad

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10169 ; free virtual = 28377
Phase 2.4 Global Placement Core | Checksum: 15d4e790f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10168 ; free virtual = 28376
Phase 2 Global Placement | Checksum: 15d4e790f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10180 ; free virtual = 28388

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b54e2dcd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10180 ; free virtual = 28388

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1621cc5d9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10179 ; free virtual = 28387

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d5cae67

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10179 ; free virtual = 28387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c8d555ac

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10179 ; free virtual = 28387

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1639ff6b5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10169 ; free virtual = 28377

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 153720730

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10170 ; free virtual = 28378

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a8b2af7d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10170 ; free virtual = 28378
Phase 3 Detail Placement | Checksum: a8b2af7d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10170 ; free virtual = 28378

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b3ba7f06

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.674 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14b6eccf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10153 ; free virtual = 28361
INFO: [Place 46-33] Processed net u_fpga_platform/pll_locked_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: fcb62aad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28360
Phase 4.1.1.1 BUFG Insertion | Checksum: b3ba7f06

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28360

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.674. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d9616b45

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28360

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28360
Phase 4.1 Post Commit Optimization | Checksum: d9616b45

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28360

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d9616b45

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10154 ; free virtual = 28362

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d9616b45

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363
Phase 4.3 Placer Reporting | Checksum: d9616b45

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10c21139e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363
Ending Placer Task | Checksum: 7cc9ae14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10155 ; free virtual = 28363
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10185 ; free virtual = 28393
# write_checkpoint -force ./checkpoint/place
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10148 ; free virtual = 28387
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/place.dcp' has been generated.
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force ./checkpoint/phy_opt
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10119 ; free virtual = 28358
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/phy_opt.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	TCK_IBUF_inst (IBUF.O) is locked to IOB_X1Y92
	TCK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1af7d703 ConstDB: 0 ShapeSum: 61d1d711 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e814fc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10051 ; free virtual = 28259
Post Restoration Checksum: NetGraph: b49e6cc8 NumContArr: 59e2e2fc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e814fc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10052 ; free virtual = 28260

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e814fc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10018 ; free virtual = 28226

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e814fc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10017 ; free virtual = 28225
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a35a8906

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10002 ; free virtual = 28210
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.157  | TNS=0.000  | WHS=-0.186 | THS=-192.801|

Phase 2 Router Initialization | Checksum: 2793683f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10001 ; free virtual = 28209

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00507404 %
  Global Horizontal Routing Utilization  = 0.00583164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24360
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24360
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2793683f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204
Phase 3 Initial Routing | Checksum: 194d83794

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9995 ; free virtual = 28203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7126
 Number of Nodes with overlaps = 1654
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195da9734

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204
Phase 4 Rip-up And Reroute | Checksum: 195da9734

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 195da9734

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195da9734

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204
Phase 5 Delay and Skew Optimization | Checksum: 195da9734

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb87c61d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.102  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb87c61d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204
Phase 6 Post Hold Fix | Checksum: 1bb87c61d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.1777 %
  Global Horizontal Routing Utilization  = 10.0751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12ce45c01

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12ce45c01

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9996 ; free virtual = 28204

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9288f57b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9994 ; free virtual = 28202

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.102  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9288f57b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9994 ; free virtual = 28202
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10040 ; free virtual = 28248

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:06 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10040 ; free virtual = 28248
# write_checkpoint -force ./checkpoint/route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 9992 ; free virtual = 28239
INFO: [Common 17-1381] The checkpoint '/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/route.dcp' has been generated.
# report_timing_summary -file ./checkpoint/sta_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 1000 -path_type summary -file ./checkpoint/sta.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1000 -nworst 1 -delay_type max -sort_by group.
# report_utilization -file ./checkpoint/implementation_util.rpt
# report_utilization -hierarchical -hierarchical_depth 3 -file ./checkpoint/implementation_hier.rpt
# report_clocks -file ./checkpoint/implementation_clk.rpt
# report_drc -file ./checkpoint/implementation_drc.rpt
Command: report_drc -file ./checkpoint/implementation_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_7020_mcu_full_vivado/checkpoint/implementation_drc.rpt.
report_drc completed successfully
# write_xdc -no_fixed_only -force ./checkpoint/implementation_clk.xdc
# write_bitstream -bin_file -force ./bitstream
Command: write_bitstream -bin_file -force ./bitstream
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1 input u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17 output u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0 output u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1 output u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17 multiplier stage u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0 multiplier stage u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1 multiplier stage u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bfet07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Db6oz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ftxnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcxnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I6ot07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I93u07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Isznz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2xnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lkwnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lygm17_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M36nz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nipnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nv2g07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8rnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pu8nz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q4qnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q7wnz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfboz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Snxt07_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]) which is driven by a register (u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zlqoz6_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstream.bit...
Writing bitstream ./bitstream.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4058.660 ; gain = 0.000 ; free physical = 10005 ; free virtual = 28213
q
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 20:44:25 2024...
