<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>DEC—Decrement by 1</title>
</head>
<body>
<h1 id="dec-decrement-by-1">DEC—Decrement by 1</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>FE /1REX + FE /1</td>
	<td>DEC r/m8DEC r/m8*</td>
	<td>M M</td>
	<td>Valid Valid</td>
	<td>Valid N.E.</td>
	<td>Decrement r/m8 by 1. Decrement r/m8 by 1.</td>
</tr>
<tr>
	<td>FF /1</td>
	<td>DEC r/m16</td>
	<td>M</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Decrement r/m16 by 1.</td>
</tr>
<tr>
	<td>FF /1</td>
	<td>DEC r/m32</td>
	<td>M</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Decrement r/m32 by 1.</td>
</tr>
<tr>
	<td>REX.W + FF /1</td>
	<td>DEC r/m64</td>
	<td>M</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Decrement r/m64 by 1.</td>
</tr>
<tr>
	<td>48+rw</td>
	<td>DEC r16</td>
	<td>O</td>
	<td>N.E.</td>
	<td>Valid</td>
	<td>Decrement r16 by 1.</td>
</tr>
<tr>
	<td>48+rd</td>
	<td>DEC r32</td>
	<td>O</td>
	<td>N.E.</td>
	<td>Valid</td>
	<td>Decrement r32 by 1.</td>
</tr>
</table>
<p class="notes">Notes: * In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p><h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>M</td>
	<td>ModRM:r/m (r, w)</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>O</td>
	<td>opcode + rd (r, w)</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Subtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a SUB instruction with an immediate operand of 1.)</p><p>This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.</p><p>In 64-bit mode, DEC r16 and DEC r32 are not encodable (because opcodes 48H through 4FH are REX prefixes). Otherwise, the instruction’s 64-bit mode default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.</p><p>See the summary chart at the beginning of this section for encoding data and limits.</p><h2 id="operation">Operation</h2>
<pre>DEST ← DEST - 1;
</pre><h2 id="flags-affected">Flags Affected</h2>
<p>The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.</p><h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the destination operand is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p><h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
</body>
</html>
