{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698539489083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698539489084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 17:31:28 2023 " "Processing started: Sat Oct 28 17:31:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698539489084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539489084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UC -c UC " "Command: quartus_map --read_settings_files=on --write_settings_files=off UC -c UC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539489084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698539489664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698539489664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-behavioral " "Found design unit 1: UC-behavioral" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698539498005 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698539498005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC " "Elaborating entity \"UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698539498053 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X UC.vhd(21) " "VHDL Process Statement warning at UC.vhd(21): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698539498077 "|UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW UC.vhd(21) " "VHDL Process Statement warning at UC.vhd(21): inferring latch(es) for signal or variable \"RW\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698539498077 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW UC.vhd(21) " "Inferred latch for \"RW\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498085 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[19\] UC.vhd(21) " "Inferred latch for \"X\[19\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498085 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[18\] UC.vhd(21) " "Inferred latch for \"X\[18\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498086 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[17\] UC.vhd(21) " "Inferred latch for \"X\[17\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498086 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[16\] UC.vhd(21) " "Inferred latch for \"X\[16\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498087 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] UC.vhd(21) " "Inferred latch for \"X\[15\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498087 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] UC.vhd(21) " "Inferred latch for \"X\[14\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498088 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] UC.vhd(21) " "Inferred latch for \"X\[13\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498088 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] UC.vhd(21) " "Inferred latch for \"X\[12\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498089 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] UC.vhd(21) " "Inferred latch for \"X\[11\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498089 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] UC.vhd(21) " "Inferred latch for \"X\[10\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498090 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] UC.vhd(21) " "Inferred latch for \"X\[9\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498090 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] UC.vhd(21) " "Inferred latch for \"X\[8\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498091 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] UC.vhd(21) " "Inferred latch for \"X\[7\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498091 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] UC.vhd(21) " "Inferred latch for \"X\[6\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498092 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] UC.vhd(21) " "Inferred latch for \"X\[5\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498092 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] UC.vhd(21) " "Inferred latch for \"X\[4\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498093 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] UC.vhd(21) " "Inferred latch for \"X\[3\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498093 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] UC.vhd(21) " "Inferred latch for \"X\[2\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498094 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] UC.vhd(21) " "Inferred latch for \"X\[1\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498094 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] UC.vhd(21) " "Inferred latch for \"X\[0\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539498095 "|UC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Xout\[18\] GND " "Pin \"Xout\[18\]\" is stuck at GND" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/UC/UC.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698539499470 "|UC|Xout[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698539499470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698539499540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698539500331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698539500331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698539500374 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698539500374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698539500374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698539500374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698539500398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 17:31:40 2023 " "Processing ended: Sat Oct 28 17:31:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698539500398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698539500398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698539500398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698539500398 ""}
