
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX1_PR_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX1_PR_CALIB_END_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX2_PR_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX2_PR_CALIB_END_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX3_PR_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX3_PR_CALIB_END_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX4_PR_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_RAW_STATUS.TX4_PR_CALIB_END_INT_RAW_STATUS,1);


sleep_bv(SPIM.MCGEN_FUNC_INT_RAW_STATUS.MCGEN_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_FUNC_INT_RAW_STATUS.MCGEN_CALIB_END_INT_RAW_STATUS,1);

sleep_bv(SPIM.ADPLL_FUNC_INT_RAW_STATUS.ADPLL_LOCK_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADPLL_FUNC_INT_RAW_STATUS.ADPLL_DRIFT_COMP_REQ_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADPLL_FUNC_INT_RAW_STATUS.ADPLL_DRIFT_COMP_ACTIVE_INT_RAW_STATUS,1);

sleep_bv(SPIM.RXBIST_FUNC_INT_RAW_STATUS.RXBIST_START_INT_RAW_STATUS,1);


sleep_bv(SPIM.GB_FUNC_INT_RAW_STATUS.GB_OK_FLAG_INTR_RAW_STATUS,1);

sleep_bv(SPIM.CHIRP_FUNC_INT_RAW_STATUS.CHIRP_AAFC_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_RAW_STATUS.CHIRP_AAFC_END_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_RAW_STATUS.CHIRP_VTUNE_LOW_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_RAW_STATUS.CHIRP_VTUNE_HIGH_INT_RAW_STATUS,1);

sleep_bv(SPIM.SPIM_CTRL_FUNC_INT_RAW_STATUS.sleep_bv(SPIM.CTRL_TSFR_DONE_INT_RAW_STATUS,1);

sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC1_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC1_RDY_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC1_TIMEOUT_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC2_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC2_RDY_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_RAW_STATUS.ATB_ADC2_TIMEOUT_INT_RAW_STATUS,1);


sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR1_MEAS_DONE_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR1_TRIGGER_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR2_MEAS_DONE_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR2_TRIGGER_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR3_MEAS_DONE_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR3_TRIGGER_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR4_MEAS_DONE_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_RAW_STATUS.TEMPSENSOR4_TRIGGER_INT_RAW_STATUS,1);

sleep_bv(SPIM.RCOSC_FUNC_INT_RAW_STATUS.RCOSC_CALIB_START_INT_RAW_STATUS,1);
sleep_bv(SPIM.RCOSC_FUNC_INT_RAW_STATUS.RCOSC_CALIB_END_INT_RAW_STATUS,1);


sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_TX_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_RX_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_ADPLL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_LO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_sleep_bv(SPIM.CTRL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_ISM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_RXBIST_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_GB_CTRL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_RCOSC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_LDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_ADC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_PDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_TEMPSENSOR_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_M7_RFEACCESS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_RX_BIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_TX_BIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_BB_BIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_M7_RFE_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_REG_CHK_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_GENERIC_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_RAW_STATUS.MASTER_ERROR_N_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.BB_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.BB_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.BB_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.BB_TX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.PAOUT_RTM_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.PAOUT_RTM_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.PAOUT_RTM_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS1.PAOUT_RTM_TX4_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.REG_CRC_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.REG_CRC_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.REG_CRC_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.REG_CRC_TX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MOSI_CRC_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MOSI_CRC_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MOSI_CRC_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MOSI_CRC_TX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MISO_CRC_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MISO_CRC_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MISO_CRC_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.MISO_CRC_TX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.PHASE_DIF_TX12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.PHASE_DIF_TX23_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.PHASE_DIF_TX34_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.WR_SLVERR_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.WR_SLVERR_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.WR_SLVERR_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.WR_SLVERR_TX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.RD_SLVERR_TX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.RD_SLVERR_TX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.RD_SLVERR_TX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_RAW_STATUS2.RD_SLVERR_TX4_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_OV_LNA_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_OV_LNA_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_OV_LNA_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_OV_LNA_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_UV_LNA_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_UV_LNA_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_UV_LNA_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_UV_LNA_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_OV_LOI_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_OV_LOI_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_OV_LOI_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_OV_LOI_RX4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO1_UV_LOI_RX1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO2_UV_LOI_RX2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO3_UV_LOI_RX3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS1.SUP_LDO4_UV_LOI_RX4_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.BB_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.BB_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.BB_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.BB_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_I_LOW_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_I_LOW_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_I_LOW_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_I_LOW_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_Q_LOW_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_Q_LOW_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_Q_LOW_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.RF_Q_LOW_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA1_SAT_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA1_SAT_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA1_SAT_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA1_SAT_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA2_SAT_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA2_SAT_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA2_SAT_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS2.VGA2_SAT_RX4_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.REG_CRC_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.REG_CRC_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.REG_CRC_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.REG_CRC_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MOSI_CRC_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MOSI_CRC_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MOSI_CRC_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MOSI_CRC_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MISO_CRC_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MISO_CRC_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MISO_CRC_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.MISO_CRC_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.WR_SLVERR_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.WR_SLVERR_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.WR_SLVERR_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.WR_SLVERR_RX4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.RD_SLVERR_RX1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.RD_SLVERR_RX2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.RD_SLVERR_RX3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_RAW_STATUS3.RD_SLVERR_RX4_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.UNLOCK_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.SD_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.VCO_FREQ_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.AAFC_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.INTERFACE_STUCK_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.REG_CRC_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.MOSI_CRC_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.MISO_CRC_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.VTUNE_LOW_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.VTUNE_HIGH_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.LEVEL_LOW_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.LEVEL_HIGH_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.APB_CONFLICT_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.LI_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.CG_CHIRP_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.WR_SLVERR_CHIRP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_RAW_STATUS.RD_SLVERR_CHIRP_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO3_OV_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO3_UV_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.XO_XOCLK_DET_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.XO_CLKIN_DET_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.XO_PLLCLK_DET_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.XO_CHIRP_DET_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.DC_DET_LOW_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.DC_DET_HIGH_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.FEQ40_OV_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.FEQ40_UND_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.GLITCH_POS_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.GLITCH_NEG_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.ADPLL_LOCK_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS1.ADPLL_FREQ_MCGEN_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.REG_CRC_ADPLL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.MOSI_CRC_ADPLL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.MISO_CRC_ADPLL_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.REG_CRC_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.MOSI_CRC_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.MISO_CRC_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.WR_SLVERR_MCGEN_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_RAW_STATUS2.RD_SLVERR_MCGEN_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO1_OV_PA_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO2_OV_LNA_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO3_OV_LOX4_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO4_OV_DRIVER_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO1_UV_PA_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO2_UV_LNA_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO3_UV_LOX4_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.SUP_LDO4_UV_DRIVER_LO_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.BB_LOIN_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.REG_CRC_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.REG_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.REG_CRC_ISM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MOSI_CRC_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MISO_CRC_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MOSI_TRN_RD_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MISO_TRN_RD_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MOSI_TRN_WR_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MISO_TRN_WR_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MOSI_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MISO_CRC_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MOSI_CRC_ISM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.MISO_CRC_ISM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.WR_SLVERR_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.RD_SLVERR_INTERFACE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.WR_SLVERR_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.RD_SLVERR_SPIM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.WR_SLVERR_ISM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_RAW_STATUS.RD_SLVERR_ISM_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.REG_CRC_RXBIST_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.MOSI_CRC_RXBIST_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.MISO_CRC_RXBIST_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.WR_SLVERR_RXBIST_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_RAW_STATUS.RD_SLVERR_RXBIST_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.OV_GLD1V4_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.OV_GLD1V3_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.OV_HLD1V8_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.OV_PMC1V8_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.UV_GLD1V4_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.UV_GLD1V3_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.UV_HLD1V8_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.UV_PMC1V8_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.REG_CRC_GLOBAL_BIAS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.MOSI_CRC_GLOBAL_BIAS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.MISO_CRC_GLOBAL_BIAS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.REG_CRC_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.MOSI_CRC_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.MISO_CRC_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.WR_SLVERR_GLOBAL_BIAS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.RD_SLVERR_GLOBAL_BIAS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.WR_SLVERR_GLDO_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_RAW_STATUS.RD_SLVERR_GLDO_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_OV_0V9_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_OV_1V35_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_UV_0V9_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_UV_1V35_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_OV_RCCAL_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.SUP_LDO1_UV_RCCAL_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.LOCKSTEP_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.TXRX_CNTRL_STUCKAT_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.PR_CAL_TIMEOUT_TX_TE_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.REG_CRC_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MOSI_CRC_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MISO_CRC_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.REG_CRC_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MOSI_CRC_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MISO_CRC_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.REG_CRC_RCOSC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MOSI_CRC_RCOSC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.MISO_CRC_RCOSC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.WR_SLVERR_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.RD_SLVERR_ATB_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.APB_CONFLICT_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.WR_SLVERR_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.RD_SLVERR_TE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.WR_SLVERR_RCOSC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_RAW_STATUS.RD_SLVERR_RCOSC_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.OV_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.UV_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.SUP_OV_LDO_PDC12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.SUP_UV_LDO_PDC12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.SUP_OV_LDO_PDC34_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.SUP_UV_LDO_PDC34_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.REG_CRC_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.REG_CRC_LDO_PDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.MOSI_CRC_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.MOSI_CRC_LDO_PDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.MISO_CRC_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.MISO_CRC_LDO_PDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.WR_SLVERR_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.WR_SLVERR_LDO_PDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.RD_SLVERR_LDO_DIG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_RAW_STATUS.RD_SLVERR_LDO_PDC_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.REG_CRC_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.REG_CRC_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.REG_CRC_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.REG_CRC_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MOSI_CRC_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MOSI_CRC_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MOSI_CRC_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MOSI_CRC_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MISO_CRC_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MISO_CRC_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MISO_CRC_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.MISO_CRC_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_I_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_I_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_I_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_I_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_Q_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_Q_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_Q_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.OV_Q_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.WR_SLVERR_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.WR_SLVERR_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.WR_SLVERR_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.WR_SLVERR_ADC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.RD_SLVERR_ADC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.RD_SLVERR_ADC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.RD_SLVERR_ADC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_RAW_STATUS5.RD_SLVERR_ADC4_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.REG_CRC_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.REG_CRC_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.REG_CRC_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.REG_CRC_PDC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MOSI_CRC_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MOSI_CRC_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MOSI_CRC_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MOSI_CRC_PDC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MISO_CRC_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MISO_CRC_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MISO_CRC_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.MISO_CRC_PDC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.OV_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.OV_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.OV_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.OV_PDC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.WR_SLVERR_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.WR_SLVERR_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.WR_SLVERR_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.WR_SLVERR_PDC4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.RD_SLVERR_PDC1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.RD_SLVERR_PDC2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.RD_SLVERR_PDC3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_RAW_STATUS.RD_SLVERR_PDC4_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.OVT_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.OVT_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.OVT_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.OVT_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.UDT_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.UDT_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.UDT_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.UDT_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.REG_CRC_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.REG_CRC_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.REG_CRC_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.REG_CRC_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MOSI_CRC_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MOSI_CRC_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MOSI_CRC_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MOSI_CRC_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MISO_CRC_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MISO_CRC_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MISO_CRC_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.MISO_CRC_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.WNT_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.WNT_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.WNT_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS1.WNT_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.WR_SLVERR_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.WR_SLVERR_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.WR_SLVERR_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.WR_SLVERR_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.RD_SLVERR_TEMPSENSOR1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.RD_SLVERR_TEMPSENSOR2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.RD_SLVERR_TEMPSENSOR3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_RAW_STATUS2.RD_SLVERR_TEMPSENSOR4_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.PACKER_REG_CRC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RFE_ACCESS_REG_CRC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RFE_ACCESS_SPI_MISO_CRC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_TCM_SRAM_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.ADDR_EDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.WDATA_EDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RDATA_EDC_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.XBIC_INTEGRITY_CHECK_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.SW_WDT_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_DEBUG_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RFE_TEST_MODE_ACTIVE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_MTR_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CMU_M7_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CMU_WDT_SYS_DIV4_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CMU_PPE_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CMU_SPI_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.FREQ_ERR_PACKER_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CSITX_CMD_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CSITX_PPI_TIMEOUT_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_RFE_LOCKUP_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_FPU_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_INT_MON_0_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_INT_MON_1_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_INT_MON_2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.M7_INT_MON_3_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.CMU_RFE_SYS_DIV2_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.WR_SLVERR_RFE_ACCESS_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_RAW_STATUS.RD_SLVERR_RFE_ACCESS_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.WDT_FTTI_ERR_INT_RAW_STATUS.ISM_FTTI_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.WDT_FTTI_ERR_INT_RAW_STATUS.ISM_WDT_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.HEARTBEAT_PULSE_ERR_INT_RAW_STATUS.HEARTBEAT_PULSE_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CHIRPPLL_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.LOI_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.TX_LOX2_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.TX_GLDO2_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.TX_GAIN_PHASE_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.TX_CHAIN_PHASE_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.RX_LOX2_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.RX_IF_CALIB_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_RAW_STATUS.CALIB_SPARE16_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_PHASE_MISMATCH_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_GAIN_MISMATCH_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_LNA_GAIN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_LINEARITY_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_NOISE_FLOOR_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_RAW_STATUS.RX_BIST_SPARE16_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_PHASE_MISMATCH_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_PHASE_STEP_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_RAW_STATUS.TX_BIST_SPARE16_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.RX_IF_GAIN_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.RX_IF_HPF_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.RX_IF_LPF_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.RX_IQ_MISMATCH_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.ADC_PDC_LINEARITY_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_RAW_STATUS.BB_BIST_SPARE16_SW_ERR_INT_RAW_STATUS,1);


sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_HARD_FAULT_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_MEM_MANAGE_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_BUS_FAULT_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_USEAGE_FAULT_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_RAW_STATUS.M7_RFE_SPARE16_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_CRC_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REGISTER_PROG_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_RAW_STATUS.REG_CHK_SPARE16_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE1_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE2_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE3_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE4_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE5_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE6_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE7_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE8_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE9_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE10_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE11_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE12_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE13_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE14_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE15_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE16_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE17_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE18_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE19_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE20_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE21_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE22_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE23_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE24_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE25_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE26_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE27_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE28_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE29_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE30_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE31_SW_ERR_INT_RAW_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_RAW_STATUS.GENERIC_SPARE32_SW_ERR_INT_RAW_STATUS,1);

sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX1_PR_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX1_PR_CALIB_END_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX2_PR_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX2_PR_CALIB_END_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX3_PR_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX3_PR_CALIB_END_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX4_PR_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_FUNC_INT_MASKED_STATUS.TX4_PR_CALIB_END_INT_MASKED_STATUS,1);

sleep_bv(SPIM.MCGEN_FUNC_INT_MASKED_STATUS.MCGEN_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_FUNC_INT_MASKED_STATUS.MCGEN_CALIB_END_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADPLL_FUNC_INT_MASKED_STATUS.ADPLL_LOCK_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADPLL_FUNC_INT_MASKED_STATUS.ADPLL_DRIFT_COMP_REQ_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADPLL_FUNC_INT_MASKED_STATUS.ADPLL_DRIFT_COMP_ACTIVE_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RXBIST_FUNC_INT_MASKED_STATUS.RXBIST_START_INT_MASKED_STATUS,1);

sleep_bv(SPIM.GB_FUNC_INT_MASKED_STATUS.GB_OK_FLAG_INT_MASKED_STATUS,1);

sleep_bv(SPIM.CHIRP_FUNC_INT_MASKED_STATUS.CHIRP_AAFC_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_MASKED_STATUS.CHIRP_AAFC_END_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_MASKED_STATUS.CHIRP_VTUNE_LOW_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_FUNC_INT_MASKED_STATUS.CHIRP_VTUNE_HIGH_INT_MASKED_STATUS,1);

sleep_bv(SPIM.SPIM_CTRL_FUNC_INT_MASKED_STATUS.sleep_bv(SPIM.CTRL_TSFR_DONE_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC1_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC1_RDY_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC1_TIMEOUT_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC2_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC2_RDY_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_FUNC_INT_MASKED_STATUS.ATB_ADC2_TIMEOUT_INT_MASKED_STATUS,1);

sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR1_MEAS_DONE_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR1_TRIGGER_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR2_MEAS_DONE_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR2_TRIGGER_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR3_MEAS_DONE_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR3_TRIGGER_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR4_MEAS_DONE_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_FUNC_INT_MASKED_STATUS.TEMPSENSOR4_TRIGGER_INT_MASKED_STATUS,1);


sleep_bv(SPIM.RCOSC_FUNC_INT_MASKED_STATUS.RCOSC_CALIB_START_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RCOSC_FUNC_INT_MASKED_STATUS.RCOSC_CALIB_END_INT_MASKED_STATUS,1);

sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_TX_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_RX_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_ADPLL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_LO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_sleep_bv(SPIM.CTRL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_ISM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_RXBIST_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_GB_CTRL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_RCOSC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_LDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_ADC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_PDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_TEMPSENSOR_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_M7_RFEACCESS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_RX_BIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_TX_BIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_BB_BIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_M7_RFE_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_REG_CHK_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_GENERIC_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MASTER_ERR_WRN_INT_MASKED_STATUS.MASTER_ERROR_N_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.BB_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.BB_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.BB_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.BB_TX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.PAOUT_RTM_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.PAOUT_RTM_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.PAOUT_RTM_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS1.PAOUT_RTM_TX4_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.REG_CRC_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.REG_CRC_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.REG_CRC_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.REG_CRC_TX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MOSI_CRC_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MOSI_CRC_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MOSI_CRC_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MOSI_CRC_TX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MISO_CRC_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MISO_CRC_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MISO_CRC_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.MISO_CRC_TX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.PHASE_DIF_TX12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.PHASE_DIF_TX23_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.PHASE_DIF_TX34_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.WR_SLVERR_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.WR_SLVERR_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.WR_SLVERR_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.WR_SLVERR_TX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.RD_SLVERR_TX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.RD_SLVERR_TX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.RD_SLVERR_TX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_ERR_INT_MASKED_STATUS2.RD_SLVERR_TX4_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_OV_LNA_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_OV_LNA_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_OV_LNA_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_OV_LNA_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_UV_LNA_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_UV_LNA_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_UV_LNA_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_UV_LNA_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_OV_LOI_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_OV_LOI_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_OV_LOI_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_OV_LOI_RX4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO1_UV_LOI_RX1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO2_UV_LOI_RX2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO3_UV_LOI_RX3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS1.SUP_LDO4_UV_LOI_RX4_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.BB_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.BB_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.BB_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.BB_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_I_LOW_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_I_LOW_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_I_LOW_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_I_LOW_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_Q_LOW_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_Q_LOW_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_Q_LOW_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.RF_Q_LOW_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA1_SAT_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA1_SAT_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA1_SAT_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA1_SAT_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA2_SAT_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA2_SAT_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA2_SAT_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS2.VGA2_SAT_RX4_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.REG_CRC_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.REG_CRC_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.REG_CRC_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.REG_CRC_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MOSI_CRC_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MOSI_CRC_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MOSI_CRC_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MOSI_CRC_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MISO_CRC_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MISO_CRC_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MISO_CRC_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.MISO_CRC_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.WR_SLVERR_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.WR_SLVERR_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.WR_SLVERR_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.WR_SLVERR_RX4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.RD_SLVERR_RX1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.RD_SLVERR_RX2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.RD_SLVERR_RX3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_ERR_INT_MASKED_STATUS3.RD_SLVERR_RX4_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.UNLOCK_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.SD_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.VCO_FREQ_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.AAFC_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.INTERFACE_STUCK_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.REG_CRC_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.MOSI_CRC_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.MISO_CRC_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.VTUNE_LOW_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.VTUNE_HIGH_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.LEVEL_LOW_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.LEVEL_HIGH_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.APB_CONFLICT_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.LI_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.CG_CHIRP_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.WR_SLVERR_CHIRP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CHIRP_ERR_INT_MASKED_STATUS.RD_SLVERR_CHIRP_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO3_OV_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO3_UV_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.XO_XOCLK_DET_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.XO_CLKIN_DET_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.XO_PLLCLK_DET_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.XO_CHIRP_DET_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.DC_DET_LOW_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.DC_DET_HIGH_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.FEQ40_OV_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.FEQ40_UND_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.GLITCH_POS_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.GLITCH_NEG_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.ADPLL_LOCK_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS1.ADPLL_FREQ_MCGEN_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.REG_CRC_ADPLL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.MOSI_CRC_ADPLL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.MISO_CRC_ADPLL_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.REG_CRC_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.MOSI_CRC_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.MISO_CRC_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.WR_SLVERR_MCGEN_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.MCGEN_ADPLL_ERR_INT_MASKED_STATUS2.RD_SLVERR_MCGEN_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_PA_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO2_OV_LNA_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO3_OV_LOX4_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO4_OV_DRIVER_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_PA_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO2_UV_LNA_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO3_UV_LOX4_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.SUP_LDO4_UV_DRIVER_LO_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.BB_LOIN_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.REG_CRC_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.REG_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.REG_CRC_ISM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MOSI_CRC_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MISO_CRC_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MOSI_TRN_RD_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MISO_TRN_RD_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MOSI_TRN_WR_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MISO_TRN_WR_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MOSI_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MISO_CRC_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MOSI_CRC_ISM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.MISO_CRC_ISM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.WR_SLVERR_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.RD_SLVERR_INTERFACE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.WR_SLVERR_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.RD_SLVERR_SPIM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.WR_SLVERR_ISM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LO_sleep_bv(SPIM._ISM_ERR_INT_MASKED_STATUS.RD_SLVERR_ISM_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.REG_CRC_RXBIST_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.MOSI_CRC_RXBIST_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.MISO_CRC_RXBIST_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.WR_SLVERR_RXBIST_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RXBIST_ERR_INT_MASKED_STATUS.RD_SLVERR_RXBIST_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.OV_GLD1V4_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.OV_GLD1V3_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.OV_HLD1V8_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.OV_PMC1V8_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.UV_GLD1V4_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.UV_GLD1V3_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.UV_HLD1V8_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.UV_PMC1V8_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.REG_CRC_GLOBAL_BIAS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.MOSI_CRC_GLOBAL_BIAS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.MISO_CRC_GLOBAL_BIAS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.REG_CRC_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.MOSI_CRC_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.MISO_CRC_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.WR_SLVERR_GLOBAL_BIAS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.RD_SLVERR_GLOBAL_BIAS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.WR_SLVERR_GLDO_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GB_GLDO_ERR_INT_MASKED_STATUS.RD_SLVERR_GLDO_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_0V9_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_1V35_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_0V9_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_1V35_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_OV_RCCAL_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.SUP_LDO1_UV_RCCAL_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.LOCKSTEP_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.TXRX_CNTRL_STUCKAT_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.PR_CAL_TIMEOUT_TX_TE_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.REG_CRC_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MOSI_CRC_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MISO_CRC_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.REG_CRC_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MOSI_CRC_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MISO_CRC_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.REG_CRC_RCOSC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MOSI_CRC_RCOSC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.MISO_CRC_RCOSC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.WR_SLVERR_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.RD_SLVERR_ATB_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.APB_CONFLICT_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.WR_SLVERR_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.RD_SLVERR_TE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.WR_SLVERR_RCOSC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ATB_TE_RCOSC_ERR_INT_MASKED_STATUS.RD_SLVERR_RCOSC_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.OV_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.UV_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.SUP_OV_LDO_PDC12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.SUP_UV_LDO_PDC12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.SUP_OV_LDO_PDC34_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.SUP_UV_LDO_PDC34_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.REG_CRC_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.REG_CRC_LDO_PDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_LDO_PDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.MISO_CRC_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.MISO_CRC_LDO_PDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_LDO_PDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_LDO_DIG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.LDO_DIG_LDO_PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_LDO_PDC_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.REG_CRC_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.REG_CRC_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.REG_CRC_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.REG_CRC_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MOSI_CRC_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MOSI_CRC_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MOSI_CRC_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MOSI_CRC_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MISO_CRC_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MISO_CRC_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MISO_CRC_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.MISO_CRC_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_I_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_I_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_I_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_I_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_Q_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_Q_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_Q_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.OV_Q_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.WR_SLVERR_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.WR_SLVERR_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.WR_SLVERR_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.WR_SLVERR_ADC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.RD_SLVERR_ADC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.RD_SLVERR_ADC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.RD_SLVERR_ADC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.ADC_ERR_INT_MASKED_STATUS5.RD_SLVERR_ADC4_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.REG_CRC_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.REG_CRC_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.REG_CRC_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.REG_CRC_PDC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MOSI_CRC_PDC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MISO_CRC_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MISO_CRC_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MISO_CRC_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.MISO_CRC_PDC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.OV_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.OV_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.OV_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.OV_PDC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.WR_SLVERR_PDC4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_PDC1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_PDC2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_PDC3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.PDC_ERR_INT_MASKED_STATUS.RD_SLVERR_PDC4_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.OVT_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.OVT_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.OVT_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.OVT_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.UDT_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.UDT_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.UDT_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.UDT_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.REG_CRC_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.REG_CRC_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.REG_CRC_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.REG_CRC_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MOSI_CRC_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MOSI_CRC_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MOSI_CRC_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MOSI_CRC_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MISO_CRC_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MISO_CRC_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MISO_CRC_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.MISO_CRC_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.WNT_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.WNT_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.WNT_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS1.WNT_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.WR_SLVERR_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.WR_SLVERR_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.WR_SLVERR_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.WR_SLVERR_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.RD_SLVERR_TEMPSENSOR1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.RD_SLVERR_TEMPSENSOR2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.RD_SLVERR_TEMPSENSOR3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TEMPSENSOR_ERR_INT_MASKED_STATUS2.RD_SLVERR_TEMPSENSOR4_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.PACKER_REG_CRC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RFE_ACCESS_REG_CRC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RFE_ACCESS_SPI_MISO_CRC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_TCM_SRAM_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.ADDR_EDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.WDATA_EDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RDATA_EDC_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.XBIC_INTEGRITY_CHECK_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.SW_WDT_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_DEBUG_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RFE_TEST_MODE_ACTIVE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_MTR_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CMU_M7_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CMU_WDT_SYS_DIV4_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CMU_PPE_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CMU_SPI_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.FREQ_ERR_PACKER_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CSITX_CMD_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CSITX_PPI_TIMEOUT_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_RFE_LOCKUP_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_FPU_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_INT_MON_0_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_INT_MON_1_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_INT_MON_2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.M7_INT_MON_3_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.CMU_RFE_SYS_DIV2_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.WR_SLVERR_RFE_ACCESS_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFEACCESS_CSI2_PACKER_ERR_INT_MASKED_STATUS.RD_SLVERR_RFE_ACCESS_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.WDT_FTTI_ERR_INT_MASKED_STATUS.ISM_FTTI_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.WDT_FTTI_ERR_INT_MASKED_STATUS.ISM_WDT_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.HEARTBEAT_PULSE_ERR_INT_MASKED_STATUS.HEARTBEAT_PULSE_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CHIRPPLL_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.LOI_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.TX_LOX2_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.TX_GLDO2_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.TX_GAIN_PHASE_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.TX_CHAIN_PHASE_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.RX_LOX2_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.RX_IF_CALIB_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.CALIB_SW_ERR_INT_MASKED_STATUS.CALIB_SPARE16_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_PHASE_MISMATCH_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_GAIN_MISMATCH_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_LNA_GAIN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_LINEARITY_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_NOISE_FLOOR_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.RX_BIST_SW_ERR_INT_MASKED_STATUS.RX_BIST_SPARE16_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_PHASE_MISMATCH_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_PHASE_STEP_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.TX_BIST_SW_ERR_INT_MASKED_STATUS.TX_BIST_SPARE16_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.RX_IF_GAIN_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.RX_IF_HPF_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.RX_IF_LPF_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.RX_IQ_MISMATCH_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.ADC_PDC_LINEARITY_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.BB_BIST_SW_ERR_INT_MASKED_STATUS.BB_BIST_SPARE16_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_HARD_FAULT_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_MEM_MANAGE_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_BUS_FAULT_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_USEAGE_FAULT_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.M7_RFE_SW_ERR_INT_MASKED_STATUS.M7_RFE_SPARE16_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_CRC_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REGISTER_PROG_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.REG_CHK_SW_ERR_INT_MASKED_STATUS.REG_CHK_SPARE16_SW_ERR_INT_MASKED_STATUS,1);


sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE1_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE2_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE3_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE4_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE5_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE6_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE7_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE8_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE9_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE10_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE11_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE12_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE13_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE14_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE15_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE16_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE17_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE18_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE19_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE20_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE21_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE22_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE23_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE24_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE25_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE26_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE27_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE28_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE29_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE30_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE31_SW_ERR_INT_MASKED_STATUS,1);
sleep_bv(SPIM.GENERIC_SW_ERR_INT_MASKED_STATUS.GENERIC_SPARE32_SW_ERR_INT_MASKED_STATUS,1);

sleep_bv(SPIM.CHIRP_START_IN_EXT_MASK_REG.CHIRP_START_IN_EXT_MASK,1);


sleep_bv(SPIM.CHIRP_START_IN_EXT_RAW_STATUS.CHIRP_START_IN_EXT_RAW_STATUS,1);

S
sleep_bv(SPIM.RFE_RAW_STATUS.PORPULSE_RAW_STATUS,1);
sleep_bv(SPIM.RFE_RAW_STATUS.PORTAP_RAW_STATUS,1);
sleep_bv(SPIM.RFE_RAW_STATUS.PORCONST_RAW_STATUS,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_BIAS_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_BG_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_LVLDO_VCO_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_LVLDO_PFD_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_LDO_PDIV_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_HVLDO_VCO_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.CHIRPPLL_HVLDO_CP_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.ATB_BG_STATUS_BG_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.GBIAS_BG_STATUS_BG_OK_FLAG,1);
sleep_bv(SPIM.RFE_RAW_STATUS.LLDOPDC_STATUS_LDO1_POWER_OK,1);
sleep_bv(SPIM.RFE_RAW_STATUS.LLDOPDC_STATUS_LDO2_POWER_OK,1);
sleep_bv(SPIM.RFE_RAW_STATUS.MCGEN_STATUS_ADPLL_OUT_VDD_0V9_DIG_OK,1);
sleep_bv(SPIM.RFE_RAW_STATUS.MCGEN_STATUS_MCGEN_0V9_ANA_OK,1);


sleep_bv(SPIM.ERROR_STATUS.MISO_RD_CRC_ERR_FLAG,1);
sleep_bv(SPIM.ERROR_STATUS.MOSI_RD_CRC_ERR_FLAG,1);
sleep_bv(SPIM.ERROR_STATUS.MISO_WR_CRC_ERR_FLAG,1);
sleep_bv(SPIM.ERROR_STATUS.MOSI_WR_CRC_ERR_FLAG,1);
sleep_bv(SPIM.ERROR_STATUS.MISO_CRC_ERROR,1);
sleep_bv(SPIM.ERROR_STATUS.MOSI_CRC_ERROR,1);
sleep_bv(SPIM.ERROR_STATUS.CRC_ERR_FLAG,1);



sleep_bv(SPIM.CRC_ERR_STATUS1.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS2.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS3.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS4.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS5.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS6.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS7.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS8.CRC_ERR_STAT_REG,1);
sleep_bv(SPIM.CRC_ERR_STATUS9.CRC_ERR_STAT_REG,1);

sleep_bv(SPIM.MODULE_ID.APERTURE,1);
sleep_bv(SPIM.MODULE_ID.MINOR_REVISION,1);
sleep_bv(SPIM.MODULE_ID.MAJOR_REVISION,1);
sleep_bv(SPIM.MODULE_ID.IDENTIFIER,1);
