
synthesis -f "Motorcontrollerfinal_controller_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 19 12:27:50 2017


Command Line:  synthesis -f Motorcontrollerfinal_controller_lattice.synproj -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 1.
The -t option is TQFP144.
The -d option is LCMXO2-4000ZE.
Using package TQFP144.
Using performance grade 1.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000ZE

### Package : TQFP144

### Speed   : 1

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = SPI_loopback_Top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/controller (searchpath added)
-p D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController (searchpath added)
VHDL library = work
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/Clockdivider.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/COMMUTATION.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/HallInput.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/PWM_GEN.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/SPI loopbacktest v2.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/ToplevelFinal.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/PID.vhd
NGD file = Motorcontrollerfinal_controller.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/controller"  />
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd(20): " arg1="clkdiv" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd(34): " arg1="clkdiv" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd" arg3="34"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd(28): " arg1="commutation" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd" arg3="28"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd(53): " arg1="commutation" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd" arg3="53"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd(22): " arg1="hall" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd" arg3="22"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd(41): " arg1="hall" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd" arg3="41"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd(25): " arg1="pwmgenerator" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd" arg3="25"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd(36): " arg1="pwmgenerator" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd" arg3="36"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(21): " arg1="spi" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd" arg3="21"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(54): " arg1="spi" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd" arg3="54"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(24): " arg1="spi_loopback_top" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd" arg3="24"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(80): " arg1="arch" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd" arg3="80"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(9): " arg1="pid" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd" arg3="9"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(47): " arg1="pid" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd" arg3="47"  />
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(24): executing SPI_loopback_Top(arch)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(78): " arg1="SPI_loopback_Top" arg2="arch" arg3="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd" arg4="78"  />
Top module name (VHDL): SPI_loopback_Top
Last elaborated design is SPI_loopback_Top(arch)
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = SPI_loopback_Top.



SCUBA, Version Diamond (64-bit) 3.9.0.99.2
Wed Apr 19 12:27:52 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.9_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_29s_25s -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 29 -widthb 25 -widthp 54 -signed -pl_stages 0 
    Circuit name     : mult_29s_25s
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[28:0], B[24:0]
	Outputs      : P[53:0]
    I/O buffer       : not inserted
    EDIF output      : mult_29s_25s.edn
    Verilog output   : mult_29s_25s.v
    Verilog template : mult_29s_25s_tmpl.v
    Verilog testbench: tb_mult_29s_25s_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_29s_25s.srp
    Estimated Resource Usage:
            LUT : 913

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_29s_25s.v. VERI-1482
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(229): " arg1="a[28]" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd" arg3="229"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(213): " arg1="\SPI_I/send_buffer_i0_i95" arg2="d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd" arg3="213"  />
Duplicate register/latch removal. \PID_I/subOut_i22 is a one-to-one match with \PID_I/subOut_i24.
Duplicate register/latch removal. \PID_I/subOut_i23 is a one-to-one match with \PID_I/subOut_i22.
GSR instance connected to net rst.
Duplicate register/latch removal. \SPI__7__i83 is a one-to-one match with \SPI__7_rep_4__i83.
Duplicate register/latch removal. \SPI__7__i82 is a one-to-one match with \SPI__7_rep_4__i82.
Duplicate register/latch removal. \SPI__7__i81 is a one-to-one match with \SPI__7_rep_4__i81.
Duplicate register/latch removal. \SPI__7__i80 is a one-to-one match with \SPI__7_rep_4__i80.
Duplicate register/latch removal. \SPI__7__i79 is a one-to-one match with \SPI__7_rep_4__i79.
Duplicate register/latch removal. \SPI__7__i78 is a one-to-one match with \SPI__7_rep_4__i78.
Duplicate register/latch removal. \SPI__7__i77 is a one-to-one match with \SPI__7_rep_4__i77.
Duplicate register/latch removal. \SPI__7__i76 is a one-to-one match with \SPI__7_rep_4__i76.
Duplicate register/latch removal. \SPI__7__i75 is a one-to-one match with \SPI__7_rep_4__i75.
Duplicate register/latch removal. \SPI__7__i74 is a one-to-one match with \SPI__7_rep_4__i74.
Duplicate register/latch removal. \SPI__7__i73 is a one-to-one match with \SPI__7_rep_4__i73.
Duplicate register/latch removal. \SPI__7__i72 is a one-to-one match with \SPI__7_rep_4__i72.
Duplicate register/latch removal. \SPI__7__i71 is a one-to-one match with \SPI__7_rep_4__i71.
Duplicate register/latch removal. \SPI__7__i70 is a one-to-one match with \SPI__7_rep_4__i70.
Duplicate register/latch removal. \SPI__7__i69 is a one-to-one match with \SPI__7_rep_4__i69.
Duplicate register/latch removal. \SPI__7__i68 is a one-to-one match with \SPI__7_rep_4__i68.
Duplicate register/latch removal. \SPI__7__i67 is a one-to-one match with \SPI__7_rep_4__i67.
Duplicate register/latch removal. \SPI__7__i66 is a one-to-one match with \SPI__7_rep_4__i66.
Duplicate register/latch removal. \SPI__7__i65 is a one-to-one match with \SPI__7_rep_4__i65.
Duplicate register/latch removal. \SPI__7__i64 is a one-to-one match with \SPI__7_rep_4__i64.
Duplicate register/latch removal. \SPI__7__i63 is a one-to-one match with \SPI__7_rep_4__i63.
Duplicate register/latch removal. \SPI__7__i62 is a one-to-one match with \SPI__7_rep_4__i62.
Duplicate register/latch removal. \SPI__7__i61 is a one-to-one match with \SPI__7_rep_4__i61.
Duplicate register/latch removal. \SPI__7__i60 is a one-to-one match with \SPI__7_rep_4__i60.
Duplicate register/latch removal. \SPI__7__i59 is a one-to-one match with \SPI__7_rep_4__i59.
Duplicate register/latch removal. \SPI__7__i58 is a one-to-one match with \SPI__7_rep_4__i58.
Duplicate register/latch removal. \SPI__7__i57 is a one-to-one match with \SPI__7_rep_4__i57.
Duplicate register/latch removal. \SPI__7__i56 is a one-to-one match with \SPI__7_rep_4__i56.
Duplicate register/latch removal. \SPI__7__i55 is a one-to-one match with \SPI__7_rep_4__i55.
Duplicate register/latch removal. \SPI__7__i54 is a one-to-one match with \SPI__7_rep_4__i54.
Duplicate register/latch removal. \SPI__7__i53 is a one-to-one match with \SPI__7_rep_4__i53.
Duplicate register/latch removal. \SPI__7__i52 is a one-to-one match with \SPI__7_rep_4__i52.
Duplicate register/latch removal. \SPI__7__i51 is a one-to-one match with \SPI__7_rep_4__i51.
Duplicate register/latch removal. \SPI__7__i50 is a one-to-one match with \SPI__7_rep_4__i50.
Duplicate register/latch removal. \SPI__7__i49 is a one-to-one match with \SPI__7_rep_4__i49.
Duplicate register/latch removal. \SPI__7__i48 is a one-to-one match with \SPI__7_rep_4__i48.
Duplicate register/latch removal. \SPI__7__i47 is a one-to-one match with \SPI__7_rep_4__i47.
Duplicate register/latch removal. \SPI__7__i46 is a one-to-one match with \SPI__7_rep_4__i46.
Duplicate register/latch removal. \SPI__7__i45 is a one-to-one match with \SPI__7_rep_4__i45.
Duplicate register/latch removal. \SPI__7__i44 is a one-to-one match with \SPI__7_rep_4__i44.
Duplicate register/latch removal. \SPI__7__i43 is a one-to-one match with \SPI__7_rep_4__i43.
Duplicate register/latch removal. \SPI__7__i42 is a one-to-one match with \SPI__7_rep_4__i42.
Duplicate register/latch removal. \SPI__7__i20 is a one-to-one match with \SPI__7_rep_4__i20.
Duplicate register/latch removal. \SPI__7__i19 is a one-to-one match with \SPI__7_rep_4__i19.
Duplicate register/latch removal. \SPI__7__i18 is a one-to-one match with \SPI__7_rep_4__i18.
Duplicate register/latch removal. \SPI__7__i17 is a one-to-one match with \SPI__7_rep_4__i17.
Duplicate register/latch removal. \SPI__7__i16 is a one-to-one match with \SPI__7_rep_4__i16.
Duplicate register/latch removal. \SPI__7__i15 is a one-to-one match with \SPI__7_rep_4__i15.
Duplicate register/latch removal. \SPI__7__i14 is a one-to-one match with \SPI__7_rep_4__i14.
Duplicate register/latch removal. \SPI__7__i13 is a one-to-one match with \SPI__7_rep_4__i13.
Duplicate register/latch removal. \SPI__7__i12 is a one-to-one match with \SPI__7_rep_4__i12.
Duplicate register/latch removal. \SPI__7__i11 is a one-to-one match with \SPI__7_rep_4__i11.
Duplicate register/latch removal. \SPI__7__i10 is a one-to-one match with \SPI__7_rep_4__i10.
Duplicate register/latch removal. \SPI__7__i9 is a one-to-one match with \SPI__7_rep_4__i9.
Duplicate register/latch removal. \SPI__7__i8 is a one-to-one match with \SPI__7_rep_4__i8.
Duplicate register/latch removal. \SPI__7__i7 is a one-to-one match with \SPI__7_rep_4__i7.
Duplicate register/latch removal. \SPI__7__i6 is a one-to-one match with \SPI__7_rep_4__i6.
Duplicate register/latch removal. \SPI__7__i5 is a one-to-one match with \SPI__7_rep_4__i5.
Duplicate register/latch removal. \SPI__7__i4 is a one-to-one match with \SPI__7_rep_4__i4.
Duplicate register/latch removal. \SPI__7__i3 is a one-to-one match with \SPI__7_rep_4__i3.
Duplicate register/latch removal. \SPI__7__i2 is a one-to-one match with \SPI__7_rep_4__i2.
Duplicate register/latch removal. \SPI__7__i1 is a one-to-one match with \SPI__7_rep_4__i1.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in SPI_loopback_Top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   3059 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Motorcontrollerfinal_controller.ngd.

################### Begin Area Report (SPI_loopback_Top)######################
Number of register bits => 1177 of 4665 (25 % )
AND2 => 12
CCU2D => 364
FADD2B => 117
FD1P3AX => 667
FD1P3IX => 188
FD1P3JX => 48
FD1S3AX => 97
FD1S3AY => 14
FD1S3IX => 163
GSR => 1
IB => 15
INV => 1
LUT4 => 1134
MULT2 => 102
ND2 => 5
OB => 32
OBZ => 1
OSCH => 1
PFUMX => 94
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_N_683, loads : 480
  Net : clkout_c, loads : 342
  Net : clk_1mhz, loads : 308
  Net : pwm_clk, loads : 48
Clock Enable Nets
Number of Clock Enables: 37
Top 10 highest fanout Clock Enables:
  Net : SPI_I/clkout_c_enable_245, loads : 84
  Net : SPI_I/clkout_c_enable_61, loads : 50
  Net : PID_I/clk_N_683_enable_392, loads : 48
  Net : HALL_I_M1/clk_1mhz_enable_66, loads : 41
  Net : HALL_I_M3/clk_1mhz_enable_104, loads : 41
  Net : HALL_I_M4/clk_1mhz_enable_47, loads : 41
  Net : HALL_I_M2/clk_1mhz_enable_85, loads : 40
  Net : SPI_I/clkout_c_enable_96, loads : 34
  Net : HALL_I_M2/stable_counting, loads : 32
  Net : HALL_I_M1/stable_counting, loads : 31
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : PID_I/multIn2_4, loads : 94
  Net : SPI_I/CSlatched, loads : 91
  Net : PID_I/n22208, loads : 90
  Net : SPI_I/n22201, loads : 86
  Net : SPI_I/clkout_c_enable_245, loads : 84
  Net : SPI_I/n22202, loads : 83
  Net : SPI_I/n21580, loads : 81
  Net : PID_I/multIn2_6, loads : 64
  Net : PID_I/n21552, loads : 63
  Net : HALL_I_M3/stable_counting, loads : 62
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |    1.000 MHz|   63.359 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |    1.000 MHz|   11.582 MHz|    23  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_1mhz]                |    1.000 MHz|   26.524 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |    1.000 MHz|   42.180 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 127.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.859  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000ZE -t TQFP144 -s 1 -oc Industrial   "Motorcontrollerfinal_controller.ngd" -o "Motorcontrollerfinal_controller_map.ncd" -pr "Motorcontrollerfinal_controller.prf" -mp "Motorcontrollerfinal_controller.mrp" -lpf "D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/controller/Motorcontrollerfinal_controller.lpf" -lpf "D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/OnBoard4000ZE.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Motorcontrollerfinal_controller.ngd
   Picdevice="LCMXO2-4000ZE"

   Pictype="TQFP144"

   Picspeed=1

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000ZETQFP144, Performance used: 1.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:   1177 out of  4665 (25%)
      PFU registers:         1177 out of  4320 (27%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:      1160 out of  2160 (54%)
      SLICEs as Logic/ROM:   1160 out of  2160 (54%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        583 out of  2160 (27%)
   Number of LUT4s:        2306 out of  4320 (53%)
      Number used as logic LUTs:        1140
      Number used as distributed RAM:     0
      Number used as ripple logic:      1166
      Number used as shift registers:     0
   Number of PIO sites used: 48 + 4(JTAG) out of 115 (45%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net clkout_c: 200 loads, 200 rising, 0 falling (Driver: OSCInst0 )
     Net clk_1mhz: 166 loads, 166 rising, 0 falling (Driver: CLKDIV_I/clk_1mhz_33 )
     Net pwm_clk: 29 loads, 29 rising, 0 falling (Driver: CLKDIV_I/pwm_clk_34 )
     Net CLKDIV_I/pi_clk: 255 loads, 0 rising, 255 falling (Driver: CLKDIV_I/pi_clk_35 )
   Number of Clock Enables:  37
     Net clkout_c_enable_257: 7 loads, 7 LSLICEs
     Net rst: 19 loads, 19 LSLICEs
     Net clkout_c_enable_176: 31 loads, 31 LSLICEs
     Net clkout_c_enable_164: 29 loads, 29 LSLICEs
     Net COM_I_M3/clkout_c_enable_8: 1 loads, 1 LSLICEs
     Net COM_I_M2/clkout_c_enable_5: 1 loads, 1 LSLICEs
     Net COM_I_M1/clkout_c_enable_4: 1 loads, 1 LSLICEs
     Net SPI_I/enable_m1_N_633: 2 loads, 2 LSLICEs
     Net SPI_I/clkout_c_enable_245: 44 loads, 44 LSLICEs
     Net SPI_I/clkout_c_enable_61: 25 loads, 25 LSLICEs
     Net SPI_I/clkout_c_enable_96: 17 loads, 17 LSLICEs
     Net HALL_I_M2/stable_counting: 14 loads, 14 LSLICEs
     Net HALL_I_M2/clk_1mhz_enable_85: 11 loads, 11 LSLICEs
     Net HALL_I_M2/stable_counting_N_1746: 1 loads, 1 LSLICEs
     Net HALL_I_M3/stable_counting: 14 loads, 14 LSLICEs
     Net HALL_I_M3/clk_1mhz_enable_104: 11 loads, 11 LSLICEs
     Net HALL_I_M3/stable_counting_N_1746: 1 loads, 1 LSLICEs
     Net HALL_I_M1/stable_counting: 14 loads, 14 LSLICEs
     Net HALL_I_M1/clk_1mhz_enable_66: 11 loads, 11 LSLICEs
     Net HALL_I_M1/stable_counting_N_1746: 1 loads, 1 LSLICEs
     Net COM_I_M4/clkout_c_enable_10: 1 loads, 1 LSLICEs
     Net PID_I/clk_N_683_enable_73: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_41: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_101: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_129: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_157: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_185: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_213: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_241: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_269: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_297: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_325: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_353: 15 loads, 15 LSLICEs
     Net PID_I/clk_N_683_enable_392: 26 loads, 26 LSLICEs
     Net HALL_I_M4/clk_1mhz_enable_47: 11 loads, 11 LSLICEs
     Net HALL_I_M4/stable_counting: 14 loads, 14 LSLICEs
     Net HALL_I_M4/stable_counting_N_1746: 1 loads, 1 LSLICEs
   Number of LSRs:  48
     Net enable_m3: 3 loads, 3 LSLICEs
     Net n19650: 1 loads, 1 LSLICEs
     Net n3093: 1 loads, 1 LSLICEs
     Net n3057: 1 loads, 1 LSLICEs
     Net enable_m2: 3 loads, 3 LSLICEs
     Net n19656: 1 loads, 1 LSLICEs
     Net n2963: 1 loads, 1 LSLICEs
     Net n2927: 1 loads, 1 LSLICEs
     Net n19654: 1 loads, 1 LSLICEs
     Net n2833: 1 loads, 1 LSLICEs
     Net n2797: 1 loads, 1 LSLICEs
     Net enable_m1: 3 loads, 3 LSLICEs
     Net enable_m4: 3 loads, 3 LSLICEs
     Net SPI_I/n12557: 11 loads, 11 LSLICEs
     Net SPI_I/n12577: 11 loads, 11 LSLICEs
     Net SPI_I/n12597: 11 loads, 11 LSLICEs
     Net SPI_I/n12617: 11 loads, 11 LSLICEs
     Net n19662: 1 loads, 1 LSLICEs
     Net HALL_I_M2/n21514: 4 loads, 4 LSLICEs
     Net HALL_I_M2/clk_1mhz_enable_85: 10 loads, 10 LSLICEs
     Net HALL_I_M2/n4333: 11 loads, 11 LSLICEs
     Net HALL_I_M2/n19963: 1 loads, 1 LSLICEs
     Net HALL_I_M3/n21493: 4 loads, 4 LSLICEs
     Net HALL_I_M3/clk_1mhz_enable_104: 10 loads, 10 LSLICEs
     Net HALL_I_M3/n4331: 11 loads, 11 LSLICEs
     Net HALL_I_M3/n19961: 1 loads, 1 LSLICEs
     Net HALL_I_M1/n21494: 4 loads, 4 LSLICEs
     Net HALL_I_M1/clk_1mhz_enable_66: 10 loads, 10 LSLICEs
     Net HALL_I_M1/n4298: 11 loads, 11 LSLICEs
     Net HALL_I_M1/n19965: 1 loads, 1 LSLICEs
     Net n3223: 1 loads, 1 LSLICEs
     Net n3187: 1 loads, 1 LSLICEs
     Net CLKDIV_I/n12555: 3 loads, 3 LSLICEs
     Net CLKDIV_I/n12554: 5 loads, 5 LSLICEs
     Net PWM_I_M3/n12551: 6 loads, 6 LSLICEs
     Net PWM_I_M2/n12552: 6 loads, 6 LSLICEs
     Net PWM_I_M1/n12553: 6 loads, 6 LSLICEs
     Net PID_I/n12655: 3 loads, 3 LSLICEs
     Net PID_I/ss_4: 3 loads, 3 LSLICEs
     Net PID_I/n12666: 3 loads, 3 LSLICEs
     Net PID_I/n12641: 12 loads, 12 LSLICEs
     Net PID_I/n12648: 3 loads, 3 LSLICEs
     Net PID_I/n12639: 3 loads, 3 LSLICEs
     Net PWM_I_M4/n12550: 6 loads, 6 LSLICEs
     Net HALL_I_M4/clk_1mhz_enable_47: 10 loads, 10 LSLICEs
     Net HALL_I_M4/n4329: 11 loads, 11 LSLICEs
     Net HALL_I_M4/n21492: 4 loads, 4 LSLICEs
     Net HALL_I_M4/n5227: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net PID_I/multIn2_4: 94 loads
     Net SPI_I/CSlatched: 91 loads
     Net PID_I/n22208: 90 loads
     Net SPI_I/n22201: 86 loads
     Net SPI_I/n22202: 83 loads
     Net SPI_I/n21580: 81 loads
     Net PID_I/multIn2_6: 64 loads
     Net PID_I/n21552: 63 loads
     Net PID_I/n21554: 62 loads
     Net PID_I/n21551: 61 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Dumping design to file Motorcontrollerfinal_controller_map.ncd.

ncd2vdb "Motorcontrollerfinal_controller_map.ncd" ".vdbs/Motorcontrollerfinal_controller_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.

trce -f "Motorcontrollerfinal_controller.mt" -o "Motorcontrollerfinal_controller.tw1" "Motorcontrollerfinal_controller_map.ncd" "Motorcontrollerfinal_controller.prf"
trce:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file motorcontrollerfinal_controller_map.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Wed Apr 19 12:27:59 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o Motorcontrollerfinal_controller.tw1 -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller_map.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller_map.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Wed Apr 19 12:28:00 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o Motorcontrollerfinal_controller.tw1 -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller_map.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller_map.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

mpartrce -p "Motorcontrollerfinal_controller.p2t" -f "Motorcontrollerfinal_controller.p3t" -tf "Motorcontrollerfinal_controller.pt" "Motorcontrollerfinal_controller_map.ncd" "Motorcontrollerfinal_controller.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Motorcontrollerfinal_controller_map.ncd"
Wed Apr 19 12:28:00 2017

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Motorcontrollerfinal_controller_map.ncd Motorcontrollerfinal_controller.dir/5_1.ncd Motorcontrollerfinal_controller.prf
Preference file: Motorcontrollerfinal_controller.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Motorcontrollerfinal_controller_map.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   48+4(JTAG)/280     19% used
                  48+4(JTAG)/115     45% bonded

   SLICE           1160/2160         53% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 3519
Number of Connections: 9282

Pin Constraint Summary:
   40 out of 48 pins locked (83% locked).

The following 4 signals are selected to use the primary clock routing resources:
    CLKDIV_I/pi_clk (driver: CLKDIV_I/SLICE_589, clk load #: 255)
    clkout_c (driver: OSCInst0, clk load #: 200)
    clk_1mhz (driver: CLKDIV_I/SLICE_586, clk load #: 166)
    pwm_clk (driver: SLICE_451, clk load #: 29)


The following 8 signals are selected to use the secondary clock routing resources:
    SPI_I/clkout_c_enable_245 (driver: SPI_I/SLICE_1369, clk load #: 0, sr load #: 0, ce load #: 44)
    clkout_c_enable_176 (driver: SLICE_1015, clk load #: 0, sr load #: 0, ce load #: 31)
    clkout_c_enable_164 (driver: SLICE_1015, clk load #: 0, sr load #: 0, ce load #: 29)
    PID_I/clk_N_683_enable_392 (driver: PID_I/SLICE_1331, clk load #: 0, sr load #: 0, ce load #: 26)
    SPI_I/clkout_c_enable_61 (driver: SPI_I/SLICE_1367, clk load #: 0, sr load #: 0, ce load #: 25)
    HALL_I_M2/clk_1mhz_enable_85 (driver: HALL_I_M2/SLICE_1239, clk load #: 0, sr load #: 10, ce load #: 11)
    HALL_I_M3/clk_1mhz_enable_104 (driver: SLICE_1244, clk load #: 0, sr load #: 10, ce load #: 11)
    HALL_I_M1/clk_1mhz_enable_66 (driver: HALL_I_M1/SLICE_1256, clk load #: 0, sr load #: 10, ce load #: 11)

Signal n22203 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
.....................
Placer score = 732415.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  722687
Finished Placer Phase 2.  REAL time: 12 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "CLKDIV_I/pi_clk" from Q1 on comp "CLKDIV_I/SLICE_589" on site "R2C16A", clk load = 255
  PRIMARY "clkout_c" from OSC on comp "OSCInst0" on site "OSC", clk load = 200
  PRIMARY "clk_1mhz" from Q1 on comp "CLKDIV_I/SLICE_586" on site "R12C2C", clk load = 166
  PRIMARY "pwm_clk" from Q0 on comp "SLICE_451" on site "R3C16C", clk load = 29
  SECONDARY "SPI_I/clkout_c_enable_245" from F0 on comp "SPI_I/SLICE_1369" on site "R12C17C", clk load = 0, ce load = 44, sr load = 0
  SECONDARY "clkout_c_enable_176" from Q1 on comp "SLICE_1015" on site "R20C21B", clk load = 0, ce load = 31, sr load = 0
  SECONDARY "clkout_c_enable_164" from Q0 on comp "SLICE_1015" on site "R20C21B", clk load = 0, ce load = 29, sr load = 0
  SECONDARY "PID_I/clk_N_683_enable_392" from F0 on comp "PID_I/SLICE_1331" on site "R12C17A", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "SPI_I/clkout_c_enable_61" from F0 on comp "SPI_I/SLICE_1367" on site "R20C21A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "HALL_I_M2/clk_1mhz_enable_85" from F0 on comp "HALL_I_M2/SLICE_1239" on site "R12C17D", clk load = 0, ce load = 11, sr load = 10
  SECONDARY "HALL_I_M3/clk_1mhz_enable_104" from F0 on comp "SLICE_1244" on site "R13C17D", clk load = 0, ce load = 11, sr load = 10
  SECONDARY "HALL_I_M1/clk_1mhz_enable_66" from F0 on comp "HALL_I_M1/SLICE_1256" on site "R12C17B", clk load = 0, ce load = 11, sr load = 10

  PRIMARY  : 4 out of 8 (50%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   48 + 4(JTAG) out of 280 (18.6%) PIO sites used.
   48 + 4(JTAG) out of 115 (45.2%) bonded PIO sites used.
   Number of PIO comps: 48; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 15 / 28 ( 53%) | 2.5V       | -         |
| 1        | 6 / 29 ( 20%)  | 2.5V       | -         |
| 2        | 21 / 29 ( 72%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 5 / 10 ( 50%)  | 2.5V       | -         |
| 5        | 1 / 10 ( 10%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 11 secs 

Dumping design to file Motorcontrollerfinal_controller.dir/5_1.ncd.

0 connections routed; 9282 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 13 secs 

Start NBR router at 12:28:13 04/19/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 12:28:13 04/19/17

Start NBR section for initial routing at 12:28:14 04/19/17
Level 1, iteration 1
15(0.01%) conflicts; 7223(77.82%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.847ns/0.000ns; real time: 15 secs 
Level 2, iteration 1
1(0.00%) conflict; 7232(77.91%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.305ns/0.000ns; real time: 15 secs 
Level 3, iteration 1
2(0.00%) conflicts; 7092(76.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.514ns/0.000ns; real time: 16 secs 
Level 4, iteration 1
262(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.425ns/0.000ns; real time: 19 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 5 (0.81%)

Start NBR section for normal routing at 12:28:19 04/19/17
Level 1, iteration 1
1(0.00%) conflict; 393(4.23%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.425ns/0.000ns; real time: 19 secs 
Level 2, iteration 1
1(0.00%) conflict; 393(4.23%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.425ns/0.000ns; real time: 19 secs 
Level 3, iteration 1
3(0.00%) conflicts; 388(4.18%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.425ns/0.000ns; real time: 19 secs 
Level 4, iteration 1
115(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.303ns/0.000ns; real time: 20 secs 
Level 4, iteration 2
67(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.303ns/0.000ns; real time: 21 secs 
Level 4, iteration 3
26(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.023ns/0.000ns; real time: 21 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.023ns/0.000ns; real time: 21 secs 
Level 4, iteration 5
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.088ns/0.000ns; real time: 21 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.088ns/0.000ns; real time: 22 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 12:28:22 04/19/17

Start NBR section for re-routing at 12:28:22 04/19/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.023ns/0.000ns; real time: 22 secs 

Start NBR section for post-routing at 12:28:22 04/19/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.022ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 23 secs 
Total REAL time: 24 secs 
Completely routed.
End of route.  9282 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Motorcontrollerfinal_controller.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.023
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.687
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 24 secs 
Total REAL time to completion: 24 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Motorcontrollerfinal_controller.pt" -o "Motorcontrollerfinal_controller.twr" "Motorcontrollerfinal_controller.ncd" "Motorcontrollerfinal_controller.prf"
trce:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Wed Apr 19 12:28:25 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Wed Apr 19 12:28:25 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

bitgen -f "Motorcontrollerfinal_controller.t2b" -w "Motorcontrollerfinal_controller.ncd" -jedec "Motorcontrollerfinal_controller.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Motorcontrollerfinal_controller.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "Motorcontrollerfinal_controller.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
