
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.89

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: m_ready (input port clocked by core_clock)
Endpoint: skid_valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 ^ _106_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.06    0.04    0.24 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _016_ (net)
                  0.06    0.00    0.24 v skid_valid_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: skid_valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.37    0.60    0.60 ^ skid_valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         skid_valid_reg (net)
                  0.37    0.00    0.60 ^ _057_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.12    0.15    0.09    0.69 v _057_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _021_ (net)
                  0.15    0.00    0.69 v _058_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.14    0.08    0.17    0.86 v _058_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _022_ (net)
                  0.08    0.00    0.86 v _065_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.09    0.21    1.07 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _029_ (net)
                  0.09    0.00    1.07 v _066_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.15    1.22 ^ _066_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _030_ (net)
                  0.36    0.00    1.22 ^ _067_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.17    0.11    1.33 v _067_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.17    0.00    1.33 v data_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: skid_valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.37    0.60    0.60 ^ skid_valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         skid_valid_reg (net)
                  0.37    0.00    0.60 ^ _057_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.12    0.15    0.09    0.69 v _057_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _021_ (net)
                  0.15    0.00    0.69 v _058_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.14    0.08    0.17    0.86 v _058_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _022_ (net)
                  0.08    0.00    0.86 v _065_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.09    0.21    1.07 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _029_ (net)
                  0.09    0.00    1.07 v _066_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.15    1.22 ^ _066_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _030_ (net)
                  0.36    0.00    1.22 ^ _067_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.17    0.11    1.33 v _067_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.17    0.00    1.33 v data_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.09e-03   7.53e-04   1.09e-08   4.85e-03  51.2%
Combinational          3.06e-03   1.56e-03   1.43e-08   4.62e-03  48.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.15e-03   2.32e-03   2.52e-08   9.47e-03 100.0%
                          75.5%      24.5%       0.0%
