#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 24 18:55:44 2024
# Process ID: 6920
# Current directory: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1
# Command line: vivado.exe -log and3_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source and3_wrapper.tcl -notrace
# Log file: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper.vdi
# Journal file: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1\vivado.jou
# Running On        :Crawler-E30
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16870 MB
# Swap memory       :4294 MB
# Total Virtual     :21164 MB
# Available Virtual :6987 MB
#-----------------------------------------------------------
source and3_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.449 ; gain = 201.797
Command: link_design -top and3_wrapper -part xc7z010iclg225-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Device 21-9227] Part: xc7z010iclg225-1L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.734 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y9' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'F22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'G22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: 'H22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'F21' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'H19' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'H18' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'H17' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'T22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: 'T21' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'U22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: 'U21' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'V22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'W22' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'U19' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: 'U14' is not a valid site or package pin name. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:39]
Finished Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1066.340 ; gain = 23.676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a00d79dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.258 ; gain = 498.918

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1944.348 ; gain = 0.000
Retarget | Checksum: 2a00d79dd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1944.348 ; gain = 0.000
Constant propagation | Checksum: 2a00d79dd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1944.348 ; gain = 0.000
Sweep | Checksum: 2a00d79dd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1944.348 ; gain = 0.000
BUFG optimization | Checksum: 2a00d79dd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1944.348 ; gain = 0.000
Shift Register Optimization | Checksum: 2a00d79dd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1944.348 ; gain = 0.000
Post Processing Netlist | Checksum: 2a00d79dd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 9 Finalization | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1944.348 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1944.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1944.348 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2a00d79dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.348 ; gain = 901.684
INFO: [Vivado 12-24828] Executing command : report_drc -file and3_wrapper_drc_opted.rpt -pb and3_wrapper_drc_opted.pb -rpx and3_wrapper_drc_opted.rpx
Command: report_drc -file and3_wrapper_drc_opted.rpt -pb and3_wrapper_drc_opted.pb -rpx and3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2014b88dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus switches are not locked:  'switches[6]'  'switches[5]'  'switches[4]'  'switches[3]'  'switches[2]'  'switches[1]'  'switches[0]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17148af67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1799808f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 240e846c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 2 Global Placement | Checksum: 240e846c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 240e846c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23045127e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e86c130f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e86c130f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e263fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1944.348 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1944.348 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4d01bd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1944.348 ; gain = 0.000
Ending Placer Task | Checksum: 1a00ac012

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1944.348 ; gain = 0.000
43 Infos, 3 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file and3_wrapper_utilization_placed.rpt -pb and3_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file and3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file and3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1944.348 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.348 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1944.348 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.348 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1944.348 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1944.348 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1948.980 ; gain = 0.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1948.980 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1948.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1948.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1948.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1948.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7f23f4e3 ConstDB: 0 ShapeSum: b74e7404 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 36f4dfe0 | NumContArr: 77148b7c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2335b6096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.168 ; gain = 52.691

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2335b6096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.168 ; gain = 52.691

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2335b6096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.168 ; gain = 52.691
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f2028970

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.719 ; gain = 81.242

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f2028970

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2f2028970

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2cf24549b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406
Phase 4 Initial Routing | Checksum: 2cf24549b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406
Phase 5 Rip-up And Reroute | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406
Phase 6 Delay and Skew Optimization | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406
Phase 7 Post Hold Fix | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00422297 %
  Global Horizontal Routing Utilization  = 0.00367647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.883 ; gain = 87.406

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bcef48dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2f1b6565f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2f1b6565f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2f1b6565f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465
Total Elapsed time in route_design: 9.047 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 12d90a9c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 12d90a9c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2054.941 ; gain = 88.465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2054.941 ; gain = 105.961
INFO: [Vivado 12-24828] Executing command : report_drc -file and3_wrapper_drc_routed.rpt -pb and3_wrapper_drc_routed.pb -rpx and3_wrapper_drc_routed.rpx
Command: report_drc -file and3_wrapper_drc_routed.rpt -pb and3_wrapper_drc_routed.pb -rpx and3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file and3_wrapper_methodology_drc_routed.rpt -pb and3_wrapper_methodology_drc_routed.pb -rpx and3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file and3_wrapper_methodology_drc_routed.rpt -pb and3_wrapper_methodology_drc_routed.pb -rpx and3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file and3_wrapper_timing_summary_routed.rpt -pb and3_wrapper_timing_summary_routed.pb -rpx and3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file and3_wrapper_route_status.rpt -pb and3_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file and3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file and3_wrapper_power_routed.rpt -pb and3_wrapper_power_summary_routed.pb -rpx and3_wrapper_power_routed.rpx
Command: report_power -file and3_wrapper_power_routed.rpt -pb and3_wrapper_power_summary_routed.pb -rpx and3_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 3 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file and3_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file and3_wrapper_bus_skew_routed.rpt -pb and3_wrapper_bus_skew_routed.pb -rpx and3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2064.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2064.953 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.953 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2064.953 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.953 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2064.953 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2064.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/and3_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force and3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 12 out of 12 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: leds[7:0], switches[2], switches[1], switches[0], and clk.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 1 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 16 Critical Warnings and 2 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 18:56:24 2024...
