INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:29:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.490ns period=4.980ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.490ns period=4.980ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.980ns  (clk rise@4.980ns - clk rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.587ns (34.682%)  route 2.989ns (65.318%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.463 - 4.980 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3319, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X40Y67         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=21, routed)          0.446     1.208    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.043     1.251 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0/O
                         net (fo=1, routed)           0.000     1.251    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.497 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.497    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.599 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/O[0]
                         net (fo=1, routed)           0.327     1.926    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[4]
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.119     2.045 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_4_q_i_3__0/O
                         net (fo=35, routed)          0.439     2.485    lsq3/handshake_lsq_lsq3_core/ldq_alloc_4_q_i_3__0_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.043     2.528 r  lsq3/handshake_lsq_lsq3_core/i__i_8/O
                         net (fo=1, routed)           0.272     2.800    lsq3/handshake_lsq_lsq3_core/i__i_8_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.843 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.176     3.019    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X34Y68         LUT4 (Prop_lut4_I0_O)        0.043     3.062 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.155     3.217    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X34Y68         LUT4 (Prop_lut4_I3_O)        0.043     3.260 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_6/O
                         net (fo=3, routed)           0.324     3.584    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_0_1
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.043     3.627 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_13__0/O
                         net (fo=1, routed)           0.000     3.627    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_13__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.878 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.878    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.927 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.927    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     4.072 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.165     4.237    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[11]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.120     4.357 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_2__0/O
                         net (fo=34, routed)          0.320     4.677    lsq3/handshake_lsq_lsq3_core/stq_data_wen_3
    SLICE_X29Y68         LUT2 (Prop_lut2_I0_O)        0.043     4.720 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_1__0/O
                         net (fo=32, routed)          0.363     5.084    lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_1__0_n_0
    SLICE_X30Y70         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.980     4.980 r  
                                                      0.000     4.980 r  clk (IN)
                         net (fo=3319, unset)         0.483     5.463    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X30Y70         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/C
                         clock pessimism              0.000     5.463    
                         clock uncertainty           -0.035     5.427    
    SLICE_X30Y70         FDRE (Setup_fdre_C_R)       -0.295     5.132    lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  0.048    




