INFO: [VRFC 10-163] Analyzing VHDL file "/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sources_1/new/SP_BRAM_RDO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SP_BRAM_RDO'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/SP_BRAM_RDO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SP_BRAM_RDO'
