# Device file info: $Id: PIC16C781.dev,v 1.44 2006/08/23 17:45:04 diazj Exp $
# Macro file info: $Id: 16macro.dev,v 1.4 2006/08/04 20:16:11 nairnj Exp $

format=0.1

#device=PIC16C781

vpp (range=12.750-13.250  dflt=13.000)
vdd (range=2.500-5.500  dfltrange=4.000-5.500  nominal=5.000)

pgming (memtech=eprom ovrpgm=3 tries=25)
    wait (pgm=100 cfg=100 userid=100)

pgmmem (region=0x00-0x3FF)
cfgmem (region=0x2007-0x2007)
testmem (region=0x2000-0x21FF)
userid (region=0x2000-0x2003)


NumBanks=4
MirrorRegs (0x0-0x0  0x80-0x80  0x100-0x100  0x180-0x180)
MirrorRegs (0x1-0x1  0x101-0x101)
MirrorRegs (0x81-0x81  0x181-0x181)
MirrorRegs (0x2-0x4  0x82-0x84  0x102-0x104  0x182-0x184)
MirrorRegs (0x6-0x6  0x106-0x106)
MirrorRegs (0x86-0x86  0x186-0x186)
MirrorRegs (0xA-0xB  0x8A-0x8B  0x10A-0x10B  0x18A-0x18B)
MirrorRegs (0x70-0x7F  0xF0-0xFF  0x170-0x17F  0x1F0-0x1FF)
UnusedRegs (0x07-0x09)
UnusedRegs (0x0D-0x0D)
UnusedRegs (0x11-0x1D)
UnusedRegs (0x87-0x89)
UnusedRegs (0x8D-0x8D)
UnusedRegs (0x8F-0x94)
UnusedRegs (0x97-0x9A)
UnusedRegs (0x9E-0x9E)
UnusedRegs (0xC0-0xEF)
UnusedRegs (0x105-0x105)
UnusedRegs (0x107-0x109)
UnusedRegs (0x113-0x118)
UnusedRegs (0x11D-0x11D)
UnusedRegs (0x120-0x16F)
UnusedRegs (0x185-0x185)
UnusedRegs (0x187-0x189)
UnusedRegs (0x18D-0x1EF)

sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=PORTA addr=0x5 size=1 access='rw rw r rw rw rw r r')
    reset (por='xxxx0000' mclr='uuuu0000')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
# Reset values could be wrong due to inconsistencies in Data Sheet
    reset (por='xxxx0000' mclr='uuuu0000')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)

sfr (key=PCLATH addr=0xA size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=INTCON addr=0xB size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RBIE TMR0IF INTF RBIF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR1 addr=0xC size=1 access='rw rw rw rw u u u rw')
    reset (por='0000---0' mclr='0000---0')
    bit (names='LVDIF ADIF C2IF C1IF - - - TMR1IF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TMR1 addr=0xE size=2 flags=j)
# The j flag means all these registers together form one larger register
    bit (names='TMR1' width='16')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR1L addr=0xE size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=TMR1H addr=0xF size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=T1CON addr=0x10 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-uuuuuuu')
    bit (names='- TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)

sfr (key=ADRES addr=0x1E size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRES' width='8')
    stimulus (scl=rwb type=int regfiles=r)
sfr (key=ADCON0 addr=0x1F size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ADCS CHS GO/nDONE CHS3 ADON' width='2 3 1 1 1')
    bit (tag=scl names='ADCS CHS GO_nDONE CHS3 ADON' width='2 3 1 1 1')
    stimulus (scl=rwb regfiles=w)

sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0x85 size=1 access='rw rw r rw rw rw r r')
# from DS: RA0, RA1, and RA5 are input only.
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=TRISB addr=0x86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=PIE1 addr=0x8C size=1 access='rw rw rw rw u u u rw')
    reset (por='0000---0' mclr='0000---0')
    bit (names='LVDIE ADIE C2IE C1IE - - - TMR1IE')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PCON addr=0x8E size=1 access='u u u rw rw u rw rw')
# Reset values may be wrong because of discrepancies in the Data Sheet
    reset (por='---01-qq' mclr='---01-uu')
    bit (names='- - - WDTON OSCF - nPOR nBOR')
    stimulus (scl=rwb regfiles=w)

sfr (key=WPUB addr=0x95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0')
    stimulus (scl=rwb regfiles=w)
sfr (key=IOCB addr=0x96 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11110000' mclr='11110000')
    bit (names='IOCB7 IOCB6 IOCB5 IOCB4 IOCB3 IOCB2 IOCB1 IOCB0')
    stimulus (scl=rwb regfiles=w)
sfr (key=REFCON addr=0x9B size=1 access='u u u u rw rw u u')
    reset (por='----00--' mclr='----00--')
    bit (names='- - - - VREN VROE - -')
    stimulus (scl=rwb regfiles=w)
sfr (key=LVDCON addr=0x9C size=1 access='u u r rw rw rw rw rw')
    reset (por='--000101' mclr='--000101')
    bit (names='- - BGST LVDEN LV' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=ANSEL addr=0x9D size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0')
    stimulus (scl=rwb regfiles=r)

sfr (key=ADCON1 addr=0x9F size=1 access='u u rw rw u u u u')
    reset (por='--00----' mclr='--00----')
    bit (names='- - VCFG - - - -' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)

sfr (key=PMDATL addr=0x10C size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PMDATL' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PMADRL addr=0x10D size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PMADRL' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PMDATH addr=0x10E size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - PMDATH' width='1 1 6')
    stimulus (scl=rwb regfiles=w)
sfr (key=PMADRH addr=0x10F size=1 access='u u u rw rw rw rw rw')
    reset (por='-----xxx' mclr='-----uuu')
    bit (names='- - - - - PMADRH' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=CALCON addr=0x110 size=1 access='rs r rw u u u u u')
    reset (por='000-----' mclr='000-----')
    bit (names='CAL CALERR CALREF - - - - -')
    stimulus (scl=rwb regfiles=w)
sfr (key=PSMCCON0 addr=0x111 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMCCL MINDC MAXDC DC' width='2 2 2 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PSMCCON1 addr=0x112 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-0000' mclr='000-0000')
    bit (names='SMCON S1APOL S1BPOL - SCEN SMCOM PWM/nPSM SMCCS')
    bit (tag=scl names='SMCON S1APOL S1BPOL - SCEN SMCOM PWM_nPSM SMCCS')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM1CON0 addr=0x119 size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='C1ON C1OUT C1OE C1POL C1SP C1R C1CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON0 addr=0x11A size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='C2ON C2OUT C2OE C2POL C2SP C2R C2CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON1 addr=0x11B size=1 access='r r u u u u u rw')
    reset (por='00-----0' mclr='00-----0')
    bit (names='MC1OUT MC2OUT - - - - - C2SYNC')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPACON addr=0x11C size=1 access='rw rw u u u u u rw')
    reset (por='00-----0' mclr='00-----0')
    bit (names='OPAON CMPEN - - - - - GBWP')
    stimulus (scl=rwb regfiles=w)
sfr (key=DAC addr=0x11E size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0')
    stimulus (scl=rwb regfiles=w)
sfr (key=DACON0 addr=0x11F size=1 access='rw rw u u u u rw rw')
    reset (por='00----00' mclr='00----00')
    bit (names='DAON DAOE - - - - DARS' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)

sfr (key=PMCON1 addr=0x18C size=1 access='r u u u u u u rs')
    reset (por='1------0' mclr='1------0')
    bit (names='- - - - - - - RD')
    stimulus (scl=rwb regfiles=w)


                               # -------------------#
#------------------------------# Configuration Bits #------------------------------------#
                               # -------------------#

cfgbits (key=CONFIG addr=0x2007 unused=0x80)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="RC CLKOUT")
        setting (req=0x7 value=0x6 desc="RC I/O")
        setting (req=0x7 value=0x5 desc="INTRC CLKOUT")
        setting (req=0x7 value=0x4 desc="INTRC I/O")
        setting (req=0x7 value=0x3 desc="EC I/O")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer")
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=BODEN mask=0x40 desc="Brown Out Detect")
        setting (req=0x40 value=0x40 desc="On")
        setting (req=0x40 value=0x0 desc="Off")
    field (key=BODENV mask=0xC00 desc="Brown Out Voltage")
        setting (req=0xC00 value=0xC00 desc="2.5V")
        setting (req=0xC00 value=0x800 desc="2.7V")
        setting (req=0xC00 value=0x400 desc="4.2V")
        setting (req=0xC00 value=0x0 desc="4.5V")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x0 desc="Internal")
    field (key=CP mask=0x3300 desc="Code Protect")
        setting (req=0x3300 value=0x3300 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x3300 value=0x0 desc="All")
            checksum (type=0x20 protregion=0x0-0x3FF)

                               # ------------#
#------------------------------# Peripherals #------------------------------------#
                               # ------------#
#--------------------------------------------------------------------------------
# 				PORTA
#--------------------------------------------------------------------------------
peripheral (key=PORTA sfrs='TRISA PORTA' type=port)
    iopin (key=RA0 dir=inout)
    iopin (key=RA1 dir=inout)
    iopin (key=RA2 dir=inout)
        cnpin (key=C2INP notify=CMMUL)
    iopin (key=RA3 dir=inout)
        cnpin (key=C1INP notify=CMMUL)
    iopin (key=RA4 dir=inout)
    iopin (key=RA5 dir=inout)
    iopin (key=RA6 dir=inout)
    iopin (key=RA7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTB
#--------------------------------------------------------------------------------
peripheral (key=PORTB sfrs='TRISB PORTB IOCB' type=port)
    iopin (key=RB0 dir=inout)
        extint (key=INT0 enreg=INTCON enmask=0x10 flgreg=INTCON flgmask=0x02 prireg=NONE primask=0x00)
        cnpin (key=C1INN0 notify=CMMUL)
        cnpin (key=C2INN0 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN0)
    iopin (key=RB1 dir=inout)
        cnpin (key=C1INN1 notify=CMMUL)
        cnpin (key=C2INN1 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN1)
    iopin (key=RB2 dir=inout)
        cnpin (key=C1INN2 notify=CMMUL)
        cnpin (key=C2INN2 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN2)
    iopin (key=RB3 dir=inout)
        cnpin (key=C1INN3 notify=CMMUL)
        cnpin (key=C2INN3 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN3)
    iopin (key=RB4 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN4)
    iopin (key=RB5 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN5)
    iopin (key=RB6 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN6)
    iopin (key=RB7 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=IOCPIN7)

#--------------------------------------------------------------------------------
# 				ADC
#--------------------------------------------------------------------------------
peripheral (key=ADC8 sfrs='ADCON0 ADCON1 ANSEL ADRES')
    pinfunc (key=AN0 port=RA0 dir=in)
    pinfunc (key=AN1 port=RA1 dir=in)
    pinfunc (key=AN2 port=RA2 dir=in)
    pinfunc (key=AN3 port=RA3 dir=in)
    pinfunc (key=AN4 port=RB0 dir=in)
    pinfunc (key=AN5 port=RB1 dir=in)
    pinfunc (key=AN6 port=RB2 dir=in)
    pinfunc (key=AN7 port=RB3 dir=in)
    access (key=ADCON1 mode=AD_NO_SPECIAL_ADCON1)
    interrupt (name=ADC enreg=PIE1 enmask=0x40 flgreg=PIR1 flgmask=0x40 prireg=NONE primask=0x00)

#--------------------------------------------------------------------------------
# 				TIMERs
#--------------------------------------------------------------------------------
peripheral (key=TMR0 sfrs='TMR0')
    pinfunc (key=T0CKI port=RA4 dir=in)
    interrupt (name=TMR0INT enreg=INTCON enmask=0x20 flgreg=INTCON flgmask=0x04 prireg=NONE primask=0x00)

peripheral (key=TMR1 sfrs='TMR1H TMR1L T1CON')
    pinfunc (key=T1CKI port=RA6 dir=in)
    interrupt (name=TMR1INT enreg=PIE1 enmask=0x01 flgreg=PIR1 flgmask=0x01 prireg=NONE primask=0x00)

    
#--------------------------------------------------------------------------------
# 				CMMUL
#--------------------------------------------------------------------------------

peripheral (key=CMMUL sfrs='CM1CON0 CM2CON0 CM2CON1')
    pinfunc (key=C1OUT port=RB6 dir=out)
    pinfunc (key=C1INP port=RA3 dir=in)
    pinfunc (key=C1INN port=multi dir=in)
        portpins (muxaddr=0x119 muxmask=0x03)
            setting (muxval=0x0 port=RB0 dir=in)
            setting (muxval=0x1 port=RB1 dir=in)
            setting (muxval=0x2 port=RB2 dir=in)
            setting (muxval=0x3 port=RB3 dir=in)
    pinfunc (key=C2OUT port=RB7 dir=out)
    pinfunc (key=C2INP port=RA2 dir=in)
    pinfunc (key=C2INN port=multi dir=in)
        portpins (muxaddr=0x11A muxmask=0x03)
            setting (muxval=0x0 port=RB0 dir=in)
            setting (muxval=0x1 port=RB1 dir=in)
            setting (muxval=0x2 port=RB2 dir=in)
            setting (muxval=0x3 port=RB3 dir=in)
    interrupt (name=CMINT enreg=PIE1 enmask=0x10 flgreg=PIR1 flgmask=0x10 prireg=NONE primask=0x00)
    interrupt (name=CM2INT enreg=PIE1 enmask=0x20 flgreg=PIR1 flgmask=0x20 prireg=NONE primask=0x00)


#--------------------------------------------------------------------------------
# 				OSC
#--------------------------------------------------------------------------------

peripheral (key=OSC)
    pinfunc (key=OSC2 port=RA6 dir=out)
    pinfunc (key=OSC1 port=RA7 dir=in)

#--------------------------------------------------------------------------------
# 				MCLR
#--------------------------------------------------------------------------------
peripheral (key=MCLR)
    pinfunc (key=MCLR port=RA5 dir=in)


#--------------------------------------------------------------------------------
# 				CORE
#--------------------------------------------------------------------------------
peripheral (key=CORE sfrs='PMDATL PMDATH PMADRL PMADRH PMCON1 PCON')
