# vsim -vopt work.dma_top "+UVM_TESTNAME=Mem_addr_test" -l run.log -voptargs="+acc=npr" -assertdebug -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; coverage report -detail;run -all; exit" 
# Start time: 14:47:23 on Feb 05,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.dma_top_sv_unit(fast)
# Loading work.dma_top(fast)
# Loading work.dma_intf(fast)
# Loading work.dma_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.dma_intf(fast)
# ** Warning: (vsim-3764) ../src/dma_sequence.sv(111): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::Io_addr_seq File: ../src/dma_top.sv
# ** Warning: (vsim-8637) ../src/dma_driver.sv(31): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::dma_driver File: ../src/dma_top.sv
# ** Warning: (vsim-8637) ../src/dma_driver.sv(32): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::dma_driver File: ../src/dma_top.sv
# ** Warning: (vsim-8637) ../src/dma_driver.sv(33): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::dma_driver File: ../src/dma_top.sv
# ** Warning: (vsim-8637) ../src/dma_driver.sv(35): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::dma_driver File: ../src/dma_top.sv
# ** Warning: (vsim-8637) ../src/dma_driver.sv(36): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /dma_top_sv_unit::dma_driver File: ../src/dma_top.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  coverage report -detail
# Coverage Report by file with details
# 
# =================================================================================
# === File: ../rtl/design.v
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           75         0        75       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../rtl/design.v --
# 
#     1                                                //==============================================
#     2                                                // Enhanced DMA Design with Additional Registers
#     3                                                //==============================================
#     4                                                
#     5                                                module dma_design (
#     6                                                    input  logic        clk,
#     7                                                    input  logic        rst_n,
#     8                                                    
#     9                                                    // Register Interface
#     10                                                   input  logic        wr_en,
#     11                                                   input  logic        rd_en,
#     12                                                   input  logic [31:0] wdata,
#     13                                                   input  logic [31:0] addr,
#     14                                                   output logic [31:0] rdata
#     15                                               );
#     16                                               
#     17                                                   //===========================================
#     18                                                   // Register Addresses
#     19                                                   //===========================================
#     20                                                   parameter INTR_ADDR           = 32'h400;
#     21                                                   parameter CTRL_ADDR           = 32'h404;
#     22                                                   parameter IO_ADDR_ADDR        = 32'h408;
#     23                                                   parameter MEM_ADDR_ADDR       = 32'h40C;
#     24                                                   parameter EXTRA_INFO_ADDR     = 32'h410;
#     25                                               
#     26                                               
#     27                                               
#     28                                               
#     29                                                   parameter STATUS_ADDR         = 32'h414;  // NEW
#     30                                                   parameter TRANSFER_COUNT_ADDR = 32'h418;  // NEW
#     31                                                   parameter DESCRIPTOR_ADDR     = 32'h41C;  // NEW
#     32                                                   parameter ERROR_STATUS_ADDR   = 32'h420; 
#     33                                                // NEW
#     34                                                   parameter CONFIG_ADDR         = 32'h424;  // NEW
#     35                                               
#     36                                                   //===========================================
#     37                                                   // Register Declarations
#     38                                                   //===========================================
#     39                                                   
#     40                                                   // INTR Register [31:0]
#     41                                                   // [15:0]  - status (RO)
#     42                                                   // [31:16] - mask (RW)
#     43                                                   logic [15:0] intr_status;
#     44                                                   logic [15:0] intr_mask;
#     45                                                   
#     46                                                   // CTRL Register [31:0]
#     47                                                   // [0]     - start_dma (RW)
#     48                                                   // [15:1]  - w_count (RW)
#     49                                                   // [16]    - io_mem (RW)
#     50                                                   // [31:17] - reserved (RO)
#     51                                                   logic        ctrl_start_dma;
#     52                                                   logic [14:0] ctrl_w_count;
#     53                                                   logic        ctrl_io_mem;
#     54                                                   
#     55                                                   // IO_ADDR Register [31:0]
#     56                                                   logic [31:0] io_addr;
#     57                                                   
#     58                                                   // MEM_ADDR Register [31:0]
#     59                                                   logic [31:0] mem_addr;
#     60                                                   
#     61                                                   // EXTRA_INFO Register [31:0]
#     62                                                   logic [31:0] extra_info;
#     63                                                   
#     64                                                   // STATUS Register [31:0] - NEW
#     65                                                   // [0]     - busy (RO)
#     66                                                   // [1]     - done (RO)
#     67                                                   // [2]     - error (RO)
#     68                                                   // [3]     - paused (RO)
#     69                                                   // [7:4]   - current_state (RO)
#     70                                                   // [15:8]  - fifo_level (RO)
#     71                                                   // [31:16] - reserved
#     72                                                   logic        status_busy;
#     73                                                   logic        status_done;
#     74                                                   logic        status_error;
#     75                                                   logic        status_paused;
#     76                                                   logic [3:0]  status_current_state;
#     77                                                   logic [7:0]  status_fifo_level;
#     78                                                   
#     79                                                   // TRANSFER_COUNT Register [31:0] - NEW
#     80                                                   // [31:0] - transfer_count (RO)
#     81                                                   logic [31:0] transfer_count;
#     82                                                   
#     83                                                   // DESCRIPTOR_ADDR Register [31:0] - NEW
#     84                                                   // [31:0] - descriptor_addr (RW)
#     85                                                   logic [31:0] descriptor_addr;
#     86                                                   
#     87                                                   // ERROR_STATUS Register [31:0] - NEW
#     88                                                   // [0]     - bus_error (RW1C)
#     89                                                   // [1]     - timeout_error (RW1C)
#     90                                                   // [2]     - alignment_error (RW1C)
#     91                                                   // [3]     - overflow_error (RW1C)
#     92                                                   // [4]     - underflow_error (RW1C)
#     93                                                   // [7:5]   - reserved
#     94                                                   // [15:8]  - error_code (RO)
#     95                                                   // [31:16] - error_addr_offset (RO)
#     96                                                   logic        error_bus;
#     97                                                   logic        error_timeout;
#     98                                                   logic        error_alignment;
#     99                                                   logic        error_overflow;
#     100                                                  logic        error_underflow;
#     101                                                  logic [7:0]  error_code;
#     102                                                  logic [15:0] error_addr_offset;
#     103                                                  
#     104                                                  // CONFIG Register [31:0] - NEW
#     105                                                  // [1:0]   - priority (RW)
#     106                                                  // [2]     - auto_restart (RW)
#     107                                                  // [3]     - interrupt_enable (RW)
#     108                                                  // [5:4]   - burst_size (RW)
#     109                                                  // [7:6]   - data_width (RW)
#     110                                                  // [8]     - descriptor_mode (RW)
#     111                                                  // [31:9]  - reserved
#     112                                                  logic [1:0]  config_priority;
#     113                                                  logic        config_auto_restart;
#     114                                                  logic        config_interrupt_enable;
#     115                                                  logic [1:0]  config_burst_size;
#     116                                                  logic [1:0]  config_data_width;
#     117                                                  logic        config_descriptor_mode;
#     118                                              
#     119                                                  //===========================================
#     120                                                  // Write Operation
#     121                                                  //===========================================
#     122             1                    ***0***         always_ff @(posedge clk or negedge rst_n) begin
#     123                                                      if (!rst_n) begin
#     124                                                          // Reset all RW registers
#     125             1                    ***0***                 intr_mask           <= 16'h0;
#     126             1                    ***0***                 ctrl_start_dma      <= 1'b0;
#     127             1                    ***0***                 ctrl_w_count        <= 15'h0;
#     128             1                    ***0***                 ctrl_io_mem         <= 1'b0;
#     129             1                    ***0***                 io_addr             <= 32'h0;
#     130             1                    ***0***                 mem_addr            <= 32'h0;
#     131             1                    ***0***                 extra_info          <= 32'h0;
#     132             1                    ***0***                 descriptor_addr     <= 32'h0;
#     133             1                    ***0***                 error_bus           <= 1'b0;
#     134             1                    ***0***                 error_timeout       <= 1'b0;
#     135             1                    ***0***                 error_alignment     <= 1'b0;
#     136             1                    ***0***                 error_overflow      <= 1'b0;
#     137             1                    ***0***                 error_underflow     <= 1'b0;
#     138             1                    ***0***                 config_priority     <= 2'b00;
#     139             1                    ***0***                 config_auto_restart <= 1'b0;
#     140             1                    ***0***                 config_interrupt_enable <= 1'b0;
#     141             1                    ***0***                 config_burst_size   <= 2'b00;
#     142             1                    ***0***                 config_data_width   <= 2'b00;
#     143             1                    ***0***                 config_descriptor_mode <= 1'b0;
#     144                                                      end 
#     145                                                      else if (wr_en) begin
#     146                                                          case (addr)
#     147                                                              INTR_ADDR: begin
#     148             1                    ***0***                         intr_mask <= wdata[31:16];
#     149                                                              end
#     150                                                              
#     151                                                              CTRL_ADDR: begin
#     152             1                    ***0***                         ctrl_start_dma <= wdata[0];
#     153             1                    ***0***                         ctrl_w_count   <= wdata[15:1];
#     154             1                    ***0***                         ctrl_io_mem    <= wdata[16];
#     155                                                              end
#     156                                                              
#     157                                                              IO_ADDR_ADDR: begin
#     158             1                    ***0***                         io_addr <= wdata;
#     159                                                              end
#     160                                                              
#     161                                                              MEM_ADDR_ADDR: begin
#     162             1                    ***0***                         mem_addr <= wdata;
#     163                                                              end
#     164                                                              
#     165                                                              EXTRA_INFO_ADDR: begin
#     166             1                    ***0***                         extra_info <= wdata;
#     167                                                              end
#     168                                                              
#     169                                                              DESCRIPTOR_ADDR: begin
#     170             1                    ***0***                         descriptor_addr <= wdata;
#     171                                                              end
#     172                                                              
#     173                                                              ERROR_STATUS_ADDR: begin
#     174                                                                  // W1C (Write 1 to Clear) for error bits
#     175             1                    ***0***                         if (wdata[0]) error_bus       <= 1'b0;
#     176             1                    ***0***                         if (wdata[1]) error_timeout   <= 1'b0;
#     177             1                    ***0***                         if (wdata[2]) error_alignment <= 1'b0;
#     178             1                    ***0***                         if (wdata[3]) error_overflow  <= 1'b0;
#     179             1                    ***0***                         if (wdata[4]) error_underflow <= 1'b0;
#     180                                                              end
#     181                                                              
#     182                                                              CONFIG_ADDR: begin
#     183             1                    ***0***                         config_priority         <= wdata[1:0];
#     184             1                    ***0***                         config_auto_restart     <= wdata[2];
#     185             1                    ***0***                         config_interrupt_enable <= wdata[3];
#     186             1                    ***0***                         config_burst_size       <= wdata[5:4];
#     187             1                    ***0***                         config_data_width       <= wdata[7:6];
#     188             1                    ***0***                         config_descriptor_mode  <= wdata[8];
#     189                                                              end
#     190                                                          endcase
#     191                                                      end
#     192                                                      else begin
#     193                                                          // Auto-clear start_dma after 1 cycle (pulse)
#     194                                                          if (ctrl_start_dma)
#     195             1                    ***0***                     ctrl_start_dma <= 1'b0;
#     196                                                      end
#     197                                                  end
#     198                                              
#     199                                                  //===========================================
#     200                                                  // Read Operation
#     201                                                  //===========================================
#     202             1                    ***0***         always_ff @(posedge clk or negedge rst_n) begin
#     203                                                      if (!rst_n) begin
#     204             1                    ***0***                 rdata <= 32'h0;
#     205                                                      end 
#     206                                                      else if (rd_en) begin
#     207                                                          case (addr)
#     208                                                              INTR_ADDR: begin
#     209             1                    ***0***                         rdata <= {intr_mask, intr_status};
#     210                                                              end
#     211                                                              
#     212                                                              CTRL_ADDR: begin
#     213             1                    ***0***                         rdata <= {15'h0, ctrl_io_mem, ctrl_w_count, ctrl_start_dma};
#     214                                                              end
#     215                                                              
#     216                                                              IO_ADDR_ADDR: begin
#     217             1                    ***0***                         rdata <= io_addr;
#     218                                                              end
#     219                                                              
#     220                                                              MEM_ADDR_ADDR: begin
#     221             1                    ***0***                         rdata <= mem_addr;
#     222                                                              end
#     223                                                              
#     224                                                              EXTRA_INFO_ADDR: begin
#     225             1                    ***0***                         rdata <= extra_info;
#     226                                                              end
#     227                                                              
#     228                                                              STATUS_ADDR: begin
#     229             1                    ***0***                         rdata <= {16'h0, status_fifo_level, status_current_state,
#     230                                                                            3'b0, status_paused, status_error, status_done, status_busy};
#     231                                                              end
#     232                                                              
#     233                                                              TRANSFER_COUNT_ADDR: begin
#     234             1                    ***0***                         rdata <= transfer_count;
#     235                                                              end
#     236                                                              
#     237                                                              DESCRIPTOR_ADDR: begin
#     238             1                    ***0***                         rdata <= descriptor_addr;
#     239                                                              end
#     240                                                              
#     241                                                              ERROR_STATUS_ADDR: begin
#     242             1                    ***0***                         rdata <= {error_addr_offset, error_code, 3'b0,
#     243                                                                            error_underflow, error_overflow, error_alignment,
#     244                                                                            error_timeout, error_bus};
#     245                                                              end
#     246                                                              
#     247                                                              CONFIG_ADDR: begin
#     248             1                    ***0***                         rdata <= {23'h0, config_descriptor_mode, config_data_width,
#     249                                                                            config_burst_size, config_interrupt_enable,
#     250                                                                            config_auto_restart, config_priority};
#     251                                                              end
#     252                                                              
#     253                                                              default: begin
#     254             1                    ***0***                         rdata <= 32'h0;
#     255                                                              end
#     256                                                          endcase
#     257                                                      end
#     258                                                  end
#     259                                              
#     260                                                  //===========================================
#     261                                                  // DMA Logic (Status Updates)
#     262                                                  //===========================================
#     263             1                    ***0***         always_ff @(posedge clk or negedge rst_n) begin
#     264                                                      if (!rst_n) begin
#     265             1                    ***0***                 intr_status          <= 16'h0;
#     266             1                    ***0***                 status_busy          <= 1'b0;
#     267             1                    ***0***                 status_done          <= 1'b0;
#     268             1                    ***0***                 status_error         <= 1'b0;
#     269             1                    ***0***                 status_paused        <= 1'b0;
#     270             1                    ***0***                 status_current_state <= 4'h0;
#     271             1                    ***0***                 status_fifo_level    <= 8'h0;
#     272             1                    ***0***                 transfer_count       <= 32'h0;
#     273             1                    ***0***                 error_code           <= 8'h0;
#     274             1                    ***0***                 error_addr_offset    <= 16'h0;
#     275                                                      end
#     276                                                      else begin
#     277                                                          // Simplified DMA state machine
#     278                                                          if (ctrl_start_dma) begin
#     279             1                    ***0***                     status_busy          <= 1'b1;
#     280             1                    ***0***                     status_done          <= 1'b0;
#     281             1                    ***0***                     status_current_state <= 4'h1; // ACTIVE
#     282             1                    ***0***                     transfer_count       <= 32'h0;
#     283                                                          end
#     284                                                          else if (status_busy) begin
#     285                                                              // Simulate transfer
#     286             1                    ***0***                     transfer_count <= transfer_count + 1;
#     287                                                              
#     288                                                              // Complete after w_count transfers
#     289                                                              if (transfer_count >= {17'h0, ctrl_w_count}) begin
#     290             1                    ***0***                         status_busy          <= 1'b0;
#     291             1                    ***0***                         status_done          <= 1'b1;
#     292             1                    ***0***                         status_current_state <= 4'h0; // IDLE
#     293             1                    ***0***                         intr_status[0]       <= 1'b1; // Transfer done interrupt
#     294                                                              end
#     295                                                              
#     296                                                              // Simulate FIFO level
#     297             1                    ***0***                     status_fifo_level <= transfer_count[7:0];
#     298                                                          end
#     299                                                          
#     300                                                          // Clear done flag on next start
#     301                                                          if (ctrl_start_dma && status_done)
#     302             1                    ***0***                     status_done <= 1'b0;
#     303                                                      end
#     304                                                  end
#     305                                              
#     306                                              endmodule
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        47         0        47       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../rtl/design.v --
# 
# ------------------------------------IF Branch------------------------------------
#     123                                  ***0***     Count coming in to IF
#     123             1                    ***0***             if (!rst_n) begin
#     145             1                    ***0***             else if (wr_en) begin
#     192             1                    ***0***             else begin
# Branch totals: 0 hits of 3 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     146                                  ***0***     Count coming in to CASE
#     147             1                    ***0***                     INTR_ADDR: begin
#     151             1                    ***0***                     CTRL_ADDR: begin
#     157             1                    ***0***                     IO_ADDR_ADDR: begin
#     161             1                    ***0***                     MEM_ADDR_ADDR: begin
#     165             1                    ***0***                     EXTRA_INFO_ADDR: begin
#     169             1                    ***0***                     DESCRIPTOR_ADDR: begin
#     173             1                    ***0***                     ERROR_STATUS_ADDR: begin
#     182             1                    ***0***                     CONFIG_ADDR: begin
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     175                                  ***0***     Count coming in to IF
#     175             1                    ***0***                         if (wdata[0]) error_bus       <= 1'b0;
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     176                                  ***0***     Count coming in to IF
#     176             1                    ***0***                         if (wdata[1]) error_timeout   <= 1'b0;
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     177                                  ***0***     Count coming in to IF
#     177             1                    ***0***                         if (wdata[2]) error_alignment <= 1'b0;
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             1                    ***0***                         if (wdata[3]) error_overflow  <= 1'b0;
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     179                                  ***0***     Count coming in to IF
#     179             1                    ***0***                         if (wdata[4]) error_underflow <= 1'b0;
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     194                                  ***0***     Count coming in to IF
#     194             1                    ***0***                 if (ctrl_start_dma)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     203                                  ***0***     Count coming in to IF
#     203             1                    ***0***             if (!rst_n) begin
#     206             1                    ***0***             else if (rd_en) begin
#                                          ***0***     All False Count
# Branch totals: 0 hits of 3 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     207                                  ***0***     Count coming in to CASE
#     208             1                    ***0***                     INTR_ADDR: begin
#     212             1                    ***0***                     CTRL_ADDR: begin
#     216             1                    ***0***                     IO_ADDR_ADDR: begin
#     220             1                    ***0***                     MEM_ADDR_ADDR: begin
#     224             1                    ***0***                     EXTRA_INFO_ADDR: begin
#     228             1                    ***0***                     STATUS_ADDR: begin
#     233             1                    ***0***                     TRANSFER_COUNT_ADDR: begin
#     237             1                    ***0***                     DESCRIPTOR_ADDR: begin
#     241             1                    ***0***                     ERROR_STATUS_ADDR: begin
#     247             1                    ***0***                     CONFIG_ADDR: begin
#     253             1                    ***0***                     default: begin
# Branch totals: 0 hits of 11 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     264                                  ***0***     Count coming in to IF
#     264             1                    ***0***             if (!rst_n) begin
#     276             1                    ***0***             else begin
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             1                    ***0***                 if (ctrl_start_dma) begin
#     284             1                    ***0***                 else if (status_busy) begin
#                                          ***0***     All False Count
# Branch totals: 0 hits of 3 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     289                                  ***0***     Count coming in to IF
#     289             1                    ***0***                     if (transfer_count >= {17'h0, ctrl_w_count}) begin
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     301                                  ***0***     Count coming in to IF
#     301             1                    ***0***                 if (ctrl_start_dma && status_done)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              2         0         2       0.0
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../rtl/design.v --
# 
# ----------------Focused Condition View-------------------
# Line       301 Item    1  (ctrl_start_dma && status_done)
# Condition totals: 0 of 2 input terms covered = 0.0%
# 
#       Input Term   Covered  Reason for no coverage   Hint
#      -----------  --------  -----------------------  --------------
#   ctrl_start_dma         N  No hits                  Hit '_0' and '_1'
#      status_done         N  No hits                  Hit '_0' and '_1'
# 
#      Rows:       Hits  FEC Target            Non-masking condition(s)      
#  ---------  ---------  --------------------  -------------------------     
#   Row   1:    ***0***  ctrl_start_dma_0      -                             
#   Row   2:    ***0***  ctrl_start_dma_1      status_done                   
#   Row   3:    ***0***  status_done_0         ctrl_start_dma                
#   Row   4:    ***0***  status_done_1         ctrl_start_dma                
# 
# 
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    726         0       726       0.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../rtl/design.v --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
#           6                                    clk           0           0        0.00 
#           7                                  rst_n           0           0        0.00 
#          10                                  wr_en           0           0        0.00 
#          11                                  rd_en           0           0        0.00 
#          12                               wdata[9]           0           0        0.00 
#          12                               wdata[8]           0           0        0.00 
#          12                               wdata[7]           0           0        0.00 
#          12                               wdata[6]           0           0        0.00 
#          12                               wdata[5]           0           0        0.00 
#          12                               wdata[4]           0           0        0.00 
#          12                               wdata[3]           0           0        0.00 
#          12                              wdata[31]           0           0        0.00 
#          12                              wdata[30]           0           0        0.00 
#          12                               wdata[2]           0           0        0.00 
#          12                              wdata[29]           0           0        0.00 
#          12                              wdata[28]           0           0        0.00 
#          12                              wdata[27]           0           0        0.00 
#          12                              wdata[26]           0           0        0.00 
#          12                              wdata[25]           0           0        0.00 
#          12                              wdata[24]           0           0        0.00 
#          12                              wdata[23]           0           0        0.00 
#          12                              wdata[22]           0           0        0.00 
#          12                              wdata[21]           0           0        0.00 
#          12                              wdata[20]           0           0        0.00 
#          12                               wdata[1]           0           0        0.00 
#          12                              wdata[19]           0           0        0.00 
#          12                              wdata[18]           0           0        0.00 
#          12                              wdata[17]           0           0        0.00 
#          12                              wdata[16]           0           0        0.00 
#          12                              wdata[15]           0           0        0.00 
#          12                              wdata[14]           0           0        0.00 
#          12                              wdata[13]           0           0        0.00 
#          12                              wdata[12]           0           0        0.00 
#          12                              wdata[11]           0           0        0.00 
#          12                              wdata[10]           0           0        0.00 
#          12                               wdata[0]           0           0        0.00 
#          13                                addr[9]           0           0        0.00 
#          13                                addr[8]           0           0        0.00 
#          13                                addr[7]           0           0        0.00 
#          13                                addr[6]           0           0        0.00 
#          13                                addr[5]           0           0        0.00 
#          13                                addr[4]           0           0        0.00 
#          13                                addr[3]           0           0        0.00 
#          13                               addr[31]           0           0        0.00 
#          13                               addr[30]           0           0        0.00 
#          13                                addr[2]           0           0        0.00 
#          13                               addr[29]           0           0        0.00 
#          13                               addr[28]           0           0        0.00 
#          13                               addr[27]           0           0        0.00 
#          13                               addr[26]           0           0        0.00 
#          13                               addr[25]           0           0        0.00 
#          13                               addr[24]           0           0        0.00 
#          13                               addr[23]           0           0        0.00 
#          13                               addr[22]           0           0        0.00 
#          13                               addr[21]           0           0        0.00 
#          13                               addr[20]           0           0        0.00 
#          13                                addr[1]           0           0        0.00 
#          13                               addr[19]           0           0        0.00 
#          13                               addr[18]           0           0        0.00 
#          13                               addr[17]           0           0        0.00 
#          13                               addr[16]           0           0        0.00 
#          13                               addr[15]           0           0        0.00 
#          13                               addr[14]           0           0        0.00 
#          13                               addr[13]           0           0        0.00 
#          13                               addr[12]           0           0        0.00 
#          13                               addr[11]           0           0        0.00 
#          13                               addr[10]           0           0        0.00 
#          13                                addr[0]           0           0        0.00 
#          14                               rdata[9]           0           0        0.00 
#          14                               rdata[8]           0           0        0.00 
#          14                               rdata[7]           0           0        0.00 
#          14                               rdata[6]           0           0        0.00 
#          14                               rdata[5]           0           0        0.00 
#          14                               rdata[4]           0           0        0.00 
#          14                               rdata[3]           0           0        0.00 
#          14                              rdata[31]           0           0        0.00 
#          14                              rdata[30]           0           0        0.00 
#          14                               rdata[2]           0           0        0.00 
#          14                              rdata[29]           0           0        0.00 
#          14                              rdata[28]           0           0        0.00 
#          14                              rdata[27]           0           0        0.00 
#          14                              rdata[26]           0           0        0.00 
#          14                              rdata[25]           0           0        0.00 
#          14                              rdata[24]           0           0        0.00 
#          14                              rdata[23]           0           0        0.00 
#          14                              rdata[22]           0           0        0.00 
#          14                              rdata[21]           0           0        0.00 
#          14                              rdata[20]           0           0        0.00 
#          14                               rdata[1]           0           0        0.00 
#          14                              rdata[19]           0           0        0.00 
#          14                              rdata[18]           0           0        0.00 
#          14                              rdata[17]           0           0        0.00 
#          14                              rdata[16]           0           0        0.00 
#          14                              rdata[15]           0           0        0.00 
#          14                              rdata[14]           0           0        0.00 
#          14                              rdata[13]           0           0        0.00 
#          14                              rdata[12]           0           0        0.00 
#          14                              rdata[11]           0           0        0.00 
#          14                              rdata[10]           0           0        0.00 
#          14                               rdata[0]           0           0        0.00 
#          43                         intr_status[9]           0           0        0.00 
#          43                         intr_status[8]           0           0        0.00 
#          43                         intr_status[7]           0           0        0.00 
#          43                         intr_status[6]           0           0        0.00 
#          43                         intr_status[5]           0           0        0.00 
#          43                         intr_status[4]           0           0        0.00 
#          43                         intr_status[3]           0           0        0.00 
#          43                         intr_status[2]           0           0        0.00 
#          43                         intr_status[1]           0           0        0.00 
#          43                        intr_status[15]           0           0        0.00 
#          43                        intr_status[14]           0           0        0.00 
#          43                        intr_status[13]           0           0        0.00 
#          43                        intr_status[12]           0           0        0.00 
#          43                        intr_status[11]           0           0        0.00 
#          43                        intr_status[10]           0           0        0.00 
#          43                         intr_status[0]           0           0        0.00 
#          44                           intr_mask[9]           0           0        0.00 
#          44                           intr_mask[8]           0           0        0.00 
#          44                           intr_mask[7]           0           0        0.00 
#          44                           intr_mask[6]           0           0        0.00 
#          44                           intr_mask[5]           0           0        0.00 
#          44                           intr_mask[4]           0           0        0.00 
#          44                           intr_mask[3]           0           0        0.00 
#          44                           intr_mask[2]           0           0        0.00 
#          44                           intr_mask[1]           0           0        0.00 
#          44                          intr_mask[15]           0           0        0.00 
#          44                          intr_mask[14]           0           0        0.00 
#          44                          intr_mask[13]           0           0        0.00 
#          44                          intr_mask[12]           0           0        0.00 
#          44                          intr_mask[11]           0           0        0.00 
#          44                          intr_mask[10]           0           0        0.00 
#          44                           intr_mask[0]           0           0        0.00 
#          51                         ctrl_start_dma           0           0        0.00 
#          52                        ctrl_w_count[9]           0           0        0.00 
#          52                        ctrl_w_count[8]           0           0        0.00 
#          52                        ctrl_w_count[7]           0           0        0.00 
#          52                        ctrl_w_count[6]           0           0        0.00 
#          52                        ctrl_w_count[5]           0           0        0.00 
#          52                        ctrl_w_count[4]           0           0        0.00 
#          52                        ctrl_w_count[3]           0           0        0.00 
#          52                        ctrl_w_count[2]           0           0        0.00 
#          52                        ctrl_w_count[1]           0           0        0.00 
#          52                       ctrl_w_count[14]           0           0        0.00 
#          52                       ctrl_w_count[13]           0           0        0.00 
#          52                       ctrl_w_count[12]           0           0        0.00 
#          52                       ctrl_w_count[11]           0           0        0.00 
#          52                       ctrl_w_count[10]           0           0        0.00 
#          52                        ctrl_w_count[0]           0           0        0.00 
#          53                            ctrl_io_mem           0           0        0.00 
#          56                             io_addr[9]           0           0        0.00 
#          56                             io_addr[8]           0           0        0.00 
#          56                             io_addr[7]           0           0        0.00 
#          56                             io_addr[6]           0           0        0.00 
#          56                             io_addr[5]           0           0        0.00 
#          56                             io_addr[4]           0           0        0.00 
#          56                             io_addr[3]           0           0        0.00 
#          56                            io_addr[31]           0           0        0.00 
#          56                            io_addr[30]           0           0        0.00 
#          56                             io_addr[2]           0           0        0.00 
#          56                            io_addr[29]           0           0        0.00 
#          56                            io_addr[28]           0           0        0.00 
#          56                            io_addr[27]           0           0        0.00 
#          56                            io_addr[26]           0           0        0.00 
#          56                            io_addr[25]           0           0        0.00 
#          56                            io_addr[24]           0           0        0.00 
#          56                            io_addr[23]           0           0        0.00 
#          56                            io_addr[22]           0           0        0.00 
#          56                            io_addr[21]           0           0        0.00 
#          56                            io_addr[20]           0           0        0.00 
#          56                             io_addr[1]           0           0        0.00 
#          56                            io_addr[19]           0           0        0.00 
#          56                            io_addr[18]           0           0        0.00 
#          56                            io_addr[17]           0           0        0.00 
#          56                            io_addr[16]           0           0        0.00 
#          56                            io_addr[15]           0           0        0.00 
#          56                            io_addr[14]           0           0        0.00 
#          56                            io_addr[13]           0           0        0.00 
#          56                            io_addr[12]           0           0        0.00 
#          56                            io_addr[11]           0           0        0.00 
#          56                            io_addr[10]           0           0        0.00 
#          56                             io_addr[0]           0           0        0.00 
#          59                            mem_addr[9]           0           0        0.00 
#          59                            mem_addr[8]           0           0        0.00 
#          59                            mem_addr[7]           0           0        0.00 
#          59                            mem_addr[6]           0           0        0.00 
#          59                            mem_addr[5]           0           0        0.00 
#          59                            mem_addr[4]           0           0        0.00 
#          59                            mem_addr[3]           0           0        0.00 
#          59                           mem_addr[31]           0           0        0.00 
#          59                           mem_addr[30]           0           0        0.00 
#          59                            mem_addr[2]           0           0        0.00 
#          59                           mem_addr[29]           0           0        0.00 
#          59                           mem_addr[28]           0           0        0.00 
#          59                           mem_addr[27]           0           0        0.00 
#          59                           mem_addr[26]           0           0        0.00 
#          59                           mem_addr[25]           0           0        0.00 
#          59                           mem_addr[24]           0           0        0.00 
#          59                           mem_addr[23]           0           0        0.00 
#          59                           mem_addr[22]           0           0        0.00 
#          59                           mem_addr[21]           0           0        0.00 
#          59                           mem_addr[20]           0           0        0.00 
#          59                            mem_addr[1]           0           0        0.00 
#          59                           mem_addr[19]           0           0        0.00 
#          59                           mem_addr[18]           0           0        0.00 
#          59                           mem_addr[17]           0           0        0.00 
#          59                           mem_addr[16]           0           0        0.00 
#          59                           mem_addr[15]           0           0        0.00 
#          59                           mem_addr[14]           0           0        0.00 
#          59                           mem_addr[13]           0           0        0.00 
#          59                           mem_addr[12]           0           0        0.00 
#          59                           mem_addr[11]           0           0        0.00 
#          59                           mem_addr[10]           0           0        0.00 
#          59                            mem_addr[0]           0           0        0.00 
#          62                          extra_info[9]           0           0        0.00 
#          62                          extra_info[8]           0           0        0.00 
#          62                          extra_info[7]           0           0        0.00 
#          62                          extra_info[6]           0           0        0.00 
#          62                          extra_info[5]           0           0        0.00 
#          62                          extra_info[4]           0           0        0.00 
#          62                          extra_info[3]           0           0        0.00 
#          62                         extra_info[31]           0           0        0.00 
#          62                         extra_info[30]           0           0        0.00 
#          62                          extra_info[2]           0           0        0.00 
#          62                         extra_info[29]           0           0        0.00 
#          62                         extra_info[28]           0           0        0.00 
#          62                         extra_info[27]           0           0        0.00 
#          62                         extra_info[26]           0           0        0.00 
#          62                         extra_info[25]           0           0        0.00 
#          62                         extra_info[24]           0           0        0.00 
#          62                         extra_info[23]           0           0        0.00 
#          62                         extra_info[22]           0           0        0.00 
#          62                         extra_info[21]           0           0        0.00 
#          62                         extra_info[20]           0           0        0.00 
#          62                          extra_info[1]           0           0        0.00 
#          62                         extra_info[19]           0           0        0.00 
#          62                         extra_info[18]           0           0        0.00 
#          62                         extra_info[17]           0           0        0.00 
#          62                         extra_info[16]           0           0        0.00 
#          62                         extra_info[15]           0           0        0.00 
#          62                         extra_info[14]           0           0        0.00 
#          62                         extra_info[13]           0           0        0.00 
#          62                         extra_info[12]           0           0        0.00 
#          62                         extra_info[11]           0           0        0.00 
#          62                         extra_info[10]           0           0        0.00 
#          62                          extra_info[0]           0           0        0.00 
#          72                            status_busy           0           0        0.00 
#          73                            status_done           0           0        0.00 
#          74                           status_error           0           0        0.00 
#          75                          status_paused           0           0        0.00 
#          76                status_current_state[3]           0           0        0.00 
#          76                status_current_state[2]           0           0        0.00 
#          76                status_current_state[1]           0           0        0.00 
#          76                status_current_state[0]           0           0        0.00 
#          77                   status_fifo_level[7]           0           0        0.00 
#          77                   status_fifo_level[6]           0           0        0.00 
#          77                   status_fifo_level[5]           0           0        0.00 
#          77                   status_fifo_level[4]           0           0        0.00 
#          77                   status_fifo_level[3]           0           0        0.00 
#          77                   status_fifo_level[2]           0           0        0.00 
#          77                   status_fifo_level[1]           0           0        0.00 
#          77                   status_fifo_level[0]           0           0        0.00 
#          81                      transfer_count[9]           0           0        0.00 
#          81                      transfer_count[8]           0           0        0.00 
#          81                      transfer_count[7]           0           0        0.00 
#          81                      transfer_count[6]           0           0        0.00 
#          81                      transfer_count[5]           0           0        0.00 
#          81                      transfer_count[4]           0           0        0.00 
#          81                      transfer_count[3]           0           0        0.00 
#          81                     transfer_count[31]           0           0        0.00 
#          81                     transfer_count[30]           0           0        0.00 
#          81                      transfer_count[2]           0           0        0.00 
#          81                     transfer_count[29]           0           0        0.00 
#          81                     transfer_count[28]           0           0        0.00 
#          81                     transfer_count[27]           0           0        0.00 
#          81                     transfer_count[26]           0           0        0.00 
#          81                     transfer_count[25]           0           0        0.00 
#          81                     transfer_count[24]           0           0        0.00 
#          81                     transfer_count[23]           0           0        0.00 
#          81                     transfer_count[22]           0           0        0.00 
#          81                     transfer_count[21]           0           0        0.00 
#          81                     transfer_count[20]           0           0        0.00 
#          81                      transfer_count[1]           0           0        0.00 
#          81                     transfer_count[19]           0           0        0.00 
#          81                     transfer_count[18]           0           0        0.00 
#          81                     transfer_count[17]           0           0        0.00 
#          81                     transfer_count[16]           0           0        0.00 
#          81                     transfer_count[15]           0           0        0.00 
#          81                     transfer_count[14]           0           0        0.00 
#          81                     transfer_count[13]           0           0        0.00 
#          81                     transfer_count[12]           0           0        0.00 
#          81                     transfer_count[11]           0           0        0.00 
#          81                     transfer_count[10]           0           0        0.00 
#          81                      transfer_count[0]           0           0        0.00 
#          85                     descriptor_addr[9]           0           0        0.00 
#          85                     descriptor_addr[8]           0           0        0.00 
#          85                     descriptor_addr[7]           0           0        0.00 
#          85                     descriptor_addr[6]           0           0        0.00 
#          85                     descriptor_addr[5]           0           0        0.00 
#          85                     descriptor_addr[4]           0           0        0.00 
#          85                     descriptor_addr[3]           0           0        0.00 
#          85                    descriptor_addr[31]           0           0        0.00 
#          85                    descriptor_addr[30]           0           0        0.00 
#          85                     descriptor_addr[2]           0           0        0.00 
#          85                    descriptor_addr[29]           0           0        0.00 
#          85                    descriptor_addr[28]           0           0        0.00 
#          85                    descriptor_addr[27]           0           0        0.00 
#          85                    descriptor_addr[26]           0           0        0.00 
#          85                    descriptor_addr[25]           0           0        0.00 
#          85                    descriptor_addr[24]           0           0        0.00 
#          85                    descriptor_addr[23]           0           0        0.00 
#          85                    descriptor_addr[22]           0           0        0.00 
#          85                    descriptor_addr[21]           0           0        0.00 
#          85                    descriptor_addr[20]           0           0        0.00 
#          85                     descriptor_addr[1]           0           0        0.00 
#          85                    descriptor_addr[19]           0           0        0.00 
#          85                    descriptor_addr[18]           0           0        0.00 
#          85                    descriptor_addr[17]           0           0        0.00 
#          85                    descriptor_addr[16]           0           0        0.00 
#          85                    descriptor_addr[15]           0           0        0.00 
#          85                    descriptor_addr[14]           0           0        0.00 
#          85                    descriptor_addr[13]           0           0        0.00 
#          85                    descriptor_addr[12]           0           0        0.00 
#          85                    descriptor_addr[11]           0           0        0.00 
#          85                    descriptor_addr[10]           0           0        0.00 
#          85                     descriptor_addr[0]           0           0        0.00 
#          96                              error_bus           0           0        0.00 
#          97                          error_timeout           0           0        0.00 
#          98                        error_alignment           0           0        0.00 
#          99                         error_overflow           0           0        0.00 
#         100                        error_underflow           0           0        0.00 
#         101                          error_code[7]           0           0        0.00 
#         101                          error_code[6]           0           0        0.00 
#         101                          error_code[5]           0           0        0.00 
#         101                          error_code[4]           0           0        0.00 
#         101                          error_code[3]           0           0        0.00 
#         101                          error_code[2]           0           0        0.00 
#         101                          error_code[1]           0           0        0.00 
#         101                          error_code[0]           0           0        0.00 
#         102                   error_addr_offset[9]           0           0        0.00 
#         102                   error_addr_offset[8]           0           0        0.00 
#         102                   error_addr_offset[7]           0           0        0.00 
#         102                   error_addr_offset[6]           0           0        0.00 
#         102                   error_addr_offset[5]           0           0        0.00 
#         102                   error_addr_offset[4]           0           0        0.00 
#         102                   error_addr_offset[3]           0           0        0.00 
#         102                   error_addr_offset[2]           0           0        0.00 
#         102                   error_addr_offset[1]           0           0        0.00 
#         102                  error_addr_offset[15]           0           0        0.00 
#         102                  error_addr_offset[14]           0           0        0.00 
#         102                  error_addr_offset[13]           0           0        0.00 
#         102                  error_addr_offset[12]           0           0        0.00 
#         102                  error_addr_offset[11]           0           0        0.00 
#         102                  error_addr_offset[10]           0           0        0.00 
#         102                   error_addr_offset[0]           0           0        0.00 
#         112                     config_priority[1]           0           0        0.00 
#         112                     config_priority[0]           0           0        0.00 
#         113                    config_auto_restart           0           0        0.00 
#         114                config_interrupt_enable           0           0        0.00 
#         115                   config_burst_size[1]           0           0        0.00 
#         115                   config_burst_size[0]           0           0        0.00 
#         116                   config_data_width[1]           0           0        0.00 
#         116                   config_data_width[0]           0           0        0.00 
#         117                 config_descriptor_mode           0           0        0.00 
# 
# Total Node Count     =        363 
# Toggled Node Count   =          0 
# Untoggled Node Count =        363 
# 
# Toggle Coverage      =        0.0% (0 of 726 bins)
# 
# =================================================================================
# === File: ../src/dma_adapter.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           23         0        23       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_adapter.sv --
# 
#     1                                                class dma_adapter extends uvm_reg_adapter;
#     2               1                    ***0***       `uvm_object_utils(dma_adapter)
#     2               2                    ***0***     
#     2               3                    ***0***     
#     2               4                    ***0***     
#     2               5                    ***0***     
#     2               6                    ***0***     
#     2               7                    ***0***     
#     2               8                    ***0***     
#     2               9                    ***0***     
#     2              10                    ***0***     
#     3                                                  
#     4                                                  function new(string name = "dma_adapter");
#     5               1                    ***0***         super.new(name);
#     6                                                  endfunction
#     7                                                  
#     8                                                  function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);
#     9                                                    dma_seq_item item;
#     10              1                    ***0***         item = dma_seq_item::type_id::create("item");
#     11              1                    ***0***         item.wr_en = (rw.kind == UVM_WRITE);
#     12              1                    ***0***         item.rd_en = (rw.kind == UVM_READ);
#     13              1                    ***0***         item.addr = rw.addr;
#     14              1                    ***0***         item.wdata = rw.data;
#     15              1                    ***0***         return item;
#     16                                                 endfunction
#     17                                                 
#     18                                                 function void bus2reg(uvm_sequence_item bus_item,ref uvm_reg_bus_op rw);
#     19                                                   dma_seq_item item;
#     20                                                   assert ($cast(item,bus_item));
#     21              1                    ***0***         rw.addr = item.addr;
#     22              1                    ***0***         rw.status = UVM_IS_OK;
#     23                                                   if(item.rd_en)
#     24                                               	begin
#     25              1                    ***0***     		rw.data = item.rdata;
#     26              1                    ***0***     		rw.kind = UVM_READ;
#     27                                               	end
#     28                                               
#     29                                                   else
#     30                                               	begin
#     31              1                    ***0***     		rw.data = item.wdata;
#     32              1                    ***0***     		rw.kind = UVM_WRITE;
#     33                                               	end
#     34                                                   
#     35                                                 endfunction
#     36                                               endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        12         0        12       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_adapter.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               1                    ***0***       `uvm_object_utils(dma_adapter)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               2                    ***0***       `uvm_object_utils(dma_adapter)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               3                    ***0***       `uvm_object_utils(dma_adapter)
#     2               4                    ***0***       `uvm_object_utils(dma_adapter)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               5                    ***0***       `uvm_object_utils(dma_adapter)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               6                    ***0***       `uvm_object_utils(dma_adapter)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     23                                   ***0***     Count coming in to IF
#     23              1                    ***0***         if(item.rd_en)
#     29              1                    ***0***         else
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_adapter.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_agent.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           10         0        10       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_agent.sv --
# 
#     1                                                class dma_agent extends uvm_agent;
#     2                                                
#     3               1                    ***0***       `uvm_component_utils(dma_agent)
#     3               2                    ***0***     
#     3               3                    ***0***     
#     4                                                
#     5                                                  dma_driver drv;
#     6                                                  dma_sequencer seqr;
#     7                                                  dma_monitor mon;
#     8                                                
#     9                                                  function new(string name = "dma_agent", uvm_component parent= null);
#     10              1                    ***0***         super.new(name, parent);
#     11                                                 endfunction 
#     12                                               
#     13                                                 virtual function void build_phase(uvm_phase phase);
#     14              1                    ***0***         super.build_phase(phase);
#     15              1                    ***0***         drv = dma_driver::type_id::create("drv", this);
#     16              1                    ***0***         seqr = dma_sequencer::type_id::create("seqr", this);
#     17              1                    ***0***         mon = dma_monitor::type_id::create("mon", this);
#     18                                                 endfunction 
#     19                                               
#     20                                                 virtual function void connect_phase(uvm_phase phase);
#     21              1                    ***0***         super.connect_phase(phase);
#     22              1                    ***0***         drv.seq_item_port.connect(seqr.seq_item_export);
#     23                                                 endfunction 
#     24                                               
#     25                                               endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_agent.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_driver.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           21         0        21       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_driver.sv --
# 
#     1                                                class dma_driver extends uvm_driver #(dma_seq_item);
#     2                                                
#     3                                                	virtual dma_intf vif;
#     4                                                	dma_seq_item req;
#     5                                                
#     6               1                    ***0***     	`uvm_component_utils(dma_driver)
#     6               2                    ***0***     
#     6               3                    ***0***     
#     7                                                
#     8                                                	function new(string name = "dma_driver", uvm_component parent = null);
#     9               1                    ***0***     		super.new(name, parent);
#     10                                               	endfunction 
#     11                                               
#     12                                               	function void build_phase(uvm_phase phase);
#     13              1                    ***0***     		super.build_phase(phase);
#     14                                               		if(!uvm_config_db #(virtual dma_intf)::get(this, "", "vif", vif))begin
#     15              1                    ***0***     			`uvm_fatal(get_type_name(), "Unable to obtain config at driver")
#     16                                               			end
#     17              1                    ***0***     		req = dma_seq_item::type_id::create("packet",this);
#     18                                               	endfunction
#     19                                               
#     20                                               	virtual task run_phase(uvm_phase phase);
#     21              1                    ***0***     		forever
#     22                                               		begin
#     23              1                    ***0***     			seq_item_port.get_next_item(req);
#     24              1                    ***0***     			drive();
#     25              1                    ***0***     			seq_item_port.item_done();
#     26                                               		end
#     27                                               	endtask 	
#     28                                               
#     29                                               	virtual task drive();
#     30                                               		// @(vif.DRIVER.driver_cb);
#     31              1                    ***0***     		vif.DRIVER.driver_cb.wr_en <= req.wr_en;
#     32              1                    ***0***     		vif.DRIVER.driver_cb.rd_en <= req.rd_en;
#     33              1                    ***0***     		vif.DRIVER.driver_cb.addr  <= req.addr;
#     34                                               		if(req.wr_en)
#     35              1                    ***0***     		vif.DRIVER.driver_cb.wdata <= req.wdata;
#     36              1                    ***0***     		repeat(3)@(vif.DRIVER.driver_cb);
#     36              2                    ***0***     
#     37                                               		if(req.rd_en)
#     38                                               		begin
#     39              1                    ***0***     		repeat(2)@(vif.DRIVER.driver_cb);
#     39              2                    ***0***     
#     40              1                    ***0***     		req.rdata = vif.rdata;
#     41                                               		end
#     42              1                    ***0***     		repeat(1)@(vif.DRIVER.driver_cb);
#     43                                               	endtask
#     44                                               
#     45                                               endclass 
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         8         0         8       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_driver.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14              1                    ***0***     		if(!uvm_config_db #(virtual dma_intf)::get(this, "", "vif", vif))begin
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     15                                   ***0***     Count coming in to IF
#     15              1                    ***0***     			`uvm_fatal(get_type_name(), "Unable to obtain config at driver")
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     34                                   ***0***     Count coming in to IF
#     34              1                    ***0***     		if(req.wr_en)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     37                                   ***0***     Count coming in to IF
#     37              1                    ***0***     		if(req.rd_en)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_driver.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_environment.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           19         0        19       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_environment.sv --
# 
#     1                                                class dma_environment extends uvm_env;
#     2                                                
#     3               1                    ***0***       `uvm_component_utils(dma_environment)
#     3               2                    ***0***     
#     3               3                    ***0***     
#     4                                                
#     5                                                  function new(string name = "dma_environment",uvm_component parent);
#     6               1                    ***0***         super.new(name,parent);
#     7                                                  endfunction
#     8                                                
#     9                                                  dma_agent agent;
#     10                                                 dma_scoreboard sb;
#     11                                                 dma_reg_block regmodel;
#     12                                                 dma_adapter adapter;
#     13                                                 uvm_reg_predictor #(dma_seq_item) predictor;
#     14                                               
#     15                                                 function void build_phase(uvm_phase phase);
#     16              1                    ***0***         super.build_phase(phase);
#     17              1                    ***0***         agent = dma_agent::type_id::create("agent",this);
#     18              1                    ***0***         regmodel = dma_reg_block::type_id::create("regmodel", this);
#     19              1                    ***0***         regmodel.build();
#     20              1                    ***0***         adapter = dma_adapter::type_id::create("adapter",this);
#     21              1                    ***0***         sb = dma_scoreboard::type_id::create("sb",this);
#     22              1                    ***0***     	predictor = uvm_reg_predictor#(dma_seq_item)::type_id::create("predictor", this);
#     23                                                 endfunction
#     24                                               
#     25                                                 function void connect_phase(uvm_phase phase);
#     26              1                    ***0***         super.connect_phase(phase);
#     27              1                    ***0***         agent.mon.mon_port.connect(sb.sb2mon);
#     28              1                    ***0***         regmodel.default_map.set_sequencer( .sequencer(agent.seqr), .adapter(adapter) );
#     29              1                    ***0***         regmodel.default_map.set_base_addr(0);
#     30              1                    ***0***     	predictor.map = regmodel.default_map;
#     31              1                    ***0***     	predictor.adapter = adapter;
#     32              1                    ***0***     	agent.mon.mon_port.connect(predictor.bus_in);
#     33                                               
#     34              1                    ***0***         regmodel.default_map.set_auto_predict(0);
#     35                                                 endfunction
#     36                                               
#     37                                               endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_environment.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_intf.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            9         0         9       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_intf.sv --
# 
#     1                                                `include "defines.svh"
#     2                                                interface dma_intf(input bit clk, rst_n);
#     3                                                
#     4                                                	//Inputs
#     5                                                	logic wr_en;
#     6                                                	logic rd_en;
#     7                                                	logic [`DATA_WIDTH-1:0] wdata;
#     8                                                	logic [`ADDR_WIDTH-1:0] addr;
#     9                                                	
#     10                                               	//Outputs
#     11                                               	logic [`DATA_WIDTH-1:0] rdata;	
#     12                                               	
#     13              1                    ***0***     	clocking driver_cb @(posedge clk);
#     14                                               		default input #1ns output #1ns;
#     15                                               		output wr_en;
#     16                                               		output rd_en;
#     17                                               		output wdata;
#     18                                               		output addr;
#     19              1                    ***0***     		input  rdata;
#     20                                               	endclocking 
#     21                                               
#     22              1                    ***0***     	clocking monitor_cb @(posedge clk);
#     23              1                    ***0***     		input wr_en;
#     24              1                    ***0***     		input rd_en;
#     25              1                    ***0***     		input wdata;
#     26              1                    ***0***     		input addr;
#     27              1                    ***0***     		input rdata;
#     28              1                    ***0***     		input rst_n;
#     29                                               	endclocking
#     30                                               
#     31                                               	modport DRIVER (clocking driver_cb, input clk, rst_n);
#     32                                               	modport MONITOR (clocking monitor_cb, input clk, rst_n);
#     33                                               
#     34                                               endinterface 
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    200         0       200       0.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_intf.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
#           2                                  rst_n           0           0        0.00 
#           2                                    clk           0           0        0.00 
#           5                                  wr_en           0           0        0.00 
#           6                                  rd_en           0           0        0.00 
#           7                               wdata[9]           0           0        0.00 
#           7                               wdata[8]           0           0        0.00 
#           7                               wdata[7]           0           0        0.00 
#           7                               wdata[6]           0           0        0.00 
#           7                               wdata[5]           0           0        0.00 
#           7                               wdata[4]           0           0        0.00 
#           7                               wdata[3]           0           0        0.00 
#           7                              wdata[31]           0           0        0.00 
#           7                              wdata[30]           0           0        0.00 
#           7                               wdata[2]           0           0        0.00 
#           7                              wdata[29]           0           0        0.00 
#           7                              wdata[28]           0           0        0.00 
#           7                              wdata[27]           0           0        0.00 
#           7                              wdata[26]           0           0        0.00 
#           7                              wdata[25]           0           0        0.00 
#           7                              wdata[24]           0           0        0.00 
#           7                              wdata[23]           0           0        0.00 
#           7                              wdata[22]           0           0        0.00 
#           7                              wdata[21]           0           0        0.00 
#           7                              wdata[20]           0           0        0.00 
#           7                               wdata[1]           0           0        0.00 
#           7                              wdata[19]           0           0        0.00 
#           7                              wdata[18]           0           0        0.00 
#           7                              wdata[17]           0           0        0.00 
#           7                              wdata[16]           0           0        0.00 
#           7                              wdata[15]           0           0        0.00 
#           7                              wdata[14]           0           0        0.00 
#           7                              wdata[13]           0           0        0.00 
#           7                              wdata[12]           0           0        0.00 
#           7                              wdata[11]           0           0        0.00 
#           7                              wdata[10]           0           0        0.00 
#           7                               wdata[0]           0           0        0.00 
#           8                                addr[9]           0           0        0.00 
#           8                                addr[8]           0           0        0.00 
#           8                                addr[7]           0           0        0.00 
#           8                                addr[6]           0           0        0.00 
#           8                                addr[5]           0           0        0.00 
#           8                                addr[4]           0           0        0.00 
#           8                                addr[3]           0           0        0.00 
#           8                               addr[31]           0           0        0.00 
#           8                               addr[30]           0           0        0.00 
#           8                                addr[2]           0           0        0.00 
#           8                               addr[29]           0           0        0.00 
#           8                               addr[28]           0           0        0.00 
#           8                               addr[27]           0           0        0.00 
#           8                               addr[26]           0           0        0.00 
#           8                               addr[25]           0           0        0.00 
#           8                               addr[24]           0           0        0.00 
#           8                               addr[23]           0           0        0.00 
#           8                               addr[22]           0           0        0.00 
#           8                               addr[21]           0           0        0.00 
#           8                               addr[20]           0           0        0.00 
#           8                                addr[1]           0           0        0.00 
#           8                               addr[19]           0           0        0.00 
#           8                               addr[18]           0           0        0.00 
#           8                               addr[17]           0           0        0.00 
#           8                               addr[16]           0           0        0.00 
#           8                               addr[15]           0           0        0.00 
#           8                               addr[14]           0           0        0.00 
#           8                               addr[13]           0           0        0.00 
#           8                               addr[12]           0           0        0.00 
#           8                               addr[11]           0           0        0.00 
#           8                               addr[10]           0           0        0.00 
#           8                                addr[0]           0           0        0.00 
#          11                               rdata[9]           0           0        0.00 
#          11                               rdata[8]           0           0        0.00 
#          11                               rdata[7]           0           0        0.00 
#          11                               rdata[6]           0           0        0.00 
#          11                               rdata[5]           0           0        0.00 
#          11                               rdata[4]           0           0        0.00 
#          11                               rdata[3]           0           0        0.00 
#          11                              rdata[31]           0           0        0.00 
#          11                              rdata[30]           0           0        0.00 
#          11                               rdata[2]           0           0        0.00 
#          11                              rdata[29]           0           0        0.00 
#          11                              rdata[28]           0           0        0.00 
#          11                              rdata[27]           0           0        0.00 
#          11                              rdata[26]           0           0        0.00 
#          11                              rdata[25]           0           0        0.00 
#          11                              rdata[24]           0           0        0.00 
#          11                              rdata[23]           0           0        0.00 
#          11                              rdata[22]           0           0        0.00 
#          11                              rdata[21]           0           0        0.00 
#          11                              rdata[20]           0           0        0.00 
#          11                               rdata[1]           0           0        0.00 
#          11                              rdata[19]           0           0        0.00 
#          11                              rdata[18]           0           0        0.00 
#          11                              rdata[17]           0           0        0.00 
#          11                              rdata[16]           0           0        0.00 
#          11                              rdata[15]           0           0        0.00 
#          11                              rdata[14]           0           0        0.00 
#          11                              rdata[13]           0           0        0.00 
#          11                              rdata[12]           0           0        0.00 
#          11                              rdata[11]           0           0        0.00 
#          11                              rdata[10]           0           0        0.00 
#          11                               rdata[0]           0           0        0.00 
# 
# Total Node Count     =        100 
# Toggled Node Count   =          0 
# Untoggled Node Count =        100 
# 
# Toggle Coverage      =        0.0% (0 of 200 bins)
# 
# =================================================================================
# === File: ../src/dma_monitor.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           17         0        17       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_monitor.sv --
# 
#     1                                                class dma_monitor extends uvm_monitor;
#     2                                                
#     3                                                	virtual dma_intf.MONITOR vif;
#     4                                                	dma_seq_item packet;
#     5                                                	uvm_analysis_port #(dma_seq_item) mon_port;
#     6                                                
#     7               1                    ***0***     	`uvm_component_utils(dma_monitor)
#     7               2                    ***0***     
#     7               3                    ***0***     
#     8                                                
#     9                                                	function new(string name = "dma_monitor", uvm_component parent = null);
#     10              1                    ***0***     		super.new(name, parent);
#     11              1                    ***0***     		mon_port = new("mon_port", this);
#     12                                               	endfunction 
#     13                                               
#     14                                               	function void build_phase(uvm_phase phase);
#     15              1                    ***0***     		super.build_phase(phase);
#     16                                               		if(!uvm_config_db #(virtual dma_intf.MONITOR)::get(this, "", "vif", vif))
#     17              1                    ***0***     			`uvm_fatal(get_type_name(), "Config not set at top")
#     18                                               
#     19                                               	endfunction 
#     20                                               
#     21                                               	virtual task run_phase(uvm_phase phase);
#     22              1                    ***0***     		forever
#     23                                               		begin
#     24              1                    ***0***     		packet = dma_seq_item ::type_id ::create("packet",this);
#     25              1                    ***0***     			repeat(3) @(vif.monitor_cb);
#     25              2                    ***0***     
#     26              1                    ***0***     			packet.wr_en = vif.monitor_cb.wr_en;
#     27              1                    ***0***     			packet.rd_en = vif.monitor_cb.rd_en;
#     28              1                    ***0***     			packet.wdata = vif.monitor_cb.wdata;
#     29              1                    ***0***     			packet.addr  = vif.monitor_cb.addr;
#     30              1                    ***0***     			packet.rdata = vif.monitor_cb.rdata;
#     31                                               			//repeat(1) @(vif.monitor_cb);
#     32              1                    ***0***     			mon_port.write(packet);	
#     33                                               			
#     34                                               		end
#     35                                               	endtask 
#     36                                               endclass 
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         4         0         4       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_monitor.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     16                                   ***0***     Count coming in to IF
#     16              1                    ***0***     		if(!uvm_config_db #(virtual dma_intf.MONITOR)::get(this, "", "vif", vif))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              1                    ***0***     			`uvm_fatal(get_type_name(), "Config not set at top")
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_monitor.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_scoreboard.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            7         0         7       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_scoreboard.sv --
# 
#     1                                                class dma_scoreboard extends uvm_scoreboard;
#     2               1                    ***0***     	`uvm_component_utils(dma_scoreboard)
#     2               2                    ***0***     
#     2               3                    ***0***     
#     3                                                
#     4                                                	uvm_analysis_imp#(dma_seq_item,dma_scoreboard) sb2mon;
#     5                                                	dma_seq_item packet[$];
#     6                                                
#     7                                                	function new(string name = "dma_scoreboard", uvm_component parent = null);
#     8               1                    ***0***     	  super.new(name, parent);
#     9                                                    endfunction
#     10                                               
#     11                                               	virtual function void  build_phase(uvm_phase phase);
#     12              1                    ***0***     	   super.build_phase(phase);
#     13              1                    ***0***     	   sb2mon=new("sb2mon",this);
#     14                                               	endfunction
#     15                                               					    
#     16                                               	virtual function void write(dma_seq_item item);
#     17              1                    ***0***     	  packet.push_back(item);
#     18                                               	endfunction
#     19                                               
#     20                                               	virtual task run_phase(uvm_phase phase);
#     21                                               
#     22                                               	endtask
#     23                                               
#     24                                               endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_scoreboard.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_seq_item.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           91         0        91       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_seq_item.sv --
# 
#     1                                                `include "defines.svh"
#     2                                                class dma_seq_item extends uvm_sequence_item;
#     3                                                  rand bit [`ADDR_WIDTH-1:0] addr;
#     4                                                  rand bit wr_en;
#     5                                                  rand bit rd_en;
#     6                                                  rand bit [`DATA_WIDTH-1:0] wdata;
#     7                                                  bit [31:0] rdata;
#     8                                                 
#     9               1                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#     9               2                    ***0***     
#     9               3                    ***0***     
#     9               4                    ***0***     
#     9               5                    ***0***     
#     9               6                    ***0***     
#     9               7                    ***0***     
#     9               8                    ***0***     
#     9               9                    ***0***     
#     9              10                    ***0***     
#     10              1                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#     10              2                    ***0***     
#     10              3                    ***0***     
#     10              4                    ***0***     
#     10              5                    ***0***     
#     10              6                    ***0***     
#     10              7                    ***0***     
#     10              8                    ***0***     
#     10              9                    ***0***     
#     10             10                    ***0***     
#     10             11                    ***0***     
#     10             12                    ***0***     
#     10             13                    ***0***     
#     10             14                    ***0***     
#     10             15                    ***0***     
#     10             16                    ***0***     
#     11              1                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#     11              2                    ***0***     
#     11              3                    ***0***     
#     11              4                    ***0***     
#     11              5                    ***0***     
#     11              6                    ***0***     
#     11              7                    ***0***     
#     11              8                    ***0***     
#     11              9                    ***0***     
#     11             10                    ***0***     
#     11             11                    ***0***     
#     11             12                    ***0***     
#     11             13                    ***0***     
#     11             14                    ***0***     
#     11             15                    ***0***     
#     11             16                    ***0***     
#     12              1                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#     12              2                    ***0***     
#     12              3                    ***0***     
#     12              4                    ***0***     
#     12              5                    ***0***     
#     12              6                    ***0***     
#     12              7                    ***0***     
#     12              8                    ***0***     
#     12              9                    ***0***     
#     12             10                    ***0***     
#     12             11                    ***0***     
#     12             12                    ***0***     
#     12             13                    ***0***     
#     12             14                    ***0***     
#     12             15                    ***0***     
#     12             16                    ***0***     
#     13              1                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#     13              2                    ***0***     
#     13              3                    ***0***     
#     13              4                    ***0***     
#     13              5                    ***0***     
#     13              6                    ***0***     
#     13              7                    ***0***     
#     13              8                    ***0***     
#     13              9                    ***0***     
#     13             10                    ***0***     
#     13             11                    ***0***     
#     13             12                    ***0***     
#     13             13                    ***0***     
#     13             14                    ***0***     
#     13             15                    ***0***     
#     13             16                    ***0***     
#     14              1                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#     14              2                    ***0***     
#     14              3                    ***0***     
#     14              4                    ***0***     
#     14              5                    ***0***     
#     14              6                    ***0***     
#     14              7                    ***0***     
#     14              8                    ***0***     
#     14              9                    ***0***     
#     14             10                    ***0***     
#     14             11                    ***0***     
#     14             12                    ***0***     
#     14             13                    ***0***     
#     14             14                    ***0***     
#     14             15                    ***0***     
#     14             16                    ***0***     
#     15                                                 `uvm_object_utils_end
#     16                                               
#     17                                                 function new(string name = "dma_seq_item");
#     18              1                    ***0***         super.new(name);
#     19                                                 endfunction
#     20                                                
#     21                                               endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                       115         0       115       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_seq_item.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     9                                    ***0***     Count coming in to IF
#     9               1                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     9                                    ***0***     Count coming in to IF
#     9               2                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     9                                    ***0***     Count coming in to IF
#     9               3                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#     9               4                    ***0***       `uvm_object_utils_begin(dma_seq_item)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     9                                    ***0***     Count coming in to IF
#     9               5                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     9                                    ***0***     Count coming in to IF
#     9               6                    ***0***       `uvm_object_utils_begin(dma_seq_item)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     10                                   ***0***     Count coming in to CASE
#     10              2                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#     10              3                    ***0***     
#     10              5                    ***0***     
#     10              9                    ***0***     
#     10             10                    ***0***     
#     10             11                    ***0***     
#     10             12                    ***0***     
#     10             13                    ***0***     
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10              4                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10              6                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10              7                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10              8                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10             14                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     10                                   ***0***     Count coming in to IF
#     10             15                    ***0***      	`uvm_field_int(wr_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     11                                   ***0***     Count coming in to CASE
#     11              2                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#     11              3                    ***0***     
#     11              5                    ***0***     
#     11              9                    ***0***     
#     11             10                    ***0***     
#     11             11                    ***0***     
#     11             12                    ***0***     
#     11             13                    ***0***     
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11              4                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11              6                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11              7                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11              8                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11             14                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     11                                   ***0***     Count coming in to IF
#     11             15                    ***0***      	`uvm_field_int(rd_en,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     12                                   ***0***     Count coming in to CASE
#     12              2                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#     12              3                    ***0***     
#     12              5                    ***0***     
#     12              9                    ***0***     
#     12             10                    ***0***     
#     12             11                    ***0***     
#     12             12                    ***0***     
#     12             13                    ***0***     
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12              4                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12              6                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12              7                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12              8                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12             14                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     12                                   ***0***     Count coming in to IF
#     12             15                    ***0***      	`uvm_field_int(addr,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     13                                   ***0***     Count coming in to CASE
#     13              2                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#     13              3                    ***0***     
#     13              5                    ***0***     
#     13              9                    ***0***     
#     13             10                    ***0***     
#     13             11                    ***0***     
#     13             12                    ***0***     
#     13             13                    ***0***     
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13              4                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13              6                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13              7                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13              8                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13             14                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     13                                   ***0***     Count coming in to IF
#     13             15                    ***0***      	`uvm_field_int(wdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------CASE Branch------------------------------------
#     14                                   ***0***     Count coming in to CASE
#     14              2                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#     14              3                    ***0***     
#     14              5                    ***0***     
#     14              9                    ***0***     
#     14             10                    ***0***     
#     14             11                    ***0***     
#     14             12                    ***0***     
#     14             13                    ***0***     
#                                          ***0***     All False Count
# Branch totals: 0 hits of 9 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14              4                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14              6                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14              7                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14              8                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14             14                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     14                                   ***0***     Count coming in to IF
#     14             15                    ***0***      	`uvm_field_int(rdata,UVM_ALL_ON) 
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_seq_item.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_sequence.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                          307         0       307       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_sequence.sv --
# 
#     1                                                class dma_sequence extends uvm_sequence #(dma_seq_item);
#     2               1                    ***0***     	`uvm_object_utils(dma_sequence)
#     2               2                    ***0***     
#     2               3                    ***0***     
#     2               4                    ***0***     
#     2               5                    ***0***     
#     2               6                    ***0***     
#     2               7                    ***0***     
#     2               8                    ***0***     
#     2               9                    ***0***     
#     2              10                    ***0***     
#     3                                                
#     4                                                	dma_reg_block regblock;
#     5                                                	
#     6                                                	function new(string name = "dma_sequence");
#     7               1                    ***0***     		super.new(name);
#     8                                                	endfunction 
#     9                                                
#     10                                               	task body();
#     11                                               	endtask 
#     12                                               
#     13                                               endclass
#     14                                               
#     15                                               
#     16                                               class Interrupt_seq extends dma_sequence;
#     17              1                    ***0***     	`uvm_object_utils(Interrupt_seq)
#     17              2                    ***0***     
#     17              3                    ***0***     
#     17              4                    ***0***     
#     17              5                    ***0***     
#     17              6                    ***0***     
#     17              7                    ***0***     
#     17              8                    ***0***     
#     17              9                    ***0***     
#     17             10                    ***0***     
#     18                                               
#     19                                               	function new(string name = "Interrupt_seq");
#     20              1                    ***0***     		super.new(name);
#     21                                               	endfunction 
#     22                                               
#     23                                               	task body();
#     24                                               		uvm_status_e status; 
#     25                                               		bit [31:0] w_data ,r_data, mirror_value;
#     26              1                    ***0***     		w_data = 32'hFFFF_0000; 
#     27                                               
#     28              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     29              1                    ***0***     		regblock.reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     30              1                    ***0***     		regblock.reg_inst.sample_values();
#     31              1                    ***0***     		regblock.reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     32                                               
#     33              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     34                                               	endtask
#     35                                               
#     36                                               endclass
#     37                                               
#     38                                               
#     39                                               
#     40                                               class Control_seq extends dma_sequence;
#     41              1                    ***0***     	`uvm_object_utils(Control_seq)
#     41              2                    ***0***     
#     41              3                    ***0***     
#     41              4                    ***0***     
#     41              5                    ***0***     
#     41              6                    ***0***     
#     41              7                    ***0***     
#     41              8                    ***0***     
#     41              9                    ***0***     
#     41             10                    ***0***     
#     42                                               
#     43                                               	function new(string name = "Control_seq");
#     44              1                    ***0***     		super.new(name);
#     45                                               	endfunction 
#     46                                               
#     47                                               	task body();
#     48                                               		uvm_status_e status; 
#     49                                               		bit [31:0] w_data ;
#     50                                               		bit [31:0] rdata, mirror_value;
#     51              1                    ***0***     		w_data = 32'h0000_ABCD; 
#     52                                               
#     53              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     54              1                    ***0***     		regblock.ctrl_reg_inst.write(status, w_data);
#     55              1                    ***0***     		regblock.ctrl_reg_inst.read(status, rdata, UVM_FRONTDOOR);
#     56              1                    ***0***     		`uvm_info(get_type_name(),$sformatf("value read from the dut is  = %h", rdata), UVM_MEDIUM)
#     57                                               	endtask
#     58                                               endclass
#     59                                               
#     60                                               class Io_addr_seq extends dma_sequence;
#     61              1                    ***0***     	`uvm_object_utils(Io_addr_seq)
#     61              2                    ***0***     
#     61              3                    ***0***     
#     61              4                    ***0***     
#     61              5                    ***0***     
#     61              6                    ***0***     
#     61              7                    ***0***     
#     61              8                    ***0***     
#     61              9                    ***0***     
#     61             10                    ***0***     
#     62                                               
#     63                                               	function new(string name = "Io_addr_seq");
#     64              1                    ***0***     		super.new(name);
#     65                                               	endfunction 
#     66                                               
#     67                                               	task body();
#     68                                               		uvm_status_e status; 
#     69                                               		bit [31:0] w_data ,rdata, mirror_value;
#     70              1                    ***0***     		w_data = 32'hB0B0_A5A5; 
#     71                                               		
#     72                                               		//write read method
#     73              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     74              1                    ***0***     		regblock.io_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     75                                               
#     76              1                    ***0***     		regblock.io_reg_inst.read(status, rdata, UVM_FRONTDOOR);
#     77                                               
#     78              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", rdata), UVM_MEDIUM)
#     79                                               		
#     80                                               		//set get method
#     81              1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     82              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value before setting is = %h ", rdata), UVM_MEDIUM)
#     83                                               		
#     84              1                    ***0***     		regblock.io_reg_inst.set(32'h1010_1010);
#     85                                               
#     86              1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     87              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value after setting is = %h ", rdata), UVM_MEDIUM)
#     88                                               
#     89                                               		//mirror value set get method
#     90              1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     91              1                    ***0***     		mirror_value = regblock.io_reg_inst.get_mirrored_value();
#     92              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h before setting ", rdata,mirror_value), UVM_MEDIUM)
#     93                                               		
#     94              1                    ***0***     		regblock.io_reg_inst.set(32'hA5A5_A5A5);
#     95                                               
#     96              1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     97              1                    ***0***     		mirror_value = regblock.io_reg_inst.get_mirrored_value();
#     98              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after setting ", rdata,mirror_value), UVM_MEDIUM)
#     99                                               
#     100             1                    ***0***     		regblock.io_reg_inst.update(status);
#     101                                              
#     102             1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     103             1                    ***0***     		mirror_value = regblock.io_reg_inst.get_mirrored_value();
#     104             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after update method ", rdata,mirror_value), UVM_MEDIUM)
#     105                                              		//mirror value predict method with write method
#     106             1                    ***0***     		regblock.io_reg_inst.write(status,32'h1111_1111);
#     107             1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     108             1                    ***0***     		mirror_value = regblock.io_reg_inst.get_mirrored_value();
#     109             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h before predict ", rdata,mirror_value), UVM_MEDIUM)
#     110                                              		
#     111             1                    ***0***     		regblock.io_reg_inst.predict(32'hBBBB_BBBB);
#     112                                              
#     113             1                    ***0***     		rdata = regblock.io_reg_inst.get();
#     114             1                    ***0***     		mirror_value = regblock.io_reg_inst.get_mirrored_value();
#     115             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after predict method ", rdata,mirror_value), UVM_MEDIUM)
#     116                                              
#     117                                              	endtask
#     118                                              endclass
#     119                                              
#     120                                              
#     121                                              class Mem_addr_seq extends dma_sequence;
#     122             1                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#     122             2                    ***0***     
#     122             3                    ***0***     
#     122             4                    ***0***     
#     122             5                    ***0***     
#     122             6                    ***0***     
#     122             7                    ***0***     
#     122             8                    ***0***     
#     122             9                    ***0***     
#     122            10                    ***0***     
#     123                                              
#     124                                              	function new(string name = "Mem_addr_seq");
#     125             1                    ***0***     		super.new(name);
#     126                                              	endfunction 
#     127                                              
#     128                                              	task body();
#     129                                              		uvm_status_e status; 
#     130                                              		bit [31:0] w_data ,r_data, mirror_value;
#     131             1                    ***0***     		w_data = 32'hC1C1_A5A5; 
#     132                                              
#     133             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     134             1                    ***0***     		regblock.mem_addr_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     135                                              
#     136             1                    ***0***     		regblock.mem_addr_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     137                                              
#     138             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     139                                              	endtask
#     140                                              endclass
#     141                                              
#     142                                              
#     143                                              class Extra_info_seq extends dma_sequence;
#     144             1                    ***0***     	`uvm_object_utils(Extra_info_seq)
#     144             2                    ***0***     
#     144             3                    ***0***     
#     144             4                    ***0***     
#     144             5                    ***0***     
#     144             6                    ***0***     
#     144             7                    ***0***     
#     144             8                    ***0***     
#     144             9                    ***0***     
#     144            10                    ***0***     
#     145                                              
#     146                                              	function new(string name = "Extra_info_seq");
#     147             1                    ***0***     		super.new(name);
#     148                                              	endfunction 
#     149                                              
#     150                                              	task body();
#     151                                              		uvm_status_e status; 
#     152                                              		bit [31:0] w_data ,r_data, mirror_value;
#     153             1                    ***0***     		w_data = 32'hB0B0_A5A5; 
#     154                                              
#     155             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     156             1                    ***0***     		regblock.extra_info_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     157                                              
#     158             1                    ***0***     		regblock.extra_info_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     159                                              
#     160             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     161                                              	endtask
#     162                                              endclass
#     163                                              
#     164                                              
#     165                                              class Status_seq extends dma_sequence;
#     166             1                    ***0***     	`uvm_object_utils(Status_seq)
#     166             2                    ***0***     
#     166             3                    ***0***     
#     166             4                    ***0***     
#     166             5                    ***0***     
#     166             6                    ***0***     
#     166             7                    ***0***     
#     166             8                    ***0***     
#     166             9                    ***0***     
#     166            10                    ***0***     
#     167                                              
#     168                                              	function new(string name = "Status_seq");
#     169             1                    ***0***     		super.new(name);
#     170                                              	endfunction 
#     171                                              
#     172                                              	task body();
#     173                                              		uvm_status_e status; 
#     174                                              		bit [31:0] w_data ,r_data, mirror_value;
#     175             1                    ***0***     		w_data = 32'h1234;
#     176                                              
#     177             1                    ***0***     		regblock.status_reg_inst.write(status, w_data, UVM_BACKDOOR);
#     178                                              
#     179             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Backdoor write of read only register value  = %h ", w_data), UVM_MEDIUM)
#     180                                              
#     181             1                    ***0***     		regblock.status_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     182                                              
#     183             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     184                                              	endtask
#     185                                              endclass
#     186                                              
#     187                                              
#     188                                              class Transfer_count_seq extends dma_sequence;
#     189             1                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#     189             2                    ***0***     
#     189             3                    ***0***     
#     189             4                    ***0***     
#     189             5                    ***0***     
#     189             6                    ***0***     
#     189             7                    ***0***     
#     189             8                    ***0***     
#     189             9                    ***0***     
#     189            10                    ***0***     
#     190                                              
#     191                                              	function new(string name = "Transfer_count_seq");
#     192             1                    ***0***     		super.new(name);
#     193                                              	endfunction 
#     194                                              
#     195                                              	task body();
#     196                                              		uvm_status_e status; 
#     197                                              		bit [31:0] w_data ,r_data, r1_data;
#     198                                              
#     199             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Starting the DMA by writing the control register"), UVM_MEDIUM)
#     200                                              
#     201             1                    ***0***     		regblock.ctrl_reg_inst.write(status, 32'h1);
#     202                                              
#     203             1                    ***0***     		regblock.transfer_count_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     204             1                    ***0***     		regblock.status_reg_inst.read(status, r1_data, UVM_FRONTDOOR);
#     205                                              
#     206             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value of tranfer count register ead after starting dma is = %h ", r_data), UVM_MEDIUM)
#     207             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value of status register  after starting dma is = %h ", r_data), UVM_MEDIUM)
#     208                                              	endtask
#     209                                              endclass
#     210                                              
#     211                                              class Descriptor_addr_seq extends dma_sequence;
#     212             1                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#     212             2                    ***0***     
#     212             3                    ***0***     
#     212             4                    ***0***     
#     212             5                    ***0***     
#     212             6                    ***0***     
#     212             7                    ***0***     
#     212             8                    ***0***     
#     212             9                    ***0***     
#     212            10                    ***0***     
#     213                                              
#     214                                              	function new(string name = "Descriptor_addr_seq");
#     215             1                    ***0***     		super.new(name);
#     216                                              	endfunction 
#     217                                              
#     218                                              	task body();
#     219                                              		uvm_status_e status; 
#     220                                              		bit [31:0] w_data ,r_data, mirror_value;
#     221             1                    ***0***     		w_data = 32'hB0B0_A5A5; 
#     222                                              
#     223             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     224             1                    ***0***     		regblock.desc_addr_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     225                                              
#     226             1                    ***0***     		regblock.desc_addr_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     227                                              
#     228             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     229                                              	endtask
#     230                                              endclass
#     231                                              
#     232                                              
#     233                                              class Config_seq extends dma_sequence;
#     234             1                    ***0***     	`uvm_object_utils(Config_seq)
#     234             2                    ***0***     
#     234             3                    ***0***     
#     234             4                    ***0***     
#     234             5                    ***0***     
#     234             6                    ***0***     
#     234             7                    ***0***     
#     234             8                    ***0***     
#     234             9                    ***0***     
#     234            10                    ***0***     
#     235                                              
#     236                                              	function new(string name = "Config_seq");
#     237             1                    ***0***     		super.new(name);
#     238                                              	endfunction 
#     239                                              
#     240                                              	task body();
#     241                                              		uvm_status_e status; 
#     242                                              		bit [31:0] w_data ,r_data, mirror_value;
#     243             1                    ***0***     		w_data = 32'h0000_00A5; 
#     244                                              
#     245             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     246             1                    ***0***     		regblock.config_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     247                                              
#     248             1                    ***0***     		regblock.config_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     249                                              
#     250             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     251                                              	endtask
#     252                                              endclass
#     253                                              
#     254                                              
#     255                                              class Write_status_seq extends dma_sequence;
#     256             1                    ***0***     	`uvm_object_utils(Write_status_seq)
#     256             2                    ***0***     
#     256             3                    ***0***     
#     256             4                    ***0***     
#     256             5                    ***0***     
#     256             6                    ***0***     
#     256             7                    ***0***     
#     256             8                    ***0***     
#     256             9                    ***0***     
#     256            10                    ***0***     
#     257                                              
#     258                                              	function new(string name = "Write_status_seq");
#     259             1                    ***0***     		super.new(name);
#     260                                              	endfunction 
#     261                                              
#     262                                              	task body();
#     263                                              		uvm_status_e status; 
#     264                                              		bit [31:0] w_data ,r_data, mirror_value;
#     265             1                    ***0***     		w_data = 32'h0000_00A5; 
#     266                                              
#     267             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     268             1                    ***0***     		regblock.config_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     269                                              		if(status != UVM_IS_OK)
#     270             1                    ***0***     		`uvm_error(get_type_name(),"Attempting to write to a read only register");
#     271                                              
#     272             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     273                                              	endtask
#     274                                              endclass
#     275                                              
#     276                                              
#     277                                              class Error_status_seq extends dma_sequence;
#     278             1                    ***0***     	`uvm_object_utils(Error_status_seq)
#     278             2                    ***0***     
#     278             3                    ***0***     
#     278             4                    ***0***     
#     278             5                    ***0***     
#     278             6                    ***0***     
#     278             7                    ***0***     
#     278             8                    ***0***     
#     278             9                    ***0***     
#     278            10                    ***0***     
#     279                                              
#     280                                              	function new(string name = "Error_status_seq");
#     281             1                    ***0***     		super.new(name);
#     282                                              	endfunction 
#     283                                              
#     284                                              	task body();
#     285                                              		uvm_status_e status; 
#     286                                              		bit [31:0] w_data ,r_data, mirror_value;
#     287             1                    ***0***     		w_data = 32'h0000_0015; 
#     288                                              
#     289             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#     290             1                    ***0***     		regblock.error_status_reg_inst.write(status, w_data, UVM_FRONTDOOR);
#     291                                              
#     292             1                    ***0***     		regblock.error_status_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     293                                              
#     294             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#     295                                              	endtask
#     296                                              endclass
#     297                                              
#     298                                              class Backdoorwrite_frontdoorread_seq extends dma_sequence;
#     299             1                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#     299             2                    ***0***     
#     299             3                    ***0***     
#     299             4                    ***0***     
#     299             5                    ***0***     
#     299             6                    ***0***     
#     299             7                    ***0***     
#     299             8                    ***0***     
#     299             9                    ***0***     
#     299            10                    ***0***     
#     300                                              
#     301                                              	function new(string name = "Backdoorwrite_frontdoorread_seq");
#     302             1                    ***0***     		super.new(name);
#     303                                              	endfunction 
#     304                                              
#     305                                              	task body();
#     306                                              		uvm_status_e status; 
#     307                                              		bit [31:0] w_data ,r_data, mirror_value,new_value;
#     308             1                    ***0***     		w_data = 32'hB5A5_C8A5; 
#     309                                              
#     310             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written to the backdoor is = %h ", w_data), UVM_MEDIUM)
#     311             1                    ***0***     		regblock.extra_info_reg_inst.write(status, w_data, UVM_BACKDOOR);
#     312                                              
#     313             1                    ***0***     		r_data = regblock.extra_info_reg_inst.get();
#     314             1                    ***0***     		mirror_value = regblock.extra_info_reg_inst.get_mirrored_value();
#     315                                              		
#     316             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by writing backdoor desired is %h mirror is %h",r_data,mirror_value),UVM_MEDIUM)
#     317                                              		//using peek and poke method
#     318                                              		
#     319             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Using peek and poke method"), UVM_MEDIUM)
#     320             1                    ***0***     		regblock.extra_info_reg_inst.poke(status,32'h1234_5678);
#     321                                              
#     322             1                    ***0***     		r_data = regblock.extra_info_reg_inst.get();
#     323             1                    ***0***     		mirror_value = regblock.extra_info_reg_inst.get_mirrored_value();
#     324                                              		
#     325             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by get method desired is %h mirror is %h",r_data,mirror_value),UVM_MEDIUM)
#     326                                              		
#     327             1                    ***0***     		regblock.extra_info_reg_inst.peek(status,new_value);
#     328                                              
#     329             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by peek method is %H",new_value),UVM_MEDIUM)
#     330                                              	endtask
#     331                                              endclass
#     332                                              
#     333                                              class reset_method_seq extends dma_sequence;
#     334             1                    ***0***     	`uvm_object_utils(reset_method_seq)
#     334             2                    ***0***     
#     334             3                    ***0***     
#     334             4                    ***0***     
#     334             5                    ***0***     
#     334             6                    ***0***     
#     334             7                    ***0***     
#     334             8                    ***0***     
#     334             9                    ***0***     
#     334            10                    ***0***     
#     335                                              
#     336                                              	function new(string name = "reset_method_seq");
#     337             1                    ***0***     		super.new(name);
#     338                                              	endfunction 
#     339                                              
#     340                                              	task body();
#     341                                              		uvm_status_e status; 
#     342                                              		bit [31:0] rst_reg ,rdata, mirror_value;
#     343                                              		bit rst_status;
#     344                                              		
#     345             1                    ***0***     		rst_status = regblock.mem_addr_reg_inst.has_reset();
#     346             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Reset status is %h",rst_status), UVM_MEDIUM)
#     347             1                    ***0***     		rst_reg = regblock.mem_addr_reg_inst.get_reset();
#     348             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Reset value is %h",rst_reg), UVM_MEDIUM)
#     349                                              		
#     350             1                    ***0***     		rdata = regblock.mem_addr_reg_inst.get();
#     351             1                    ***0***     		mirror_value = regblock.mem_addr_reg_inst.get_mirrored_value();
#     352             1                    ***0***     		`uvm_info("SEQ", $sformatf("Before Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#     353                                              		///////////////mir and des value after rst
#     354             1                    ***0***     		$display("--------------Applying Reset to register model ---------------");
#     355             1                    ***0***     		regblock.mem_addr_reg_inst.reset();
#     356             1                    ***0***     		rdata = regblock.mem_addr_reg_inst.get();
#     357             1                    ***0***     		mirror_value = regblock.mem_addr_reg_inst.get_mirrored_value();
#     358             1                    ***0***     		`uvm_info("SEQ", $sformatf("After Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#     359                                              		/////////////updating rst value
#     360             1                    ***0***     		$display("--------------Updating register reset value and applying Reset ---------------");
#     361             1                    ***0***     		regblock.mem_addr_reg_inst.set_reset(32'hff);
#     362             1                    ***0***     		regblock.mem_addr_reg_inst.reset();
#     363             1                    ***0***     		rdata = regblock.mem_addr_reg_inst.get();
#     364             1                    ***0***     		mirror_value = regblock.mem_addr_reg_inst.get_mirrored_value();
#     365             1                    ***0***     		`uvm_info("SEQ", $sformatf("After Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#     366                                              	endtask
#     367                                              endclass
#     368                                              
#     369                                              class all_reg_reset_seq extends dma_sequence;
#     370             1                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#     370             2                    ***0***     
#     370             3                    ***0***     
#     370             4                    ***0***     
#     370             5                    ***0***     
#     370             6                    ***0***     
#     370             7                    ***0***     
#     370             8                    ***0***     
#     370             9                    ***0***     
#     370            10                    ***0***     
#     371                                              
#     372                                              
#     373                                              	function new(string name = "all_reg_reset_seq");
#     374             1                    ***0***     		super.new(name);
#     375                                              	endfunction 
#     376                                              
#     377                                              	task body();
#     378                                              		uvm_status_e status; 
#     379                                              		bit [31:0] w_data ,r_data, mirror_value;
#     380                                              
#     381             1                    ***0***     		regblock.reg_inst.reset();
#     382             1                    ***0***     		regblock.reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     383             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset of interrupt register is  = %h ", r_data), UVM_MEDIUM)
#     384                                              
#     385                                              
#     386             1                    ***0***     		regblock.io_reg_inst.reset();
#     387             1                    ***0***     		regblock.io_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     388             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from io_reg is = %h ", r_data), UVM_MEDIUM)
#     389                                              
#     390                                              
#     391             1                    ***0***     		regblock.ctrl_reg_inst.reset();
#     392             1                    ***0***     		regblock.ctrl_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     393             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from ctrl reg is  = %h ", r_data), UVM_MEDIUM)
#     394                                              
#     395                                              
#     396             1                    ***0***     		regblock.mem_addr_reg_inst.reset();
#     397             1                    ***0***     		regblock.mem_addr_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     398             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from mem addr reg is  = %h ", r_data), UVM_MEDIUM)
#     399                                              
#     400                                              
#     401             1                    ***0***     		regblock.extra_info_reg_inst.reset();
#     402             1                    ***0***     		regblock.extra_info_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     403             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from extra info reg is  = %h ", r_data), UVM_MEDIUM)
#     404                                              
#     405                                              
#     406             1                    ***0***     		regblock.status_reg_inst.reset();
#     407             1                    ***0***     		regblock.status_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     408             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from status reg is  = %h ", r_data), UVM_MEDIUM)
#     409                                              
#     410                                              
#     411             1                    ***0***     		regblock.transfer_count_reg_inst.reset();
#     412             1                    ***0***     		regblock.transfer_count_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     413             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from transfer count reg is  = %h ", r_data), UVM_MEDIUM)
#     414                                              
#     415                                              
#     416             1                    ***0***     		regblock.desc_addr_reg_inst.reset();
#     417             1                    ***0***     		regblock.desc_addr_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     418             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from description address reg is  = %h ", r_data), UVM_MEDIUM)
#     419                                              
#     420                                              
#     421             1                    ***0***     		regblock.error_status_reg_inst.reset();
#     422             1                    ***0***     		regblock.error_status_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     423             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from error status reg is  = %h ", r_data), UVM_MEDIUM)
#     424                                              
#     425                                              
#     426             1                    ***0***     		regblock.config_reg_inst.reset();
#     427             1                    ***0***     		regblock.config_reg_inst.read(status, r_data, UVM_FRONTDOOR);
#     428             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from config reg is  = %h ", r_data), UVM_MEDIUM)
#     429                                              	endtask
#     430                                              
#     431                                              endclass
#     432                                              
#     433                                              
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                       254         0       254       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_sequence.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               1                    ***0***     	`uvm_object_utils(dma_sequence)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               2                    ***0***     	`uvm_object_utils(dma_sequence)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               3                    ***0***     	`uvm_object_utils(dma_sequence)
#     2               4                    ***0***     	`uvm_object_utils(dma_sequence)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               5                    ***0***     	`uvm_object_utils(dma_sequence)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     2                                    ***0***     Count coming in to IF
#     2               6                    ***0***     	`uvm_object_utils(dma_sequence)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              1                    ***0***     	`uvm_object_utils(Interrupt_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              2                    ***0***     	`uvm_object_utils(Interrupt_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              3                    ***0***     	`uvm_object_utils(Interrupt_seq)
#     17              4                    ***0***     	`uvm_object_utils(Interrupt_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              5                    ***0***     	`uvm_object_utils(Interrupt_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     17                                   ***0***     Count coming in to IF
#     17              6                    ***0***     	`uvm_object_utils(Interrupt_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     28                                   ***0***     Count coming in to IF
#     28              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     33                                   ***0***     Count coming in to IF
#     33              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     41                                   ***0***     Count coming in to IF
#     41              1                    ***0***     	`uvm_object_utils(Control_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     41                                   ***0***     Count coming in to IF
#     41              2                    ***0***     	`uvm_object_utils(Control_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     41                                   ***0***     Count coming in to IF
#     41              3                    ***0***     	`uvm_object_utils(Control_seq)
#     41              4                    ***0***     	`uvm_object_utils(Control_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     41                                   ***0***     Count coming in to IF
#     41              5                    ***0***     	`uvm_object_utils(Control_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     41                                   ***0***     Count coming in to IF
#     41              6                    ***0***     	`uvm_object_utils(Control_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     53                                   ***0***     Count coming in to IF
#     53              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     56                                   ***0***     Count coming in to IF
#     56              1                    ***0***     		`uvm_info(get_type_name(),$sformatf("value read from the dut is  = %h", rdata), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     61                                   ***0***     Count coming in to IF
#     61              1                    ***0***     	`uvm_object_utils(Io_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     61                                   ***0***     Count coming in to IF
#     61              2                    ***0***     	`uvm_object_utils(Io_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     61                                   ***0***     Count coming in to IF
#     61              3                    ***0***     	`uvm_object_utils(Io_addr_seq)
#     61              4                    ***0***     	`uvm_object_utils(Io_addr_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     61                                   ***0***     Count coming in to IF
#     61              5                    ***0***     	`uvm_object_utils(Io_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     61                                   ***0***     Count coming in to IF
#     61              6                    ***0***     	`uvm_object_utils(Io_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     73                                   ***0***     Count coming in to IF
#     73              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     78                                   ***0***     Count coming in to IF
#     78              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", rdata), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     82                                   ***0***     Count coming in to IF
#     82              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value before setting is = %h ", rdata), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     87                                   ***0***     Count coming in to IF
#     87              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value after setting is = %h ", rdata), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     92                                   ***0***     Count coming in to IF
#     92              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h before setting ", rdata,mirror_value), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     98                                   ***0***     Count coming in to IF
#     98              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after setting ", rdata,mirror_value), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     104                                  ***0***     Count coming in to IF
#     104             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after update method ", rdata,mirror_value), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     109                                  ***0***     Count coming in to IF
#     109             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h before predict ", rdata,mirror_value), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     115                                  ***0***     Count coming in to IF
#     115             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Desired value = %0h and mirrored value = %0h after predict method ", rdata,mirror_value), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     122                                  ***0***     Count coming in to IF
#     122             1                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     122                                  ***0***     Count coming in to IF
#     122             2                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     122                                  ***0***     Count coming in to IF
#     122             3                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#     122             4                    ***0***     	`uvm_object_utils(Mem_addr_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     122                                  ***0***     Count coming in to IF
#     122             5                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     122                                  ***0***     Count coming in to IF
#     122             6                    ***0***     	`uvm_object_utils(Mem_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     133                                  ***0***     Count coming in to IF
#     133             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     138                                  ***0***     Count coming in to IF
#     138             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     144                                  ***0***     Count coming in to IF
#     144             1                    ***0***     	`uvm_object_utils(Extra_info_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     144                                  ***0***     Count coming in to IF
#     144             2                    ***0***     	`uvm_object_utils(Extra_info_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     144                                  ***0***     Count coming in to IF
#     144             3                    ***0***     	`uvm_object_utils(Extra_info_seq)
#     144             4                    ***0***     	`uvm_object_utils(Extra_info_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     144                                  ***0***     Count coming in to IF
#     144             5                    ***0***     	`uvm_object_utils(Extra_info_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     144                                  ***0***     Count coming in to IF
#     144             6                    ***0***     	`uvm_object_utils(Extra_info_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     155                                  ***0***     Count coming in to IF
#     155             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     160                                  ***0***     Count coming in to IF
#     160             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                  ***0***     Count coming in to IF
#     166             1                    ***0***     	`uvm_object_utils(Status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                  ***0***     Count coming in to IF
#     166             2                    ***0***     	`uvm_object_utils(Status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                  ***0***     Count coming in to IF
#     166             3                    ***0***     	`uvm_object_utils(Status_seq)
#     166             4                    ***0***     	`uvm_object_utils(Status_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                  ***0***     Count coming in to IF
#     166             5                    ***0***     	`uvm_object_utils(Status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                  ***0***     Count coming in to IF
#     166             6                    ***0***     	`uvm_object_utils(Status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     179                                  ***0***     Count coming in to IF
#     179             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Backdoor write of read only register value  = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     183                                  ***0***     Count coming in to IF
#     183             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     189                                  ***0***     Count coming in to IF
#     189             1                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     189                                  ***0***     Count coming in to IF
#     189             2                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     189                                  ***0***     Count coming in to IF
#     189             3                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#     189             4                    ***0***     	`uvm_object_utils(Transfer_count_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     189                                  ***0***     Count coming in to IF
#     189             5                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     189                                  ***0***     Count coming in to IF
#     189             6                    ***0***     	`uvm_object_utils(Transfer_count_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     199                                  ***0***     Count coming in to IF
#     199             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Starting the DMA by writing the control register"), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     206                                  ***0***     Count coming in to IF
#     206             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value of tranfer count register ead after starting dma is = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     207                                  ***0***     Count coming in to IF
#     207             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value of status register  after starting dma is = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                  ***0***     Count coming in to IF
#     212             1                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                  ***0***     Count coming in to IF
#     212             2                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                  ***0***     Count coming in to IF
#     212             3                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#     212             4                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                  ***0***     Count coming in to IF
#     212             5                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                  ***0***     Count coming in to IF
#     212             6                    ***0***     	`uvm_object_utils(Descriptor_addr_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     223                                  ***0***     Count coming in to IF
#     223             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     228                                  ***0***     Count coming in to IF
#     228             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     234                                  ***0***     Count coming in to IF
#     234             1                    ***0***     	`uvm_object_utils(Config_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     234                                  ***0***     Count coming in to IF
#     234             2                    ***0***     	`uvm_object_utils(Config_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     234                                  ***0***     Count coming in to IF
#     234             3                    ***0***     	`uvm_object_utils(Config_seq)
#     234             4                    ***0***     	`uvm_object_utils(Config_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     234                                  ***0***     Count coming in to IF
#     234             5                    ***0***     	`uvm_object_utils(Config_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     234                                  ***0***     Count coming in to IF
#     234             6                    ***0***     	`uvm_object_utils(Config_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     245                                  ***0***     Count coming in to IF
#     245             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     250                                  ***0***     Count coming in to IF
#     250             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             1                    ***0***     	`uvm_object_utils(Write_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             2                    ***0***     	`uvm_object_utils(Write_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             3                    ***0***     	`uvm_object_utils(Write_status_seq)
#     256             4                    ***0***     	`uvm_object_utils(Write_status_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             5                    ***0***     	`uvm_object_utils(Write_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             6                    ***0***     	`uvm_object_utils(Write_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     267                                  ***0***     Count coming in to IF
#     267             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     269                                  ***0***     Count coming in to IF
#     269             1                    ***0***     		if(status != UVM_IS_OK)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     270                                  ***0***     Count coming in to IF
#     270             1                    ***0***     		`uvm_error(get_type_name(),"Attempting to write to a read only register");
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     272                                  ***0***     Count coming in to IF
#     272             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             1                    ***0***     	`uvm_object_utils(Error_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             2                    ***0***     	`uvm_object_utils(Error_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             3                    ***0***     	`uvm_object_utils(Error_status_seq)
#     278             4                    ***0***     	`uvm_object_utils(Error_status_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             5                    ***0***     	`uvm_object_utils(Error_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     278                                  ***0***     Count coming in to IF
#     278             6                    ***0***     	`uvm_object_utils(Error_status_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     289                                  ***0***     Count coming in to IF
#     289             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     294                                  ***0***     Count coming in to IF
#     294             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     299                                  ***0***     Count coming in to IF
#     299             1                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     299                                  ***0***     Count coming in to IF
#     299             2                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     299                                  ***0***     Count coming in to IF
#     299             3                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#     299             4                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     299                                  ***0***     Count coming in to IF
#     299             5                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     299                                  ***0***     Count coming in to IF
#     299             6                    ***0***     	`uvm_object_utils(Backdoorwrite_frontdoorread_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     310                                  ***0***     Count coming in to IF
#     310             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Data to be written to the backdoor is = %h ", w_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     316                                  ***0***     Count coming in to IF
#     316             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by writing backdoor desired is %h mirror is %h",r_data,mirror_value),UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     319                                  ***0***     Count coming in to IF
#     319             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Using peek and poke method"), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     325                                  ***0***     Count coming in to IF
#     325             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by get method desired is %h mirror is %h",r_data,mirror_value),UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     329                                  ***0***     Count coming in to IF
#     329             1                    ***0***     		`uvm_info(get_type_name(),$sformatf("DATA read by peek method is %H",new_value),UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     334                                  ***0***     Count coming in to IF
#     334             1                    ***0***     	`uvm_object_utils(reset_method_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     334                                  ***0***     Count coming in to IF
#     334             2                    ***0***     	`uvm_object_utils(reset_method_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     334                                  ***0***     Count coming in to IF
#     334             3                    ***0***     	`uvm_object_utils(reset_method_seq)
#     334             4                    ***0***     	`uvm_object_utils(reset_method_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     334                                  ***0***     Count coming in to IF
#     334             5                    ***0***     	`uvm_object_utils(reset_method_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     334                                  ***0***     Count coming in to IF
#     334             6                    ***0***     	`uvm_object_utils(reset_method_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     346                                  ***0***     Count coming in to IF
#     346             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Reset status is %h",rst_status), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     348                                  ***0***     Count coming in to IF
#     348             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Reset value is %h",rst_reg), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     352                                  ***0***     Count coming in to IF
#     352             1                    ***0***     		`uvm_info("SEQ", $sformatf("Before Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     358                                  ***0***     Count coming in to IF
#     358             1                    ***0***     		`uvm_info("SEQ", $sformatf("After Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     365                                  ***0***     Count coming in to IF
#     365             1                    ***0***     		`uvm_info("SEQ", $sformatf("After Reset -> Mir : %0d Des : %0d ", mirror_value, rdata), UVM_NONE);
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     370                                  ***0***     Count coming in to IF
#     370             1                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     370                                  ***0***     Count coming in to IF
#     370             2                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     370                                  ***0***     Count coming in to IF
#     370             3                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#     370             4                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     370                                  ***0***     Count coming in to IF
#     370             5                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     370                                  ***0***     Count coming in to IF
#     370             6                    ***0***     	`uvm_object_utils(all_reg_reset_seq)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     383                                  ***0***     Count coming in to IF
#     383             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset of interrupt register is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     388                                  ***0***     Count coming in to IF
#     388             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from io_reg is = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     393                                  ***0***     Count coming in to IF
#     393             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from ctrl reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     398                                  ***0***     Count coming in to IF
#     398             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from mem addr reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     403                                  ***0***     Count coming in to IF
#     403             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from extra info reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     408                                  ***0***     Count coming in to IF
#     408             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from status reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     413                                  ***0***     Count coming in to IF
#     413             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from transfer count reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     418                                  ***0***     Count coming in to IF
#     418             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from description address reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     423                                  ***0***     Count coming in to IF
#     423             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from error status reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     428                                  ***0***     Count coming in to IF
#     428             1                    ***0***     		`uvm_info(get_type_name(), $sformatf("value read from the dut after reset from config reg is  = %h ", r_data), UVM_MEDIUM)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_sequence.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_sequencer.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            4         0         4       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_sequencer.sv --
# 
#     1                                                class dma_sequencer extends uvm_sequencer #(dma_seq_item);
#     2               1                    ***0***       `uvm_component_utils(dma_sequencer)
#     2               2                    ***0***     
#     2               3                    ***0***     
#     3                                                  function new (string name="dma_sequencer", uvm_component parent);
#     4               1                    ***0***         super.new(name, parent); 
#     5                                                  endfunction
#     6                                                endclass
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_sequencer.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_test.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                          165         0       165       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_test.sv --
# 
#     1                                                class dma_test extends uvm_test;
#     2                                                
#     3                                                	dma_environment env;
#     4                                                
#     5               1                    ***0***     	`uvm_component_utils(dma_test)
#     5               2                    ***0***     
#     5               3                    ***0***     
#     6                                                
#     7                                                	function new(string name = "dma_test", uvm_component parent = null);
#     8               1                    ***0***     		super.new(name, parent);
#     9                                                	endfunction 
#     10                                               
#     11                                               	function void build_phase(uvm_phase phase);
#     12              1                    ***0***     		super.build_phase(phase);
#     13              1                    ***0***     		env = dma_environment::type_id::create("env", this);
#     14                                               	endfunction 
#     15                                               
#     16                                               	task run_phase(uvm_phase phase);
#     17              1                    ***0***     		super.run_phase(phase);
#     18              1                    ***0***     		phase.raise_objection(this);
#     19              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Inside DMA_TEST"), UVM_LOW);
#     20              1                    ***0***       		`uvm_info(get_type_name(), $sformatf("Done DMA_TEST"), UVM_LOW);	
#     21              1                    ***0***     		phase.drop_objection(this);
#     22                                               	endtask
#     23                                               
#     24                                               endclass
#     25                                               
#     26                                                
#     27                                               class all_reg_reset_test extends dma_test;
#     28                                               
#     29              1                    ***0***     	`uvm_component_utils(all_reg_reset_test)
#     29              2                    ***0***     
#     29              3                    ***0***     
#     30                                               
#     31                                               	all_reg_reset_seq seq1;
#     32                                               
#     33                                               	function new(string name = "all_reg_reset_test", uvm_component parent = null);
#     34              1                    ***0***     		super.new(name, parent);
#     35                                               	endfunction 
#     36                                               
#     37                                               	function void build_phase(uvm_phase phase);
#     38              1                    ***0***     		super.build_phase(phase);
#     39              1                    ***0***     		seq1 = all_reg_reset_seq::type_id::create("seq1", this);
#     40                                               	endfunction 
#     41                                               
#     42                                               	task run_phase(uvm_phase phase);
#     43              1                    ***0***     		phase.raise_objection(this);
#     44              1                    ***0***     	    seq1.regblock = env.regmodel;
#     45              1                    ***0***             seq1.start(env.agent.seqr);
#     46              1                    ***0***             phase.drop_objection(this);
#     47              1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     48                                               
#     49                                               	endtask
#     50                                               
#     51                                               endclass
#     52                                               
#     53                                               class Interrupt_test extends dma_test;
#     54                                               
#     55              1                    ***0***     	`uvm_component_utils(Interrupt_test)
#     55              2                    ***0***     
#     55              3                    ***0***     
#     56                                               
#     57                                               	Interrupt_seq seq2;
#     58                                               
#     59                                               	function new(string name = "Interrupt_test", uvm_component parent = null);
#     60              1                    ***0***     		super.new(name, parent);
#     61                                               	endfunction 
#     62                                               
#     63                                               	function void build_phase(uvm_phase phase);
#     64              1                    ***0***     		super.build_phase(phase);
#     65              1                    ***0***     		seq2 = Interrupt_seq::type_id::create("seq2", this);
#     66                                               	endfunction 
#     67                                               
#     68                                               	task run_phase(uvm_phase phase);
#     69              1                    ***0***     		phase.raise_objection(this);
#     70              1                    ***0***     	    seq2.regblock = env.regmodel;
#     71              1                    ***0***             seq2.start(env.agent.seqr);
#     72              1                    ***0***             phase.drop_objection(this);
#     73              1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     74                                               
#     75                                               	endtask
#     76                                               
#     77                                               endclass
#     78                                               
#     79                                               class Control_test extends dma_test;
#     80                                               
#     81              1                    ***0***     	`uvm_component_utils(Control_test)
#     81              2                    ***0***     
#     81              3                    ***0***     
#     82                                               
#     83                                               	Control_seq seq4;
#     84                                               
#     85                                               	function new(string name = "Control_test", uvm_component parent = null);
#     86              1                    ***0***     		super.new(name, parent);
#     87                                               	endfunction 
#     88                                               
#     89                                               	function void build_phase(uvm_phase phase);
#     90              1                    ***0***     		super.build_phase(phase);
#     91              1                    ***0***     		seq4 = Control_seq::type_id::create("seq4", this);
#     92                                               	endfunction 
#     93                                               
#     94                                               	task run_phase(uvm_phase phase);
#     95              1                    ***0***     		phase.raise_objection(this);
#     96              1                    ***0***     	    seq4.regblock = env.regmodel;
#     97              1                    ***0***             seq4.start(env.agent.seqr);
#     98              1                    ***0***             phase.drop_objection(this);
#     99              1                    ***0***             phase.phase_done.set_drain_time(this, 50);
#     100                                              
#     101                                              	endtask
#     102                                              
#     103                                              endclass
#     104                                              
#     105                                              
#     106                                              class Io_addr_test extends dma_test;
#     107                                              
#     108             1                    ***0***     	`uvm_component_utils(Io_addr_test)
#     108             2                    ***0***     
#     108             3                    ***0***     
#     109                                              
#     110                                              	Io_addr_seq seq5;
#     111                                              
#     112                                              	function new(string name = "Io_addr_test", uvm_component parent = null);
#     113             1                    ***0***     		super.new(name, parent);
#     114                                              	endfunction 
#     115                                              
#     116                                              	function void build_phase(uvm_phase phase);
#     117             1                    ***0***     		super.build_phase(phase);
#     118             1                    ***0***     		seq5 = Io_addr_seq::type_id::create("seq5", this);
#     119                                              	endfunction 
#     120                                              
#     121                                              	task run_phase(uvm_phase phase);
#     122             1                    ***0***     		phase.raise_objection(this);
#     123             1                    ***0***     	    seq5.regblock = env.regmodel;
#     124             1                    ***0***             seq5.start(env.agent.seqr);
#     125             1                    ***0***             phase.drop_objection(this);
#     126             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     127                                              
#     128                                              	endtask
#     129                                              endclass
#     130                                              
#     131                                              
#     132                                              class Mem_addr_test extends dma_test;
#     133                                              
#     134             1                    ***0***     	`uvm_component_utils(Mem_addr_test)
#     134             2                    ***0***     
#     134             3                    ***0***     
#     135                                              
#     136                                              	Mem_addr_seq seq6;
#     137                                              
#     138                                              	function new(string name = "Mem_addr_test", uvm_component parent = null);
#     139             1                    ***0***     		super.new(name, parent);
#     140                                              	endfunction 
#     141                                              
#     142                                              	function void build_phase(uvm_phase phase);
#     143             1                    ***0***     		super.build_phase(phase);
#     144             1                    ***0***     		seq6 = Mem_addr_seq::type_id::create("seq6", this);
#     145                                              	endfunction 
#     146                                              
#     147                                              	task run_phase(uvm_phase phase);
#     148             1                    ***0***     		phase.raise_objection(this);
#     149             1                    ***0***     	    seq6.regblock = env.regmodel;
#     150             1                    ***0***             seq6.start(env.agent.seqr);
#     151             1                    ***0***             phase.drop_objection(this);
#     152             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     153                                              
#     154                                              	endtask
#     155                                              endclass
#     156                                              
#     157                                              class Extra_info_test extends dma_test;
#     158                                              
#     159             1                    ***0***     	`uvm_component_utils(Extra_info_test)
#     159             2                    ***0***     
#     159             3                    ***0***     
#     160                                              
#     161                                              	Extra_info_seq seq7;
#     162                                              
#     163                                              	function new(string name = "Extra_info_test", uvm_component parent = null);
#     164             1                    ***0***     		super.new(name, parent);
#     165                                              	endfunction 
#     166                                              
#     167                                              	function void build_phase(uvm_phase phase);
#     168             1                    ***0***     		super.build_phase(phase);
#     169             1                    ***0***     		seq7 = Extra_info_seq::type_id::create("seq7", this);
#     170                                              	endfunction 
#     171                                              
#     172                                              	task run_phase(uvm_phase phase);
#     173             1                    ***0***     		phase.raise_objection(this);
#     174             1                    ***0***     	    seq7.regblock = env.regmodel;
#     175             1                    ***0***             seq7.start(env.agent.seqr);
#     176             1                    ***0***             phase.drop_objection(this);
#     177             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     178                                              
#     179                                              	endtask
#     180                                              endclass
#     181                                              
#     182                                              class Status_test extends dma_test;
#     183                                              
#     184             1                    ***0***     	`uvm_component_utils(Status_test)
#     184             2                    ***0***     
#     184             3                    ***0***     
#     185                                              
#     186                                              	Status_seq seq8;
#     187                                              
#     188                                              	function new(string name = "Status_test", uvm_component parent = null);
#     189             1                    ***0***     		super.new(name, parent);
#     190                                              	endfunction 
#     191                                              
#     192                                              	function void build_phase(uvm_phase phase);
#     193             1                    ***0***     		super.build_phase(phase);
#     194             1                    ***0***     		seq8 = Status_seq::type_id::create("seq8", this);
#     195                                              	endfunction 
#     196                                              
#     197                                              	task run_phase(uvm_phase phase);
#     198             1                    ***0***     		phase.raise_objection(this);
#     199             1                    ***0***     	    seq8.regblock = env.regmodel;
#     200             1                    ***0***             seq8.start(env.agent.seqr);
#     201             1                    ***0***             phase.drop_objection(this);
#     202             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     203                                              	endtask
#     204                                              endclass
#     205                                              
#     206                                              
#     207                                              class Transfer_count_test extends dma_test;
#     208                                              
#     209             1                    ***0***     	`uvm_component_utils(Transfer_count_test)
#     209             2                    ***0***     
#     209             3                    ***0***     
#     210                                              
#     211                                              	Transfer_count_seq seq9;
#     212                                              
#     213                                              	function new(string name = "Transfer_count_test", uvm_component parent = null);
#     214             1                    ***0***     		super.new(name, parent);
#     215                                              	endfunction 
#     216                                              
#     217                                              	function void build_phase(uvm_phase phase);
#     218             1                    ***0***     		super.build_phase(phase);
#     219             1                    ***0***     		seq9 = Transfer_count_seq::type_id::create("seq9", this);
#     220                                              	endfunction 
#     221                                              
#     222                                              	task run_phase(uvm_phase phase);
#     223             1                    ***0***     		phase.raise_objection(this);
#     224             1                    ***0***     	    seq9.regblock = env.regmodel;
#     225             1                    ***0***             seq9.start(env.agent.seqr);
#     226             1                    ***0***             phase.drop_objection(this);
#     227             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     228                                              	endtask
#     229                                              endclass
#     230                                              
#     231                                              class Descriptor_addr_test extends dma_test;
#     232                                              
#     233             1                    ***0***     	`uvm_component_utils(Descriptor_addr_test)
#     233             2                    ***0***     
#     233             3                    ***0***     
#     234                                              
#     235                                              	Descriptor_addr_seq seq10;
#     236                                              
#     237                                              	function new(string name = "Descriptor_addr_test", uvm_component parent = null);
#     238             1                    ***0***     		super.new(name, parent);
#     239                                              	endfunction 
#     240                                              
#     241                                              	function void build_phase(uvm_phase phase);
#     242             1                    ***0***     		super.build_phase(phase);
#     243             1                    ***0***     		seq10 = Descriptor_addr_seq::type_id::create("seq10", this);
#     244                                              	endfunction 
#     245                                              
#     246                                              	task run_phase(uvm_phase phase);
#     247             1                    ***0***     		phase.raise_objection(this);
#     248             1                    ***0***     	    seq10.regblock = env.regmodel;
#     249             1                    ***0***             seq10.start(env.agent.seqr);
#     250             1                    ***0***             phase.drop_objection(this);
#     251             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     252                                              	endtask
#     253                                              endclass
#     254                                              
#     255                                              
#     256                                              class Config_test extends dma_test;
#     257                                              
#     258             1                    ***0***     	`uvm_component_utils(Config_test)
#     258             2                    ***0***     
#     258             3                    ***0***     
#     259                                              
#     260                                              	Config_seq seq11;
#     261                                              
#     262                                              	function new(string name = "Config_test", uvm_component parent = null);
#     263             1                    ***0***     		super.new(name, parent);
#     264                                              	endfunction 
#     265                                              
#     266                                              	function void build_phase(uvm_phase phase);
#     267             1                    ***0***     		super.build_phase(phase);
#     268             1                    ***0***     		seq11 = Config_seq::type_id::create("seq11", this);
#     269                                              	endfunction 
#     270                                              
#     271                                              	task run_phase(uvm_phase phase);
#     272             1                    ***0***     		phase.raise_objection(this);
#     273             1                    ***0***     	    seq11.regblock = env.regmodel;
#     274             1                    ***0***             seq11.start(env.agent.seqr);
#     275             1                    ***0***             phase.drop_objection(this);
#     276             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     277                                              	endtask
#     278                                              
#     279                                              endclass
#     280                                              
#     281                                              class Write_status_test extends dma_test;
#     282                                              
#     283             1                    ***0***     	`uvm_component_utils(Write_status_test)
#     283             2                    ***0***     
#     283             3                    ***0***     
#     284                                              
#     285                                              	Write_status_seq seq12;
#     286                                              
#     287                                              	function new(string name = "Write_status_test", uvm_component parent = null);
#     288             1                    ***0***     		super.new(name, parent);
#     289                                              	endfunction 
#     290                                              
#     291                                              	function void build_phase(uvm_phase phase);
#     292             1                    ***0***     		super.build_phase(phase);
#     293             1                    ***0***     		seq12 = Write_status_seq::type_id::create("seq12", this);
#     294                                              	endfunction 
#     295                                              
#     296                                              	task run_phase(uvm_phase phase);
#     297             1                    ***0***     		phase.raise_objection(this);
#     298             1                    ***0***     	    seq12.regblock = env.regmodel;
#     299             1                    ***0***             seq12.start(env.agent.seqr);
#     300             1                    ***0***             phase.drop_objection(this);
#     301             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     302                                              	endtask
#     303                                              
#     304                                              endclass
#     305                                              
#     306                                              
#     307                                              class Reset_method_test extends dma_test;
#     308                                              
#     309             1                    ***0***     	`uvm_component_utils(Reset_method_test)
#     309             2                    ***0***     
#     309             3                    ***0***     
#     310                                              
#     311                                              	reset_method_seq seq13;
#     312                                              
#     313                                              	function new(string name = "Reset_method_test", uvm_component parent = null);
#     314             1                    ***0***     		super.new(name, parent);
#     315                                              	endfunction 
#     316                                              
#     317                                              	function void build_phase(uvm_phase phase);
#     318             1                    ***0***     		super.build_phase(phase);
#     319             1                    ***0***     		seq13 = reset_method_seq::type_id::create("seq13", this);
#     320                                              	endfunction 
#     321                                              
#     322                                              	task run_phase(uvm_phase phase);
#     323             1                    ***0***     		phase.raise_objection(this);
#     324             1                    ***0***     	    seq13.regblock = env.regmodel;
#     325             1                    ***0***             seq13.start(env.agent.seqr);
#     326             1                    ***0***             phase.drop_objection(this);
#     327             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     328                                              	endtask
#     329                                              endclass
#     330                                              
#     331                                              
#     332                                              class Backdoorwrite_frontdoorread_test extends dma_test;
#     333                                              
#     334             1                    ***0***     	`uvm_component_utils(Backdoorwrite_frontdoorread_test)
#     334             2                    ***0***     
#     334             3                    ***0***     
#     335                                              
#     336                                              	Backdoorwrite_frontdoorread_seq seq14;
#     337                                              
#     338                                              	function new(string name = "Backdoorwrite_frontdoorread_test", uvm_component parent = null);
#     339             1                    ***0***     		super.new(name, parent);
#     340                                              	endfunction 
#     341                                              
#     342                                              	function void build_phase(uvm_phase phase);
#     343             1                    ***0***     		super.build_phase(phase);
#     344             1                    ***0***     		seq14 = Backdoorwrite_frontdoorread_seq::type_id::create("seq14", this);
#     345                                              	endfunction 
#     346                                              
#     347                                              	task run_phase(uvm_phase phase);
#     348             1                    ***0***     		phase.raise_objection(this);
#     349             1                    ***0***     	    seq14.regblock = env.regmodel;
#     350             1                    ***0***             seq14.start(env.agent.seqr);
#     351             1                    ***0***             phase.drop_objection(this);
#     352             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     353                                              	endtask
#     354                                              endclass
#     355                                              
#     356                                              
#     357                                              class Error_status_test extends dma_test;
#     358                                              
#     359             1                    ***0***     	`uvm_component_utils(Error_status_test)
#     359             2                    ***0***     
#     359             3                    ***0***     
#     360                                              
#     361                                              	Error_status_seq seq15;
#     362                                              
#     363                                              	function new(string name = "Error_status_test", uvm_component parent = null);
#     364             1                    ***0***     		super.new(name, parent);
#     365                                              	endfunction 
#     366                                              
#     367                                              	function void build_phase(uvm_phase phase);
#     368             1                    ***0***     		super.build_phase(phase);
#     369             1                    ***0***     		seq15 = Error_status_seq::type_id::create("seq15", this);
#     370                                              	endfunction 
#     371                                              
#     372                                              	task run_phase(uvm_phase phase);
#     373             1                    ***0***     		phase.raise_objection(this);
#     374             1                    ***0***     	    seq15.regblock = env.regmodel;
#     375             1                    ***0***             seq15.start(env.agent.seqr);
#     376             1                    ***0***             phase.drop_objection(this);
#     377             1                    ***0***             phase.phase_done.set_drain_time(this, 20);
#     378                                              	endtask
#     379                                              endclass
#     380                                              
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         4         0         4       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/dma_test.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     19                                   ***0***     Count coming in to IF
#     19              1                    ***0***     		`uvm_info(get_type_name(), $sformatf("Inside DMA_TEST"), UVM_LOW);
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     20                                   ***0***     Count coming in to IF
#     20              1                    ***0***       		`uvm_info(get_type_name(), $sformatf("Done DMA_TEST"), UVM_LOW);	
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_test.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# =================================================================================
# === File: ../src/dma_top.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            9         0         9       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/dma_top.sv --
# 
#     1                                                `include "uvm_macros.svh"
#     2                                                 import uvm_pkg::*;
#     3                                                `include "ral_pkg.sv"
#     4                                                `include "../rtl/design.v"
#     5                                                module dma_top();
#     6                                                	bit clk, rst_n;
#     7                                                	dma_intf intf(clk, rst_n);
#     8                                                
#     9                                                dma_design dut (.clk(clk),
#     10                                               				.rst_n(rst_n),
#     11                                               				.addr(intf.addr),
#     12                                               				.wr_en(intf.wr_en),
#     13                                               				.rd_en(intf.rd_en),
#     14                                               				.wdata(intf.wdata),
#     15                                               				.rdata(intf.rdata));
#     16                                               
#     17                                               	always 
#     18              1                    ***0***     		#5 clk = ~clk;
#     18              2                    ***0***     
#     19                                               
#     20                                               	initial
#     21              1                    ***0***     		clk = 0;
#     22                                               
#     23                                               	initial
#     24                                               	begin
#     25              1                    ***0***     		uvm_config_db #(virtual dma_intf)::set(null, "*", "vif", intf); 
#     26              1                    ***0***     		uvm_config_db #(virtual dma_intf.MONITOR)::set(null, "*", "vif", intf.MONITOR); 
#     27              1                    ***0***     		rst_n = 0;
#     28              1                    ***0***     		@(posedge clk) 
#     29              1                    ***0***     		rst_n = 1; 
#     30                                               	end
#     31                                               
#     32                                               	initial
#     33                                               	begin
#     34              1                    ***0***     		run_test("Reset_method_test");
#     35                                               	end
#     36                                               
#     37                                               endmodule
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         0         0         0     100.0
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      4         0         4       0.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/dma_top.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
#           6                                  rst_n           0           0        0.00 
#           6                                    clk           0           0        0.00 
# 
# Total Node Count     =          2 
# Toggled Node Count   =          0 
# Untoggled Node Count =          2 
# 
# Toggle Coverage      =        0.0% (0 of 4 bins)
# 
# =================================================================================
# === File: ../src/ral_reg_block.sv
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                          282         0       282       0.0
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../src/ral_reg_block.sv --
# 
#     1                                                `include "uvm_macros.svh"
#     2                                                import uvm_pkg::*;
#     3                                                
#     4                                                class interrupt_reg extends uvm_reg;
#     5               1                    ***0***     	`uvm_object_utils(interrupt_reg)
#     5               2                    ***0***     
#     5               3                    ***0***     
#     5               4                    ***0***     
#     5               5                    ***0***     
#     5               6                    ***0***     
#     5               7                    ***0***     
#     5               8                    ***0***     
#     5               9                    ***0***     
#     5              10                    ***0***     
#     6                                                
#     7                                                	rand uvm_reg_field mask;
#     8                                                	rand uvm_reg_field status;
#     9                                                
#     10                                               	covergroup intr_cp;
#     11                                               	option.per_instance = 1;
#     12                                               	coverpoint mask.value[31:16]
#     13                                               	{
#     14                                               		bins lower = {[0:15000]};
#     15                                               		bins mid   = {[15001:25000]};
#     16                                               		bins high  = {[25001:32767]};
#     17                                               	}
#     18                                               
#     19                                               	coverpoint status.value[31:16]
#     20                                               	{
#     21                                               		bins lower = {[0:20000]};
#     22                                               		bins mid   = {[20001:40000]};
#     23                                               		bins high  = {[40001:65535]};
#     24                                               	}
#     25                                               	endgroup
#     26                                               
#     27                                               	function new (string name = "interrupt_reg");
#     28              1                    ***0***     		super.new(name,32,UVM_CVR_FIELD_VALS); 
#     29                                               		if(has_coverage(UVM_CVR_FIELD_VALS))
#     30              1                    ***0***     		intr_cp = new();
#     31                                               	endfunction
#     32                                               	
#     33                                               	virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     34              1                    ***0***     		intr_cp.sample();
#     35                                               	endfunction
#     36                                               	
#     37                                               	virtual function void sample_values();
#     38              1                    ***0***     		super.sample_values();
#     39              1                    ***0***     		intr_cp.sample();
#     40                                               	endfunction
#     41                                               
#     42                                               	function void build; 
#     43              1                    ***0***     		mask = uvm_reg_field::type_id::create("mask"); 
#     44              1                    ***0***     		mask.configure(.parent(this), 
#     45                                               							.size(16), 
#     46                                               							.lsb_pos(0), 
#     47                                               							.access("RO"), 
#     48                                               							.volatile(0), 
#     49                                               							.reset(16'h0), 
#     50                                               							.has_reset(1), 
#     51                                               							.is_rand(1), 
#     52                                               							.individually_accessible(1)); 
#     53                                               
#     54              1                    ***0***     		status = uvm_reg_field::type_id::create("status"); 
#     55              1                    ***0***     		status.configure( .parent(this), 
#     56                                               							.size(16), 
#     57                                               							.lsb_pos(16), 
#     58                                               							.access("RW"), 
#     59                                               							.volatile(0), 
#     60                                               							.reset(16'h0), 
#     61                                               							.has_reset(1), 
#     62                                               							.is_rand(1), 
#     63                                               							.individually_accessible(1));
#     64                                               
#     65                                               	endfunction
#     66                                               
#     67                                               endclass
#     68                                               
#     69                                               class dma_ctrl_reg extends uvm_reg;
#     70              1                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#     70              2                    ***0***     
#     70              3                    ***0***     
#     70              4                    ***0***     
#     70              5                    ***0***     
#     70              6                    ***0***     
#     70              7                    ***0***     
#     70              8                    ***0***     
#     70              9                    ***0***     
#     70             10                    ***0***     
#     71                                               
#     72                                               	rand uvm_reg_field start_dma;
#     73                                               	rand uvm_reg_field w_count;
#     74                                               	rand uvm_reg_field io_mem;
#     75                                               	
#     76                                               	covergroup dma_ctrl_cp;
#     77                                               	option.per_instance = 1;
#     78                                               	coverpoint start_dma.value[0];
#     79                                               	coverpoint w_count.value[15:1];
#     80                                               	coverpoint io_mem.value[16];
#     81                                               	endgroup
#     82                                               
#     83                                               	function new (string name = "dma_ctrl_reg");
#     84              1                    ***0***     		super.new(name,32,UVM_CVR_FIELD_VALS);
#     85                                               		if(has_coverage(UVM_CVR_FIELD_VALS))
#     86              1                    ***0***     		dma_ctrl_cp = new(); 
#     87                                               	endfunction
#     88                                               	
#     89                                               	virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     90              1                    ***0***     		dma_ctrl_cp.sample();
#     91                                               	endfunction
#     92                                               	
#     93                                               	virtual function void sample_values();
#     94              1                    ***0***     		super.sample_values();
#     95              1                    ***0***     		dma_ctrl_cp.sample();
#     96                                               	endfunction
#     97                                               
#     98                                               	function void build; 
#     99              1                    ***0***     		start_dma = uvm_reg_field::type_id::create("start_dma"); 
#     100             1                    ***0***     		start_dma.configure(.parent(this), 
#     101                                              							.size(1), 
#     102                                              							.lsb_pos(0), 
#     103                                              							.access("RW"), 
#     104                                              							.volatile(0), 
#     105                                              							.reset(1'h0), 
#     106                                              							.has_reset(1), 
#     107                                              							.is_rand(1), 
#     108                                              							.individually_accessible(1)); 
#     109                                              
#     110             1                    ***0***     		w_count = uvm_reg_field::type_id::create("w_count"); 
#     111             1                    ***0***     		w_count.configure( .parent(this), 
#     112                                              							.size(15), 
#     113                                              							.lsb_pos(1), 
#     114                                              							.access("RW"), 
#     115                                              							.volatile(0), 
#     116                                              							.reset(15'h0), 
#     117                                              							.has_reset(1), 
#     118                                              							.is_rand(1), 
#     119                                              							.individually_accessible(1));
#     120                                              
#     121             1                    ***0***     		io_mem = uvm_reg_field::type_id::create("io_mem"); 
#     122             1                    ***0***     		io_mem.configure( .parent(this), 
#     123                                              							.size(1), 
#     124                                              							.lsb_pos(16), 
#     125                                              							.access("RW"), 
#     126                                              							.volatile(0), 
#     127                                              							.reset(1'h0), 
#     128                                              							.has_reset(1), 
#     129                                              							.is_rand(1), 
#     130                                              							.individually_accessible(1));
#     131                                              
#     132                                              	endfunction
#     133                                              
#     134                                              endclass
#     135                                              
#     136                                              class dma_io_reg extends uvm_reg;
#     137             1                    ***0***     	`uvm_object_utils(dma_io_reg)
#     137             2                    ***0***     
#     137             3                    ***0***     
#     137             4                    ***0***     
#     137             5                    ***0***     
#     137             6                    ***0***     
#     137             7                    ***0***     
#     137             8                    ***0***     
#     137             9                    ***0***     
#     137            10                    ***0***     
#     138                                              
#     139                                              	rand uvm_reg_field io_reg;
#     140                                              
#     141                                              	covergroup dma_io_cp;
#     142                                              		option.per_instance = 1;
#     143                                              		coverpoint io_reg.value[31:0];
#     144                                              	endgroup
#     145                                              	
#     146                                              	function new (string name = "dma_io_reg");
#     147             1                    ***0***     		super.new(name,32,UVM_CVR_FIELD_VALS); 
#     148                                              		if(has_coverage(UVM_CVR_FIELD_VALS))
#     149             1                    ***0***     		dma_io_cp = new(); 
#     150                                              	endfunction
#     151                                              	
#     152                                              	virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     153             1                    ***0***     		dma_io_cp.sample();
#     154                                              	endfunction
#     155                                              	
#     156                                              	virtual function void sample_values();
#     157             1                    ***0***     		super.sample_values();
#     158             1                    ***0***     		dma_io_cp.sample();
#     159                                              	endfunction
#     160                                              
#     161                                              	function void build; 
#     162             1                    ***0***     		io_reg = uvm_reg_field::type_id::create("io_reg"); 
#     163             1                    ***0***     		io_reg.configure(.parent(this), 
#     164                                              							.size(32), 
#     165                                              							.lsb_pos(0), 
#     166                                              							.access("RW"), 
#     167                                              							.volatile(0), 
#     168                                              							.reset(32'h0), 
#     169                                              							.has_reset(1), 
#     170                                              							.is_rand(1), 
#     171                                              							.individually_accessible(1)); 
#     172                                              
#     173                                              	endfunction
#     174                                              
#     175                                              endclass
#     176                                              
#     177                                              class dma_mem_addr_reg extends uvm_reg;
#     178             1                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#     178             2                    ***0***     
#     178             3                    ***0***     
#     178             4                    ***0***     
#     178             5                    ***0***     
#     178             6                    ***0***     
#     178             7                    ***0***     
#     178             8                    ***0***     
#     178             9                    ***0***     
#     178            10                    ***0***     
#     179                                                rand uvm_reg_field mem_addr;
#     180                                              
#     181                                                covergroup mem_addr_cp;
#     182                                                   option.per_instance = 1;
#     183                                                   coverpoint mem_addr.value[31:0];
#     184                                                endgroup
#     185                                              
#     186                                                function new(string name = "dma_mem_addr_reg");
#     187             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS); 
#     188                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     189             1                    ***0***     	mem_addr_cp = new(); 
#     190                                                endfunction
#     191                                              
#     192                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     193             1                    ***0***     	mem_addr_cp.sample();
#     194                                                endfunction
#     195                                              	
#     196                                                virtual function void sample_values();
#     197             1                    ***0***     	super.sample_values();
#     198             1                    ***0***     	mem_addr_cp.sample();
#     199                                                endfunction
#     200                                              
#     201                                                virtual function void build();
#     202             1                    ***0***         mem_addr = uvm_reg_field::type_id::create("mem_addr");
#     203             1                    ***0***         mem_addr.configure(this, 32, 0, "RW", 0, 32'h0, 1, 1, 1);
#     204                                                endfunction
#     205                                              endclass
#     206                                              
#     207                                              
#     208                                              class dma_extra_info_reg extends uvm_reg;
#     209             1                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#     209             2                    ***0***     
#     209             3                    ***0***     
#     209             4                    ***0***     
#     209             5                    ***0***     
#     209             6                    ***0***     
#     209             7                    ***0***     
#     209             8                    ***0***     
#     209             9                    ***0***     
#     209            10                    ***0***     
#     210                                                rand uvm_reg_field extra_info;
#     211                                              	
#     212                                                covergroup dma_extra_info_cp;
#     213                                                   option.per_instance = 1;
#     214                                                   coverpoint extra_info.value[31:0];
#     215                                                endgroup
#     216                                              
#     217                                                function new(string name = "dma_extra_info_reg");
#     218             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS); 
#     219                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     220             1                    ***0***     	dma_extra_info_cp = new(); 
#     221                                                endfunction
#     222                                              
#     223                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     224             1                    ***0***     	dma_extra_info_cp.sample();
#     225                                                endfunction
#     226                                              	
#     227                                                virtual function void sample_values();
#     228             1                    ***0***     	super.sample_values();
#     229             1                    ***0***     	dma_extra_info_cp.sample();
#     230                                                endfunction
#     231                                              
#     232                                                virtual function void build();
#     233             1                    ***0***         extra_info = uvm_reg_field::type_id::create("extra_info");
#     234             1                    ***0***         extra_info.configure(this, 32, 0, "RW", 0, 32'h0, 1, 1, 1);
#     235                                                endfunction
#     236                                              endclass
#     237                                              
#     238                                              
#     239                                              class dma_status_reg extends uvm_reg;
#     240             1                    ***0***       `uvm_object_utils(dma_status_reg)
#     240             2                    ***0***     
#     240             3                    ***0***     
#     240             4                    ***0***     
#     240             5                    ***0***     
#     240             6                    ***0***     
#     240             7                    ***0***     
#     240             8                    ***0***     
#     240             9                    ***0***     
#     240            10                    ***0***     
#     241                                                rand uvm_reg_field busy, done, error, paused, current_state, fifo_level;
#     242                                                
#     243                                                covergroup dma_status_cp;
#     244                                                   option.per_instance = 1;
#     245                                                   coverpoint busy.value[0];
#     246                                                   coverpoint done.value[1];
#     247                                                   coverpoint error.value[2];
#     248                                                   coverpoint paused.value[3];
#     249                                                   coverpoint current_state.value[7:4];
#     250                                                   coverpoint fifo_level.value[15:8];
#     251                                                endgroup
#     252                                              
#     253                                              
#     254                                                function new(string name = "dma_status_reg");
#     255             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS); 
#     256                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     257             1                    ***0***     	dma_status_cp = new(); 
#     258                                                endfunction
#     259                                              
#     260                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     261             1                    ***0***     	dma_status_cp.sample();
#     262                                                endfunction
#     263                                              	
#     264                                                virtual function void sample_values();
#     265             1                    ***0***     	super.sample_values();
#     266             1                    ***0***     	dma_status_cp.sample();
#     267                                                endfunction
#     268                                              
#     269                                                virtual function void build();
#     270             1                    ***0***         busy          = uvm_reg_field::type_id::create("busy");
#     271             1                    ***0***         done          = uvm_reg_field::type_id::create("done");
#     272             1                    ***0***         error         = uvm_reg_field::type_id::create("error");
#     273             1                    ***0***         paused        = uvm_reg_field::type_id::create("paused");
#     274             1                    ***0***         current_state = uvm_reg_field::type_id::create("current_state");
#     275             1                    ***0***         fifo_level    = uvm_reg_field::type_id::create("fifo_level");
#     276                                              
#     277             1                    ***0***         busy.configure(this, 1, 0, "RO", 1, 0, 1, 0, 1);
#     278             1                    ***0***         done.configure(this, 1, 1, "RO", 1, 0, 1, 0, 1);
#     279             1                    ***0***         error.configure(this, 1, 2, "RO", 1, 0, 1, 0, 1);
#     280             1                    ***0***         paused.configure(this, 1, 3, "RO", 1, 0, 1, 0, 1);
#     281             1                    ***0***         current_state.configure(this, 4, 4, "RO", 1, 0, 1, 0, 1);
#     282             1                    ***0***         fifo_level.configure(this, 8, 8, "RO", 1, 0, 1, 0, 1);
#     283                                                endfunction
#     284                                              endclass
#     285                                              
#     286                                              class dma_transfer_count_reg extends uvm_reg;
#     287             1                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#     287             2                    ***0***     
#     287             3                    ***0***     
#     287             4                    ***0***     
#     287             5                    ***0***     
#     287             6                    ***0***     
#     287             7                    ***0***     
#     287             8                    ***0***     
#     287             9                    ***0***     
#     287            10                    ***0***     
#     288                                                rand uvm_reg_field transfer_count;
#     289                                              
#     290                                                covergroup dma_transfer_count_cp;
#     291                                                   option.per_instance = 1;
#     292                                                   coverpoint transfer_count.value[31:0];
#     293                                                endgroup
#     294                                              
#     295                                                function new(string name = "dma_transfer_count_reg");
#     296             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS);
#     297                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     298             1                    ***0***     	dma_transfer_count_cp = new(); 
#     299                                                endfunction
#     300                                              
#     301                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     302             1                    ***0***     	dma_transfer_count_cp.sample();
#     303                                                endfunction
#     304                                              	
#     305                                                virtual function void sample_values();
#     306             1                    ***0***     	super.sample_values();
#     307             1                    ***0***     	dma_transfer_count_cp.sample();
#     308                                                endfunction
#     309                                              
#     310                                                virtual function void build();
#     311             1                    ***0***         transfer_count = uvm_reg_field::type_id::create("transfer_count");
#     312             1                    ***0***         transfer_count.configure(this, 32, 0, "RO", 1, 32'h0, 1, 0, 1);
#     313                                                endfunction
#     314                                              endclass
#     315                                              
#     316                                              class dma_desc_addr_reg extends uvm_reg;
#     317             1                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#     317             2                    ***0***     
#     317             3                    ***0***     
#     317             4                    ***0***     
#     317             5                    ***0***     
#     317             6                    ***0***     
#     317             7                    ***0***     
#     317             8                    ***0***     
#     317             9                    ***0***     
#     317            10                    ***0***     
#     318                                                rand uvm_reg_field descriptor_addr;
#     319                                              
#     320                                                covergroup dma_desc_addr_cp;
#     321                                                   option.per_instance = 1;
#     322                                                   coverpoint descriptor_addr.value[31:0];
#     323                                                endgroup
#     324                                              
#     325                                                function new(string name = "dma_desc_addr_reg");
#     326             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS);
#     327                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     328             1                    ***0***     	dma_desc_addr_cp = new(); 
#     329                                                endfunction
#     330                                              
#     331                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     332             1                    ***0***     	dma_desc_addr_cp.sample();
#     333                                                endfunction
#     334                                              	
#     335                                                virtual function void sample_values();
#     336             1                    ***0***     	super.sample_values();
#     337             1                    ***0***     	dma_desc_addr_cp.sample();
#     338                                                endfunction
#     339                                              
#     340                                                virtual function void build();
#     341             1                    ***0***         descriptor_addr = uvm_reg_field::type_id::create("descriptor_addr");
#     342             1                    ***0***         descriptor_addr.configure(this, 32, 0, "RW", 0, 32'h0, 1, 1, 1);
#     343                                                endfunction
#     344                                              endclass
#     345                                              
#     346                                              class dma_error_status_reg extends uvm_reg;
#     347             1                    ***0***       `uvm_object_utils(dma_error_status_reg)
#     347             2                    ***0***     
#     347             3                    ***0***     
#     347             4                    ***0***     
#     347             5                    ***0***     
#     347             6                    ***0***     
#     347             7                    ***0***     
#     347             8                    ***0***     
#     347             9                    ***0***     
#     347            10                    ***0***     
#     348                                                rand uvm_reg_field bus_error, timeout_error, alignment_error, overflow_error, underflow_error, error_code, error_addr_offset;
#     349                                              
#     350                                                covergroup dma_error_status_cp;
#     351                                                   option.per_instance = 1;
#     352                                                   coverpoint bus_error.value[0];
#     353                                                   coverpoint timeout_error.value[1];
#     354                                                   coverpoint alignment_error.value[2];
#     355                                                   coverpoint overflow_error.value[3];
#     356                                                   coverpoint underflow_error.value[4];
#     357                                                   coverpoint error_code.value[15:8];
#     358                                                   coverpoint error_addr_offset.value[31:16];
#     359                                                endgroup
#     360                                              
#     361                                                function new(string name = "dma_error_status_reg");
#     362             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS);
#     363                                              	if(has_coverage(UVM_CVR_FIELD_VALS))
#     364             1                    ***0***     	dma_error_status_cp = new(); 
#     365                                                endfunction
#     366                                              
#     367                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     368             1                    ***0***     	dma_error_status_cp.sample();
#     369                                                endfunction
#     370                                              	
#     371                                                virtual function void sample_values();
#     372             1                    ***0***     	super.sample_values();
#     373             1                    ***0***     	dma_error_status_cp.sample();
#     374                                                endfunction
#     375                                              
#     376                                                virtual function void build();
#     377             1                    ***0***         bus_error         = uvm_reg_field::type_id::create("bus_error");
#     378             1                    ***0***         timeout_error     = uvm_reg_field::type_id::create("timeout_error");
#     379             1                    ***0***         alignment_error   = uvm_reg_field::type_id::create("alignment_error");
#     380             1                    ***0***         overflow_error    = uvm_reg_field::type_id::create("overflow_error");
#     381             1                    ***0***         underflow_error   = uvm_reg_field::type_id::create("underflow_error");
#     382             1                    ***0***         error_code        = uvm_reg_field::type_id::create("error_code");
#     383             1                    ***0***         error_addr_offset = uvm_reg_field::type_id::create("error_addr_offset");
#     384                                              
#     385             1                    ***0***         bus_error.configure(this, 1, 0, "W1C", 0, 0, 1, 1, 1);
#     386             1                    ***0***         timeout_error.configure(this, 1, 1, "W1C", 0, 0, 1, 1, 1);
#     387             1                    ***0***         alignment_error.configure(this, 1, 2, "W1C", 0, 0, 1, 1, 1);
#     388             1                    ***0***         overflow_error.configure(this, 1, 3, "W1C", 0, 0, 1, 1, 1);
#     389             1                    ***0***         underflow_error.configure(this, 1, 4, "W1C", 0, 0, 1, 1, 1);
#     390             1                    ***0***         error_code.configure(this, 8, 8, "RO", 1, 0, 1, 0, 1);
#     391             1                    ***0***         error_addr_offset.configure(this, 16, 16, "RO", 1, 0, 1, 0, 1);
#     392                                                endfunction
#     393                                              endclass
#     394                                              
#     395                                              class dma_config_reg extends uvm_reg;
#     396             1                    ***0***       `uvm_object_utils(dma_config_reg)
#     396             2                    ***0***     
#     396             3                    ***0***     
#     396             4                    ***0***     
#     396             5                    ***0***     
#     396             6                    ***0***     
#     396             7                    ***0***     
#     396             8                    ***0***     
#     396             9                    ***0***     
#     396            10                    ***0***     
#     397                                                rand uvm_reg_field priority_lvl, auto_restart, interrupt_enable, burst_size, data_width, descriptor_mode;
#     398                                               
#     399                                                covergroup dma_config_cp;
#     400                                                   option.per_instance = 1;
#     401                                                   coverpoint priority_lvl.value[1:0];
#     402                                                   coverpoint auto_restart.value[2];
#     403                                                   coverpoint interrupt_enable.value[3];
#     404                                                   coverpoint burst_size.value[5:4];
#     405                                                   coverpoint data_width.value[7:6];
#     406                                                   coverpoint descriptor_mode.value[8];
#     407                                                endgroup
#     408                                              
#     409                                                function new(string name = "dma_config_reg");
#     410             1                    ***0***         super.new(name, 32, UVM_CVR_FIELD_VALS);
#     411             1                    ***0***     	dma_config_cp = new(); 
#     412                                                endfunction
#     413                                              
#     414                                                virtual function void sample(uvm_reg_data_t data,uvm_reg_data_t byte_en,bit is_read,uvm_reg_map map);
#     415             1                    ***0***     	dma_config_cp.sample();
#     416                                                endfunction
#     417                                              	
#     418                                                virtual function void sample_values();
#     419             1                    ***0***     	super.sample_values();
#     420             1                    ***0***     	dma_config_cp.sample();
#     421                                                endfunction
#     422                                              
#     423                                                virtual function void build();
#     424             1                    ***0***         priority_lvl     = uvm_reg_field::type_id::create("priority_lvl");
#     425             1                    ***0***         auto_restart     = uvm_reg_field::type_id::create("auto_restart");
#     426             1                    ***0***         interrupt_enable = uvm_reg_field::type_id::create("interrupt_enable");
#     427             1                    ***0***         burst_size       = uvm_reg_field::type_id::create("burst_size");
#     428             1                    ***0***         data_width       = uvm_reg_field::type_id::create("data_width");
#     429             1                    ***0***         descriptor_mode  = uvm_reg_field::type_id::create("descriptor_mode");
#     430                                              
#     431             1                    ***0***         priority_lvl.configure(this, 2, 0, "RW", 0, 2'h0, 1, 1, 1);
#     432             1                    ***0***         auto_restart.configure(this, 1, 2, "RW", 0, 1'h0, 1, 1, 1);
#     433             1                    ***0***         interrupt_enable.configure(this, 1, 3, "RW", 0, 1'h0, 1, 1, 1);
#     434             1                    ***0***         burst_size.configure(this, 2, 4, "RW", 0, 2'h0, 1, 1, 1);
#     435             1                    ***0***         data_width.configure(this, 2, 6, "RW", 0, 2'h0, 1, 1, 1);
#     436             1                    ***0***         descriptor_mode.configure(this, 1, 8, "RW", 0, 1'h0, 1, 1, 1);
#     437                                                endfunction
#     438                                              endclass
#     439                                              
#     440                                              
#     441                                              //reg block
#     442                                              
#     443                                              class dma_reg_block extends uvm_reg_block;
#     444             1                    ***0***     	`uvm_object_utils(dma_reg_block)
#     444             2                    ***0***     
#     444             3                    ***0***     
#     444             4                    ***0***     
#     444             5                    ***0***     
#     444             6                    ***0***     
#     444             7                    ***0***     
#     444             8                    ***0***     
#     444             9                    ***0***     
#     444            10                    ***0***     
#     445                                              	rand interrupt_reg reg_inst; 
#     446                                              	rand dma_io_reg io_reg_inst;
#     447                                              	rand dma_ctrl_reg           ctrl_reg_inst;
#     448                                                	rand dma_mem_addr_reg       mem_addr_reg_inst;
#     449                                                	rand dma_extra_info_reg     extra_info_reg_inst;
#     450                                                	rand dma_status_reg         status_reg_inst;
#     451                                                	rand dma_transfer_count_reg transfer_count_reg_inst;
#     452                                                	rand dma_desc_addr_reg      desc_addr_reg_inst;
#     453                                                	rand dma_error_status_reg   error_status_reg_inst;
#     454                                                	rand dma_config_reg         config_reg_inst;
#     455                                              
#     456                                              	function new (string name = "dma_reg_block");
#     457             1                    ***0***     		super.new(name, build_coverage(UVM_NO_COVERAGE));
#     458                                              	endfunction
#     459                                              
#     460                                              	function void build;
#     461             1                    ***0***     	uvm_reg::include_coverage("*", UVM_CVR_ALL);
#     462                                              
#     463             1                    ***0***     		add_hdl_path("dma_top.dut","RTL");
#     464             1                    ***0***     		reg_inst = interrupt_reg::type_id::create("reg_inst");
#     465             1                    ***0***     		reg_inst.build();
#     466             1                    ***0***     		reg_inst.configure(this);
#     467             1                    ***0***     		reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     468                                              	
#     469             1                    ***0***     		ctrl_reg_inst = dma_ctrl_reg::type_id::create("ctrl_reg_inst");
#     470             1                    ***0***         		ctrl_reg_inst.build();
#     471             1                    ***0***         		ctrl_reg_inst.configure(this);
#     472             1                    ***0***     		ctrl_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     473                                              	
#     474             1                    ***0***     		io_reg_inst = dma_io_reg::type_id::create("io_reg_inst");
#     475             1                    ***0***         	io_reg_inst.build();
#     476             1                    ***0***         	io_reg_inst.configure(this);
#     477             1                    ***0***     	io_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     478                                              
#     479             1                    ***0***         	mem_addr_reg_inst = dma_mem_addr_reg::type_id::create("mem_addr_reg_inst");
#     480             1                    ***0***         	mem_addr_reg_inst.build();
#     481             1                    ***0***         	mem_addr_reg_inst.configure(this);
#     482             1                    ***0***     	mem_addr_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     483                                              
#     484             1                    ***0***         	extra_info_reg_inst = dma_extra_info_reg::type_id::create("extra_info_reg_inst");
#     485             1                    ***0***        		extra_info_reg_inst.build();
#     486             1                    ***0***         	extra_info_reg_inst.configure(this);
#     487             1                    ***0***     	extra_info_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     488             1                    ***0***         	extra_info_reg_inst.add_hdl_path_slice("extra_info",0,32);
#     489                                              
#     490                                              
#     491             1                    ***0***         	status_reg_inst = dma_status_reg::type_id::create("status_reg_inst");
#     492             1                    ***0***         	status_reg_inst.build();
#     493             1                    ***0***         	status_reg_inst.configure(this);
#     494             1                    ***0***     	status_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     495                                              
#     496             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_busy",0,1);
#     497             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_done",1,1);
#     498             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_error",2,1);
#     499             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_paused",3,1);
#     500             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_current_state",4,4);
#     501             1                    ***0***         	status_reg_inst.add_hdl_path_slice("status_fifo_level",8,8);
#     502                                              
#     503             1                    ***0***         	transfer_count_reg_inst = dma_transfer_count_reg::type_id::create("transfer_count_reg_inst");
#     504             1                    ***0***         	transfer_count_reg_inst.build();
#     505             1                    ***0***         	transfer_count_reg_inst.configure(this);
#     506             1                    ***0***     	transfer_count_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     507             1                    ***0***         	transfer_count_reg_inst.add_hdl_path_slice("transfer_count",0,32);
#     508                                                  	
#     509             1                    ***0***     		desc_addr_reg_inst = dma_desc_addr_reg::type_id::create("desc_addr_reg_inst");
#     510             1                    ***0***         	desc_addr_reg_inst.build();
#     511             1                    ***0***         	desc_addr_reg_inst.configure(this);
#     512             1                    ***0***     	desc_addr_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     513                                              
#     514             1                    ***0***         	error_status_reg_inst = dma_error_status_reg::type_id::create("error_status_reg_inst");
#     515             1                    ***0***         	error_status_reg_inst.build();
#     516             1                    ***0***         	error_status_reg_inst.configure(this);
#     517             1                    ***0***     	error_status_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     518                                              
#     519             1                    ***0***         	config_reg_inst = dma_config_reg::type_id::create("config_reg_inst");
#     520             1                    ***0***         	config_reg_inst.build();
#     521             1                    ***0***         	config_reg_inst.configure(this);
#     522             1                    ***0***     	config_reg_inst.set_coverage(UVM_CVR_FIELD_VALS);
#     523                                              
#     524             1                    ***0***     	default_map = create_map("default_map", 'h0, 4, UVM_LITTLE_ENDIAN);
#     525             1                    ***0***     	default_map.add_reg(reg_inst , 'h400, "RW"); 
#     526             1                    ***0***     	default_map.add_reg(ctrl_reg_inst,           'h404, "RW");
#     527             1                    ***0***     	default_map.add_reg(io_reg_inst,             'h408, "RW");
#     528             1                    ***0***         	default_map.add_reg(mem_addr_reg_inst,       'h40C, "RW");
#     529             1                    ***0***         	default_map.add_reg(extra_info_reg_inst,     'h410, "RW");
#     530             1                    ***0***         	default_map.add_reg(status_reg_inst,         'h414, "RO");
#     531             1                    ***0***         	default_map.add_reg(transfer_count_reg_inst, 'h418, "RO");
#     532             1                    ***0***         	default_map.add_reg(desc_addr_reg_inst,      'h41C, "RW");
#     533             1                    ***0***         	default_map.add_reg(error_status_reg_inst,   'h420, "RW");
#     534             1                    ***0***         	default_map.add_reg(config_reg_inst,         'h424, "RW");	 
#     535                                              	
#     536             1                    ***0***     	default_map.set_auto_predict(0);
#     537                                              	
#     538             1                    ***0***     	lock_model();
#     539                                              
#     540                                              	endfunction
#     541                                              endclass
#     542                                              
#     543                                              
#     544                                              module tb;
#     545                                                dma_reg_block t1;
#     546                                                initial begin
#     547                                                  t1 = new("dma_reg_block");
#     548                                                  t1.build();
#     549                                                end
#     550                                              endmodule
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                       128         0       128       0.0
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../src/ral_reg_block.sv --
# 
# ------------------------------------IF Branch------------------------------------
#     5                                    ***0***     Count coming in to IF
#     5               1                    ***0***     	`uvm_object_utils(interrupt_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     5                                    ***0***     Count coming in to IF
#     5               2                    ***0***     	`uvm_object_utils(interrupt_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     5                                    ***0***     Count coming in to IF
#     5               3                    ***0***     	`uvm_object_utils(interrupt_reg)
#     5               4                    ***0***     	`uvm_object_utils(interrupt_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     5                                    ***0***     Count coming in to IF
#     5               5                    ***0***     	`uvm_object_utils(interrupt_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     5                                    ***0***     Count coming in to IF
#     5               6                    ***0***     	`uvm_object_utils(interrupt_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     29                                   ***0***     Count coming in to IF
#     29              1                    ***0***     		if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                   ***0***     Count coming in to IF
#     70              1                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                   ***0***     Count coming in to IF
#     70              2                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                   ***0***     Count coming in to IF
#     70              3                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#     70              4                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                   ***0***     Count coming in to IF
#     70              5                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                   ***0***     Count coming in to IF
#     70              6                    ***0***     	`uvm_object_utils(dma_ctrl_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     85                                   ***0***     Count coming in to IF
#     85              1                    ***0***     		if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     137                                  ***0***     Count coming in to IF
#     137             1                    ***0***     	`uvm_object_utils(dma_io_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     137                                  ***0***     Count coming in to IF
#     137             2                    ***0***     	`uvm_object_utils(dma_io_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     137                                  ***0***     Count coming in to IF
#     137             3                    ***0***     	`uvm_object_utils(dma_io_reg)
#     137             4                    ***0***     	`uvm_object_utils(dma_io_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     137                                  ***0***     Count coming in to IF
#     137             5                    ***0***     	`uvm_object_utils(dma_io_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     137                                  ***0***     Count coming in to IF
#     137             6                    ***0***     	`uvm_object_utils(dma_io_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     148                                  ***0***     Count coming in to IF
#     148             1                    ***0***     		if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             1                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             2                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             3                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#     178             4                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             5                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                  ***0***     Count coming in to IF
#     178             6                    ***0***       `uvm_object_utils(dma_mem_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     188                                  ***0***     Count coming in to IF
#     188             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                  ***0***     Count coming in to IF
#     209             1                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                  ***0***     Count coming in to IF
#     209             2                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                  ***0***     Count coming in to IF
#     209             3                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#     209             4                    ***0***       `uvm_object_utils(dma_extra_info_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                  ***0***     Count coming in to IF
#     209             5                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                  ***0***     Count coming in to IF
#     209             6                    ***0***       `uvm_object_utils(dma_extra_info_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     219                                  ***0***     Count coming in to IF
#     219             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     240                                  ***0***     Count coming in to IF
#     240             1                    ***0***       `uvm_object_utils(dma_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     240                                  ***0***     Count coming in to IF
#     240             2                    ***0***       `uvm_object_utils(dma_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     240                                  ***0***     Count coming in to IF
#     240             3                    ***0***       `uvm_object_utils(dma_status_reg)
#     240             4                    ***0***       `uvm_object_utils(dma_status_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     240                                  ***0***     Count coming in to IF
#     240             5                    ***0***       `uvm_object_utils(dma_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     240                                  ***0***     Count coming in to IF
#     240             6                    ***0***       `uvm_object_utils(dma_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     256                                  ***0***     Count coming in to IF
#     256             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     287                                  ***0***     Count coming in to IF
#     287             1                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     287                                  ***0***     Count coming in to IF
#     287             2                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     287                                  ***0***     Count coming in to IF
#     287             3                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#     287             4                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     287                                  ***0***     Count coming in to IF
#     287             5                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     287                                  ***0***     Count coming in to IF
#     287             6                    ***0***       `uvm_object_utils(dma_transfer_count_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     297                                  ***0***     Count coming in to IF
#     297             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     317                                  ***0***     Count coming in to IF
#     317             1                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     317                                  ***0***     Count coming in to IF
#     317             2                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     317                                  ***0***     Count coming in to IF
#     317             3                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#     317             4                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     317                                  ***0***     Count coming in to IF
#     317             5                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     317                                  ***0***     Count coming in to IF
#     317             6                    ***0***       `uvm_object_utils(dma_desc_addr_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     327                                  ***0***     Count coming in to IF
#     327             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     347                                  ***0***     Count coming in to IF
#     347             1                    ***0***       `uvm_object_utils(dma_error_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     347                                  ***0***     Count coming in to IF
#     347             2                    ***0***       `uvm_object_utils(dma_error_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     347                                  ***0***     Count coming in to IF
#     347             3                    ***0***       `uvm_object_utils(dma_error_status_reg)
#     347             4                    ***0***       `uvm_object_utils(dma_error_status_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     347                                  ***0***     Count coming in to IF
#     347             5                    ***0***       `uvm_object_utils(dma_error_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     347                                  ***0***     Count coming in to IF
#     347             6                    ***0***       `uvm_object_utils(dma_error_status_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     363                                  ***0***     Count coming in to IF
#     363             1                    ***0***     	if(has_coverage(UVM_CVR_FIELD_VALS))
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     396                                  ***0***     Count coming in to IF
#     396             1                    ***0***       `uvm_object_utils(dma_config_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     396                                  ***0***     Count coming in to IF
#     396             2                    ***0***       `uvm_object_utils(dma_config_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     396                                  ***0***     Count coming in to IF
#     396             3                    ***0***       `uvm_object_utils(dma_config_reg)
#     396             4                    ***0***       `uvm_object_utils(dma_config_reg)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     396                                  ***0***     Count coming in to IF
#     396             5                    ***0***       `uvm_object_utils(dma_config_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     396                                  ***0***     Count coming in to IF
#     396             6                    ***0***       `uvm_object_utils(dma_config_reg)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     444                                  ***0***     Count coming in to IF
#     444             1                    ***0***     	`uvm_object_utils(dma_reg_block)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     444                                  ***0***     Count coming in to IF
#     444             2                    ***0***     	`uvm_object_utils(dma_reg_block)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     444                                  ***0***     Count coming in to IF
#     444             3                    ***0***     	`uvm_object_utils(dma_reg_block)
#     444             4                    ***0***     	`uvm_object_utils(dma_reg_block)
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     444                                  ***0***     Count coming in to IF
#     444             5                    ***0***     	`uvm_object_utils(dma_reg_block)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# ------------------------------------IF Branch------------------------------------
#     444                                  ***0***     Count coming in to IF
#     444             6                    ***0***     	`uvm_object_utils(dma_reg_block)
#                                          ***0***     All False Count
# Branch totals: 0 hits of 2 branches = 0.0%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              0         0         0     100.0
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             0         0         0     100.0
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       100.0
#         States                       0         0         0     100.0
#         Transitions                  0         0         0     100.0
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      0         0         0     100.0
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../src/ral_reg_block.sv --
# 
#        Line                                   Node      1H->0L      0L->1H  "Coverage"
# --------------------------------------------------------------------------------------
# 
# Total Node Count     =          0 
# Toggled Node Count   =          0 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =      100.0% (0 of 0 bins)
# 
# 
# Total Coverage By File (code coverage only, filtered view): 0.0%
# 
# 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test Mem_addr_test...
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO ../src/dma_sequence.sv(133) @ 0: uvm_test_top.env.agent.seqr@@seq6 [Mem_addr_seq] Data to be written is = c1c1a5a5 
# UVM_INFO ../src/dma_sequence.sv(138) @ 95: uvm_test_top.env.agent.seqr@@seq6 [Mem_addr_seq] value read from the dut is  = c1c1a5a5 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 115: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Mem_addr_seq]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 115 ns  Iteration: 53  Instance: /dma_top
# Saving coverage database on exit...
# End time: 14:47:25 on Feb 05,2026, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
