

================================================================
== Vivado HLS Report for 'app_to_raw'
================================================================
* Date:           Wed Aug 12 00:42:12 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        raw_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.11|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      28|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      72|
|Register             |        -|      -|      166|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      166|     100|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_94                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |storemerge1_fu_151_p3             |  select  |      0|  0|   4|           1|           2|
    |storemerge_fu_137_p3              |  select  |      0|  0|   4|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          12|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |app_packet_in_data_V  |   9|          2|   64|        128|
    |from_app_V_blk_n      |   9|          2|    1|          2|
    |state_V               |  15|          3|    3|          9|
    |to_raw_V_blk_n        |   9|          2|    1|          2|
    |to_raw_V_din          |  21|          4|   73|        292|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  72|         15|  143|        435|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |app_packet_in_data_V         |  64|   0|   64|          0|
    |app_packet_in_keep_V         |   8|   0|    8|          0|
    |app_packet_in_last_V         |   1|   0|    1|          0|
    |state_V                      |   3|   0|    3|          0|
    |state_V_load_reg_227         |   3|   0|    3|          0|
    |tmp_3_reg_236                |   1|   0|    1|          0|
    |tmp_data_V_1_reg_240         |  64|   0|   64|          0|
    |tmp_dest_V_load_new_reg_259  |   8|   0|    8|          0|
    |tmp_last_V_1_reg_245         |   1|   0|    1|          0|
    |tmp_last_V_reg_231           |   1|   0|    1|          0|
    |tmp_reg_255                  |   1|   0|    1|          0|
    |tmp_tkeep_V_1_reg_250        |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 166|   0|  166|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|from_app_V_dout     |  in |   89|   ap_fifo  |  from_app_V  |    pointer   |
|from_app_V_empty_n  |  in |    1|   ap_fifo  |  from_app_V  |    pointer   |
|from_app_V_read     | out |    1|   ap_fifo  |  from_app_V  |    pointer   |
|to_raw_V_din        | out |   73|   ap_fifo  |   to_raw_V   |    pointer   |
|to_raw_V_full_n     |  in |    1|   ap_fifo  |   to_raw_V   |    pointer   |
|to_raw_V_write      | out |    1|   ap_fifo  |   to_raw_V   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.11ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_V_load = load i3* @state_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:101]
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_last_V = load i1* @app_packet_in_last_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:122]
ST_1 : Operation 5 [1/1] (0.90ns)   --->   "switch i3 %state_V_load, label %._crit_edge137 [
    i3 2, label %0
    i3 3, label %2
    i3 -4, label %3
  ]" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:101]
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i89P(i89* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_341 = call i89 @_ssdm_op_Read.ap_fifo.volatile.i89P(i89* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = trunc i89 %tmp_341 to i64" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "store i64 %tmp_data_V_1, i64* @app_packet_in_data_V, align 8" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %tmp_341, i32 72)" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 11 [1/1] (0.83ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_in_last_V, align 1" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_1 = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp_341, i32 81, i32 88)" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "store i8 %tmp_tkeep_V_1, i8* @app_packet_in_keep_V, align 1" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:131]
ST_1 : Operation 14 [1/1] (0.19ns)   --->   "%storemerge = select i1 %tmp_last_V_1, i3 2, i3 -4" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:139]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.91ns)   --->   "store i3 %storemerge, i3* @state_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:140]
ST_1 : Operation 16 [1/1] (0.19ns)   --->   "%storemerge1 = select i1 %tmp_last_V, i3 2, i3 -4" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:124]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.91ns)   --->   "store i3 %storemerge1, i3* @state_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:125]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i89P(i89* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp20 = call i89 @_ssdm_op_Read.ap_fifo.volatile.i89P(i89* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i89 %tmp20 to i64" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 21 [1/1] (0.83ns)   --->   "store i64 %tmp_5, i64* @app_packet_in_data_V, align 8" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_dest_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp20, i32 64, i32 71)" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %tmp20, i32 72)" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 24 [1/1] (0.83ns)   --->   "store i1 %tmp_6, i1* @app_packet_in_last_V, align 1" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_keep_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp20, i32 81, i32 88)" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 26 [1/1] (0.83ns)   --->   "store i8 %tmp_keep_V_load_new, i8* @app_packet_in_keep_V, align 1" [/home/user/galapagos/middleware/include/galapagos_packet.h:38->/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:105]
ST_1 : Operation 27 [1/1] (0.91ns)   --->   "store i3 3, i3* @state_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:114]

 <State 2> : 0.00ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_raw_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i89* %from_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i89* %from_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_raw_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:91]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %4, label %._crit_edge139" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:130]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_413 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:138]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_413)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:138]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge139" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:143]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge137" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:144]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_tkeep_V = load i8* @app_packet_in_keep_V, align 1" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:120]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V = load i64* @app_packet_in_data_V, align 8" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:121]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:123]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_2)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge137" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:128]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge138" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:104]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i73 @_ssdm_op_BitConcatenate.i73.i17.i8.i48(i17 -512, i8 %tmp_dest_V_load_new, i48 0)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:113]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_1)" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:113]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge138" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:115]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge137" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:116]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:149]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ from_app_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_raw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_last_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_V_load        (load          ) [ 011]
tmp_last_V          (load          ) [ 011]
StgValue_5          (switch        ) [ 000]
tmp_3               (nbreadreq     ) [ 011]
tmp_341             (read          ) [ 000]
tmp_data_V_1        (trunc         ) [ 011]
StgValue_9          (store         ) [ 000]
tmp_last_V_1        (bitselect     ) [ 011]
StgValue_11         (store         ) [ 000]
tmp_tkeep_V_1       (partselect    ) [ 011]
StgValue_13         (store         ) [ 000]
storemerge          (select        ) [ 000]
StgValue_15         (store         ) [ 000]
storemerge1         (select        ) [ 000]
StgValue_17         (store         ) [ 000]
tmp                 (nbreadreq     ) [ 011]
tmp20               (read          ) [ 000]
tmp_5               (trunc         ) [ 000]
StgValue_21         (store         ) [ 000]
tmp_dest_V_load_new (partselect    ) [ 011]
tmp_6               (bitselect     ) [ 000]
StgValue_24         (store         ) [ 000]
tmp_keep_V_load_new (partselect    ) [ 000]
StgValue_26         (store         ) [ 000]
StgValue_27         (store         ) [ 000]
StgValue_28         (specifcore    ) [ 000]
StgValue_29         (specifcore    ) [ 000]
StgValue_30         (specinterface ) [ 000]
StgValue_31         (specinterface ) [ 000]
StgValue_32         (specpipeline  ) [ 000]
StgValue_33         (br            ) [ 000]
tmp_413             (bitconcatenate) [ 000]
StgValue_35         (write         ) [ 000]
StgValue_36         (br            ) [ 000]
StgValue_37         (br            ) [ 000]
tmp_tkeep_V         (load          ) [ 000]
tmp_data_V          (load          ) [ 000]
tmp_2               (bitconcatenate) [ 000]
StgValue_41         (write         ) [ 000]
StgValue_42         (br            ) [ 000]
StgValue_43         (br            ) [ 000]
tmp_1               (bitconcatenate) [ 000]
StgValue_45         (write         ) [ 000]
StgValue_46         (br            ) [ 000]
StgValue_47         (br            ) [ 000]
StgValue_48         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="from_app_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_app_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="to_raw_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_raw_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="app_packet_in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="app_packet_in_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="app_packet_in_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i89P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i89P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i89.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i89.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i8.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i73P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i17.i8.i48"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="89" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/1 tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="89" slack="0"/>
<pin id="78" dir="0" index="1" bw="89" slack="0"/>
<pin id="79" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_341/1 tmp20/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="73" slack="0"/>
<pin id="85" dir="0" index="2" bw="73" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/2 StgValue_41/2 StgValue_45/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="89" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_1/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 StgValue_24/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="89" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="0" index="3" bw="8" slack="0"/>
<pin id="108" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_tkeep_V_1/1 tmp_keep_V_load_new/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_26/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="state_V_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_last_V_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_data_V_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="89" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="StgValue_9_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="storemerge_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="StgValue_15_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="storemerge1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="StgValue_17_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_5_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="89" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_21_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_dest_V_load_new_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="89" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="0" index="3" bw="8" slack="0"/>
<pin id="180" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_dest_V_load_new/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_27_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_413_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="73" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="64" slack="1"/>
<pin id="196" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_413/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_tkeep_V_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_tkeep_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_V_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="73" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="64" slack="0"/>
<pin id="212" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="73" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="state_V_load_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_last_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_data_V_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_last_V_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_tkeep_V_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tkeep_V_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_dest_V_load_new_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_load_new "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="76" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="76" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="117"><net_src comp="103" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="76" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="89" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="123" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="76" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="216"><net_src comp="207" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="226"><net_src comp="217" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="230"><net_src comp="119" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="123" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="239"><net_src comp="68" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="127" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="248"><net_src comp="89" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="253"><net_src comp="103" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="258"><net_src comp="68" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="175" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: from_app_V | {}
	Port: to_raw_V | {2 }
	Port: state_V | {1 }
	Port: app_packet_in_last_V | {1 }
	Port: app_packet_in_data_V | {1 }
	Port: app_packet_in_keep_V | {1 }
 - Input state : 
	Port: app_to_raw : from_app_V | {1 }
	Port: app_to_raw : to_raw_V | {}
	Port: app_to_raw : state_V | {1 }
	Port: app_to_raw : app_packet_in_last_V | {1 }
	Port: app_to_raw : app_packet_in_data_V | {2 }
	Port: app_to_raw : app_packet_in_keep_V | {2 }
  - Chain level:
	State 1
		StgValue_5 : 1
		StgValue_9 : 1
		StgValue_11 : 1
		StgValue_13 : 1
		storemerge : 1
		StgValue_15 : 2
		storemerge1 : 1
		StgValue_17 : 2
		StgValue_21 : 1
		StgValue_24 : 1
		StgValue_26 : 1
	State 2
		StgValue_35 : 1
		tmp_2 : 1
		StgValue_41 : 2
		StgValue_45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |      storemerge_fu_137     |    0    |    3    |
|          |     storemerge1_fu_151     |    0    |    3    |
|----------|----------------------------|---------|---------|
| nbreadreq|     grp_nbreadreq_fu_68    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_76       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_82      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|          grp_fu_89         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         grp_fu_103         |    0    |    0    |
|          | tmp_dest_V_load_new_fu_175 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     tmp_data_V_1_fu_127    |    0    |    0    |
|          |        tmp_5_fu_165        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_413_fu_191       |    0    |    0    |
|bitconcatenate|        tmp_2_fu_207        |    0    |    0    |
|          |        tmp_1_fu_217        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    6    |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    state_V_load_reg_227   |    3   |
|       tmp_3_reg_236       |    1   |
|    tmp_data_V_1_reg_240   |   64   |
|tmp_dest_V_load_new_reg_259|    8   |
|    tmp_last_V_1_reg_245   |    1   |
|     tmp_last_V_reg_231    |    1   |
|        tmp_reg_255        |    1   |
|   tmp_tkeep_V_1_reg_250   |    8   |
+---------------------------+--------+
|           Total           |   87   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p2  |   3  |  73  |   219  ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   219  ||  0.9185 ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    6   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   15   |
|  Register |    -   |   87   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   87   |   21   |
+-----------+--------+--------+--------+
