/*

Xilinx Vivado v2018.3 (64-bit) [Major: 2018, Minor: 3]
SW Build: 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build: 2404404 on Fri Dec  7 01:43:56 MST 2018

Process ID (PID): 24372
License: Customer

Current time: 	Wed Nov 27 01:52:51 GMT 2019
Time zone: 	Greenwich Mean Time (Europe/London)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 6

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 90 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2018.3/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2018.3/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	22270
User home directory: C:/Users/22270
User working directory: C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.3
RDI_DATADIR: C:/Xilinx/Vivado/2018.3/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.3/bin

Vivado preferences file location: C:/Users/22270/AppData/Roaming/Xilinx/Vivado/2018.3/vivado.xml
Vivado preferences directory: C:/Users/22270/AppData/Roaming/Xilinx/Vivado/2018.3/
Vivado layouts directory: C:/Users/22270/AppData/Roaming/Xilinx/Vivado/2018.3/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.3/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing/vivado.log
Vivado journal file location: 	C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing/vivado.jou
Engine tmp dir: 	C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing/.Xil/Vivado-24372-DESKTOP-EU3M2RB

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.3/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.3/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.3
XILINX_SDK: C:/Xilinx/SDK/2018.3
XILINX_VIVADO: C:/Xilinx/Vivado/2018.3
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.3


GUI allocated memory:	154 MB
GUI max memory:		3,072 MB
Engine allocated memory: 663 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: PROJECT_OPEN_DIALOG
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (cp):  Open Project : addNotify
// Opening Vivado Project: C:\Users\22270\Documents\GitHub\Verilog_game\FPGA-Racing-Game-master\racing\racing.xpr. Version: Vivado v2018.3 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing/racing.xpr 
// Tcl Message: open_project C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing/racing.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 77 MB (+78140kb) [00:00:06]
// [Engine Memory]: 625 MB (+503450kb) [00:00:06]
// [GUI Memory]: 90 MB (+9574kb) [00:00:06]
// [GUI Memory]: 108 MB (+14658kb) [00:00:07]
// WARNING: HEventQueue.dispatchEvent() is taking  1914 ms.
// [Engine Memory]: 666 MB (+10780kb) [00:00:08]
// Project name: racing; location: C:/Users/22270/Documents/GitHub/Verilog_game/FPGA-Racing-Game-master/racing; part: xc7a100tcsg324-1
dismissDialog("Open Project"); // bx (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 672 MB. GUI used memory: 49 MB. Current time: 11/27/19, 1:52:52 AM GMT
// TclEventType: FILE_SET_CHANGE
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1305 ms. Increasing delay to 3915 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  6757 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 4757 ms. Increasing delay to 14271 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 13 ms. Decreasing delay to 2013 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1586 ms. Increasing delay to 4758 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 4739 ms. Increasing delay to 14217 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 12 ms. Decreasing delay to 2012 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2281 ms. Increasing delay to 6843 ms.
