#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13af10470 .scope module, "TestBench" "TestBench" 2 2;
 .timescale 0 0;
v0x6000032dbde0_0 .var "Clk", 0 0;
v0x6000032dbe70_0 .var "Reset", 0 0;
v0x6000032dbf00_0 .var "Start", 0 0;
v0x6000032dc000_0 .var/i "counter", 31 0;
v0x6000032dc090_0 .var/i "i", 31 0;
v0x6000032dc120_0 .var/i "outfile", 31 0;
S_0x13af10f70 .scope module, "CPU" "CPU" 2 11, 3 2 0, S_0x13af10470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x6000032db210_0 .net "ALUCtrl", 2 0, L_0x600002bda610;  1 drivers
v0x6000032db2a0_0 .net "ALUInput2", 31 0, L_0x600002bda450;  1 drivers
v0x6000032db330_0 .net "ALUOp", 1 0, L_0x600002bda220;  1 drivers
v0x6000032db3c0_0 .net "ALUSrc", 0 0, L_0x600002bda290;  1 drivers
v0x6000032db450_0 .net "Imm", 31 0, L_0x600002bda4c0;  1 drivers
v0x6000032db4e0_0 .net "Inst", 31 0, L_0x600002bda300;  1 drivers
v0x6000032db570_0 .net "PCValueNew", 31 0, L_0x6000031d88c0;  1 drivers
v0x6000032db600_0 .net "PCValueOld", 31 0, v0x6000032da640_0;  1 drivers
v0x6000032db690_0 .net "RDaddr", 4 0, L_0x6000031d8780;  1 drivers
v0x6000032db720_0 .net "RDdata", 31 0, L_0x600002bda530;  1 drivers
v0x6000032db7b0_0 .net "RS1addr", 4 0, L_0x6000031d8640;  1 drivers
v0x6000032db840_0 .net "RS1data", 31 0, L_0x600002bda370;  1 drivers
v0x6000032db8d0_0 .net "RS2addr", 4 0, L_0x6000031d86e0;  1 drivers
v0x6000032db960_0 .net "RS2data", 31 0, L_0x600002bda3e0;  1 drivers
v0x6000032db9f0_0 .net "RegWrite", 0 0, L_0x600002bda1b0;  1 drivers
v0x6000032dba80_0 .net "Zero", 0 0, L_0x600002bda5a0;  1 drivers
v0x6000032dbb10_0 .net *"_ivl_13", 6 0, L_0x6000031d8e60;  1 drivers
v0x6000032dbba0_0 .net *"_ivl_15", 2 0, L_0x6000031d8f00;  1 drivers
v0x6000032dbc30_0 .net "clk_i", 0 0, v0x6000032dbde0_0;  1 drivers
v0x6000032dbcc0_0 .net "rst_i", 0 0, v0x6000032dbe70_0;  1 drivers
v0x6000032dbd50_0 .net "start_i", 0 0, v0x6000032dbf00_0;  1 drivers
L_0x6000031d8640 .part L_0x600002bda300, 15, 5;
L_0x6000031d86e0 .part L_0x600002bda300, 20, 5;
L_0x6000031d8780 .part L_0x600002bda300, 7, 5;
L_0x6000031d8820 .part L_0x600002bda300, 0, 7;
L_0x6000031d8dc0 .part L_0x600002bda300, 20, 12;
L_0x6000031d8e60 .part L_0x600002bda300, 25, 7;
L_0x6000031d8f00 .part L_0x600002bda300, 12, 3;
L_0x6000031d8fa0 .concat [ 3 7 0 0], L_0x6000031d8f00, L_0x6000031d8e60;
S_0x13af110e0 .scope module, "ALU" "ALU" 3 80, 4 9 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
L_0x600002bda530 .functor BUFZ 32, v0x6000032d9440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002bda5a0 .functor BUFZ 1, v0x6000032d9320_0, C4<0>, C4<0>, C4<0>;
v0x6000032d9290_0 .net "ALUCtrl_i", 2 0, L_0x600002bda610;  alias, 1 drivers
v0x6000032d9320_0 .var "Zero", 0 0;
v0x6000032d93b0_0 .net "Zero_o", 0 0, L_0x600002bda5a0;  alias, 1 drivers
v0x6000032d9440_0 .var "data", 31 0;
v0x6000032d94d0_0 .net "data1_i", 31 0, L_0x600002bda370;  alias, 1 drivers
v0x6000032d9560_0 .net "data2_i", 31 0, L_0x600002bda450;  alias, 1 drivers
v0x6000032d95f0_0 .net "data_o", 31 0, L_0x600002bda530;  alias, 1 drivers
E_0x600000ec85a0/0 .event edge, v0x6000032d9290_0, v0x6000032d94d0_0, v0x6000032d9560_0, v0x6000032d9440_0;
E_0x600000ec85a0/1 .event edge, v0x6000032d95f0_0;
E_0x600000ec85a0 .event/or E_0x600000ec85a0/0, E_0x600000ec85a0/1;
S_0x13af07fc0 .scope module, "ALU_Control" "ALU_Control" 3 89, 5 8 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
L_0x600002bda610 .functor BUFZ 3, v0x6000032d9680_0, C4<000>, C4<000>, C4<000>;
v0x6000032d9680_0 .var "ALUCtrl", 2 0;
v0x6000032d9710_0 .net "ALUCtrl_o", 2 0, L_0x600002bda610;  alias, 1 drivers
v0x6000032d97a0_0 .net "ALUOp_i", 1 0, L_0x600002bda220;  alias, 1 drivers
v0x6000032d9830_0 .net "funct_i", 9 0, L_0x6000031d8fa0;  1 drivers
E_0x600000ec9890 .event edge, v0x6000032d97a0_0, v0x6000032d9830_0;
S_0x13af08130 .scope module, "Add_PC" "Adder" 3 31, 6 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000032d98c0_0 .net "data1_in", 31 0, v0x6000032da640_0;  alias, 1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000032d9950_0 .net "data2_in", 31 0, L_0x140078010;  1 drivers
v0x6000032d99e0_0 .net "data_o", 31 0, L_0x6000031d88c0;  alias, 1 drivers
L_0x6000031d88c0 .arith/sum 32, v0x6000032da640_0, L_0x140078010;
S_0x13af07720 .scope module, "Control" "Control" 3 23, 7 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
L_0x600002bda1b0 .functor BUFZ 1, v0x6000032d9d40_0, C4<0>, C4<0>, C4<0>;
L_0x600002bda220 .functor BUFZ 2, v0x6000032d9a70_0, C4<00>, C4<00>, C4<00>;
L_0x600002bda290 .functor BUFZ 1, v0x6000032d9b90_0, C4<0>, C4<0>, C4<0>;
v0x6000032d9a70_0 .var "ALUOp", 1 0;
v0x6000032d9b00_0 .net "ALUOp_o", 1 0, L_0x600002bda220;  alias, 1 drivers
v0x6000032d9b90_0 .var "ALUSrc", 0 0;
v0x6000032d9c20_0 .net "ALUSrc_o", 0 0, L_0x600002bda290;  alias, 1 drivers
v0x6000032d9cb0_0 .net "Op_i", 6 0, L_0x6000031d8820;  1 drivers
v0x6000032d9d40_0 .var "RegWrite", 0 0;
v0x6000032d9dd0_0 .net "RegWrite_o", 0 0, L_0x600002bda1b0;  alias, 1 drivers
E_0x600000ec83f0 .event edge, v0x6000032d9cb0_0;
S_0x13af07890 .scope module, "Instruction_Memory" "Instruction_Memory" 3 47, 8 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x600002bda300 .functor BUFZ 32, L_0x6000031d8960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000032d9e60_0 .net *"_ivl_0", 31 0, L_0x6000031d8960;  1 drivers
v0x6000032d9ef0_0 .net *"_ivl_2", 31 0, L_0x6000031d8aa0;  1 drivers
v0x6000032d9f80_0 .net *"_ivl_4", 29 0, L_0x6000031d8a00;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032da010_0 .net *"_ivl_6", 1 0, L_0x140078058;  1 drivers
v0x6000032da0a0_0 .net "addr_i", 31 0, v0x6000032da640_0;  alias, 1 drivers
v0x6000032da130_0 .net "instr_o", 31 0, L_0x600002bda300;  alias, 1 drivers
v0x6000032da1c0 .array "memory", 255 0, 31 0;
L_0x6000031d8960 .array/port v0x6000032da1c0, L_0x6000031d8aa0;
L_0x6000031d8a00 .part v0x6000032da640_0, 2, 30;
L_0x6000031d8aa0 .concat [ 30 2 0 0], L_0x6000031d8a00, L_0x140078058;
S_0x13af07240 .scope module, "MUX_ALUSrc" "MUX32" 3 64, 9 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x600002bda450 .functor BUFZ 32, v0x6000032da250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000032da250_0 .var "data", 31 0;
v0x6000032da2e0_0 .net "data1_i", 31 0, L_0x600002bda3e0;  alias, 1 drivers
v0x6000032da370_0 .net "data2_i", 31 0, L_0x600002bda4c0;  alias, 1 drivers
v0x6000032da400_0 .net "data_o", 31 0, L_0x600002bda450;  alias, 1 drivers
v0x6000032da490_0 .net "select_i", 0 0, L_0x600002bda290;  alias, 1 drivers
E_0x600000ec80c0 .event edge, v0x6000032d9c20_0, v0x6000032da370_0, v0x6000032da2e0_0;
S_0x13af073b0 .scope module, "PC" "PC" 3 38, 10 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x6000032da520_0 .net "clk_i", 0 0, v0x6000032dbde0_0;  alias, 1 drivers
v0x6000032da5b0_0 .net "pc_i", 31 0, L_0x6000031d88c0;  alias, 1 drivers
v0x6000032da640_0 .var "pc_o", 31 0;
v0x6000032da6d0_0 .net "rst_i", 0 0, v0x6000032dbe70_0;  alias, 1 drivers
v0x6000032da760_0 .net "start_i", 0 0, v0x6000032dbf00_0;  alias, 1 drivers
E_0x600000ec8030/0 .event negedge, v0x6000032da6d0_0;
E_0x600000ec8030/1 .event posedge, v0x6000032da520_0;
E_0x600000ec8030 .event/or E_0x600000ec8030/0, E_0x600000ec8030/1;
S_0x13af069a0 .scope module, "Registers" "Registers" 3 52, 11 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x600002bda370 .functor BUFZ 32, L_0x6000031d8b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002bda3e0 .functor BUFZ 32, L_0x6000031d8c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000032da7f0_0 .net "RDaddr_i", 4 0, L_0x6000031d8780;  alias, 1 drivers
v0x6000032da880_0 .net "RDdata_i", 31 0, L_0x600002bda530;  alias, 1 drivers
v0x6000032da910_0 .net "RS1addr_i", 4 0, L_0x6000031d8640;  alias, 1 drivers
v0x6000032da9a0_0 .net "RS1data_o", 31 0, L_0x600002bda370;  alias, 1 drivers
v0x6000032daa30_0 .net "RS2addr_i", 4 0, L_0x6000031d86e0;  alias, 1 drivers
v0x6000032daac0_0 .net "RS2data_o", 31 0, L_0x600002bda3e0;  alias, 1 drivers
v0x6000032dab50_0 .net "RegWrite_i", 0 0, L_0x600002bda1b0;  alias, 1 drivers
v0x6000032dabe0_0 .net *"_ivl_0", 31 0, L_0x6000031d8b40;  1 drivers
v0x6000032dac70_0 .net *"_ivl_10", 6 0, L_0x6000031d8d20;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032dad00_0 .net *"_ivl_13", 1 0, L_0x1400780e8;  1 drivers
v0x6000032dad90_0 .net *"_ivl_2", 6 0, L_0x6000031d8be0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032dae20_0 .net *"_ivl_5", 1 0, L_0x1400780a0;  1 drivers
v0x6000032daeb0_0 .net *"_ivl_8", 31 0, L_0x6000031d8c80;  1 drivers
v0x6000032daf40_0 .net "clk_i", 0 0, v0x6000032dbde0_0;  alias, 1 drivers
v0x6000032dafd0 .array/s "register", 31 0, 31 0;
E_0x600000ec8060 .event posedge, v0x6000032da520_0;
L_0x6000031d8b40 .array/port v0x6000032dafd0, L_0x6000031d8be0;
L_0x6000031d8be0 .concat [ 5 2 0 0], L_0x6000031d8640, L_0x1400780a0;
L_0x6000031d8c80 .array/port v0x6000032dafd0, L_0x6000031d8d20;
L_0x6000031d8d20 .concat [ 5 2 0 0], L_0x6000031d86e0, L_0x1400780e8;
S_0x13af06b10 .scope module, "Sign_Extend" "Sign_Extend" 3 73, 12 1 0, S_0x13af10f70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_0x600002bda4c0 .functor BUFZ 32, v0x6000032db060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000032db060_0 .var "data", 31 0;
v0x6000032db0f0_0 .net "data_i", 11 0, L_0x6000031d8dc0;  1 drivers
v0x6000032db180_0 .net "data_o", 31 0, L_0x600002bda4c0;  alias, 1 drivers
E_0x600000ec91d0 .event edge, v0x6000032db0f0_0;
    .scope S_0x13af07720;
T_0 ;
    %wait E_0x600000ec83f0;
    %load/vec4 v0x6000032d9cb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000032d9a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032d9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032d9d40_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000032d9a70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032d9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032d9d40_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13af073b0;
T_1 ;
    %wait E_0x600000ec8030;
    %load/vec4 v0x6000032da6d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000032da640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000032da760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000032da5b0_0;
    %assign/vec4 v0x6000032da640_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000032da640_0;
    %assign/vec4 v0x6000032da640_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13af069a0;
T_2 ;
    %wait E_0x600000ec8060;
    %load/vec4 v0x6000032dab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x6000032da880_0;
    %load/vec4 v0x6000032da7f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000032dafd0, 0, 4;
T_2.0 ;
    %vpi_call 11 34 "$display", "rddata: %d", v0x6000032da880_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x13af07240;
T_3 ;
    %wait E_0x600000ec80c0;
    %load/vec4 v0x6000032da490_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x6000032da370_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x6000032da2e0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x6000032da250_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13af06b10;
T_4 ;
    %wait E_0x600000ec91d0;
    %load/vec4 v0x6000032db0f0_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x6000032db0f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000032db060_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x6000032db0f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000032db060_0, 0, 32;
T_4.1 ;
    %vpi_call 12 18 "$display", "%d", v0x6000032db0f0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13af110e0;
T_5 ;
    %wait E_0x600000ec85a0;
    %load/vec4 v0x6000032d9290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %and;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %xor;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %add;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %sub;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %load/vec4 v0x6000032d9440_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x6000032d9320_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x6000032d94d0_0;
    %ix/getv 4, v0x6000032d9560_0;
    %shiftl 4;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %mul;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x6000032d94d0_0;
    %load/vec4 v0x6000032d9560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x6000032d9440_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call 4 41 "$display", "alu%d", v0x6000032d95f0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13af07fc0;
T_6 ;
    %wait E_0x600000ec9890;
    %load/vec4 v0x6000032d97a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x6000032d9830_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000032d9830_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000032d9680_0, 0, 3;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13af10470;
T_7 ;
    %delay 25, 0;
    %load/vec4 v0x6000032dbde0_0;
    %inv;
    %store/vec4 v0x6000032dbde0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13af10470;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032dc000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032dc090_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x6000032dc090_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000032dc090_0;
    %store/vec4a v0x6000032da1c0, 4, 0;
    %load/vec4 v0x6000032dc090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032dc090_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032dc090_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x6000032dc090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000032dc090_0;
    %store/vec4a v0x6000032dafd0, 4, 0;
    %load/vec4 v0x6000032dc090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032dc090_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 32 "$readmemb", "instruction.txt", v0x6000032da1c0 {0 0 0};
    %vpi_func 2 35 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x6000032dc120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032dbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032dbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032dbf00_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032dbe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032dbf00_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x13af10470;
T_9 ;
    %wait E_0x600000ec8060;
    %load/vec4 v0x6000032dc000_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 50 "$finish" {0 0 0};
T_9.0 ;
    %vpi_call 2 53 "$fdisplay", v0x6000032dc120_0, "PC = %d", v0x6000032da640_0 {0 0 0};
    %vpi_call 2 56 "$fdisplay", v0x6000032dc120_0, "Registers" {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x6000032dc120_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x6000032dafd0, 0>, &A<v0x6000032dafd0, 8>, &A<v0x6000032dafd0, 16>, &A<v0x6000032dafd0, 24> {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x6000032dc120_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x6000032dafd0, 1>, &A<v0x6000032dafd0, 9>, &A<v0x6000032dafd0, 17>, &A<v0x6000032dafd0, 25> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x6000032dc120_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x6000032dafd0, 2>, &A<v0x6000032dafd0, 10>, &A<v0x6000032dafd0, 18>, &A<v0x6000032dafd0, 26> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x6000032dc120_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x6000032dafd0, 3>, &A<v0x6000032dafd0, 11>, &A<v0x6000032dafd0, 19>, &A<v0x6000032dafd0, 27> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x6000032dc120_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x6000032dafd0, 4>, &A<v0x6000032dafd0, 12>, &A<v0x6000032dafd0, 20>, &A<v0x6000032dafd0, 28> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x6000032dc120_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x6000032dafd0, 5>, &A<v0x6000032dafd0, 13>, &A<v0x6000032dafd0, 21>, &A<v0x6000032dafd0, 29> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x6000032dc120_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x6000032dafd0, 6>, &A<v0x6000032dafd0, 14>, &A<v0x6000032dafd0, 22>, &A<v0x6000032dafd0, 30> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x6000032dc120_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x6000032dafd0, 7>, &A<v0x6000032dafd0, 15>, &A<v0x6000032dafd0, 23>, &A<v0x6000032dafd0, 31> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x6000032dc120_0, "\012" {0 0 0};
    %load/vec4 v0x6000032dc000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032dc000_0, 0, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
