$date
	Mon Mar 18 12:10:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var reg 1 ! r $end
$upscope $end
$scope module sr_latch_tb $end
$var wire 1 " q $end
$upscope $end
$scope module sr_latch_tb $end
$var wire 1 # q_not $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
0!
$end
#1
1#
0"
1!
#2
1"
0#
0!
#4
1#
0"
1!
#5
0!
#6
