-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv2_to_conv3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv2_to_conv3_full_n : IN STD_LOGIC;
    conv2_to_conv3_write : OUT STD_LOGIC;
    layer2_output_tile_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_ce0 : OUT STD_LOGIC;
    layer2_output_tile_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_1_ce0 : OUT STD_LOGIC;
    layer2_output_tile_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_2_ce0 : OUT STD_LOGIC;
    layer2_output_tile_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_3_ce0 : OUT STD_LOGIC;
    layer2_output_tile_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_4_ce0 : OUT STD_LOGIC;
    layer2_output_tile_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_5_ce0 : OUT STD_LOGIC;
    layer2_output_tile_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_6_ce0 : OUT STD_LOGIC;
    layer2_output_tile_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_7_ce0 : OUT STD_LOGIC;
    layer2_output_tile_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_8_ce0 : OUT STD_LOGIC;
    layer2_output_tile_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_9_ce0 : OUT STD_LOGIC;
    layer2_output_tile_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_10_ce0 : OUT STD_LOGIC;
    layer2_output_tile_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_11_ce0 : OUT STD_LOGIC;
    layer2_output_tile_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_12_ce0 : OUT STD_LOGIC;
    layer2_output_tile_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_13_ce0 : OUT STD_LOGIC;
    layer2_output_tile_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_14_ce0 : OUT STD_LOGIC;
    layer2_output_tile_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_15_ce0 : OUT STD_LOGIC;
    layer2_output_tile_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_output_tile_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    layer2_output_tile_16_ce0 : OUT STD_LOGIC;
    layer2_output_tile_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2420 : STD_LOGIC_VECTOR (13 downto 0) := "10010000100000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_121 : STD_LOGIC_VECTOR (9 downto 0) := "0100100001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln84_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv2_to_conv3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln85_fu_474_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln85_reg_648 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln87_2_fu_500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_98 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln86_fu_521_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_3_fu_102 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln85_1_fu_482_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten182_fu_106 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln85_2_fu_533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal feat_fu_110 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln84_1_fu_418_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten195_fu_114 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_1_fu_380_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln85_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln84_fu_398_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_34_fu_430_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln87_fu_426_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln86_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln84_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_fu_410_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln84_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_fu_462_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln87_fu_438_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln87_1_fu_490_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln87_1_fu_494_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln85_1_fu_527_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_566_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_mux_17_5_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_17_5_32_1_1_U2161 : component srcnn_mux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => layer2_output_tile_q0,
        din1 => layer2_output_tile_1_q0,
        din2 => layer2_output_tile_2_q0,
        din3 => layer2_output_tile_3_q0,
        din4 => layer2_output_tile_4_q0,
        din5 => layer2_output_tile_5_q0,
        din6 => layer2_output_tile_6_q0,
        din7 => layer2_output_tile_7_q0,
        din8 => layer2_output_tile_8_q0,
        din9 => layer2_output_tile_9_q0,
        din10 => layer2_output_tile_10_q0,
        din11 => layer2_output_tile_11_q0,
        din12 => layer2_output_tile_12_q0,
        din13 => layer2_output_tile_13_q0,
        din14 => layer2_output_tile_14_q0,
        din15 => layer2_output_tile_15_q0,
        din16 => layer2_output_tile_16_q0,
        din17 => select_ln85_reg_648,
        dout => tmp_s_fu_566_p19);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    feat_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    feat_fu_110 <= ap_const_lv6_0;
                elsif (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    feat_fu_110 <= select_ln84_1_fu_418_p3;
                end if;
            end if; 
        end if;
    end process;

    i_3_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_3_fu_102 <= ap_const_lv5_0;
                elsif (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_3_fu_102 <= select_ln85_1_fu_482_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten182_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten182_fu_106 <= ap_const_lv10_0;
                elsif (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten182_fu_106 <= select_ln85_2_fu_533_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten195_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten195_fu_114 <= ap_const_lv14_0;
                elsif (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten195_fu_114 <= add_ln84_1_fu_380_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_98 <= ap_const_lv5_0;
                elsif (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_98 <= add_ln86_fu_521_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_fu_374_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln85_reg_648 <= select_ln85_fu_474_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln84_1_fu_380_p2 <= std_logic_vector(unsigned(indvar_flatten195_fu_114) + unsigned(ap_const_lv14_1));
    add_ln84_fu_398_p2 <= std_logic_vector(unsigned(feat_fu_110) + unsigned(ap_const_lv6_1));
    add_ln85_1_fu_527_p2 <= std_logic_vector(unsigned(indvar_flatten182_fu_106) + unsigned(ap_const_lv10_1));
    add_ln85_fu_462_p2 <= std_logic_vector(unsigned(select_ln84_fu_410_p3) + unsigned(ap_const_lv5_1));
    add_ln86_fu_521_p2 <= std_logic_vector(unsigned(select_ln85_fu_474_p3) + unsigned(ap_const_lv5_1));
    add_ln87_1_fu_494_p2 <= std_logic_vector(unsigned(add_ln87_fu_438_p2) + unsigned(zext_ln87_1_fu_490_p1));
    add_ln87_fu_438_p2 <= std_logic_vector(unsigned(tmp_34_fu_430_p3) + unsigned(zext_ln87_fu_426_p1));
    and_ln84_fu_456_p2 <= (xor_ln84_fu_444_p2 and icmp_ln86_fu_450_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, conv2_to_conv3_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((conv2_to_conv3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, conv2_to_conv3_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((conv2_to_conv3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, conv2_to_conv3_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((conv2_to_conv3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(conv2_to_conv3_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (conv2_to_conv3_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln84_fu_374_p2)
    begin
        if (((icmp_ln84_fu_374_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    conv2_to_conv3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, conv2_to_conv3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv2_to_conv3_blk_n <= conv2_to_conv3_full_n;
        else 
            conv2_to_conv3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv2_to_conv3_din <= tmp_s_fu_566_p19;

    conv2_to_conv3_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv2_to_conv3_write <= ap_const_logic_1;
        else 
            conv2_to_conv3_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln84_fu_374_p2 <= "1" when (indvar_flatten195_fu_114 = ap_const_lv14_2420) else "0";
    icmp_ln85_fu_404_p2 <= "1" when (indvar_flatten182_fu_106 = ap_const_lv10_121) else "0";
    icmp_ln86_fu_450_p2 <= "1" when (j_fu_98 = ap_const_lv5_11) else "0";
    layer2_output_tile_10_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_10_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_11_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_11_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_12_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_12_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_13_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_13_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_14_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_14_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_15_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_15_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_16_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_16_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_1_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_1_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_2_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_2_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_3_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_3_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_4_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_4_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_5_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_5_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_6_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_6_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_7_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_7_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_8_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_8_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_9_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_9_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer2_output_tile_address0 <= zext_ln87_2_fu_500_p1(10 - 1 downto 0);

    layer2_output_tile_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_output_tile_ce0 <= ap_const_logic_1;
        else 
            layer2_output_tile_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln85_fu_468_p2 <= (icmp_ln85_fu_404_p2 or and_ln84_fu_456_p2);
    select_ln84_1_fu_418_p3 <= 
        add_ln84_fu_398_p2 when (icmp_ln85_fu_404_p2(0) = '1') else 
        feat_fu_110;
    select_ln84_fu_410_p3 <= 
        ap_const_lv5_0 when (icmp_ln85_fu_404_p2(0) = '1') else 
        i_3_fu_102;
    select_ln85_1_fu_482_p3 <= 
        add_ln85_fu_462_p2 when (and_ln84_fu_456_p2(0) = '1') else 
        select_ln84_fu_410_p3;
    select_ln85_2_fu_533_p3 <= 
        ap_const_lv10_1 when (icmp_ln85_fu_404_p2(0) = '1') else 
        add_ln85_1_fu_527_p2;
    select_ln85_fu_474_p3 <= 
        ap_const_lv5_0 when (or_ln85_fu_468_p2(0) = '1') else 
        j_fu_98;
    tmp_34_fu_430_p3 <= (select_ln84_1_fu_418_p3 & ap_const_lv4_0);
    xor_ln84_fu_444_p2 <= (icmp_ln85_fu_404_p2 xor ap_const_lv1_1);
    zext_ln87_1_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln85_1_fu_482_p3),10));
    zext_ln87_2_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_1_fu_494_p2),64));
    zext_ln87_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln84_1_fu_418_p3),10));
end behav;
