Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: atlys_lab_video.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_lab_video.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "atlys_lab_video"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : atlys_lab_video
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\.Xilinx\VGA_Driver\v_sync_gen.vhd" into library work
Parsing entity <v_sync_gen>.
Parsing architecture <moore> of entity <v_sync_gen>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\TDMS_encoder.vhd" into library work
Parsing entity <TDMS_encoder>.
Parsing architecture <Behavioral> of entity <tdms_encoder>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\h_sync_gen.vhd" into library work
Parsing entity <h_sync_gen>.
Parsing architecture <moore> of entity <h_sync_gen>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <moore> of entity <vga_sync>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" into library work
Parsing entity <pixel_gen>.
Parsing architecture <sel_arch> of entity <pixel_gen>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\dvid.vhd" into library work
Parsing entity <dvid>.
Parsing architecture <Behavioral> of entity <dvid>.
Parsing VHDL file "C:\.Xilinx\VGA_Driver\atlys_lab_video.vhd" into library work
Parsing entity <atlys_lab_video>.
Parsing architecture <bentley> of entity <atlys_lab_video>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <atlys_lab_video> (architecture <bentley>) from library <work>.

Elaborating entity <vga_sync> (architecture <moore>) from library <work>.

Elaborating entity <v_sync_gen> (architecture <moore>) from library <work>.

Elaborating entity <h_sync_gen> (architecture <moore>) from library <work>.

Elaborating entity <pixel_gen> (architecture <sel_arch>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 48: blank should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 54: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 56: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 58: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 60: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 65: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 67: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 69: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 71: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 76: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 78: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 80: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 82: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 87: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 89: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 91: column should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\VGA_Driver\pixel_gen.vhd" Line 93: column should be on the sensitivity list of the process

Elaborating entity <dvid> (architecture <Behavioral>) from library <work>.

Elaborating entity <TDMS_encoder> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <atlys_lab_video>.
    Related source file is "C:\.Xilinx\VGA_Driver\atlys_lab_video.vhd".
INFO:Xst:3210 - "C:\.Xilinx\VGA_Driver\atlys_lab_video.vhd" line 88: Output port <v_completed> of the instance <vga_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <atlys_lab_video> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\.Xilinx\VGA_Driver\vga_sync.vhd".
    Summary:
	no macro.
Unit <vga_sync> synthesized.

Synthesizing Unit <v_sync_gen>.
    Related source file is "C:\.Xilinx\VGA_Driver\v_sync_gen.vhd".
    Found 11-bit register for signal <count_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 1-bit register for signal <v_sync_buf_reg>.
    Found 1-bit register for signal <blank_buf_reg>.
    Found 1-bit register for signal <completed_buf_reg>.
    Found 11-bit register for signal <row_buf_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | a_video                                        |
    | Power Up State     | a_video                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <count_reg[10]_GND_17_o_add_4_OUT> created at line 1241.
    Found 3-bit comparator not equal for signal <n0005> created at line 85
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <v_sync_gen> synthesized.

Synthesizing Unit <h_sync_gen>.
    Related source file is "C:\.Xilinx\VGA_Driver\h_sync_gen.vhd".
    Found 11-bit register for signal <count_reg>.
    Found 11-bit register for signal <column_buf_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 1-bit register for signal <h_sync_buf_reg>.
    Found 1-bit register for signal <blank_buf_reg>.
    Found 1-bit register for signal <completed_buf_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | a_video                                        |
    | Power Up State     | a_video                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <count_reg[10]_GND_18_o_add_4_OUT> created at line 1241.
    Found 3-bit comparator not equal for signal <n0005> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <h_sync_gen> synthesized.

Synthesizing Unit <pixel_gen>.
    Related source file is "C:\.Xilinx\VGA_Driver\pixel_gen.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <r<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <column[10]_GND_19_o_LessThan_1_o> created at line 54
    Found 11-bit comparator greater for signal <GND_19_o_column[10]_LessThan_17_o> created at line 65
    Found 11-bit comparator lessequal for signal <n0021> created at line 76
    Found 11-bit comparator lessequal for signal <n0023> created at line 76
    Found 11-bit comparator greater for signal <GND_19_o_row[10]_LessThan_38_o> created at line 80
    Found 11-bit comparator greater for signal <n0030> created at line 82
    Summary:
	inferred  24 Latch(s).
	inferred   6 Comparator(s).
	inferred 230 Multiplexer(s).
Unit <pixel_gen> synthesized.

Synthesizing Unit <dvid>.
    Related source file is "C:\.Xilinx\VGA_Driver\dvid.vhd".
    Found 10-bit register for signal <latched_green>.
    Found 10-bit register for signal <latched_blue>.
    Found 10-bit register for signal <shift_red>.
    Found 10-bit register for signal <shift_green>.
    Found 10-bit register for signal <shift_blue>.
    Found 10-bit register for signal <shift_clock>.
    Found 10-bit register for signal <latched_red>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dvid> synthesized.

Synthesizing Unit <TDMS_encoder>.
    Related source file is "C:\.Xilinx\VGA_Driver\TDMS_encoder.vhd".
    Found 4-bit register for signal <dc_bias>.
    Found 10-bit register for signal <encoded>.
    Found 4-bit adder for signal <n0156> created at line 54.
    Found 4-bit adder for signal <n0159> created at line 54.
    Found 4-bit adder for signal <n0162> created at line 54.
    Found 4-bit adder for signal <n0165> created at line 54.
    Found 4-bit adder for signal <n0168> created at line 54.
    Found 4-bit adder for signal <n0171> created at line 54.
    Found 4-bit adder for signal <ones> created at line 54.
    Found 4-bit adder for signal <n0176> created at line 70.
    Found 4-bit adder for signal <n0179> created at line 70.
    Found 4-bit adder for signal <n0182> created at line 70.
    Found 4-bit adder for signal <n0185> created at line 70.
    Found 4-bit adder for signal <n0188> created at line 70.
    Found 4-bit adder for signal <n0191> created at line 70.
    Found 4-bit adder for signal <n0194> created at line 70.
    Found 4-bit adder for signal <data_word_disparity> created at line 70.
    Found 4-bit adder for signal <dc_bias[3]_data_word_disparity[3]_add_25_OUT> created at line 91.
    Found 4-bit adder for signal <dc_bias[3]_GND_47_o_add_29_OUT> created at line 99.
    Found 4-bit adder for signal <GND_47_o_data_word_disparity[3]_add_32_OUT> created at line 102.
    Found 4-bit subtractor for signal <GND_47_o_GND_47_o_sub_27_OUT<3:0>> created at line 94.
    Found 4-bit subtractor for signal <GND_47_o_GND_47_o_sub_31_OUT<3:0>> created at line 99.
    Found 4-bit subtractor for signal <n0203> created at line 0.
    Found 4-bit comparator greater for signal <GND_47_o_ones[3]_LessThan_9_o> created at line 60
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <TDMS_encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 62
 11-bit adder                                          : 2
 4-bit adder                                           : 51
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
# Registers                                            : 23
 1-bit register                                        : 6
 10-bit register                                       : 10
 11-bit register                                       : 4
 4-bit register                                        : 3
# Latches                                              : 24
 1-bit latch                                           : 24
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 3-bit comparator not equal                            : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 283
 1-bit 2-to-1 multiplexer                              : 254
 10-bit 2-to-1 multiplexer                             : 12
 11-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2
# Xors                                                 : 42
 1-bit xor2                                            : 42

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TDMS_encoder>.
The following registers are absorbed into accumulator <dc_bias>: 1 register on signal <dc_bias>.
	The following adders/subtractors are grouped into adder tree <Madd_data_word_disparity_Madd1> :
 	<Madd_n0179_Madd> in block <TDMS_encoder>, 	<Madd_n0185_Madd> in block <TDMS_encoder>, 	<Madd_n0191_Madd> in block <TDMS_encoder>, 	<Madd_data_word_disparity_Madd> in block <TDMS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_ones_Madd1> :
 	<Madd_n0162_Madd> in block <TDMS_encoder>, 	<Madd_n0168_Madd> in block <TDMS_encoder>, 	<Madd_ones_Madd> in block <TDMS_encoder>.
Unit <TDMS_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <h_sync_gen>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <h_sync_gen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 2
 4-bit adder                                           : 9
 4-bit subtractor                                      : 6
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 6
# Counters                                             : 1
 11-bit up counter                                     : 1
# Accumulators                                         : 3
 4-bit updown loadable accumulator                     : 3
# Registers                                            : 139
 Flip-Flops                                            : 139
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 3-bit comparator not equal                            : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 280
 1-bit 2-to-1 multiplexer                              : 254
 10-bit 2-to-1 multiplexer                             : 12
 11-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2
# Xors                                                 : 42
 1-bit xor2                                            : 42

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vga_inst/v_sync_inst/FSM_0> on signal <state_reg[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 a_video         | 000
 f_porch         | 001
 sync_pulse      | 010
 b_porch         | 011
 completed_state | 100
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vga_inst/h_sync_inst/FSM_1> on signal <state_reg[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 a_video         | 000
 f_porch         | 001
 sync_pulse      | 010
 b_porch         | 011
 completed_state | 100
-----------------------------
INFO:Xst:1901 - Instance inst_DCM_pixel in unit atlys_lab_video of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance inst_DCM_serialize in unit atlys_lab_video of type DCM has been replaced by DCM_SP
INFO:Xst:2261 - The FF/Latch <state_reg_FSM_FFd1> in Unit <h_sync_gen> is equivalent to the following FF/Latch, which will be removed : <completed_buf_reg> 

Optimizing unit <atlys_lab_video> ...

Optimizing unit <v_sync_gen> ...

Optimizing unit <h_sync_gen> ...

Optimizing unit <pixel_gen> ...

Optimizing unit <dvid> ...

Optimizing unit <TDMS_encoder> ...
WARNING:Xst:2677 - Node <vga_inst/v_sync_inst/completed_buf_reg> of sequential type is unconnected in block <atlys_lab_video>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block atlys_lab_video, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 166
 Flip-Flops                                            : 166

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_lab_video.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 411
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 22
#      LUT3                        : 68
#      LUT4                        : 47
#      LUT5                        : 75
#      LUT6                        : 109
#      MUXCY                       : 30
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 194
#      FD                          : 113
#      FDC                         : 41
#      FDR                         : 12
#      LDC                         : 24
#      ODDR2                       : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 8
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUFDS                      : 4
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             194  out of  54576     0%  
 Number of Slice LUTs:                  343  out of  27288     1%  
    Number used as Logic:               343  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    369
   Number with an unused Flip Flop:     175  out of    369    47%  
   Number with an unused LUT:            26  out of    369     7%  
   Number of fully used LUT-FF pairs:   168  out of    369    45%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------------------------------+------------------------+-------+
clk                                                                                            | DCM_SP:CLKFX           | 126   |
pixel_inst/column[10]_column[10]_MUX_153_o(pixel_inst/Mmux_column[10]_column[10]_MUX_153_o11:O)| NONE(*)(pixel_inst/g_0)| 8     |
pixel_inst/column[10]_column[10]_MUX_325_o(pixel_inst/Mmux_column[10]_column[10]_MUX_325_o11:O)| NONE(*)(pixel_inst/b_0)| 8     |
pixel_inst/column[10]_column[10]_MUX_54_o(pixel_inst/Mmux_column[10]_column[10]_MUX_54_o11:O)  | NONE(*)(pixel_inst/r_7)| 8     |
clk                                                                                            | DCM_SP:CLKFX           | 44    |
clk                                                                                            | DCM_SP:CLKFX180        | 4     |
-----------------------------------------------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.959ns (Maximum Frequency: 201.671MHz)
   Minimum input arrival time before clock: 3.950ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.959ns (frequency: 201.671MHz)
  Total number of paths / destination ports: 8751 / 186
-------------------------------------------------------------------------
Delay:               3.967ns (Levels of Logic = 3)
  Source:            inst_dvid/shift_clock_9 (FF)
  Destination:       inst_dvid/shift_blue_9 (FF)
  Source Clock:      clk rising 1.3X
  Destination Clock: clk rising 1.3X

  Data Path: inst_dvid/shift_clock_9 to inst_dvid/shift_blue_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  inst_dvid/shift_clock_9 (inst_dvid/shift_clock_9)
     LUT5:I0->O            1   0.203   0.580  inst_dvid/GND_44_o_shift_clock[9]_equal_5_o<9>_SW0 (N18)
     LUT6:I5->O           30   0.205   1.264  inst_dvid/GND_44_o_shift_clock[9]_equal_5_o<9> (inst_dvid/GND_44_o_shift_clock[9]_equal_5_o)
     LUT3:I2->O            1   0.205   0.000  inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT11 (inst_dvid/GND_44_o_latched_red[9]_mux_5_OUT<0>)
     FD:D                      0.102          inst_dvid/shift_red_0
    ----------------------------------------
    Total                      3.967ns (1.162ns logic, 2.805ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_inst/column[10]_column[10]_MUX_153_o'
  Clock period: 2.011ns (frequency: 497.315MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.011ns (Levels of Logic = 1)
  Source:            pixel_inst/g_2 (LATCH)
  Destination:       pixel_inst/g_2 (LATCH)
  Source Clock:      pixel_inst/column[10]_column[10]_MUX_153_o falling
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_153_o falling

  Data Path: pixel_inst/g_2 to pixel_inst/g_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             12   0.498   1.273  pixel_inst/g_2 (pixel_inst/g_2)
     LUT6:I0->O            1   0.203   0.000  pixel_inst/Mmux_g[7]_g[7]_MUX_258_o21 (pixel_inst/g[7]_g[7]_MUX_258_o)
     LDC:D                     0.037          pixel_inst/g_2
    ----------------------------------------
    Total                      2.011ns (0.738ns logic, 1.273ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_inst/column[10]_column[10]_MUX_325_o'
  Clock period: 1.824ns (frequency: 548.276MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.824ns (Levels of Logic = 1)
  Source:            pixel_inst/b_0 (LATCH)
  Destination:       pixel_inst/b_0 (LATCH)
  Source Clock:      pixel_inst/column[10]_column[10]_MUX_325_o falling
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_325_o falling

  Data Path: pixel_inst/b_0 to pixel_inst/b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             15   0.498   1.086  pixel_inst/b_0 (pixel_inst/b_0)
     LUT2:I0->O            1   0.203   0.000  pixel_inst/Mmux_b[7]_b[7]_MUX_447_o11 (pixel_inst/b[7]_b[7]_MUX_447_o)
     LDC:D                     0.037          pixel_inst/b_0
    ----------------------------------------
    Total                      1.824ns (0.738ns logic, 1.086ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_inst/column[10]_column[10]_MUX_54_o'
  Clock period: 1.768ns (frequency: 565.675MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.768ns (Levels of Logic = 1)
  Source:            pixel_inst/r_0 (LATCH)
  Destination:       pixel_inst/r_0 (LATCH)
  Source Clock:      pixel_inst/column[10]_column[10]_MUX_54_o falling
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_54_o falling

  Data Path: pixel_inst/r_0 to pixel_inst/r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             17   0.498   1.028  pixel_inst/r_0 (pixel_inst/r_0)
     LUT5:I4->O            1   0.205   0.000  pixel_inst/Mmux_r[7]_r[7]_MUX_129_o11 (pixel_inst/r[7]_r[7]_MUX_129_o)
     LDC:D                     0.037          pixel_inst/r_0
    ----------------------------------------
    Total                      1.768ns (0.740ns logic, 1.028ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              3.071ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       vga_inst/v_sync_inst/state_reg_FSM_FFd1 (FF)
  Destination Clock: clk rising 0.3X

  Data Path: reset to vga_inst/v_sync_inst/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.419  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          vga_inst/v_sync_inst/count_reg_0
    ----------------------------------------
    Total                      3.071ns (1.652ns logic, 1.419ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pixel_inst/column[10]_column[10]_MUX_153_o'
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Offset:              3.950ns (Levels of Logic = 3)
  Source:            SW6 (PAD)
  Destination:       pixel_inst/g_2 (LATCH)
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_153_o falling

  Data Path: SW6 to pixel_inst/g_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.321  SW6_IBUF (SW6_IBUF)
     LUT4:I1->O            2   0.205   0.961  pixel_inst/Mmux_g[7]_g[7]_MUX_192_o1111 (pixel_inst/Mmux_g[7]_g[7]_MUX_192_o111)
     LUT6:I1->O            1   0.203   0.000  pixel_inst/Mmux_g[7]_g[7]_MUX_258_o21 (pixel_inst/g[7]_g[7]_MUX_258_o)
     LDC:D                     0.037          pixel_inst/g_2
    ----------------------------------------
    Total                      3.950ns (1.667ns logic, 2.283ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pixel_inst/column[10]_column[10]_MUX_325_o'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              3.927ns (Levels of Logic = 3)
  Source:            SW6 (PAD)
  Destination:       pixel_inst/b_0 (LATCH)
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_325_o falling

  Data Path: SW6 to pixel_inst/b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.457  SW6_IBUF (SW6_IBUF)
     LUT6:I0->O            8   0.203   0.803  pixel_inst/Mmux_b[7]_b[7]_MUX_321_o121 (pixel_inst/Mmux_b[7]_b[7]_MUX_321_o12)
     LUT2:I1->O            1   0.205   0.000  pixel_inst/Mmux_b[7]_b[7]_MUX_447_o11 (pixel_inst/b[7]_b[7]_MUX_447_o)
     LDC:D                     0.037          pixel_inst/b_0
    ----------------------------------------
    Total                      3.927ns (1.667ns logic, 2.260ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pixel_inst/column[10]_column[10]_MUX_54_o'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.899ns (Levels of Logic = 2)
  Source:            SW6 (PAD)
  Destination:       pixel_inst/r_7 (LATCH)
  Destination Clock: pixel_inst/column[10]_column[10]_MUX_54_o falling

  Data Path: SW6 to pixel_inst/r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.437  SW6_IBUF (SW6_IBUF)
     LUT5:I0->O            1   0.203   0.000  pixel_inst/Mmux_r[7]_r[7]_MUX_52_o11 (pixel_inst/r[7]_r[7]_MUX_52_o)
     LDC:D                     0.037          pixel_inst/r_7
    ----------------------------------------
    Total                      2.899ns (1.462ns logic, 1.437ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |    7.717|         |         |         |
pixel_inst/column[10]_column[10]_MUX_153_o|         |   13.538|         |         |
pixel_inst/column[10]_column[10]_MUX_325_o|         |   13.734|         |         |
pixel_inst/column[10]_column[10]_MUX_54_o |         |   14.192|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pixel_inst/column[10]_column[10]_MUX_153_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |         |         |    5.340|         |
pixel_inst/column[10]_column[10]_MUX_153_o|         |         |    2.011|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pixel_inst/column[10]_column[10]_MUX_325_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |         |         |    5.166|         |
pixel_inst/column[10]_column[10]_MUX_325_o|         |         |    1.824|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pixel_inst/column[10]_column[10]_MUX_54_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |         |         |    4.176|         |
pixel_inst/column[10]_column[10]_MUX_54_o|         |         |    1.768|         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.00 secs
 
--> 

Total memory usage is 272456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    5 (   0 filtered)

