<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_AA64MMFR3_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64MMFR3_EL1, AArch64 Memory Model Feature Register 3</h1><p>The ID_AA64MMFR3_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the implemented memory model and memory management support in AArch64 state.</p>
      <h2>Configuration</h2>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64MMFR3_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_60-1">Spec_FPACC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56">ADERR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52">SDERR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44">ANERR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">SNERR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36">D128_2</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_32">D128</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">MEC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">AIE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">S2POE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">S1POE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">S2PIE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">S1PIE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">SCTLRX</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">TCRX</a></td></tr></tbody></table><h4 id="fieldset_0-63_60-1">Spec_FPACC, bits [63:60]<span class="condition"><br/>When FEAT_FPACCOMBINE is implemented:
                        </span></h4><div class="field">
      <p>Speculative behavior in the event of a PAC authentication failure in an implementation that includes <span class="xref">FEAT_FPACCOMBINE</span>. Defined values are:</p>
    <table class="valuetable"><tr><th>Spec_FPACC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The implementation does not disclose whether the speculative use of pointers processed by a PAC Authentication is materially different in terms of the impact on cached microarchitectural state between passing and failing of the PAC Authentication.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The speculative use of pointers processed by a PAC Authentication is not materially different in terms of the impact on cached microarchitectural state between passing and failing of the PAC Authentication.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>For the purpose of this definition, cached microarchitecture state is the state of caching agents such as instruction caches, data caches and TLBs which can be altered as a result of speculation caused by a mispredicted execution, but is not restored to the state prior to the speculation when the misprediction is corrected.</p></div><h4 id="fieldset_0-63_60-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-59_56">ADERR, bits [59:56]</h4><div class="field">
      <p>Asynchronous Device error exceptions. With ID_AA64MMFR3_EL1.SDERR, describes the PE behavior for error exceptions on Device memory loads. Defined values are:</p>
    <table class="valuetable"><tr><th>ADERR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <span class="xref">FEAT_RASv2</span> is not implemented and ID_AA64MMFR3_EL1.SDERR is <span class="binarynumber">0b0000</span>, then the behavior is not described. Otherwise, the behavior is described by ID_AA64MMFR3_EL1.SDERR.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Some error exceptions for Device memory loads are taken asynchronously.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p><span class="xref">FEAT_ADERR</span> is implemented. SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR are implemented.</p>
<p>If <span class="xref">FEAT_ANERR</span> is also implemented, then all the following apply:</p>
<ul>
<li>SCTLR2_ELx.EnADERR should always be set to the same value as SCTLR2_ELx.EnANERR.
</li><li><a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR should always be set to the same value as <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR.
</li></ul></td></tr><tr><td class="bitfield">0b0011</td><td><p><span class="xref">FEAT_ADERR</span> is implemented. SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR are implemented.</p>
<p>If <span class="xref">FEAT_ANERR</span> is also implemented, then SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR operate independently of SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR.</p></td></tr></table><p>All other values are reserved.</p>
<p>When <span class="xref">FEAT_RASv2</span> is implemented and ID_AA64MMFR3_EL1.SDERR is <span class="binarynumber">0b0000</span>, the value of this field is <span class="binarynumber">0b0001</span>.</p>
<p>When ID_AA64MMFR3_EL1.SDERR is <span class="binarynumber">0b0001</span>, the value of this field is <span class="binarynumber">0b0000</span>.</p>
<p>When ID_AA64MMFR3_EL1.SDERR is <span class="binarynumber">0b0010</span>, the value of this field is <span class="binarynumber">0b0010</span>.</p>
<p>When ID_AA64MMFR3_EL1.SDERR is <span class="binarynumber">0b0011</span>, the value of this field is <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_ADERR</span> implements the functionality described by the value <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-55_52">SDERR, bits [55:52]</h4><div class="field">
      <p>Synchronous Device error exceptions. With ID_AA64MMFR3_EL1.ADERR, describes the PE behavior for error exceptions on Device memory loads. Defined values are:</p>
    <table class="valuetable"><tr><th>SDERR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <span class="xref">FEAT_RASv2</span> is not implemented and ID_AA64MMFR3_EL1.ADERR is <span class="binarynumber">0b0000</span>, then the behavior is not described. Otherwise, the behavior is described by ID_AA64MMFR3_EL1.ADERR.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>All error exceptions for Device memory loads are taken synchronously.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p><span class="xref">FEAT_ADERR</span> is implemented. SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR are implemented.</p>
<p>If <span class="xref">FEAT_ANERR</span> is also implemented, then all the following apply:</p>
<ul>
<li>SCTLR2_ELx.EnADERR should always be set to the same value as SCTLR2_ELx.EnANERR.
</li><li><a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR should always be set to the same value as <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR.
</li></ul></td></tr><tr><td class="bitfield">0b0011</td><td><p><span class="xref">FEAT_ADERR</span> is implemented. SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR are implemented.</p>
<p>If <span class="xref">FEAT_ANERR</span> is also implemented, then SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR operate independently of SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR.</p></td></tr></table><p>All other values are reserved.</p>
<p>When <span class="xref">FEAT_RASv2</span> is implemented and ID_AA64MMFR3_EL1.ADERR is <span class="binarynumber">0b0000</span>, the value of this field is <span class="binarynumber">0b0001</span>.</p>
<p>When ID_AA64MMFR3_EL1.ADERR is <span class="binarynumber">0b0001</span>, the value of this field is <span class="binarynumber">0b0000</span>.</p>
<p>When ID_AA64MMFR3_EL1.ADERR is <span class="binarynumber">0b0010</span>, the value of this field is <span class="binarynumber">0b0010</span>.</p>
<p>When ID_AA64MMFR3_EL1.ADERR is <span class="binarynumber">0b0011</span>, the value of this field is <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_ADERR</span> implements the functionality described by the value <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-51_48">Bits [51:48]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_44">ANERR, bits [47:44]</h4><div class="field">
      <p>Asynchronous Normal error exceptions. With ID_AA64MMFR3_EL1.SNERR, describes the PE behavior for error exceptions on Normal memory loads. Defined values are:</p>
    <table class="valuetable"><tr><th>ANERR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <span class="xref">FEAT_RASv2</span> is not implemented and ID_AA64MMFR3_EL1.SNERR is <span class="binarynumber">0b0000</span>, then the behavior is not described. Otherwise, the behavior is described by ID_AA64MMFR3_EL1.SNERR.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Some error exceptions for Normal memory loads are taken asynchronously.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p><span class="xref">FEAT_ANERR</span> is implemented. SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR are implemented.</p>
<p>If <span class="xref">FEAT_ADERR</span> is also implemented, then all the following apply:</p>
<ul>
<li>SCTLR2_ELx.EnANERR should always be set to the same value as SCTLR2_ELx.EnADERR.
</li><li><a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR should always be set to the same value as <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR.
</li></ul></td></tr><tr><td class="bitfield">0b0011</td><td><p><span class="xref">FEAT_ANERR</span> is implemented. SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR are implemented.</p>
<p>If <span class="xref">FEAT_ADERR</span> is also implemented, then SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR operate independently of SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR.</p></td></tr></table><p>All other values are reserved.</p>
<p>When <span class="xref">FEAT_RASv2</span> is implemented and ID_AA64MMFR3_EL1.SNERR is <span class="binarynumber">0b0000</span>, the value of this field is <span class="binarynumber">0b0001</span>.</p>
<p>When ID_AA64MMFR3_EL1.SNERR is <span class="binarynumber">0b0001</span>, the value of this field is <span class="binarynumber">0b0000</span>.</p>
<p>When ID_AA64MMFR3_EL1.SNERR is <span class="binarynumber">0b0010</span>, the value of this field is <span class="binarynumber">0b0010</span>.</p>
<p>When ID_AA64MMFR3_EL1.SNERR is <span class="binarynumber">0b0011</span>, the value of this field is <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_ANERR</span> implements the functionality described by the value <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-43_40">SNERR, bits [43:40]</h4><div class="field">
      <p>Synchronous Normal error exceptions. With ID_AA64MMFR3_EL1.ANERR, describes the PE behavior for error exceptions on Normal memory loads. Defined values are:</p>
    <table class="valuetable"><tr><th>SNERR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <span class="xref">FEAT_RASv2</span> is not implemented and ID_AA64MMFR3_EL1.ANERR is <span class="binarynumber">0b0000</span>, then the behavior is not described. Otherwise, the behavior is described by ID_AA64MMFR3_EL1.ANERR.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>All error exceptions for Normal memory loads are taken synchronously.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p><span class="xref">FEAT_ANERR</span> is implemented. SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR are implemented.</p>
<p>If <span class="xref">FEAT_ADERR</span> is also implemented, then all the following apply:</p>
<ul>
<li>SCTLR2_ELx.EnANERR should always be set to the same value as SCTLR2_ELx.EnADERR.
</li><li><a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR should always be set to the same value as <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR.
</li></ul></td></tr><tr><td class="bitfield">0b0011</td><td><p><span class="xref">FEAT_ANERR</span> is implemented. SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR are implemented.</p>
<p>If <span class="xref">FEAT_ADERR</span> is also implemented, then SCTLR2_ELx.EnANERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSNERR operate independently of SCTLR2_ELx.EnADERR and <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.EnSDERR.</p></td></tr></table><p>All other values are reserved.</p>
<p>When <span class="xref">FEAT_RASv2</span> is implemented and ID_AA64MMFR3_EL1.ANERR is <span class="binarynumber">0b0000</span>, the value of this field is <span class="binarynumber">0b0001</span>.</p>
<p>When ID_AA64MMFR3_EL1.ANERR is <span class="binarynumber">0b0001</span>, the value of this field is <span class="binarynumber">0b0000</span>.</p>
<p>When ID_AA64MMFR3_EL1.ANERR is <span class="binarynumber">0b0010</span>, the value of this field is <span class="binarynumber">0b0010</span>.</p>
<p>When ID_AA64MMFR3_EL1.ANERR is <span class="binarynumber">0b0011</span>, the value of this field is <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_ANERR</span> implements the functionality described by the value <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-39_36">D128_2, bits [39:36]</h4><div class="field">
      <p>128-bit translation table descriptor at stage 2. Indicates support for 128-bit translation table descriptor at stage 2. Defined values are:</p>
    <table class="valuetable"><tr><th>D128_2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>128-bit translation table descriptor Extension at stage 2 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>128-bit translation table descriptor Extension at stage 2 is supported.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-35_32">D128, bits [35:32]</h4><div class="field">
      <p>128-bit translation table descriptor. Indicates support for 128-bit translation table descriptor. Defined values are:</p>
    <table class="valuetable"><tr><th>D128</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>128-bit translation table descriptor Extension is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>128-bit translation table descriptor Extension is supported.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-31_28">MEC, bits [31:28]</h4><div class="field">
      <p>Indicates support for Memory Encryption Contexts. Defined values are:</p>
    <table class="valuetable"><tr><th>MEC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Memory Encryption Contexts is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Memory Encryption Contexts is supported for Realm physical address space.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_MEC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-27_24">AIE, bits [27:24]</h4><div class="field">
      <p>Attribute Indexing. Indicates support for the Attribute Index Enhancement. Defined values are:</p>
    <table class="valuetable"><tr><th>AIE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The Attribute Index Enhancement is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The Attribute Index Enhancement at stage 1 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_AIE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-23_20">S2POE, bits [23:20]</h4><div class="field">
      <p>Stage 2 Permission Overlay. Indicates support for Permission Overlay at stage 2. Defined values are:</p>
    <table class="valuetable"><tr><th>S2POE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Permission Overlay at stage 2 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Permission Overlay at stage 2 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_S2POE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-19_16">S1POE, bits [19:16]</h4><div class="field">
      <p>Stage 1 Permission Overlay. Indicates support for Permission Overlay at stage 1. Defined values are:</p>
    <table class="valuetable"><tr><th>S1POE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Permission Overlay at stage 1 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Permission Overlay at stage 1 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_S1POE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-15_12">S2PIE, bits [15:12]</h4><div class="field">
      <p>Stage 2 Permission Indirection. Indicates support for Permission Indirection at stage 2. Defined values are:</p>
    <table class="valuetable"><tr><th>S2PIE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Permission Indirection at stage 2 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Permission Indirection at stage 2 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_S2PIE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-11_8">S1PIE, bits [11:8]</h4><div class="field">
      <p>Stage 1 Permission Indirection. Indicates support for Permission Indirection at stage 1. Defined values are:</p>
    <table class="valuetable"><tr><th>S1PIE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Permission Indirection at stage 1 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Permission Indirection at stage 1 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_S1PIE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-7_4">SCTLRX, bits [7:4]</h4><div class="field">
      <p>SCTLRX Extension. Indicates support for Extension of <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>. Defined values are:</p>
    <table class="valuetable"><tr><th>SCTLRX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>, <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a> and their associated trap controls are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>, <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a> and their associated trap controls are implemented.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-3_0">TCRX, bits [3:0]</h4><div class="field">
      <p>TCR Extension. Indicates support for Extension of <a href="AArch64-tcr_el1.html">TCR_EL1</a>. Defined values are:</p>
    <table class="valuetable"><tr><th>TCRX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-tcr2_el1.html">TCR2_EL1</a>, <a href="AArch64-tcr2_el2.html">TCR2_EL2</a> and their associated trap controls are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-tcr2_el1.html">TCR2_EL1</a>, <a href="AArch64-tcr2_el2.html">TCR2_EL2</a> and their associated trap controls are implemented.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><div class="access_mechanisms"><h2>Accessing ID_AA64MMFR3_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64MMFR3_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0111</td><td>0b011</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64MMFR3_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64MMFR3_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR3_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR3_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR3_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
