Classic Timing Analyzer report for CPU
Wed Mar 24 19:50:02 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.274 ns                         ; reset                                  ; multiplier:multiplier|cicloAtual[5]          ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.987 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[31]                                ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.844 ns                        ; reset                                  ; multiplier:multiplier|cicloAtual[4]          ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 71.77 MHz ( period = 13.934 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][18] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[25]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]      ; clock      ; clock    ; 771          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                              ;            ;          ; 771          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][18]  ; clock      ; clock    ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 72.00 MHz ( period = 13.888 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][6]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 72.00 MHz ( period = 13.888 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][7]   ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][4]   ; clock      ; clock    ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][5]   ; clock      ; clock    ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][17] ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][14] ; clock      ; clock    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 72.40 MHz ( period = 13.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][18]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][2]   ; clock      ; clock    ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 72.50 MHz ( period = 13.794 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][18]  ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.766 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][6]   ; clock      ; clock    ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.766 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][7]   ; clock      ; clock    ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][18]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][6]   ; clock      ; clock    ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][7]   ; clock      ; clock    ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 72.80 MHz ( period = 13.736 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][4]   ; clock      ; clock    ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][5]   ; clock      ; clock    ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][17] ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 72.94 MHz ( period = 13.710 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][4]   ; clock      ; clock    ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 72.94 MHz ( period = 13.710 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][5]   ; clock      ; clock    ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 72.97 MHz ( period = 13.704 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][6]   ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 72.97 MHz ( period = 13.704 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][7]   ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 73.02 MHz ( period = 13.694 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 73.02 MHz ( period = 13.694 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][14] ; clock      ; clock    ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][2]   ; clock      ; clock    ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][4]   ; clock      ; clock    ; None                        ; None                      ; 3.335 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][5]   ; clock      ; clock    ; None                        ; None                      ; 3.335 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][5]  ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][17] ; clock      ; clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][15] ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][13] ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][11] ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][2]   ; clock      ; clock    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[2]               ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.35 MHz ( period = 13.634 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 73.36 MHz ( period = 13.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 73.36 MHz ( period = 13.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][14] ; clock      ; clock    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][17] ; clock      ; clock    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][0]  ; clock      ; clock    ; None                        ; None                      ; 3.298 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][1]  ; clock      ; clock    ; None                        ; None                      ; 3.298 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][2]  ; clock      ; clock    ; None                        ; None                      ; 3.298 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][16] ; clock      ; clock    ; None                        ; None                      ; 3.298 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][2]   ; clock      ; clock    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.293 ns                ;
; N/A                                     ; 73.51 MHz ( period = 13.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][18] ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.52 MHz ( period = 13.601 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][14] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][17] ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][9]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][23]  ; clock      ; clock    ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][14]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][13]  ; clock      ; clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][3]  ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][4]  ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][14] ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][1]   ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][12]  ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][10]  ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][13]  ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][11]  ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][9]   ; clock      ; clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][5]  ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][15] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][13] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][11] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 73.92 MHz ( period = 13.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.92 MHz ( period = 13.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.92 MHz ( period = 13.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|PCSource[1]                 ; clock      ; clock    ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 73.93 MHz ( period = 13.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.509 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.509 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[2]               ; clock      ; clock    ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][0]  ; clock      ; clock    ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][1]  ; clock      ; clock    ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][2]  ; clock      ; clock    ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][16] ; clock      ; clock    ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[2]               ; clock      ; clock    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][5]  ; clock      ; clock    ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][18] ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][15] ; clock      ; clock    ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][13] ; clock      ; clock    ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][11] ; clock      ; clock    ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][2]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][3]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][4]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][17]  ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][17]  ; clock      ; clock    ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][10]  ; clock      ; clock    ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][8]   ; clock      ; clock    ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 74.19 MHz ( period = 13.478 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][9]   ; clock      ; clock    ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][5]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][6]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][7]   ; clock      ; clock    ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[2]               ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 74.27 MHz ( period = 13.464 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][12]  ; clock      ; clock    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 74.27 MHz ( period = 13.464 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][11]  ; clock      ; clock    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 74.28 MHz ( period = 13.462 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][23]  ; clock      ; clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][14]  ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][13]  ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][5]  ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][23]  ; clock      ; clock    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][15] ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][13] ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][11] ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][0]  ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][1]  ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][2]  ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][3]  ; clock      ; clock    ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][4]  ; clock      ; clock    ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][16] ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 74.43 MHz ( period = 13.436 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[6][26]  ; clock      ; clock    ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][14]  ; clock      ; clock    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[2][13]  ; clock      ; clock    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 74.49 MHz ( period = 13.424 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][21]  ; clock      ; clock    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 74.49 MHz ( period = 13.424 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][19]  ; clock      ; clock    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 74.49 MHz ( period = 13.424 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][15]  ; clock      ; clock    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][24]  ; clock      ; clock    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][25]  ; clock      ; clock    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][20]  ; clock      ; clock    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][18] ; clock      ; clock    ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 74.54 MHz ( period = 13.416 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][0]   ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 74.54 MHz ( period = 13.416 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][1]   ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 74.54 MHz ( period = 13.416 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][3]   ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 74.54 MHz ( period = 13.416 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][16]  ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 74.56 MHz ( period = 13.412 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 74.58 MHz ( period = 13.408 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 74.58 MHz ( period = 13.408 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 74.60 MHz ( period = 13.404 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][11]  ; clock      ; clock    ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 74.60 MHz ( period = 13.404 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.179 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[1]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                  ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; N/A   ; None         ; 4.274 ns   ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A   ; None         ; 3.805 ns   ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A   ; None         ; 3.728 ns   ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A   ; None         ; 3.698 ns   ; reset ; divisor:divisor|fim                 ; clock    ;
; N/A   ; None         ; 3.348 ns   ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A   ; None         ; 3.346 ns   ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A   ; None         ; 3.335 ns   ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A   ; None         ; 3.226 ns   ; reset ; multiplier:multiplier|fim           ; clock    ;
+-------+--------------+------------+-------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.987 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.986 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.844 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.843 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.823 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.808 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.807 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.702 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.697 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.554 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.538 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.533 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.425 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.424 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.423 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.422 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.420 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.238 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.233 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.140 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.138 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.136 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.135 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.133 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.131 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.048 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.047 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.029 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.028 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.011 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.969 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.968 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.868 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.847 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.832 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.763 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.758 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.744 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.739 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.684 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.679 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.597 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.596 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.547 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.525 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.510 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.449 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.447 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.312 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.307 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.133 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.132 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.127 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.123 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.102 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.101 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.086 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.072 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.053 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.993 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.945 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.943 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.934 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.907 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.862 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.861 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.848 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.843 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.817 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.812 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.791 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.770 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.766 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.755 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.750 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.740 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.738 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.733 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.732 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.731 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.671 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.637 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.634 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.628 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.622 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.621 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.620 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.619 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.577 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.558 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.543 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.542 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.524 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.519 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.491 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.481 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.463 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.462 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.450 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.448 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.443 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.420 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.419 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.379 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.372 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.370 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.368 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.359 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.355 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.345 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.344 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.344 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.343 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.340 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.339 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.338 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.337 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.330 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.329 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.316 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.304 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.303 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.241 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.240 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.238 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.218 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.216 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.202 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.178 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.176 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.174 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.173 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.172 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.170 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.166 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 15.162 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.161 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.135 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.130 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.126 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.070 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.068 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.068 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.059 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[16] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                  ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; N/A           ; None        ; -2.844 ns ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A           ; None        ; -2.845 ns ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A           ; None        ; -2.846 ns ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A           ; None        ; -2.848 ns ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A           ; None        ; -2.950 ns ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A           ; None        ; -2.987 ns ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A           ; None        ; -3.082 ns ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A           ; None        ; -3.459 ns ; reset ; divisor:divisor|fim                 ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 19:50:01 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
Info: Clock "clock" has Internal fmax of 71.77 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" and destination register "Banco_reg:banco_registradores|Cluster[2][18]" (period= 13.934 ns)
    Info: + Longest register to register delay is 3.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 34; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[0]'
        Info: 2: + IC(1.015 ns) + CELL(0.272 ns) = 1.287 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~24'
        Info: 3: + IC(1.442 ns) + CELL(0.746 ns) = 3.475 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[2][18]'
        Info: Total cell delay = 1.018 ns ( 29.29 % )
        Info: Total interconnect delay = 2.457 ns ( 70.71 % )
    Info: - Smallest clock skew is -3.402 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[2][18]'
            Info: Total cell delay = 1.472 ns ( 59.14 % )
            Info: Total interconnect delay = 1.017 ns ( 40.86 % )
        Info: - Longest clock path from clock "clock" to source register is 5.891 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(1.272 ns) + CELL(0.712 ns) = 2.838 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 6; REG Node = 'Controle:Controle|RegDest[1]'
            Info: 3: + IC(0.674 ns) + CELL(0.228 ns) = 3.740 ns; Loc. = LCCOMB_X10_Y15_N6; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.223 ns) + CELL(0.000 ns) = 4.963 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.875 ns) + CELL(0.053 ns) = 5.891 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 34; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[0]'
            Info: Total cell delay = 1.847 ns ( 31.35 % )
            Info: Total interconnect delay = 4.044 ns ( 68.65 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[25]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" for clock "clock" (Hold time is 3.253 ns)
    Info: + Largest clock skew is 4.044 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.527 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(1.293 ns) + CELL(0.712 ns) = 2.859 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 23; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.830 ns) + CELL(0.225 ns) = 3.914 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.655 ns) + CELL(0.000 ns) = 5.569 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.905 ns) + CELL(0.053 ns) = 6.527 ns; Loc. = LCCOMB_X11_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]'
            Info: Total cell delay = 1.844 ns ( 28.25 % )
            Info: Total interconnect delay = 4.683 ns ( 71.75 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X11_Y16_N17; Fanout = 1; REG Node = 'Registrador:B|Saida[25]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y16_N17; Fanout = 1; REG Node = 'Registrador:B|Saida[25]'
        Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X11_Y16_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux25~0'
        Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 0.697 ns; Loc. = LCCOMB_X11_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]'
        Info: Total cell delay = 0.278 ns ( 39.89 % )
        Info: Total interconnect delay = 0.419 ns ( 60.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "multiplier:multiplier|cicloAtual[5]" (data pin = "reset", clock pin = "clock") is 4.274 ns
    Info: + Longest pin to register delay is 6.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.190 ns) + CELL(0.366 ns) = 5.430 ns; Loc. = LCCOMB_X7_Y17_N8; Fanout = 2; COMB Node = 'multiplier:multiplier|Add2~0'
        Info: 3: + IC(0.331 ns) + CELL(0.228 ns) = 5.989 ns; Loc. = LCCOMB_X7_Y17_N10; Fanout = 1; COMB Node = 'multiplier:multiplier|Add2~1'
        Info: 4: + IC(0.242 ns) + CELL(0.272 ns) = 6.503 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~2'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 6.658 ns; Loc. = LCFF_X7_Y17_N25; Fanout = 3; REG Node = 'multiplier:multiplier|cicloAtual[5]'
        Info: Total cell delay = 1.895 ns ( 28.46 % )
        Info: Total interconnect delay = 4.763 ns ( 71.54 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X7_Y17_N25; Fanout = 3; REG Node = 'multiplier:multiplier|cicloAtual[5]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 17.987 ns
    Info: + Longest clock path from clock "clock" to source register is 6.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(1.293 ns) + CELL(0.712 ns) = 2.859 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 23; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(0.830 ns) + CELL(0.225 ns) = 3.914 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.655 ns) + CELL(0.000 ns) = 5.569 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.913 ns) + CELL(0.053 ns) = 6.535 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.844 ns ( 28.22 % )
        Info: Total interconnect delay = 4.691 ns ( 71.78 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.317 ns) + CELL(0.053 ns) = 0.370 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.228 ns) + CELL(0.053 ns) = 0.651 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~8'
        Info: 4: + IC(0.211 ns) + CELL(0.053 ns) = 0.915 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~1DUPLICATE'
        Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.176 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 1.454 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 7: + IC(0.381 ns) + CELL(0.053 ns) = 1.888 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 8: + IC(0.312 ns) + CELL(0.053 ns) = 2.253 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 2.511 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 10: + IC(0.729 ns) + CELL(0.053 ns) = 3.293 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 11: + IC(0.548 ns) + CELL(0.053 ns) = 3.894 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.162 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.439 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 14: + IC(0.379 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 15: + IC(0.315 ns) + CELL(0.053 ns) = 5.239 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 16: + IC(0.213 ns) + CELL(0.053 ns) = 5.505 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 17: + IC(0.329 ns) + CELL(0.053 ns) = 5.887 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 18: + IC(0.543 ns) + CELL(0.346 ns) = 6.776 ns; Loc. = LCCOMB_X10_Y11_N6; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~5'
        Info: 19: + IC(0.624 ns) + CELL(0.053 ns) = 7.453 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 20: + IC(2.037 ns) + CELL(1.962 ns) = 11.452 ns; Loc. = PIN_F19; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.209 ns ( 28.02 % )
        Info: Total interconnect delay = 8.243 ns ( 71.98 % )
Info: th for register "multiplier:multiplier|cicloAtual[4]" (data pin = "reset", clock pin = "clock") is -2.844 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X7_Y17_N31; Fanout = 4; REG Node = 'multiplier:multiplier|cicloAtual[4]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.166 ns) + CELL(0.272 ns) = 5.312 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.467 ns; Loc. = LCFF_X7_Y17_N31; Fanout = 4; REG Node = 'multiplier:multiplier|cicloAtual[4]'
        Info: Total cell delay = 1.301 ns ( 23.80 % )
        Info: Total interconnect delay = 4.166 ns ( 76.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Mar 24 19:50:02 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


