synchronizing processors memory content generated interrupts implementations lock unlock method synchronizing processors multiprocessor system require uninterruptable memory pause type instructions interlock scheme called read developed dual dec pdp 10 real time requirements special instruction repertoire cycle modules processor examines lock location interrupted set examining immediately sets event sequence writing clears encountering branching advantageous branch resulted effective interrupt cacm june 1973 hill interrupts supervisors monitors debugging parallel processing associative memories microprogramming 4 32 6 29 ca730603 jb january 23 1978 3 pm 1458 2497 1523 1603 1698 1747 1748 1854 1877 1960 2377 2378 2534 2558 2625 2632 2840 2941 3105 3144 1471 5 2182  