<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p409" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_409{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_409{left:668px;bottom:1130px;}
#t3_409{left:668px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.01px;}
#t4_409{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_409{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_409{left:138px;bottom:1069px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t7_409{left:138px;bottom:1051px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_409{left:138px;bottom:1025px;}
#t9_409{left:165px;bottom:1025px;letter-spacing:0.11px;}
#ta_409{left:165px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.48px;}
#tb_409{left:165px;bottom:988px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tc_409{left:137px;bottom:962px;}
#td_409{left:165px;bottom:962px;letter-spacing:0.11px;word-spacing:-0.01px;}
#te_409{left:165px;bottom:944px;letter-spacing:0.11px;word-spacing:0.03px;}
#tf_409{left:137px;bottom:918px;}
#tg_409{left:165px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.29px;}
#th_409{left:165px;bottom:900px;letter-spacing:0.11px;word-spacing:0.03px;}
#ti_409{left:137px;bottom:874px;}
#tj_409{left:165px;bottom:874px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tk_409{left:165px;bottom:855px;letter-spacing:0.1px;word-spacing:0.01px;}
#tl_409{left:165px;bottom:837px;letter-spacing:0.1px;word-spacing:0.03px;}
#tm_409{left:137px;bottom:800px;letter-spacing:0.11px;word-spacing:0.01px;}
#tn_409{left:137px;bottom:782px;letter-spacing:0.11px;word-spacing:-0.03px;}
#to_409{left:137px;bottom:764px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tp_409{left:137px;bottom:745px;letter-spacing:0.1px;}
#tq_409{left:137px;bottom:727px;letter-spacing:0.11px;}
#tr_409{left:351px;bottom:728px;letter-spacing:-0.13px;}
#ts_409{left:398px;bottom:725px;letter-spacing:0.16px;}
#tt_409{left:419px;bottom:727px;letter-spacing:0.1px;word-spacing:-0.07px;}
#tu_409{left:457px;bottom:728px;letter-spacing:-0.13px;}
#tv_409{left:504px;bottom:725px;letter-spacing:0.11px;}
#tw_409{left:525px;bottom:727px;letter-spacing:0.11px;word-spacing:0.01px;}
#tx_409{left:137px;bottom:706px;letter-spacing:0.11px;}
#ty_409{left:137px;bottom:680px;letter-spacing:0.11px;word-spacing:1.82px;}
#tz_409{left:138px;bottom:662px;letter-spacing:-0.13px;}
#t10_409{left:185px;bottom:659px;letter-spacing:0.11px;}
#t11_409{left:206px;bottom:662px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t12_409{left:591px;bottom:662px;letter-spacing:0.08px;}
#t13_409{left:722px;bottom:662px;letter-spacing:0.13px;}
#t14_409{left:137px;bottom:633px;}
#t15_409{left:165px;bottom:633px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t16_409{left:137px;bottom:607px;}
#t17_409{left:165px;bottom:607px;letter-spacing:0.11px;}
#t18_409{left:165px;bottom:588px;letter-spacing:0.1px;word-spacing:0.02px;}
#t19_409{left:441px;bottom:588px;letter-spacing:0.13px;}
#t1a_409{left:476px;bottom:588px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_409{left:165px;bottom:570px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1c_409{left:137px;bottom:544px;letter-spacing:0.12px;word-spacing:0.2px;}
#t1d_409{left:137px;bottom:526px;letter-spacing:0.11px;word-spacing:1.19px;}
#t1e_409{left:137px;bottom:507px;letter-spacing:0.12px;word-spacing:1.61px;}
#t1f_409{left:138px;bottom:489px;letter-spacing:0.11px;}
#t1g_409{left:138px;bottom:463px;}
#t1h_409{left:165px;bottom:463px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1i_409{left:325px;bottom:463px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_409{left:165px;bottom:445px;letter-spacing:0.11px;word-spacing:-0.14px;}
#t1k_409{left:415px;bottom:445px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1l_409{left:541px;bottom:445px;letter-spacing:0.15px;}
#t1m_409{left:557px;bottom:445px;letter-spacing:0.09px;word-spacing:-0.13px;}
#t1n_409{left:657px;bottom:445px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1o_409{left:165px;bottom:427px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1p_409{left:138px;bottom:400px;}
#t1q_409{left:165px;bottom:400px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1r_409{left:263px;bottom:400px;letter-spacing:0.1px;}
#t1s_409{left:165px;bottom:382px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1t_409{left:351px;bottom:382px;letter-spacing:0.08px;word-spacing:0.07px;}
#t1u_409{left:451px;bottom:382px;}
#t1v_409{left:138px;bottom:356px;}
#t1w_409{left:165px;bottom:356px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t1x_409{left:246px;bottom:356px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t1y_409{left:165px;bottom:338px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1z_409{left:320px;bottom:338px;letter-spacing:0.08px;word-spacing:0.06px;}
#t20_409{left:420px;bottom:338px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t21_409{left:165px;bottom:320px;letter-spacing:0.11px;}
#t22_409{left:138px;bottom:283px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t23_409{left:236px;bottom:283px;letter-spacing:0.15px;}
#t24_409{left:300px;bottom:280px;letter-spacing:0.13px;}
#t25_409{left:326px;bottom:283px;letter-spacing:0.11px;word-spacing:0.01px;}
#t26_409{left:138px;bottom:254px;}
#t27_409{left:165px;bottom:254px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t28_409{left:165px;bottom:236px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t29_409{left:165px;bottom:217px;letter-spacing:0.09px;word-spacing:0.02px;}
#t2a_409{left:138px;bottom:192px;}
#t2b_409{left:165px;bottom:192px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t2c_409{left:165px;bottom:173px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2d_409{left:138px;bottom:147px;}
#t2e_409{left:165px;bottom:147px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t2f_409{left:165px;bottom:129px;letter-spacing:0.1px;}

.s1_409{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_409{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_409{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_409{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_409{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_409{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s7_409{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s8_409{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_409{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_409{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sb_409{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.t.v0_409{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts409" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg409Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg409" style="-webkit-user-select: none;"><object width="935" height="1210" data="409/409.svg" type="image/svg+xml" id="pdf409" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_409" class="t s1_409">SC </span><span id="t2_409" class="t v0_409 s2_409">I</span><span id="t3_409" class="t s3_409">Store Conditional Word </span>
<span id="t4_409" class="t s4_409">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_409" class="t s4_409">451 </span>
<span id="t6_409" class="t s5_409">If any of the events listed below occurs between the execution of LL and SC, the SC may fail where it could have suc- </span>
<span id="t7_409" class="t s5_409">ceeded, i.e., success is not predictable. Portable programs should not cause any of these events. </span>
<span id="t8_409" class="t s5_409">• </span><span id="t9_409" class="t s5_409">A load or store executed on the processor executing the LL and SC that is not to the block of synchronizable </span>
<span id="ta_409" class="t s5_409">physical memory containing the word. (The load or store may cause a cache eviction between the LL and SC that </span>
<span id="tb_409" class="t s5_409">results in SC failure. The load or store does not necessarily have to occur between the LL and SC.) </span>
<span id="tc_409" class="t s5_409">• </span><span id="td_409" class="t s5_409">Any prefetch that is executed on the processor executing the LL and SC sequence (due to a cache eviction </span>
<span id="te_409" class="t s5_409">between the LL and SC). </span>
<span id="tf_409" class="t s5_409">• </span><span id="tg_409" class="t s5_409">A non-coherent store executed between an LL and SC sequence to the block of synchronizable physical memory </span>
<span id="th_409" class="t s5_409">containing the word. </span>
<span id="ti_409" class="t s5_409">• </span><span id="tj_409" class="t s5_409">The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous </span>
<span id="tk_409" class="t s5_409">region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruc- </span>
<span id="tl_409" class="t s5_409">tion words.) </span>
<span id="tm_409" class="t s5_409">CACHE operations that are local to the processor executing the LL/SC sequence will result in unpredictable behav- </span>
<span id="tn_409" class="t s5_409">iour of the SC if executed between the LL and SC, that is, they may cause the SC to fail where it could have suc- </span>
<span id="to_409" class="t s5_409">ceeded. Non-local CACHE operations (address-type with coherent CCA) may cause an SC to fail on either the local </span>
<span id="tp_409" class="t s5_409">processor or on the remote processor in multiprocessor or multi-threaded systems. This definition of the effects of </span>
<span id="tq_409" class="t s5_409">CACHE operations is mandated if </span><span id="tr_409" class="t s6_409">Config5 </span>
<span id="ts_409" class="t s7_409">LLB </span>
<span id="tt_409" class="t s5_409">=1. If </span><span id="tu_409" class="t s6_409">Config5 </span>
<span id="tv_409" class="t s7_409">LLB </span>
<span id="tw_409" class="t s5_409">=0, then CACHE effects are implementation-depen- </span>
<span id="tx_409" class="t s5_409">dent. </span>
<span id="ty_409" class="t s5_409">The following conditions must be true or the result of the SC is not predictable—the SC may fail or succeed (if </span>
<span id="tz_409" class="t s6_409">Config5 </span>
<span id="t10_409" class="t s7_409">LLB </span>
<span id="t11_409" class="t s5_409">=1, then either success or failure is mandated, else the result is </span><span id="t12_409" class="t s8_409">UNPREDICTABLE</span><span id="t13_409" class="t s5_409">): </span>
<span id="t14_409" class="t s5_409">• </span><span id="t15_409" class="t s5_409">Execution of SC must have been preceded by execution of an LL instruction. </span>
<span id="t16_409" class="t s5_409">• </span><span id="t17_409" class="t s5_409">An RMW sequence executed without intervening events that would cause the SC to fail must use the same </span>
<span id="t18_409" class="t s5_409">address in the LL and SC. The address is the </span><span id="t19_409" class="t s9_409">same </span><span id="t1a_409" class="t s5_409">if the virtual address, physical address, and cacheability &amp; </span>
<span id="t1b_409" class="t s5_409">coherency attribute are identical. </span>
<span id="t1c_409" class="t s5_409">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t1d_409" class="t s5_409">is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is </span>
<span id="t1e_409" class="t s5_409">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t1f_409" class="t s5_409">location: </span>
<span id="t1g_409" class="t s5_409">• </span><span id="t1h_409" class="t s8_409">Uniprocessor atomicity: </span><span id="t1i_409" class="t s5_409">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="t1j_409" class="t s5_409">made with memory access type of either </span><span id="t1k_409" class="t s9_409">cached noncoherent </span><span id="t1l_409" class="t s5_409">or </span><span id="t1m_409" class="t s9_409">cached coherent</span><span id="t1n_409" class="t s5_409">. All accesses must be to one or </span>
<span id="t1o_409" class="t s5_409">the other access type, and they may not be mixed. </span>
<span id="t1p_409" class="t s5_409">• </span><span id="t1q_409" class="t s8_409">MP atomicity: </span><span id="t1r_409" class="t s5_409">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="t1s_409" class="t s5_409">with a memory access type of </span><span id="t1t_409" class="t s9_409">cached coherent</span><span id="t1u_409" class="t s5_409">. </span>
<span id="t1v_409" class="t s5_409">• </span><span id="t1w_409" class="t s8_409">I/O System: </span><span id="t1x_409" class="t s5_409">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="t1y_409" class="t s5_409">a memory access type of </span><span id="t1z_409" class="t s9_409">cached coherent</span><span id="t20_409" class="t s5_409">. If the I/O system does not use coherent memory operations, then </span>
<span id="t21_409" class="t s5_409">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="t22_409" class="t s5_409">Release 6 (with </span><span id="t23_409" class="t sa_409">Config5 </span>
<span id="t24_409" class="t sb_409">ULS </span>
<span id="t25_409" class="t s5_409">=1) formally defines support for uncached LL and SC with the following constraints. </span>
<span id="t26_409" class="t s5_409">• </span><span id="t27_409" class="t s5_409">Both LL and SC must be uncached, and the address must be defined as synchronizable in the system. If the </span>
<span id="t28_409" class="t s5_409">address is non-synchronizable, then this may result in UNPREDICTABLE behavior. The recommended response </span>
<span id="t29_409" class="t s5_409">is that the sub-system report a Bus Error to the processor. </span>
<span id="t2a_409" class="t s5_409">• </span><span id="t2b_409" class="t s5_409">The use of uncached LL and SC is applicable to any address within the supported address range of the system, or </span>
<span id="t2c_409" class="t s5_409">any system configuration, as long as the system implements means to monitor the sequence. </span>
<span id="t2d_409" class="t s5_409">• </span><span id="t2e_409" class="t s5_409">The SC that ends the sequence may fail locally, but never succeed locally within the processor. When it does not </span>
<span id="t2f_409" class="t s5_409">fail locally, the SC must be issued to a “monitor” which is responsible for monitoring the address. This monitor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
