<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Framework Components: IRES EDMA3 Protocol</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>IRES EDMA3 Protocol</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___pa_ram_struct.html">IRES_EDMA3CHAN_PaRamStruct</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Representation of actual PaRam structure.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___pa_ram_struct.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___protocol_args.html">IRES_EDMA3CHAN_ProtocolArgs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 Linked Transfer Protocol Arguments definition. When requesting resources on a device on which DCHMAP feature does not exist, please follow these rules:- 1. Break up requests into LOGICAL channel requests and requests for PaRams. 2. Logical Qdma/Edma channel =&gt; Q/E channel + PaRam + TCC 3. Avoid requesting EDMA3 resources of specific number, for most transfers an "ANY" type request should be sufficient 4. For linked transfers, request a Logical channel in one descriptor, and "N" contiguous Params in another descriptor 5. If a logical channel request is combined with a request for multiple Params or Tccs, this might result in an in-efficient allocation of resources, and in some cases, simplyfying assumptions about the resource requests may be made by the allocator.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___protocol_args.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Obj</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html" title="IRES_EDMA3CHAN_Obj extends the generic IRES_Obj structure that is returned back to...">IRES_EDMA3CHAN_Obj</a> extends the generic <a class="el" href="struct_i_r_e_s___obj.html" title="IRES_Obj holds the private state associated with each logical resource.">IRES_Obj</a> structure that is returned back to the algorithm requesting the resource.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html">IRES_EDMA3CHAN_EDMA3ShadowRegister</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html" title="IRES_EDMA3CHAN_EDMA3ShadowRegister defines the shadow register part of the EDMA3...">IRES_EDMA3CHAN_EDMA3ShadowRegister</a> defines the shadow register part of the EDMA3 CC Register Layer defined below.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html">IRES_EDMA3CHAN_EDMA3DraeRegister</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html" title="IRES_EDMA3CHAN_EDMA3DraeRegister defines the Region Enable register part of the EDMA3...">IRES_EDMA3CHAN_EDMA3DraeRegister</a> defines the Region Enable register part of the EDMA3 CC Register Layer defined below.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_register_layer.html">IRES_EDMA3CHAN_EDMA3RegisterLayer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___properties.html">IRES_EDMA3CHAN_Properties</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static Resource Properties.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___properties.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gaf4730270fcd589bd84292642aa0767ad">IRES_EDMA3CHAN_PROTOCOLNAME</a>&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name used to describe this protocol.  <a href="#gaf4730270fcd589bd84292642aa0767ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga0d48f2f6fc024d46cc629fe959a563db">EDMA3CHAN_GTNAME</a>&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name used to describe the GT module.  <a href="#ga0d48f2f6fc024d46cc629fe959a563db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga8510375de41242e3526a4afa007e131a">IRES_EDMA3CHAN_MAXPARAMS</a>&nbsp;&nbsp;&nbsp;512</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of params and tccs that can be requested in one handle.  <a href="#ga8510375de41242e3526a4afa007e131a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga18eb05e3510d748f04269c39cce62733">IRES_EDMA3CHAN_MAXTCCS</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga2b610a75bc94fcf953c9c2c5a5884847">IRES_EDMA3CHAN_PARAM_ANY</a>&nbsp;&nbsp;&nbsp;512</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macros to represent different PaRam, Channel and tcc types.  <a href="#ga2b610a75bc94fcf953c9c2c5a5884847"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga06bed242a94eb48126e04f267f0d4895">IRES_EDMA3CHAN_PARAM_NONE</a>&nbsp;&nbsp;&nbsp;513</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga3dad6458e12ad42c2158727991822037">IRES_EDMA3CHAN_TCC_ANY</a>&nbsp;&nbsp;&nbsp;514</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga1920c58bedf3e0cc0609b86ec384c892">IRES_EDMA3CHAN_TCC_NONE</a>&nbsp;&nbsp;&nbsp;515</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gae3c157030381908d1353fccf406fdd38">IRES_EDMA3CHAN_EDMACHAN_ANY</a>&nbsp;&nbsp;&nbsp;516</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga0b99333ee5984dab27d5d84c05b63078">IRES_EDMA3CHAN_QDMACHAN_ANY</a>&nbsp;&nbsp;&nbsp;516</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gae4140c679d6eaaf4d20dc4554995edf3">IRES_EDMA3CHAN_CHAN_NONE</a>&nbsp;&nbsp;&nbsp;518</td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Obj</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga44e66cb70f336bdb105e54983930c8e2">IRES_EDMA3CHAN_Handle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle to "logical" resource.  <a href="#ga44e66cb70f336bdb105e54983930c8e2"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Allows algorithms to request and receive handles representing EDMA3 resources associated with a single EDMA3 channel. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaf4730270fcd589bd84292642aa0767ad"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_PROTOCOLNAME" ref="gaf4730270fcd589bd84292642aa0767ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_PROTOCOLNAME&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name used to describe this protocol. </p>

</div>
</div>
<a class="anchor" id="ga0d48f2f6fc024d46cc629fe959a563db"></a><!-- doxytag: member="ires_edma3Chan.h::EDMA3CHAN_GTNAME" ref="ga0d48f2f6fc024d46cc629fe959a563db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3CHAN_GTNAME&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name used to describe the GT module. </p>

</div>
</div>
<a class="anchor" id="ga8510375de41242e3526a4afa007e131a"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_MAXPARAMS" ref="ga8510375de41242e3526a4afa007e131a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_MAXPARAMS&nbsp;&nbsp;&nbsp;512</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Maximum number of params and tccs that can be requested in one handle. </p>

</div>
</div>
<a class="anchor" id="ga18eb05e3510d748f04269c39cce62733"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_MAXTCCS" ref="ga18eb05e3510d748f04269c39cce62733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_MAXTCCS&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ga2b610a75bc94fcf953c9c2c5a5884847"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_PARAM_ANY" ref="ga2b610a75bc94fcf953c9c2c5a5884847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_PARAM_ANY&nbsp;&nbsp;&nbsp;512</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macros to represent different PaRam, Channel and tcc types. </p>

</div>
</div>
<a class="anchor" id="ga06bed242a94eb48126e04f267f0d4895"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_PARAM_NONE" ref="ga06bed242a94eb48126e04f267f0d4895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_PARAM_NONE&nbsp;&nbsp;&nbsp;513</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3dad6458e12ad42c2158727991822037"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_TCC_ANY" ref="ga3dad6458e12ad42c2158727991822037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_TCC_ANY&nbsp;&nbsp;&nbsp;514</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ga1920c58bedf3e0cc0609b86ec384c892"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_TCC_NONE" ref="ga1920c58bedf3e0cc0609b86ec384c892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_TCC_NONE&nbsp;&nbsp;&nbsp;515</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="gae3c157030381908d1353fccf406fdd38"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_EDMACHAN_ANY" ref="gae3c157030381908d1353fccf406fdd38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_EDMACHAN_ANY&nbsp;&nbsp;&nbsp;516</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0b99333ee5984dab27d5d84c05b63078"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_QDMACHAN_ANY" ref="ga0b99333ee5984dab27d5d84c05b63078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_QDMACHAN_ANY&nbsp;&nbsp;&nbsp;516</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="gae4140c679d6eaaf4d20dc4554995edf3"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_CHAN_NONE" ref="gae4140c679d6eaaf4d20dc4554995edf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRES_EDMA3CHAN_CHAN_NONE&nbsp;&nbsp;&nbsp;518</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ga44e66cb70f336bdb105e54983930c8e2"></a><!-- doxytag: member="ires_edma3Chan.h::IRES_EDMA3CHAN_Handle" ref="ga44e66cb70f336bdb105e54983930c8e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Obj</a>* <a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Handle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Handle to "logical" resource. </p>

</div>
</div>
</div>
<hr size="1" /><small>
Copyright  2010, Texas Instruments Incorporated</small>
</body>
</html>
