#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Apr 03 16:24:13 2016
# Process ID: 1076
# Log file: E:/Courses/FPGA/LabEEfin/rhythmMaster/planAhead_run_1/planAhead.log
# Journal file: E:/Courses/FPGA/LabEEfin/rhythmMaster/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/Courses/FPGA/LabEEfin/rhythmMaster/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin B8 [get_ports clk_50M]
endgroup
set_property is_loc_fixed false [get_ports [list  clk_50M]]
startgroup
set_property package_pin A3 [get_ports speaker]
endgroup
set_property is_loc_fixed true [get_ports [list  clk_50M]]
save_constraints
