-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Aug 19 16:09:46 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      42  180088     180092            0  0        ? 
    Design Total:                                     42  180088     180092            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIT_precomp/core 
    
  I/O Data Ranges
    Port                      Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                       IN   Unsigned         1                                     
    rst                       IN   Unsigned         1                                     
    vec:rsc.s_tdone           IN   Unsigned         1                                     
    vec:rsc.tr_write_done     IN   Unsigned         1                                     
    vec:rsc.RREADY            IN   Unsigned         1                                     
    vec:rsc.ARVALID           IN   Unsigned         1                                     
    vec:rsc.ARUSER            IN   Unsigned         1                                     
    vec:rsc.ARREGION          IN   Unsigned         4                                     
    vec:rsc.ARQOS             IN   Unsigned         4                                     
    vec:rsc.ARPROT            IN   Unsigned         3                                     
    vec:rsc.ARCACHE           IN   Unsigned         4                                     
    vec:rsc.ARLOCK            IN   Unsigned         1                                     
    vec:rsc.ARBURST           IN   Unsigned         2                                     
    vec:rsc.ARSIZE            IN   Unsigned         3                                     
    vec:rsc.ARLEN             IN   Unsigned         8                                     
    vec:rsc.ARADDR            IN   Unsigned        12                                     
    vec:rsc.ARID              IN   Unsigned         1                                     
    vec:rsc.BREADY            IN   Unsigned         1                                     
    vec:rsc.WVALID            IN   Unsigned         1                                     
    vec:rsc.WUSER             IN   Unsigned         1                                     
    vec:rsc.WLAST             IN   Unsigned         1                                     
    vec:rsc.WSTRB             IN   Unsigned         8                                     
    vec:rsc.WDATA             IN   Unsigned        64                                     
    vec:rsc.AWVALID           IN   Unsigned         1                                     
    vec:rsc.AWUSER            IN   Unsigned         1                                     
    vec:rsc.AWREGION          IN   Unsigned         4                                     
    vec:rsc.AWQOS             IN   Unsigned         4                                     
    vec:rsc.AWPROT            IN   Unsigned         3                                     
    vec:rsc.AWCACHE           IN   Unsigned         4                                     
    vec:rsc.AWLOCK            IN   Unsigned         1                                     
    vec:rsc.AWBURST           IN   Unsigned         2                                     
    vec:rsc.AWSIZE            IN   Unsigned         3                                     
    vec:rsc.AWLEN             IN   Unsigned         8                                     
    vec:rsc.AWADDR            IN   Unsigned        12                                     
    vec:rsc.AWID              IN   Unsigned         1                                     
    p:rsc.dat                 IN   Unsigned        64                                     
    r:rsc.dat                 IN   Unsigned        64                                     
    twiddle:rsc.s_tdone       IN   Unsigned         1                                     
    twiddle:rsc.tr_write_done IN   Unsigned         1                                     
    twiddle:rsc.RREADY        IN   Unsigned         1                                     
    twiddle:rsc.ARVALID       IN   Unsigned         1                                     
    twiddle:rsc.ARUSER        IN   Unsigned         1                                     
    twiddle:rsc.ARREGION      IN   Unsigned         4                                     
    twiddle:rsc.ARQOS         IN   Unsigned         4                                     
    twiddle:rsc.ARPROT        IN   Unsigned         3                                     
    twiddle:rsc.ARCACHE       IN   Unsigned         4                                     
    twiddle:rsc.ARLOCK        IN   Unsigned         1                                     
    twiddle:rsc.ARBURST       IN   Unsigned         2                                     
    twiddle:rsc.ARSIZE        IN   Unsigned         3                                     
    twiddle:rsc.ARLEN         IN   Unsigned         8                                     
    twiddle:rsc.ARADDR        IN   Unsigned        12                                     
    twiddle:rsc.ARID          IN   Unsigned         1                                     
    twiddle:rsc.BREADY        IN   Unsigned         1                                     
    twiddle:rsc.WVALID        IN   Unsigned         1                                     
    twiddle:rsc.WUSER         IN   Unsigned         1                                     
    twiddle:rsc.WLAST         IN   Unsigned         1                                     
    twiddle:rsc.WSTRB         IN   Unsigned         8                                     
    twiddle:rsc.WDATA         IN   Unsigned        64                                     
    twiddle:rsc.AWVALID       IN   Unsigned         1                                     
    twiddle:rsc.AWUSER        IN   Unsigned         1                                     
    twiddle:rsc.AWREGION      IN   Unsigned         4                                     
    twiddle:rsc.AWQOS         IN   Unsigned         4                                     
    twiddle:rsc.AWPROT        IN   Unsigned         3                                     
    twiddle:rsc.AWCACHE       IN   Unsigned         4                                     
    twiddle:rsc.AWLOCK        IN   Unsigned         1                                     
    twiddle:rsc.AWBURST       IN   Unsigned         2                                     
    twiddle:rsc.AWSIZE        IN   Unsigned         3                                     
    twiddle:rsc.AWLEN         IN   Unsigned         8                                     
    twiddle:rsc.AWADDR        IN   Unsigned        12                                     
    twiddle:rsc.AWID          IN   Unsigned         1                                     
    vec:rsc.RVALID            OUT  Unsigned         1                                     
    vec:rsc.RUSER             OUT  Unsigned         1                                     
    vec:rsc.RLAST             OUT  Unsigned         1                                     
    vec:rsc.RRESP             OUT  Unsigned         2                                     
    vec:rsc.RDATA             OUT  Unsigned        64                                     
    vec:rsc.RID               OUT  Unsigned         1                                     
    vec:rsc.ARREADY           OUT  Unsigned         1                                     
    vec:rsc.BVALID            OUT  Unsigned         1                                     
    vec:rsc.BUSER             OUT  Unsigned         1                                     
    vec:rsc.BRESP             OUT  Unsigned         2                                     
    vec:rsc.BID               OUT  Unsigned         1                                     
    vec:rsc.WREADY            OUT  Unsigned         1                                     
    vec:rsc.AWREADY           OUT  Unsigned         1                                     
    vec:rsc.triosy.lz         OUT  Unsigned         1                                     
    p:rsc.triosy.lz           OUT  Unsigned         1                                     
    r:rsc.triosy.lz           OUT  Unsigned         1                                     
    twiddle:rsc.RVALID        OUT  Unsigned         1                                     
    twiddle:rsc.RUSER         OUT  Unsigned         1                                     
    twiddle:rsc.RLAST         OUT  Unsigned         1                                     
    twiddle:rsc.RRESP         OUT  Unsigned         2                                     
    twiddle:rsc.RDATA         OUT  Unsigned        64                                     
    twiddle:rsc.RID           OUT  Unsigned         1                                     
    twiddle:rsc.ARREADY       OUT  Unsigned         1                                     
    twiddle:rsc.BVALID        OUT  Unsigned         1                                     
    twiddle:rsc.BUSER         OUT  Unsigned         1                                     
    twiddle:rsc.BRESP         OUT  Unsigned         2                                     
    twiddle:rsc.BID           OUT  Unsigned         1                                     
    twiddle:rsc.WREADY        OUT  Unsigned         1                                     
    twiddle:rsc.AWREADY       OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz     OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT_precomp/vec:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/twiddle:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/twiddle    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT_precomp/core core:rlp           Infinite       0     180092 ?    3.60 ms                       
    /inPlaceNTT_DIT_precomp/core  main              Infinite       2     180092 ?    3.60 ms                       
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP              9       2     180090 ?    3.60 ms                       
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP               ?       1      20008 ?  400.16 us                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP           513      39      20007 ?  400.14 us                       
    
  Loop Execution Profile
    Process                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT_precomp/core core:rlp                 0 ?                        0.00         180092 ?           
    /inPlaceNTT_DIT_precomp/core  main                    2 ?                        0.00         180092 ?           
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP            18 ?                        0.01         180090 ?           
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP              9 ?                        0.00         180072 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP       180063 ?                       99.98         180063 ?           
    
  End of Report
