V 000049 55 787           1651600779648 equation
(_unit VHDL(adder_32 0 6(equation 0 13))
	(_version ve8)
	(_time 1651600779649 2022.05.03 13:59:39)
	(_source(\../design.vhd\))
	(_parameters tan vhdl2019)
	(_code fea9adaeafa9aee8fbaceca7f9fdfdfdfcf8fff8fa)
	(_ent
		(_time 1651600779646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int x 0 0 8(_ent(_in))))
		(_port(_int y 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . equation 1 -1)
)
V 000052 55 2964          1651600779659 adder_32_TB
(_unit VHDL(testbench 0 6(adder_32_tb 0 9))
	(_version ve8)
	(_time 1651600779660 2022.05.03 13:59:39)
	(_source(\../testbench.vhd\))
	(_parameters tan vhdl2019)
	(_code 085e5f0e055e5f1f0f581a525c0e5d0e0b0e000f0c)
	(_ent
		(_time 1651600779657)
	)
	(_comp
		(adder_32
			(_object
				(_port(_int x 0 0 13(_ent (_in))))
				(_port(_int y 0 0 13(_ent (_in))))
				(_port(_int sum 1 0 14(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 22(_comp adder_32)
		(_port
			((x)(x_in))
			((y)(y_in))
			((sum)(sum_out))
		)
		(_use(_ent . adder_32)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 14(_array -1((_dto i 32 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int x_in 2 0 18(_arch(_uni))))
		(_sig(_int y_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int sum_out 3 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1751933254 1634607201 1836020512 3219553)
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463235 50528771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 33751555 3)
		(1751933254 1634607201 1836020512 3285089)
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234 3)
		(1751933254 1634607201 1836020512 3350625)
		(33686018 33686018 33751554 33686018 33686018 33686018 50528771 50528771)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463491 50528770)
		(33686018 33686018 50463234 33686018 33686018 33686018 33686275 50529026 2)
		(1751933254 1634607201 1836020512 3416161)
		(33686019 33686018 33686018 33686018 33686018 33686018 33751810 33751810)
		(33686019 33686018 33686018 33686018 33686018 33686018 50463235 50463235)
		(33686019 33686018 33686018 33686018 33686018 33686018 50529026 50529027 3)
		(1751933254 1634607201 1836020512 3481697)
		(50529027 50529027 33751554 50463490 33751810 33751555 50463490 50529026)
		(50463235 33686018 33686018 33686018 33686018 50529027 50529027 50463491)
		(33686275 50529026 50463235 33751554 50528771 50463491 33751554 33751555 2)
		(1751933254 1634607201 1836020512 3547233)
		(1953719636 1701978213 2053729377 779052129)
	)
	(_model . adder_32_TB 1 -1)
)
