{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483277981226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483277981227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  1 14:39:41 2017 " "Processing started: Sun Jan  1 14:39:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483277981227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483277981227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483277981227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1483277982011 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkctrl_main.qsys " "Elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483277995143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:00 Progress: Loading fpga/clkctrl_main.qsys " "2017.01.01.14:40:00 Progress: Loading fpga/clkctrl_main.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278000080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:00 Progress: Reading input file " "2017.01.01.14:40:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278000791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:00 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\] " "2017.01.01.14:40:00 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278000951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:01 Progress: Parameterizing module altclkctrl_0 " "2017.01.01.14:40:01 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278001559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:01 Progress: Building connections " "2017.01.01.14:40:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278001562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:01 Progress: Parameterizing connections " "2017.01.01.14:40:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278001563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:01 Progress: Validating " "2017.01.01.14:40:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278001615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:02 Progress: Done reading input file " "2017.01.01.14:40:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278002552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:02 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E. " "2017.01.01.14:40:02 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278002769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.01.14:40:02 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2017.01.01.14:40:02 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278002769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH " "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278005585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278005958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278006521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files " "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278006521 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkctrl_main.qsys " "Finished elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278007284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-counter_arch " "Found design unit 1: clkdiv-counter_arch" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007939 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dac-SYN " "Found design unit 1: pll_dac-SYN" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007940 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac5672_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac5672_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac5672_interface-dac5672_interface_arch " "Found design unit 1: dac5672_interface-dac5672_interface_arch" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007941 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac5672_interface " "Found entity 1: dac5672_interface" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agc.vhd 6 3 " "Found 6 design units, including 3 entities, in source file agc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_agc-tx_rx_agc_arch " "Found design unit 1: tx_rx_agc-tx_rx_agc_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_rx_agc_bypass-agcb_arch " "Found design unit 2: tx_rx_agc_bypass-agcb_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 286 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 post_agc_rx_filt-filter_arch " "Found design unit 3: post_agc_rx_filt-filter_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 318 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_agc " "Found entity 1: tx_rx_agc" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_rx_agc_bypass " "Found entity 2: tx_rx_agc_bypass" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""} { "Info" "ISGN_ENTITY_NAME" "3 post_agc_rx_filt " "Found entity 3: post_agc_rx_filt" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rx_clock_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rx_clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_clock_mux-clock_mux_arch " "Found design unit 1: tx_rx_clock_mux-clock_mux_arch" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007943 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_clock_mux " "Found entity 1: tx_rx_clock_mux" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_tonegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cw_tonegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_nco-nco_arch " "Found design unit 1: cw_nco-nco_arch" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007943 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_nco " "Found entity 1: cw_nco" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tonegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "tonegen.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_costable_raw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cw_costable_raw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_costable_raw-SYN " "Found design unit 1: cw_costable_raw-SYN" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007944 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_costable_raw " "Found entity 1: cw_costable_raw" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moddemod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moddemod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moddemod " "Found entity 1: moddemod" {  } { { "moddemod.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_nco_weaver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mix_nco_weaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_audio_mix-audio_arch " "Found design unit 1: rx_audio_mix-audio_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_mixsum-mixsum_arch " "Found design unit 2: weaver_mixsum-mixsum_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 weaver_nco-nco_arch " "Found design unit 3: weaver_nco-nco_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_audio_mix " "Found entity 1: rx_audio_mix" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_mixsum " "Found entity 2: weaver_mixsum" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_ENTITY_NAME" "3 weaver_nco " "Found entity 3: weaver_nco" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amsqrt-SYN " "Found design unit 1: amsqrt-SYN" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""} { "Info" "ISGN_ENTITY_NAME" "1 amsqrt " "Found entity 1: amsqrt" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_cos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_cos-SYN " "Found design unit 1: weaver_cos-SYN" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007946 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_cos " "Found entity 1: weaver_cos" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_sin-SYN " "Found design unit 1: weaver_sin-SYN" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007947 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_sin " "Found entity 1: weaver_sin" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave-i2c_slave_arch " "Found design unit 1: i2c_slave-i2c_slave_arch" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007947 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup.vhd 4 2 " "Found 4 design units, including 2 entities, in source file setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_interface-setup_arch " "Found design unit 1: setup_interface-setup_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io_select-select_arch " "Found design unit 2: io_select-select_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_interface " "Found entity 1: setup_interface" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_select " "Found entity 2: io_select" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_nco.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rf_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_nco2-nco_arch " "Found design unit 1: rf_nco2-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf_nco-nco_arch " "Found design unit 2: rf_nco-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_nco2 " "Found entity 1: rf_nco2" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf_nco " "Found entity 2: rf_nco" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv320aic20k_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlv320aic20k_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLV320AIC20K_interface-Codec_ctrl " "Found design unit 1: TLV320AIC20K_interface-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007949 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLV320AIC20K_interface " "Found entity 1: TLV320AIC20K_interface" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7760_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7760_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7760_interface-ad7760_interface_arch " "Found design unit 1: ad7760_interface-ad7760_interface_arch" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7760_interface " "Found entity 1: ad7760_interface" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downmix_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downmix_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_dec-down_dec_arch " "Found design unit 1: down_dec-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007951 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_dec " "Found entity 1: down_dec" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_dacb-SYN " "Found design unit 1: cos_dacb-SYN" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007951 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACB " "Found entity 1: cos_DACB" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_dacb-SYN " "Found design unit 1: sin_dacb-SYN" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007952 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACB " "Found entity 1: sin_DACB" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_daca-SYN " "Found design unit 1: cos_daca-SYN" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007952 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACA " "Found entity 1: cos_DACA" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 10 5 " "Found 10 design units, including 5 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomux_sp-mux_arch " "Found design unit 1: audiomux_sp-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 squelch-sq_arch " "Found design unit 2: squelch-sq_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audiomux_tx-mux_arch " "Found design unit 3: audiomux_tx-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rx_audio_antialias_lpf-antialias_arch " "Found design unit 4: rx_audio_antialias_lpf-antialias_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 audio_filt-filter_arch " "Found design unit 5: audio_filt-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomux_sp " "Found entity 1: audiomux_sp" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_ENTITY_NAME" "2 squelch " "Found entity 2: squelch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomux_tx " "Found entity 3: audiomux_tx" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_audio_antialias_lpf " "Found entity 4: rx_audio_antialias_lpf" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_filt " "Found entity 5: audio_filt" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_channel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_channel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filt_channel-filter_arch " "Found design unit 1: fir_filt_channel-filter_arch" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007954 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filt_channel " "Found entity 1: fir_filt_channel" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_b-SYN " "Found design unit 1: pll_b-SYN" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007955 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_b " "Found entity 1: pll_b" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_tx_mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file weaver_tx_mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 weaver_tx_mult " "Found entity 1: weaver_tx_mult" {  } { { "weaver_tx_mult.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_weaver_tx.vhd 8 4 " "Found 8 design units, including 4 entities, in source file mix_weaver_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_synchbuff-synchbuff_arch " "Found design unit 1: tx_synchbuff-synchbuff_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_tx_mixsum-mixsum_arch " "Found design unit 2: weaver_tx_mixsum-mixsum_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LO_select-select_arch " "Found design unit 3: LO_select-select_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mod_clock_mux-clock_mux_arch " "Found design unit 4: mod_clock_mux-clock_mux_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_synchbuff " "Found entity 1: tx_synchbuff" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_tx_mixsum " "Found entity 2: weaver_tx_mixsum" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_ENTITY_NAME" "3 LO_select " "Found entity 3: LO_select" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""} { "Info" "ISGN_ENTITY_NAME" "4 mod_clock_mux " "Found entity 4: mod_clock_mux" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_upsample.vhd 6 3 " "Found 6 design units, including 3 entities, in source file tx_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_upsample_bypass-bypass_arch " "Found design unit 1: tx_upsample_bypass-bypass_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_upsample1-filter_arch " "Found design unit 2: tx_upsample1-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tx_upsample2-filter_arch " "Found design unit 3: tx_upsample2-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_upsample_bypass " "Found entity 1: tx_upsample_bypass" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_upsample1 " "Found entity 2: tx_upsample1" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_upsample2 " "Found entity 3: tx_upsample2" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txmult-SYN " "Found design unit 1: txmult-SYN" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007984 ""} { "Info" "ISGN_ENTITY_NAME" "1 txmult " "Found entity 1: txmult" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_arch " "Found design unit 1: uart-uart_arch" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007984 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "control_interface.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_select-select_arch " "Found design unit 1: clk_select-select_arch" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga/clock_select.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007985 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_select " "Found entity 1: clk_select" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga/clock_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_daca-SYN " "Found design unit 1: sin_daca-SYN" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007986 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACA " "Found entity 1: sin_DACA" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atantableIQ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atantableIQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atantableiq-SYN " "Found design unit 1: atantableiq-SYN" {  } { { "atantableIQ.vhd" "" { Text "/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007986 ""} { "Info" "ISGN_ENTITY_NAME" "1 atantableIQ " "Found entity 1: atantableIQ" {  } { { "atantableIQ.vhd" "" { Text "/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_blocks.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fm_blocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atan_addr_trunk-trunk_arch " "Found design unit 1: atan_addr_trunk-trunk_arch" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007987 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 differentiator-diff_arch1 " "Found design unit 2: differentiator-diff_arch1" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007987 ""} { "Info" "ISGN_ENTITY_NAME" "1 atan_addr_trunk " "Found entity 1: atan_addr_trunk" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007987 ""} { "Info" "ISGN_ENTITY_NAME" "2 differentiator " "Found entity 2: differentiator" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278007987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278007987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/clkctrl_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkctrl_main/clkctrl_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main " "Found entity 1: clkctrl_main" {  } { { "db/ip/clkctrl_main/clkctrl_main.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/clkctrl_main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278008001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278008001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main_altclkctrl_0_sub " "Found entity 1: clkctrl_main_altclkctrl_0_sub" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278008075 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_main_altclkctrl_0 " "Found entity 2: clkctrl_main_altclkctrl_0" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278008075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278008075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trx " "Elaborating entity \"trx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483278008841 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_ext " "Pin \"clk_ext\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1483278008882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7760_interface ad7760_interface:inst0 " "Elaborating entity \"ad7760_interface\" for hierarchy \"ad7760_interface:inst0\"" {  } { { "trx.bdf" "inst0" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 56 424 640 264 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Status_read ad7760_interface.vhd(24) " "Verilog HDL or VHDL warning at ad7760_interface.vhd(24): object \"ADC_Status_read\" assigned a value but never read" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483278008889 "|trx|ad7760_interface:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setup_interface setup_interface:inst12 " "Elaborating entity \"setup_interface\" for hierarchy \"setup_interface:inst12\"" {  } { { "trx.bdf" "inst12" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1768 960 1184 2104 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR setup.vhd(44) " "VHDL Process Statement warning at setup.vhd(44): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278008892 "|trx|setup_interface:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface control_interface:inst11 " "Elaborating entity \"control_interface\" for hierarchy \"control_interface:inst11\"" {  } { { "trx.bdf" "inst11" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1768 408 784 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_select control_interface:inst11\|io_select:inst3 " "Elaborating entity \"io_select\" for hierarchy \"control_interface:inst11\|io_select:inst3\"" {  } { { "control_interface.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 176 680 896 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave control_interface:inst11\|i2c_slave:inst " "Elaborating entity \"i2c_slave\" for hierarchy \"control_interface:inst11\|i2c_slave:inst\"" {  } { { "control_interface.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 112 248 488 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop i2c_slave.vhd(22) " "Verilog HDL or VHDL warning at i2c_slave.vhd(22): object \"stop\" assigned a value but never read" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483278008897 "|trx|control_interface:inst11|i2c_slave:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart control_interface:inst11\|uart:inst2 " "Elaborating entity \"uart\" for hierarchy \"control_interface:inst11\|uart:inst2\"" {  } { { "control_interface.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 304 248 488 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squelch squelch:inst34 " "Elaborating entity \"squelch\" for hierarchy \"squelch:inst34\"" {  } { { "trx.bdf" "inst34" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 912 1496 1688 992 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_agc tx_rx_agc:inst7 " "Elaborating entity \"tx_rx_agc\" for hierarchy \"tx_rx_agc:inst7\"" {  } { { "trx.bdf" "inst7" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 752 944 1208 896 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_clock_mux tx_rx_clock_mux:inst8 " "Elaborating entity \"tx_rx_clock_mux\" for hierarchy \"tx_rx_clock_mux:inst8\"" {  } { { "trx.bdf" "inst8" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 672 552 704 784 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_dec down_dec:inst6 " "Elaborating entity \"down_dec\" for hierarchy \"down_dec:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 448 680 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278008986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filt_channel fir_filt_channel:inst27 " "Elaborating entity \"fir_filt_channel\" for hierarchy \"fir_filt_channel:inst27\"" {  } { { "trx.bdf" "inst27" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_sample fir_channel.vhd(608) " "VHDL Process Statement warning at fir_channel.vhd(608): signal \"to_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278009066 "|trx|fir_filt_channel:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moddemod moddemod:inst10 " "Elaborating entity \"moddemod\" for hierarchy \"moddemod:inst10\"" {  } { { "trx.bdf" "inst10" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 480 1832 2192 672 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_audio_mix moddemod:inst10\|rx_audio_mix:inst2 " "Elaborating entity \"rx_audio_mix\" for hierarchy \"moddemod:inst10\|rx_audio_mix:inst2\"" {  } { { "moddemod.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 128 1696 1976 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amsqrt moddemod:inst10\|amsqrt:inst3 " "Elaborating entity \"amsqrt\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\"" {  } { { "moddemod.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 88 1032 1240 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "amsqrt.vhd" "ALTSQRT_component" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 10 " "Parameter \"q_port_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 11 " "Parameter \"r_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 20 " "Parameter \"width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009217 ""}  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278009217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_mixsum moddemod:inst10\|weaver_mixsum:inst1 " "Elaborating entity \"weaver_mixsum\" for hierarchy \"moddemod:inst10\|weaver_mixsum:inst1\"" {  } { { "moddemod.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 264 1000 1296 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_nco moddemod:inst10\|weaver_nco:inst " "Elaborating entity \"weaver_nco\" for hierarchy \"moddemod:inst10\|weaver_nco:inst\"" {  } { { "moddemod.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 160 168 376 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_cos moddemod:inst10\|weaver_cos:inst5 " "Elaborating entity \"weaver_cos\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\"" {  } { { "moddemod.bdf" "inst5" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 408 160 376 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\"" {  } { { "weaver_cos.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\"" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/cos_raw.mif " "Parameter \"init_file\" = \"../mif/cos_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278009889 ""}  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278009889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgs3 " "Found entity 1: altsyncram_dgs3" {  } { { "db/altsyncram_dgs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_dgs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278009952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278009952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgs3 moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\|altsyncram_dgs3:auto_generated " "Elaborating entity \"altsyncram_dgs3\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\|altsyncram_dgs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_sin moddemod:inst10\|weaver_sin:inst6 " "Elaborating entity \"weaver_sin\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\"" {  } { { "moddemod.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 560 160 376 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278009994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\"" {  } { { "weaver_sin.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\"" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/sin_raw.mif " "Parameter \"init_file\" = \"../mif/sin_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010030 ""}  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igs3 " "Found entity 1: altsyncram_igs3" {  } { { "db/altsyncram_igs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_igs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igs3 moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\|altsyncram_igs3:auto_generated " "Elaborating entity \"altsyncram_igs3\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\|altsyncram_igs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atan_addr_trunk moddemod:inst10\|atan_addr_trunk:inst7 " "Elaborating entity \"atan_addr_trunk\" for hierarchy \"moddemod:inst10\|atan_addr_trunk:inst7\"" {  } { { "moddemod.bdf" "inst7" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 640 800 992 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "post_agc_rx_filt post_agc_rx_filt:inst21 " "Elaborating entity \"post_agc_rx_filt\" for hierarchy \"post_agc_rx_filt:inst21\"" {  } { { "trx.bdf" "inst21" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 528 1456 1688 704 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_sample agc.vhd(763) " "VHDL Process Statement warning at agc.vhd(763): signal \"to_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010092 "|trx|post_agc_rx_filt:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx agc.vhd(763) " "VHDL Process Statement warning at agc.vhd(763): signal \"tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010092 "|trx|post_agc_rx_filt:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiomux_tx audiomux_tx:inst29 " "Elaborating entity \"audiomux_tx\" for hierarchy \"audiomux_tx:inst29\"" {  } { { "trx.bdf" "inst29" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 952 928 1208 1064 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV320AIC20K_interface TLV320AIC20K_interface:inst4 " "Elaborating entity \"TLV320AIC20K_interface\" for hierarchy \"TLV320AIC20K_interface:inst4\"" {  } { { "trx.bdf" "inst4" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1224 2272 2504 1432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010228 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done tlv320aic20k_interface.vhd(225) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(225): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010245 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(226) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(226): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010245 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(229) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(229): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010245 "|trx|TLV320AIC20K_interface:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_filt audio_filt:inst20 " "Elaborating entity \"audio_filt\" for hierarchy \"audio_filt:inst20\"" {  } { { "trx.bdf" "inst20" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 800 2336 2568 976 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010246 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_sample audio.vhd(631) " "VHDL Process Statement warning at audio.vhd(631): signal \"to_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010251 "|trx|audio_filt:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiomux_sp audiomux_sp:inst25 " "Elaborating entity \"audiomux_sp\" for hierarchy \"audiomux_sp:inst25\"" {  } { { "trx.bdf" "inst25" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 800 1848 2080 976 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegen tonegen:inst9 " "Elaborating entity \"tonegen\" for hierarchy \"tonegen:inst9\"" {  } { { "trx.bdf" "inst9" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 872 592 856 968 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cw_nco tonegen:inst9\|cw_nco:inst " "Elaborating entity \"cw_nco\" for hierarchy \"tonegen:inst9\|cw_nco:inst\"" {  } { { "tonegen.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 184 360 568 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key cw_tonegen.vhd(24) " "VHDL Process Statement warning at cw_tonegen.vhd(24): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010345 "|trx|tonegen:inst9|cw_nco:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cw_costable_raw tonegen:inst9\|cw_costable_raw:inst1 " "Elaborating entity \"cw_costable_raw\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\"" {  } { { "tonegen.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 344 632 848 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\"" {  } { { "cw_costable_raw.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\"" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/cos_raw.mif " "Parameter \"init_file\" = \"./mif/cos_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010377 ""}  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aor3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aor3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aor3 " "Found entity 1: altsyncram_aor3" {  } { { "db/altsyncram_aor3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_aor3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aor3 tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\|altsyncram_aor3:auto_generated " "Elaborating entity \"altsyncram_aor3\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\|altsyncram_aor3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "trx.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -432 440 608 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac pll_dac:inst2 " "Elaborating entity \"pll_dac\" for hierarchy \"pll_dac:inst2\"" {  } { { "trx.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 848 1128 -384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_dac:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "altpll_component" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_dac:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_dac:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_dac:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type HIGH " "Parameter \"bandwidth_type\" = \"HIGH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_dac " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_dac\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010662 ""}  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac_altpll " "Found entity 1: pll_dac_altpll" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga/db/pll_dac_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac_altpll pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated " "Elaborating entity \"pll_dac_altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac5672_interface dac5672_interface:inst3 " "Elaborating entity \"dac5672_interface\" for hierarchy \"dac5672_interface:inst3\"" {  } { { "trx.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 2264 2504 -328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_clk_signal_3 dac5672_interface.vhd(29) " "Verilog HDL or VHDL warning at dac5672_interface.vhd(29): object \"DAC_clk_signal_3\" assigned a value but never read" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483278010747 "|trx|dac5672_interface:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR dac5672_interface.vhd(110) " "VHDL Process Statement warning at dac5672_interface.vhd(110): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278010747 "|trx|dac5672_interface:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_DACA cos_DACA:inst23 " "Elaborating entity \"cos_DACA\" for hierarchy \"cos_DACA:inst23\"" {  } { { "trx.bdf" "inst23" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -928 1672 1888 -800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cos_DACA:inst23\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cos_DACA:inst23\|altsyncram:altsyncram_component\"" {  } { { "cos_DACA.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cos_DACA:inst23\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cos_DACA:inst23\|altsyncram:altsyncram_component\"" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cos_DACA:inst23\|altsyncram:altsyncram_component " "Instantiated megafunction \"cos_DACA:inst23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/cos_table_signed_13.mif " "Parameter \"init_file\" = \"./mif/cos_table_signed_13.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010774 ""}  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvs3 " "Found entity 1: altsyncram_jvs3" {  } { { "db/altsyncram_jvs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_jvs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvs3 cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated " "Elaborating entity \"altsyncram_jvs3\" for hierarchy \"cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_nco2 rf_nco2:inst32 " "Elaborating entity \"rf_nco2\" for hierarchy \"rf_nco2:inst32\"" {  } { { "trx.bdf" "inst32" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -792 1344 1584 -584 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_DACA sin_DACA:inst33 " "Elaborating entity \"sin_DACA\" for hierarchy \"sin_DACA:inst33\"" {  } { { "trx.bdf" "inst33" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -776 1672 1888 -648 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_DACA:inst33\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_DACA:inst33\|altsyncram:altsyncram_component\"" {  } { { "sin_DACA.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_DACA:inst33\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_DACA:inst33\|altsyncram:altsyncram_component\"" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_DACA:inst33\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_DACA:inst33\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./python/sin_table_signed_13.mif " "Parameter \"init_file\" = \"./python/sin_table_signed_13.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010873 ""}  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uat3 " "Found entity 1: altsyncram_uat3" {  } { { "db/altsyncram_uat3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_uat3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uat3 sin_DACA:inst33\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated " "Elaborating entity \"altsyncram_uat3\" for hierarchy \"sin_DACA:inst33\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_DACB cos_DACB:inst31 " "Elaborating entity \"cos_DACB\" for hierarchy \"cos_DACB:inst31\"" {  } { { "trx.bdf" "inst31" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -200 1432 1648 -72 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cos_DACB:inst31\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cos_DACB:inst31\|altsyncram:altsyncram_component\"" {  } { { "cos_DACB.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cos_DACB:inst31\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cos_DACB:inst31\|altsyncram:altsyncram_component\"" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cos_DACB:inst31\|altsyncram:altsyncram_component " "Instantiated megafunction \"cos_DACB:inst31\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/cos_table_signed.mif " "Parameter \"init_file\" = \"../mif/cos_table_signed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278010945 ""}  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278010945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqs3 " "Found entity 1: altsyncram_mqs3" {  } { { "db/altsyncram_mqs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_mqs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278010985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278010985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqs3 cos_DACB:inst31\|altsyncram:altsyncram_component\|altsyncram_mqs3:auto_generated " "Elaborating entity \"altsyncram_mqs3\" for hierarchy \"cos_DACB:inst31\|altsyncram:altsyncram_component\|altsyncram_mqs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_tx_mult weaver_tx_mult:inst18 " "Elaborating entity \"weaver_tx_mult\" for hierarchy \"weaver_tx_mult:inst18\"" {  } { { "trx.bdf" "inst18" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -232 2072 2496 24 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278010993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_tx_mixsum weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3 " "Elaborating entity \"weaver_tx_mixsum\" for hierarchy \"weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\"" {  } { { "weaver_tx_mult.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 720 968 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms0_sum mix_weaver_tx.vhd(67) " "Verilog HDL or VHDL warning at mix_weaver_tx.vhd(67): object \"ms0_sum\" assigned a value but never read" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483278011002 "|trx|weaver_tx_mult:inst18|weaver_tx_mixsum:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ls0_sum mix_weaver_tx.vhd(67) " "Verilog HDL or VHDL warning at mix_weaver_tx.vhd(67): object \"ls0_sum\" assigned a value but never read" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483278011002 "|trx|weaver_tx_mult:inst18|weaver_tx_mixsum:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_clock_mux weaver_tx_mult:inst18\|mod_clock_mux:inst " "Elaborating entity \"mod_clock_mux\" for hierarchy \"weaver_tx_mult:inst18\|mod_clock_mux:inst\"" {  } { { "weaver_tx_mult.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { -72 -264 -96 40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txmult weaver_tx_mult:inst18\|txmult:inst1 " "Elaborating entity \"txmult\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\"" {  } { { "weaver_tx_mult.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 128 336 504 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "txmult.vhd" "lpm_mult_component" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 28 " "Parameter \"lpm_widthp\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011065 ""}  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278011065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6sq " "Found entity 1: mult_6sq" {  } { { "db/mult_6sq.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_6sq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278011109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278011109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6sq weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\|mult_6sq:auto_generated " "Elaborating entity \"mult_6sq\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\|mult_6sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_synchbuff weaver_tx_mult:inst18\|tx_synchbuff:inst2 " "Elaborating entity \"tx_synchbuff\" for hierarchy \"weaver_tx_mult:inst18\|tx_synchbuff:inst2\"" {  } { { "weaver_tx_mult.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 88 -80 128 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx mix_weaver_tx.vhd(22) " "VHDL Process Statement warning at mix_weaver_tx.vhd(22): signal \"tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278011112 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278011112 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_1 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278011112 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_2 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278011112 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_3 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1483278011112 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO_select weaver_tx_mult:inst18\|LO_select:inst6 " "Elaborating entity \"LO_select\" for hierarchy \"weaver_tx_mult:inst18\|LO_select:inst6\"" {  } { { "weaver_tx_mult.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 200 -80 136 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_upsample2 tx_upsample2:inst " "Elaborating entity \"tx_upsample2\" for hierarchy \"tx_upsample2:inst\"" {  } { { "trx.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 80 1864 2104 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_DACB sin_DACB:inst22 " "Elaborating entity \"sin_DACB\" for hierarchy \"sin_DACB:inst22\"" {  } { { "trx.bdf" "inst22" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -48 1432 1648 80 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_DACB:inst22\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_DACB:inst22\|altsyncram:altsyncram_component\"" {  } { { "sin_DACB.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_DACB:inst22\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_DACB:inst22\|altsyncram:altsyncram_component\"" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_DACB:inst22\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_DACB:inst22\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sin_table_signed.mif " "Parameter \"init_file\" = \"./mif/sin_table_signed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483278011180 ""}  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483278011180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dps3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dps3 " "Found entity 1: altsyncram_dps3" {  } { { "db/altsyncram_dps3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_dps3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483278011220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278011220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dps3 sin_DACB:inst22\|altsyncram:altsyncram_component\|altsyncram_dps3:auto_generated " "Elaborating entity \"altsyncram_dps3\" for hierarchy \"sin_DACB:inst22\|altsyncram:altsyncram_component\|altsyncram_dps3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483278011220 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[13\] weaver_tx_mult:inst18\|I_LO_in_A\[13\] " "Net \"gdfx_temp0\[13\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[13\] " "Net is fed by \"cos_DACA:inst23\|q\[13\]\"" {  } { { "cos_DACA.vhd" "q\[13\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[13\] " "Net is fed by \"sin_DACA:inst33\|q\[13\]\"" {  } { { "sin_DACA.vhd" "q\[13\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[13\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011885 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[12\] weaver_tx_mult:inst18\|I_LO_in_A\[12\] " "Net \"gdfx_temp0\[12\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[12\] " "Net is fed by \"cos_DACA:inst23\|q\[12\]\"" {  } { { "cos_DACA.vhd" "q\[12\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[12\] " "Net is fed by \"sin_DACA:inst33\|q\[12\]\"" {  } { { "sin_DACA.vhd" "q\[12\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[12\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011885 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[11\] weaver_tx_mult:inst18\|I_LO_in_A\[11\] " "Net \"gdfx_temp0\[11\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[11\] " "Net is fed by \"cos_DACA:inst23\|q\[11\]\"" {  } { { "cos_DACA.vhd" "q\[11\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[11\] " "Net is fed by \"sin_DACA:inst33\|q\[11\]\"" {  } { { "sin_DACA.vhd" "q\[11\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011885 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[11\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011885 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[10\] weaver_tx_mult:inst18\|I_LO_in_A\[10\] " "Net \"gdfx_temp0\[10\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[10\] " "Net is fed by \"cos_DACA:inst23\|q\[10\]\"" {  } { { "cos_DACA.vhd" "q\[10\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[10\] " "Net is fed by \"sin_DACA:inst33\|q\[10\]\"" {  } { { "sin_DACA.vhd" "q\[10\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[10\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[9\] weaver_tx_mult:inst18\|I_LO_in_A\[9\] " "Net \"gdfx_temp0\[9\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[9\] " "Net is fed by \"cos_DACA:inst23\|q\[9\]\"" {  } { { "cos_DACA.vhd" "q\[9\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[9\] " "Net is fed by \"sin_DACA:inst33\|q\[9\]\"" {  } { { "sin_DACA.vhd" "q\[9\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[9\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[8\] weaver_tx_mult:inst18\|I_LO_in_A\[8\] " "Net \"gdfx_temp0\[8\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[8\] " "Net is fed by \"cos_DACA:inst23\|q\[8\]\"" {  } { { "cos_DACA.vhd" "q\[8\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[8\] " "Net is fed by \"sin_DACA:inst33\|q\[8\]\"" {  } { { "sin_DACA.vhd" "q\[8\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[8\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[7\] weaver_tx_mult:inst18\|I_LO_in_A\[7\] " "Net \"gdfx_temp0\[7\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[7\] " "Net is fed by \"cos_DACA:inst23\|q\[7\]\"" {  } { { "cos_DACA.vhd" "q\[7\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[7\] " "Net is fed by \"sin_DACA:inst33\|q\[7\]\"" {  } { { "sin_DACA.vhd" "q\[7\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[7\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[6\] weaver_tx_mult:inst18\|I_LO_in_A\[6\] " "Net \"gdfx_temp0\[6\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[6\] " "Net is fed by \"cos_DACA:inst23\|q\[6\]\"" {  } { { "cos_DACA.vhd" "q\[6\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[6\] " "Net is fed by \"sin_DACA:inst33\|q\[6\]\"" {  } { { "sin_DACA.vhd" "q\[6\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[6\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[5\] weaver_tx_mult:inst18\|I_LO_in_A\[5\] " "Net \"gdfx_temp0\[5\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[5\] " "Net is fed by \"cos_DACA:inst23\|q\[5\]\"" {  } { { "cos_DACA.vhd" "q\[5\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[5\] " "Net is fed by \"sin_DACA:inst33\|q\[5\]\"" {  } { { "sin_DACA.vhd" "q\[5\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[5\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[4\] weaver_tx_mult:inst18\|I_LO_in_A\[4\] " "Net \"gdfx_temp0\[4\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[4\] " "Net is fed by \"cos_DACA:inst23\|q\[4\]\"" {  } { { "cos_DACA.vhd" "q\[4\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[4\] " "Net is fed by \"sin_DACA:inst33\|q\[4\]\"" {  } { { "sin_DACA.vhd" "q\[4\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[4\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[3\] weaver_tx_mult:inst18\|I_LO_in_A\[3\] " "Net \"gdfx_temp0\[3\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[3\] " "Net is fed by \"cos_DACA:inst23\|q\[3\]\"" {  } { { "cos_DACA.vhd" "q\[3\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[3\] " "Net is fed by \"sin_DACA:inst33\|q\[3\]\"" {  } { { "sin_DACA.vhd" "q\[3\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[3\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[2\] weaver_tx_mult:inst18\|I_LO_in_A\[2\] " "Net \"gdfx_temp0\[2\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[2\] " "Net is fed by \"cos_DACA:inst23\|q\[2\]\"" {  } { { "cos_DACA.vhd" "q\[2\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[2\] " "Net is fed by \"sin_DACA:inst33\|q\[2\]\"" {  } { { "sin_DACA.vhd" "q\[2\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[2\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[1\] weaver_tx_mult:inst18\|I_LO_in_A\[1\] " "Net \"gdfx_temp0\[1\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[1\] " "Net is fed by \"cos_DACA:inst23\|q\[1\]\"" {  } { { "cos_DACA.vhd" "q\[1\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[1\] " "Net is fed by \"sin_DACA:inst33\|q\[1\]\"" {  } { { "sin_DACA.vhd" "q\[1\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[1\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[0\] weaver_tx_mult:inst18\|I_LO_in_A\[0\] " "Net \"gdfx_temp0\[0\]\", which fans out to \"weaver_tx_mult:inst18\|I_LO_in_A\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cos_DACA:inst23\|q\[0\] " "Net is fed by \"cos_DACA:inst23\|q\[0\]\"" {  } { { "cos_DACA.vhd" "q\[0\]" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sin_DACA:inst33\|q\[0\] " "Net is fed by \"sin_DACA:inst33\|q\[0\]\"" {  } { { "sin_DACA.vhd" "q\[0\]" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 48 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1483278011886 ""}  } { { "weaver_tx_mult.bdf" "I_LO_in_A\[0\]" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 -488 -240 240 "I_LO_in_A\[13..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1483278011886 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 42 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 42 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483278012317 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan  1 14:40:12 2017 " "Processing ended: Sun Jan  1 14:40:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483278012317 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483278012317 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483278012317 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278012317 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 44 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 44 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483278013367 ""}
