
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104663                       # Number of seconds simulated
sim_ticks                                104662862526                       # Number of ticks simulated
final_tick                               632606978538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188553                       # Simulator instruction rate (inst/s)
host_op_rate                                   244203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6155559                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906048                       # Number of bytes of host memory used
host_seconds                                 17002.98                       # Real time elapsed on the host
sim_insts                                  3205955770                       # Number of instructions simulated
sim_ops                                    4152176098                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1083520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       718976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1411328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3219072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1373696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1373696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5617                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11026                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25149                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10732                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10732                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10352478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6869447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13484516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30756583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13124961                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13124961                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13124961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10352478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6869447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13484516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43881544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250990079                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20648332                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16880790                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016569                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8649119                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8120429                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2119737                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91581                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199067439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115889524                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20648332                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10240166                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24162510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5567124                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4582805                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12194705                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2018231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231329436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207166926     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1164580      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1773968      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421976      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2482651      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2075927      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182085      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1736612      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11324711      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231329436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082268                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461730                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196793834                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6874763                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24098553                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45848                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3516437                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3408088                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142021608                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1343                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3516437                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197348095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1350385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4125010                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23599663                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1389845                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141930660                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1214                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        314627                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1039                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197243227                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    660485633                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    660485633                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26494622                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39487                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22817                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4033383                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13492142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7392095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       130796                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1662012                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141735179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134561693                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27026                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15922181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     37639145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231329436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581689                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174362364     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23275956     10.06%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12029658      5.20%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9014502      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7007861      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2820444      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795503      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908951      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114197      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231329436                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24185     10.14%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87755     36.81%     46.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126472     53.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112737409     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2080465      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388697      9.21%     94.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7338453      5.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134561693                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536124                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             238412                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001772                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500718256                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    157697163                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132531947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134800105                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       314128                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2224271                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       169682                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3516437                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1063237                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       126627                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141774638                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13492142                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7392095                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22790                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1177571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2319690                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132724757                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11680558                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1836932                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19017570                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18771016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7337012                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.528805                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132532175                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132531947                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76286154                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204322130                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528037                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373362                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18878918                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2049831                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227812999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539495                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388597                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177524717     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24813489     10.89%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9415872      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4541637      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783804      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2250220      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887989      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842507      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2752764      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227812999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2752764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366843208                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287082648                       # The number of ROB writes
system.switch_cpus0.timesIdled                3100483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19660643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.509901                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.509901                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398422                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398422                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598203070                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183905796                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132168494                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250990079                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22729306                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18422686                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2092134                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8987190                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8580189                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2464742                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98470                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196688295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126827896                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22729306                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11044931                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27893653                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6400918                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3715050                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12154750                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2085925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232578811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.669784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204685158     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1935041      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3518522      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3263720      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2086939      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1694568      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          976062      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1013066      0.44%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13405735      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232578811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090559                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505310                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194688433                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5737531                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27827847                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47678                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4277316                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3948632                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4497                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155612671                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        35473                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4277316                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195192771                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1253572                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3342202                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27340364                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1172581                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155479852                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        189019                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       507908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220501049                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724304640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724304640                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181321228                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39179810                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35705                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17852                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4347049                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14672376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7596117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87897                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1699901                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154462031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145775241                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122938                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23451130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49494875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232578811                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169745540     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26568395     11.42%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14306402      6.15%     90.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7275903      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8645018      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2801906      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2622618      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463209      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149820      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232578811                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         438619     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152874     20.74%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145428     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122584908     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089563      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17853      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13510805      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7572112      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145775241                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580801                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             736921                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005055                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524989152                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177949092                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142633710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146512162                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285408                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2851873                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       107839                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4277316                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         850439                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120903                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154497735                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14672376                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7596117                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17852                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1108475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2277202                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143686472                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13034531                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2088769                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20606466                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20276939                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7571935                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572479                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142633747                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142633710                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82284770                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229321891                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.568284                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358818                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105601258                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130026375                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24471769                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2114415                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228301495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173545144     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25207118     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13073195      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4200048      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5774297      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1935706      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1120203      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       990485      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2455299      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228301495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105601258                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130026375                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19308772                       # Number of memory references committed
system.switch_cpus1.commit.loads             11820494                       # Number of loads committed
system.switch_cpus1.commit.membars              17852                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18767912                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117143832                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2681823                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2455299                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380344340                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313273648                       # The number of ROB writes
system.switch_cpus1.timesIdled                3044906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18411268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105601258                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130026375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105601258                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.376772                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.376772                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420739                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420739                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646267566                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199577126                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143654664                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250990079                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18921475                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16795257                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1634491                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9964523                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9676904                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1206406                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        47318                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203851768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107088445                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18921475                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10883310                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21669644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4983834                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1952052                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12469601                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1629188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230814259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.522980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209144615     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          986661      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1836040      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1593048      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3197773      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3865444      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          931338      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          507736      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8751604      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230814259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075387                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.426664                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202377930                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3441509                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21635829                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22575                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3336414                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1858304                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4381                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     120641422                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3336414                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202620846                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1583809                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1133170                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21405324                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       734686                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     120543598                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         78077                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       448504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    159257769                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    545135277                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    545135277                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    131805258                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27452469                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16664                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8338                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2302712                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20909140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3728651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        66752                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       833247                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         120089701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114093107                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71813                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18005670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37823062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230814259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494307                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177334                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    181978427     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20490306      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10492608      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6036591      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6729719      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3363778      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1349894      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       312806      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60130      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230814259                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         211576     48.24%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        159274     36.31%     84.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        67764     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89618484     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       907692      0.80%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8326      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19848994     17.40%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3709611      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114093107                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.454572                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             438614                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003844                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    459510896                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    138112306                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111460424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114531721                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       202007                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3452531                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        94749                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3336414                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1072665                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57810                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    120106365                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20909140                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3728651                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8338                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       739219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       980925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1720144                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    113083743                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19602536                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1009360                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23312110                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17469605                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3709574                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.450551                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111490841                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111460424                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         63765392                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        147401381                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.444083                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432597                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89711177                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    101135399                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18973290                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1638452                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227477845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444595                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294517                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    189548042     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14398420      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11215765      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2222318      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2810333      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       953196      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4053791      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       899403      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1376577      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227477845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89711177                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     101135399                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21090507                       # Number of memory references committed
system.switch_cpus2.commit.loads             17456605                       # Number of loads committed
system.switch_cpus2.commit.membars               8326                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15946031                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87993726                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1282646                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1376577                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           346209957                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          243553879                       # The number of ROB writes
system.switch_cpus2.timesIdled                5373685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20175820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89711177                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            101135399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89711177                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.797757                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.797757                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.357429                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.357429                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       523557553                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145478684                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127507404                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16652                       # number of misc regfile writes
system.l2.replacements                          25149                       # number of replacements
system.l2.tagsinuse                      32767.978020                       # Cycle average of tags in use
system.l2.total_refs                           874251                       # Total number of references to valid blocks.
system.l2.sampled_refs                          57917                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.094894                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1143.360500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.591884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4091.006903                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.604303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2742.864911                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.137612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5285.228911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6537.044700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5203.918009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7727.220287                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.034893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000354                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.124848                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083706                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.161292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.199495                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.158811                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.235816                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44034                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34830                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  114454                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43539                       # number of Writeback hits
system.l2.Writeback_hits::total                 43539                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34830                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114454                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44034                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35590                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34830                       # number of overall hits
system.l2.overall_hits::total                  114454                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8462                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5617                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11026                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25146                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5617                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25149                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8465                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5617                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11026                       # number of overall misses
system.l2.overall_misses::total                 25149                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1835368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1392727076                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2030167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    941757457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2231378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1810198847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4150780293                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       439097                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        439097                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1835368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1393166173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2030167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    941757457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2231378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1810198847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4151219390                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1835368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1393166173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2030167                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    941757457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2231378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1810198847                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4151219390                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        45856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139600                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43539                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43539                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52499                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        45856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               139603                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52499                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        45856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              139603                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.161193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.136312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.240448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180129                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.161241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.136312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.240448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180147                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.161241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.136312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.240448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180147                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 141182.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164586.040652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145011.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167662.000534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 159384.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164175.480410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165067.219160                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 146365.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146365.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 141182.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164579.583343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145011.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167662.000534                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 159384.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164175.480410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165064.988270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 141182.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164579.583343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145011.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167662.000534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 159384.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164175.480410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165064.988270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10732                       # number of writebacks
system.l2.writebacks::total                     10732                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8462                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25146                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25149                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1076873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    899547773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1214881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    614683588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1416717                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1167660362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2685600194                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       264501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       264501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1076873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    899812274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1214881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    614683588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1416717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1167660362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2685864695                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1076873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    899812274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1214881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    614683588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1416717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1167660362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2685864695                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.161193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180129                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.161241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.136312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.240448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.161241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.136312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.240448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180147                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 82836.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106304.392933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86777.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109432.719957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101194.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105900.631417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106800.294043                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        88167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        88167                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82836.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106297.965032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86777.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109432.719957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101194.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105900.631417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106798.071295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82836.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106297.965032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86777.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109432.719957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101194.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105900.631417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106798.071295                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996205                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012202310                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053148.701826                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12194688                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12194688                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12194688                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12194688                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12194688                       # number of overall hits
system.cpu0.icache.overall_hits::total       12194688                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2541585                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2541585                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2541585                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2541585                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2541585                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2541585                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12194705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12194705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12194705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12194705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12194705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12194705                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       149505                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       149505                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       149505                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       149505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       149505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       149505                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1946348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1946348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1946348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1946348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1946348                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1946348                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149719.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 149719.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 149719.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 149719.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 149719.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 149719.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52499                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171836538                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52755                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3257.255957                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.295145                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.704855                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8568179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8568179                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17582                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15753376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15753376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15753376                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15753376                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152894                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2864                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2864                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155758                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155758                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155758                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155758                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15546630136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15546630136                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    408812424                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    408812424                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15955442560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15955442560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15955442560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15955442560                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909134                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909134                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909134                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017532                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000398                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000398                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009790                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101682.408309                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101682.408309                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 142741.768156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 142741.768156                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102437.387229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102437.387229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102437.387229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102437.387229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       928635                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 103181.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24159                       # number of writebacks
system.cpu0.dcache.writebacks::total            24159                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       100398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       100398                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2861                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2861                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103259                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103259                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103259                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103259                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52496                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52499                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4360742760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4360742760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       463997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       463997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4361206757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4361206757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4361206757                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4361206757                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003300                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003300                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003300                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003300                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83068.095855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83068.095855                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 154665.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 154665.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83072.187223                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83072.187223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83072.187223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83072.187223                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996566                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011904261                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185538.360691                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996566                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12154734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12154734                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12154734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12154734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12154734                       # number of overall hits
system.cpu1.icache.overall_hits::total       12154734                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2499735                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2499735                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2499735                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2499735                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2499735                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2499735                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12154750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12154750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12154750                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12154750                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12154750                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12154750                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156233.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156233.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156233.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156233.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156233.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156233.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2146367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2146367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2146367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2146367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2146367                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2146367                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153311.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153311.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153311.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153311.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153311.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153311.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41207                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168967861                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41463                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4075.147987                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.718345                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.281655                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.909056                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.090944                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9792661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9792661                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7454363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7454363                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17852                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17247024                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17247024                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17247024                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17247024                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       124152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124152                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124152                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124152                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124152                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124152                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12599817246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12599817246                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12599817246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12599817246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12599817246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12599817246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9916813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9916813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7454363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7454363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17371176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17371176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17371176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17371176                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012519                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012519                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101487.025952                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101487.025952                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101487.025952                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101487.025952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101487.025952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101487.025952                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9325                       # number of writebacks
system.cpu1.dcache.writebacks::total             9325                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82945                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82945                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41207                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41207                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41207                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3311688648                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3311688648                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3311688648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3311688648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3311688648                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3311688648                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80367.137816                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80367.137816                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80367.137816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80367.137816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80367.137816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80367.137816                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.706735                       # Cycle average of tags in use
system.cpu2.icache.total_refs               923403159                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1706845.025878                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.706735                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021966                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866517                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12469587                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12469587                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12469587                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12469587                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12469587                       # number of overall hits
system.cpu2.icache.overall_hits::total       12469587                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2494578                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2494578                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2494578                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2494578                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2494578                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2494578                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12469601                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12469601                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12469601                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12469601                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12469601                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12469601                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 178184.142857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 178184.142857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 178184.142857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 178184.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 178184.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 178184.142857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2347778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2347778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2347778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2347778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2347778                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2347778                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167698.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 167698.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 167698.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 167698.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 167698.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 167698.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45856                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227142316                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46112                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4925.882981                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   208.278548                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    47.721452                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.813588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.186412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17885509                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17885509                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3617200                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3617200                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8342                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8342                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8326                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8326                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21502709                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21502709                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21502709                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21502709                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164820                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164820                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164820                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164820                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164820                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16764149811                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16764149811                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16764149811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16764149811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16764149811                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16764149811                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18050329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18050329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3617200                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3617200                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21667529                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21667529                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21667529                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21667529                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009131                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009131                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007607                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007607                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007607                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007607                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101711.866345                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101711.866345                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101711.866345                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101711.866345                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101711.866345                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101711.866345                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10055                       # number of writebacks
system.cpu2.dcache.writebacks::total            10055                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118964                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118964                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118964                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118964                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45856                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45856                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45856                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45856                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45856                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45856                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4180598657                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4180598657                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4180598657                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4180598657                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4180598657                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4180598657                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91167.974900                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91167.974900                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91167.974900                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91167.974900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91167.974900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91167.974900                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
