Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : myfir
Version: O-2018.06-SP4
Date   : Sun Nov 10 14:11:50 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: B0[1] (input port clocked by MY_CLK)
  Endpoint: e_reg00/temp_reg[26]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  myfir              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  B0[1] (in)                                              0.00       0.50 f
  mult_80/a[1] (myfir_DW_mult_tc_22)                      0.00       0.50 f
  mult_80/U426/ZN (INV_X1)                                0.06       0.56 r
  mult_80/U433/Z (XOR2_X2)                                0.17       0.73 r
  mult_80/U667/ZN (NAND2_X1)                              0.14       0.86 f
  mult_80/U473/ZN (OAI22_X1)                              0.09       0.95 r
  mult_80/U108/S (HA_X1)                                  0.05       1.00 f
  mult_80/U27/CO (FA_X1)                                  0.10       1.10 f
  mult_80/U26/CO (FA_X1)                                  0.09       1.19 f
  mult_80/U25/CO (FA_X1)                                  0.09       1.28 f
  mult_80/U24/CO (FA_X1)                                  0.09       1.37 f
  mult_80/U23/CO (FA_X1)                                  0.09       1.46 f
  mult_80/U22/CO (FA_X1)                                  0.09       1.56 f
  mult_80/U21/CO (FA_X1)                                  0.09       1.65 f
  mult_80/U20/CO (FA_X1)                                  0.09       1.74 f
  mult_80/U19/CO (FA_X1)                                  0.09       1.83 f
  mult_80/U18/CO (FA_X1)                                  0.09       1.92 f
  mult_80/U17/CO (FA_X1)                                  0.09       2.01 f
  mult_80/U16/CO (FA_X1)                                  0.09       2.10 f
  mult_80/U15/CO (FA_X1)                                  0.09       2.19 f
  mult_80/U14/CO (FA_X1)                                  0.09       2.28 f
  mult_80/U13/CO (FA_X1)                                  0.09       2.37 f
  mult_80/U12/CO (FA_X1)                                  0.09       2.46 f
  mult_80/U11/CO (FA_X1)                                  0.09       2.55 f
  mult_80/U10/CO (FA_X1)                                  0.09       2.64 f
  mult_80/U9/CO (FA_X1)                                   0.09       2.73 f
  mult_80/U8/CO (FA_X1)                                   0.09       2.82 f
  mult_80/U7/CO (FA_X1)                                   0.09       2.92 f
  mult_80/U6/CO (FA_X1)                                   0.09       3.01 f
  mult_80/U5/CO (FA_X1)                                   0.09       3.10 f
  mult_80/U4/S (FA_X1)                                    0.13       3.23 r
  mult_80/product[26] (myfir_DW_mult_tc_22)               0.00       3.23 r
  e_reg00/i[26] (reg_0)                                   0.00       3.23 r
  e_reg00/U25/ZN (AND2_X1)                                0.04       3.26 r
  e_reg00/temp_reg[26]/D (DFF_X1)                         0.01       3.27 r
  data arrival time                                                  3.27

  clock MY_CLK (rise edge)                                6.56       6.56
  clock network delay (ideal)                             0.00       6.56
  clock uncertainty                                      -0.07       6.49
  e_reg00/temp_reg[26]/CK (DFF_X1)                        0.00       6.49 r
  library setup time                                     -0.03       6.46
  data required time                                                 6.46
  --------------------------------------------------------------------------
  data required time                                                 6.46
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        3.19


1
