$date
	Sat Jun 14 21:17:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje7_tb $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % clk $end
$var reg 1 & d $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$scope module ffd_0 $end
$var wire 1 % clk $end
$var wire 1 # d $end
$var reg 1 $ q $end
$upscope $end
$scope module ffd_1 $end
$var wire 1 % clk $end
$var wire 1 " d $end
$var reg 1 # q $end
$upscope $end
$scope module ffd_2 $end
$var wire 1 % clk $end
$var wire 1 ! d $end
$var reg 1 " q $end
$upscope $end
$scope module ffd_3 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5000
1&
#10000
1!
1%
#15000
0&
0%
#20000
1"
0!
1%
#25000
1&
0%
#30000
1!
0"
1#
1%
#35000
