
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6804$2350'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6785$2349'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$2348'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6931$1486'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6913$1476'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6895$1466'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6877$1456'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5310$1128'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5302$1127'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1112'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5278$1111'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5262$1096'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5254$1095'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5238$1080'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5230$1079'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4167$894'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Cleaned up 38 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3482 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3471 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3470 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3469 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3468 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3417 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3414 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3408 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3387 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3383 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3379 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3376 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3364 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3361 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3348 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3341 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3337 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3323 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3301 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3298 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3295 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3294 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3293 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3292 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3291 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3290 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3287 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3284 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3283 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3282 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3281 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3280 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3279 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3278 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3277 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3270 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3269 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3152 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3151 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3144 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3115 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3114 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3113 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3112 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3111 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3110 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3109 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3108 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3107 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2941 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2938 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2937 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2932 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2931 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2923 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2915 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2912 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2906 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2905 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2904 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2903 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2889 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2888 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2887 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2886 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2882 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2860 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2859 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2858 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2857 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2851 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2841 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2839 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2836 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2832 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2828 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2801 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2800 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2792 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2791 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2788 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2787 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2783 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2782 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2781 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2779 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2758 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2747 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2746 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2745 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2742 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2739 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2729 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2724 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2700 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2699 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2696 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2695 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2676 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2669 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2667 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2656 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2642 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2638 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2634 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2633 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2627 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2625 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2621 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2618 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2611 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2610 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2609 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2608 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2607 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2606 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2605 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2604 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2603 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2602 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2601 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2600 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2599 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2598 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2597 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2596 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2595 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2594 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2593 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2592 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2591 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2590 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2589 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2588 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2587 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2586 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2585 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2574 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2572 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2571 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2570 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2569 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2568 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2548 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2547 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2546 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400 in module colorlight_i5.
Marked 66 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328 in module colorlight_i5.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 114 redundant assignments.
Promoted 1383 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2343'.
  Set init value: \t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2342'.
  Set init value: \t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2341'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2340'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2339'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2338'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2337'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2336'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2335'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2334'.
  Set init value: \self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2333'.
  Set init value: \self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2332'.
  Set init value: \self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2331'.
  Set init value: \self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2330'.
  Set init value: \self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2329'.
  Set init value: \self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2106$2328'.
  Set init value: \self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2103$2327'.
  Set init value: \rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2326'.
  Set init value: \rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2325'.
  Set init value: \rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2324'.
  Set init value: \rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2323'.
  Set init value: \rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2322'.
  Set init value: \rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2321'.
  Set init value: \rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2096$2320'.
  Set init value: \rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2319'.
  Set init value: \rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2094$2318'.
  Set init value: \rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2317'.
  Set init value: \rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2316'.
  Set init value: \rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2315'.
  Set init value: \rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2314'.
  Set init value: \rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2313'.
  Set init value: \rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2312'.
  Set init value: \rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2311'.
  Set init value: \rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2310'.
  Set init value: \rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2309'.
  Set init value: \rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2308'.
  Set init value: \rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2307'.
  Set init value: \rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2306'.
  Set init value: \rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2305'.
  Set init value: \rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2304'.
  Set init value: \rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$2303'.
  Set init value: \rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2302'.
  Set init value: \rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$2301'.
  Set init value: \rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2076$2300'.
  Set init value: \rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2299'.
  Set init value: \rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2298'.
  Set init value: \rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2297'.
  Set init value: \rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2296'.
  Set init value: \rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2295'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2294'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2293'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$2290'.
  Set init value: \ledchaser_mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2289'.
  Set init value: \ledchaser_leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2288'.
  Set init value: \ledchaser_count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2287'.
  Set init value: \ledchaser_chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2286'.
  Set init value: \gpioout_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2285'.
  Set init value: \gpioout_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2284'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2283'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2282'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2281'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$2280'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2278'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2277'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2276'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2275'.
  Set init value: \csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2274'.
  Set init value: \csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2273'.
  Set init value: \csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2272'.
  Set init value: \csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2271'.
  Set init value: \csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1892$2270'.
  Set init value: \csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1890$2269'.
  Set init value: \csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1888$2268'.
  Set init value: \csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1886$2267'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2266'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2265'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2264'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2263'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2262'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2261'.
  Set init value: \csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
  Set init value: \csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2259'.
  Set init value: \csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2258'.
  Set init value: \csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2257'.
  Set init value: \csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2256'.
  Set init value: \csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2255'.
  Set init value: \csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2254'.
  Set init value: \csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2253'.
  Set init value: \csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$2252'.
  Set init value: \csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2251'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2250'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2249'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2248'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2247'.
  Set init value: \csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2246'.
  Set init value: \csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2245'.
  Set init value: \csr_bankarray_csrbank3_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2244'.
  Set init value: \csr_bankarray_csrbank3_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2243'.
  Set init value: \csr_bankarray_csrbank3_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
  Set init value: \csr_bankarray_csrbank3_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
  Set init value: \csr_bankarray_csrbank3_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
  Set init value: \csr_bankarray_csrbank3_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1828$2239'.
  Set init value: \csr_bankarray_csrbank3_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
  Set init value: \csr_bankarray_csrbank3_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2237'.
  Set init value: \csr_bankarray_csrbank3_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2236'.
  Set init value: \csr_bankarray_csrbank3_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2235'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2234'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2233'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2232'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2231'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2230'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2229'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2228'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2227'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2226'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2225'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2224'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2223'.
  Set init value: \csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2222'.
  Set init value: \csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2221'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2220'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2219'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2218'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2217'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1779$2216'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2214'.
  Set init value: \crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2213'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2212'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2211'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2210'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2207'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1735$2206'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2205'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2204'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1709$2203'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2202'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2201'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2200'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2199'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1696$2198'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1695$2197'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2196'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1692$2195'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2194'.
  Set init value: \basesoc_wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2193'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1689$2192'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2191'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2190'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2189'.
  Set init value: \basesoc_wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2188'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2187'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2186'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1679$2185'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2184'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2183'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2182'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$2181'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2179'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2178'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2176'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2175'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2174'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2170'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$2169'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2168'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2167'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2166'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2165'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1600$2164'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1599$2163'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2162'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1593$2161'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2160'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1583$2159'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2157'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2156'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2155'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2154'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2153'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2152'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2151'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2150'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2149'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2148'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2147'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2146'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2145'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2144'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2143'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2142'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2141'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2140'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2139'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2138'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$2137'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2136'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2135'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2134'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2133'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2132'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2131'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2130'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2129'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1499$2128'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2127'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2126'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2125'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2124'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2123'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2122'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2121'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2120'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2119'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2118'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2113'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2112'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2111'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2110'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2109'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2108'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2107'.
  Set init value: \basesoc_spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2106'.
  Set init value: \basesoc_spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2105'.
  Set init value: \basesoc_spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2104'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2103'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2102'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2101'.
  Set init value: \basesoc_spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2100'.
  Set init value: \basesoc_spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2099'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2098'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2097'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2096'.
  Set init value: \basesoc_spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2095'.
  Set init value: \basesoc_spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2092'.
  Set init value: \basesoc_spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2091'.
  Set init value: \basesoc_spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2090'.
  Set init value: \basesoc_spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2088'.
  Set init value: \basesoc_spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2087'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2086'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2085'.
  Set init value: \basesoc_spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2084'.
  Set init value: \basesoc_spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2083'.
  Set init value: \basesoc_spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2082'.
  Set init value: \basesoc_spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2081'.
  Set init value: \basesoc_spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2080'.
  Set init value: \basesoc_spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2079'.
  Set init value: \basesoc_spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2078'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$2077'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$2076'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$2075'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$2074'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$2073'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2072'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2071'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2070'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2069'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2068'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2067'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2065'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2064'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2063'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2062'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2059'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2058'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2057'.
  Set init value: \basesoc_sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2056'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2055'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2054'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2053'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$2052'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$2051'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$2050'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1352$2049'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2046'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2045'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2044'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2043'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2042'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$2041'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$2040'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$2039'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$2038'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$2037'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2036'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2035'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2034'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2033'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2032'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2031'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2024'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1290$2022'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2013'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1280$2012'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$2011'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2010'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2009'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2008'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2007'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2006'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2005'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2004'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2002'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2001'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2000'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$1999'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$1998'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$1997'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$1995'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1994'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1993'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1235$1991'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1233$1990'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1989'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1988'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1987'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1227$1984'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1983'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1225$1982'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1224$1981'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1222$1980'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1979'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1978'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1977'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1976'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1975'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1974'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1973'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1972'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1967'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$1966'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1964'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1963'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1190$1962'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1961'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1960'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1959'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1958'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1957'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1956'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1955'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1142$1952'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$1951'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1950'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1138$1949'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1948'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1947'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1946'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1944'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1124$1943'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1942'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1121$1941'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1940'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1939'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$1938'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1111$1937'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1101$1936'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1935'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1934'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$1933'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$1932'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1931'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1930'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$1929'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$1928'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1091$1927'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$1926'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$1925'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1924'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1923'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1922'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1921'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1920'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1919'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$1916'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$1915'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1043$1914'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1913'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1912'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1911'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1910'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1908'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1907'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1906'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1025$1905'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1904'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1903'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1902'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1901'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1900'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1899'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1898'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1897'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1896'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1895'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1894'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1893'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:997$1892'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1891'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1890'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1889'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1888'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1887'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1886'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1885'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1884'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1883'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1880'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1879'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1878'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1877'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1876'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1875'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1874'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1872'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:932$1871'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1870'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1869'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1868'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1867'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:926$1866'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1865'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1864'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1863'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1862'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1861'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1860'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1859'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1858'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1857'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1856'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1855'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1854'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1853'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1852'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1851'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1850'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:888$1849'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1848'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1847'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1843'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:851$1842'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1841'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1840'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1839'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1838'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1836'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1835'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1834'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1833'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1832'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1831'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1830'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1828'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1827'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1826'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1825'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1824'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1823'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1821'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1820'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1819'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1818'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1817'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1816'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1815'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1814'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1813'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1812'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1811'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1810'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:792$1809'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1806'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:787$1805'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1804'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:784$1803'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1802'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1801'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:776$1800'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:775$1799'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:774$1798'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1797'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:771$1796'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:770$1795'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:769$1794'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:768$1793'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1792'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1791'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1790'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1789'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:763$1788'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:762$1787'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:761$1786'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:760$1785'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:759$1784'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1783'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1782'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1780'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1776'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1775'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1774'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1773'.
  Set init value: \basesoc_mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1772'.
  Set init value: \basesoc_mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1771'.
  Set init value: \basesoc_mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1770'.
  Set init value: \basesoc_mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1769'.
  Set init value: \basesoc_mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1768'.
  Set init value: \basesoc_mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:663$1767'.
  Set init value: \basesoc_mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1764'.
  Set init value: \basesoc_mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1763'.
  Set init value: \basesoc_mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1762'.
  Set init value: \basesoc_mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:651$1760'.
  Set init value: \basesoc_mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1759'.
  Set init value: \basesoc_mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1758'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1757'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1756'.
  Set init value: \basesoc_mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1754'.
  Set init value: \basesoc_mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1753'.
  Set init value: \basesoc_mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1752'.
  Set init value: \basesoc_mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1751'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1750'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1749'.
  Set init value: \basesoc_mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1748'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:631$1747'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1746'.
  Set init value: \basesoc_mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1743'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1742'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1741'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1740'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1739'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1738'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1737'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1736'.
  Set init value: \basesoc_master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1735'.
  Set init value: \basesoc_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1734'.
  Set init value: \basesoc_master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1733'.
  Set init value: \basesoc_master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1732'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1731'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1730'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1729'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1728'.
  Set init value: \basesoc_master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1727'.
  Set init value: \basesoc_master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1726'.
  Set init value: \basesoc_master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1725'.
  Set init value: \basesoc_master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1724'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1723'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1722'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1721'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1720'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1719'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1718'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1717'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1716'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1715'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1714'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1713'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1712'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1711'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1710'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1705'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:515$1704'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1703'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:513$1702'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1701'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:511$1700'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1699'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1698'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1697'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1696'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1695'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1694'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1693'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1692'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1691'.
  Set init value: \basesoc_interface1_we_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1690'.
  Set init value: \basesoc_interface1_we_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1689'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1688'.
  Set init value: \basesoc_interface1_re_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1687'.
  Set init value: \basesoc_interface1_re_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1686'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1685'.
  Set init value: \basesoc_interface1_dat_w_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1684'.
  Set init value: \basesoc_interface1_dat_w_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1683'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1682'.
  Set init value: \basesoc_interface1_adr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1681'.
  Set init value: \basesoc_interface1_adr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1680'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1678'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1677'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1676'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1675'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1674'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1673'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1672'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1671'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1670'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1669'.
  Set init value: \basesoc_crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1668'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1667'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1665'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1663'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2347'.
  Set init value: \t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2346'.
  Set init value: \t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2345'.
  Set init value: \t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2344'.
  Set init value: \t_self2 = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1040 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3482'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3471'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3470'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3469'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3468'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3466'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
     1/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3465
     2/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_DATA[21:0]$3464
     3/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_ADDR[6:0]$3463
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3457'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
     1/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3456
     2/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_DATA[31:0]$3455
     3/3: $1$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_ADDR[9:0]$3454
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3417'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3414'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3408'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3387'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3383'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3379'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3376'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3364'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3361'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3348'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3341'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3337'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3323'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3301'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3298'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3295'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3294'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3293'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3292'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3291'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3290'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3287'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3284'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3283'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3282'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3281'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3280'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3279'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3278'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3277'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3270'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3269'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3268
     2/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_DATA[7:0]$3267
     3/12: $1$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_ADDR[9:0]$3266
     4/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3264
     5/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_DATA[7:0]$3263
     6/12: $1$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_ADDR[9:0]$3262
     7/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3260
     8/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_DATA[7:0]$3259
     9/12: $1$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_ADDR[9:0]$3258
    10/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3256
    11/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_DATA[7:0]$3255
    12/12: $1$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_ADDR[9:0]$3254
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3234'.
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
     1/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3233
     2/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_DATA[21:0]$3232
     3/3: $1$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_ADDR[6:0]$3231
Creating decoders for process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3225'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3152'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3151'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3144'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3115'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3114'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3113'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3112'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3111'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3110'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3109'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3108'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3107'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$2961'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2941'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2938'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2937'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2932'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2931'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2923'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2915'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2912'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2906'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2905'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2904'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2903'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2889'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2888'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2887'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2886'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2882'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2860'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2859'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2858'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2857'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2851'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2845'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2844'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2841'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2840'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2839'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2836'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2835'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2834'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2833'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2832'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2828'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2801'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2800'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2799'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2796'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2792'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2791'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2790'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2789'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2788'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2787'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2783'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2782'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2781'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2779'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2758'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2757'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2754'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2751'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2747'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2746'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2745'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2742'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2739'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2729'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2724'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2700'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2699'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2696'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2695'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2683'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2679'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2678'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2676'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2675'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2674'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2669'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2668'.
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2667'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2656'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2642'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2638'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2634'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2633'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2627'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2625'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2621'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2618'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2611'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2610'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2609'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2608'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2607'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2606'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2605'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2604'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2603'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2602'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2601'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2600'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2599'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2598'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2597'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2596'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2595'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2594'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2593'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2592'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2591'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2590'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2589'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2588'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2587'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2586'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2585'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2574'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2572'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2571'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2570'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2569'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2568'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2548'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2547'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2546'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2545
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_DATA[31:0]$2544
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_ADDR[4:0]$2543
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2537'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2535'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2106$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2103$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2096$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2094$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2076$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1892$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1890$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1888$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1886$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1828$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1779$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1735$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1709$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1696$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1695$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1692$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1689$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1679$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1600$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1599$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1593$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1583$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1566$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1499$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1352$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1350$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1290$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1282$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1280$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1235$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1233$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1229$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1228$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1227$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1225$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1224$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1222$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1204$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1203$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1190$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1144$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1142$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1138$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1124$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1121$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1111$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1101$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1091$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1043$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1025$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:997$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:932$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:926$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:888$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:851$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:792$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:787$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:784$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:776$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:775$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:774$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:771$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:770$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:769$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:768$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:763$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:762$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:761$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:760$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:759$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:663$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:651$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:631$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1725'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1724'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1723'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1722'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1721'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1720'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1719'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1718'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1717'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1716'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1715'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1714'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1713'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1712'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1711'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1710'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1709'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1708'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1707'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1706'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1705'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:515$1704'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1703'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:513$1702'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1701'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:511$1700'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1699'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1698'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1697'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1696'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1695'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1694'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1693'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1692'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1691'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1690'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1689'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1688'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1687'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1686'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1685'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1684'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1683'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1682'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1681'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1680'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1679'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1678'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1677'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1676'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1675'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1674'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1673'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1672'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1671'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1670'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1669'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1668'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1667'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1666'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1665'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1664'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1663'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
     1/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1623
     2/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_DATA[7:0]$1622
     3/3: $1$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_ADDR[8:0]$1621
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
     1/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1615
     2/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_DATA[7:0]$1614
     3/3: $1$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_ADDR[8:0]$1613
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
     1/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1607
     2/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_DATA[7:0]$1606
     3/3: $1$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_ADDR[8:0]$1605
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
     1/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1599
     2/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_DATA[7:0]$1598
     3/3: $1$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_ADDR[8:0]$1597
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
     1/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1591
     2/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_DATA[7:0]$1590
     3/3: $1$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_ADDR[8:0]$1589
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
     1/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1583
     2/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_DATA[7:0]$1582
     3/3: $1$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_ADDR[8:0]$1581
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
     1/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1575
     2/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_DATA[7:0]$1574
     3/3: $1$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_ADDR[8:0]$1573
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
     1/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1567
     2/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_DATA[7:0]$1566
     3/3: $1$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_ADDR[8:0]$1565
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
     1/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1559
     2/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_DATA[7:0]$1558
     3/3: $1$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_ADDR[8:0]$1557
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
     1/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1551
     2/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_DATA[7:0]$1550
     3/3: $1$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_ADDR[8:0]$1549
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
     1/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1543
     2/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_DATA[7:0]$1542
     3/3: $1$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_ADDR[8:0]$1541
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
     1/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1535
     2/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_DATA[7:0]$1534
     3/3: $1$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_ADDR[8:0]$1533
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
     1/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1527
     2/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_DATA[7:0]$1526
     3/3: $1$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_ADDR[8:0]$1525
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
     1/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1519
     2/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_DATA[7:0]$1518
     3/3: $1$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_ADDR[8:0]$1517
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
     1/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1511
     2/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_DATA[7:0]$1510
     3/3: $1$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_ADDR[8:0]$1509
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
     1/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1503
     2/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_DATA[7:0]$1502
     3/3: $1$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_ADDR[8:0]$1501
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
     1/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1494
     2/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_DATA[21:0]$1493
     3/3: $1$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_ADDR[8:0]$1492
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
     1/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1484
     2/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_DATA[21:0]$1483
     3/3: $1$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_ADDR[2:0]$1482
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
     1/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1474
     2/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_DATA[21:0]$1473
     3/3: $1$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_ADDR[2:0]$1472
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
     1/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1464
     2/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_DATA[21:0]$1463
     3/3: $1$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_ADDR[2:0]$1462
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
     1/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1454
     2/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_DATA[21:0]$1453
     3/3: $1$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_ADDR[2:0]$1452
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1446'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
     1/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1444
     2/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_DATA[9:0]$1443
     3/3: $1$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_ADDR[3:0]$1442
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6827$1436'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
     1/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1434
     2/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_DATA[9:0]$1433
     3/3: $1$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_ADDR[3:0]$1432
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6808$1426'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
     1/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1424
     2/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_DATA[31:0]$1423
     3/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_ADDR[10:0]$1422
     4/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1421
     5/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_DATA[31:0]$1420
     6/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_ADDR[10:0]$1419
     7/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1418
     8/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_DATA[31:0]$1417
     9/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_ADDR[10:0]$1416
    10/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1415
    11/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_DATA[31:0]$1414
    12/12: $1$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_ADDR[10:0]$1413
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1398'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
     1/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/248: $0\basesoc_rx_phase[31:0]
     3/248: $0\basesoc_tx_phase[31:0]
     4/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/248: $0\basesoc_rx_tick[0:0]
     7/248: $0\basesoc_spiflash_phy_cnt[7:0]
     8/248: $0\basesoc_timer_value[31:0]
     9/248: $0\basesoc_uart_rxfull_re[0:0]
    10/248: $0\basesoc_uart_txempty_re[0:0]
    11/248: $0\basesoc_uart_enable_re[0:0]
    12/248: $0\basesoc_uart_pending_re[0:0]
    13/248: $0\basesoc_uart_status_re[0:0]
    14/248: $0\basesoc_uart_rxempty_re[0:0]
    15/248: $0\basesoc_uart_txfull_re[0:0]
    16/248: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    17/248: $0\basesoc_timer_enable_re[0:0]
    18/248: $0\basesoc_timer_pending_re[0:0]
    19/248: $0\basesoc_timer_status_re[0:0]
    20/248: $0\basesoc_timer_value_re[0:0]
    21/248: $0\basesoc_timer_update_value_re[0:0]
    22/248: $0\basesoc_timer_en_re[0:0]
    23/248: $0\basesoc_timer_reload_re[0:0]
    24/248: $0\basesoc_timer_load_re[0:0]
    25/248: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    26/248: $0\basesoc_master_status_re[0:0]
    27/248: $0\basesoc_master_phyconfig_re[0:0]
    28/248: $0\basesoc_master_cs_re[0:0]
    29/248: $0\basesoc_mmap_re[0:0]
    30/248: $0\basesoc_spiflash_phy_re[0:0]
    31/248: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    32/248: $0\basesoc_sdram_rddata_re[0:0]
    33/248: $0\basesoc_sdram_wrdata_re[0:0]
    34/248: $0\basesoc_sdram_baddress_re[0:0]
    35/248: $0\basesoc_sdram_address_re[0:0]
    36/248: $0\basesoc_sdram_command_re[0:0]
    37/248: $0\basesoc_sdram_re[0:0]
    38/248: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    39/248: $0\gpioout_re[0:0]
    40/248: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    41/248: $0\csr_bankarray_sel_r[0:0]
    42/248: $0\basesoc_bus_errors_re[0:0]
    43/248: $0\basesoc_scratch_re[0:0]
    44/248: $0\basesoc_reset_re[0:0]
    45/248: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    46/248: $0\basesoc_wishbone2csr_state[1:0]
    47/248: $0\basesoc_fsm_state[1:0]
    48/248: $0\basesoc_litedramnativeportconverter_state[0:0]
    49/248: $0\basesoc_fullmemorywe_state[1:0]
    50/248: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    51/248: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    52/248: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    53/248: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    54/248: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    55/248: $0\basesoc_litedramcore_multiplexer_state[2:0]
    56/248: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    57/248: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    58/248: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    59/248: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    60/248: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    61/248: $0\basesoc_sdram_dfi_p0_address[10:0]
    62/248: $0\basesoc_sdram_dfi_p0_bank[1:0]
    63/248: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
    64/248: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    65/248: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    66/248: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    67/248: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    68/248: $0\basesoc_litedramcore_refresher_state[1:0]
    69/248: $0\basesoc_sdram_sequencer_done1[0:0]
    70/248: $0\basesoc_sdram_cmd_payload_we[0:0]
    71/248: $0\basesoc_sdram_cmd_payload_ras[0:0]
    72/248: $0\basesoc_sdram_cmd_payload_cas[0:0]
    73/248: $0\basesoc_sdram_cmd_payload_ba[1:0]
    74/248: $0\basesoc_sdram_cmd_payload_a[10:0]
    75/248: $0\basesoc_sdram_postponer_req_o[0:0]
    76/248: $0\dfi_p0_rddata_valid[0:0]
    77/248: $0\rddata_en[2:0]
    78/248: $0\basesoc_litespiphy_state[1:0]
    79/248: $0\basesoc_spiflash_phy_clk_reg[0:0]
    80/248: $0\basesoc_spiflash_phy_posedge_reg[1:0]
    81/248: $0\basesoc_litespimmap_state[3:0]
    82/248: $0\basesoc_timer_zero_trigger_d[0:0]
    83/248: $0\basesoc_rs232phyrx_state[0:0]
    84/248: $0\basesoc_tx_tick[0:0]
    85/248: $0\basesoc_rx_rx_d[0:0]
    86/248: $0\basesoc_rs232phytx_state[0:0]
    87/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
    88/248: $0\basesoc_ram_bus_ram_bus_ack[0:0]
    89/248: $0\basesoc_basesoc_ram_bus_ack[0:0]
    90/248: $0\socbushandler_slaves[4:0]
    91/248: $0\socbushandler_grant[0:0]
    92/248: $0\socbushandler_count[19:0]
    93/248: $0\ledchaser_mode[0:0]
    94/248: $0\ledchaser_count[24:0]
    95/248: $0\ledchaser_chaser[0:0]
    96/248: $0\gpioout_storage[7:0]
    97/248: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
    98/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
    99/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   100/248: $0\basesoc_sdram_timer_count1[9:0]
   101/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   102/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   103/248: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   104/248: $0\basesoc_wishbone_bridge_cmd_we[0:0]
   105/248: $0\basesoc_wishbone_bridge_cmd_count[1:0]
   106/248: $0\basesoc_wishbone_bridge_cmd_addr[18:0]
   107/248: $0\basesoc_wishbone_bridge_aborted[0:0]
   108/248: $0\basesoc_uart_tx_fifo_readable[0:0]
   109/248: $0\basesoc_uart_tx_fifo_produce[3:0]
   110/248: $0\basesoc_uart_tx_fifo_level0[4:0]
   111/248: $0\basesoc_uart_tx_fifo_consume[3:0]
   112/248: $0\basesoc_uart_rx_fifo_readable[0:0]
   113/248: $0\basesoc_uart_rx_fifo_produce[3:0]
   114/248: $0\basesoc_uart_rx_fifo_level0[4:0]
   115/248: $0\basesoc_uart_rx_fifo_consume[3:0]
   116/248: $0\basesoc_uart_pending_r[1:0]
   117/248: $0\basesoc_uart_enable_storage[1:0]
   118/248: $0\basesoc_tx_data[7:0]
   119/248: $0\basesoc_tx_count[3:0]
   120/248: $0\basesoc_timer_zero_pending[0:0]
   121/248: $0\basesoc_timer_value_status[31:0]
   122/248: $0\basesoc_timer_update_value_storage[0:0]
   123/248: $0\basesoc_timer_reload_storage[31:0]
   124/248: $0\basesoc_timer_pending_r[0:0]
   125/248: $0\basesoc_timer_load_storage[31:0]
   126/248: $0\basesoc_timer_enable_storage[0:0]
   127/248: $0\basesoc_timer_en_storage[0:0]
   128/248: $0\basesoc_spiflash_phy_storage[7:0]
   129/248: $0\basesoc_spiflash_phy_sr_out_cnt[5:0]
   130/248: $0\basesoc_spiflash_phy_sr_out[31:0]
   131/248: $0\basesoc_spiflash_phy_sr_in_cnt[5:0]
   132/248: $0\basesoc_spiflash_phy_sr_in[31:0]
   133/248: $0\basesoc_spiflash_phy_dq_oe[0:0]
   134/248: $0\basesoc_spiflash_phy_div[7:0]
   135/248: $0\basesoc_spiflash_phy_count[3:0]
   136/248: $0\basesoc_spiflash_phy_clk[0:0]
   137/248: $0\basesoc_sdram_wrdata_storage[31:0]
   138/248: $0\basesoc_sdram_twtrcon_ready[0:0]
   139/248: $0\basesoc_sdram_twtrcon_count[2:0]
   140/248: $0\basesoc_sdram_trrdcon_ready[0:0]
   141/248: $0\basesoc_sdram_trrdcon_count[0:0]
   142/248: $0\basesoc_sdram_time1[3:0]
   143/248: $0\basesoc_sdram_time0[4:0]
   144/248: $0\basesoc_sdram_tccdcon_ready[0:0]
   145/248: $0\basesoc_sdram_tccdcon_count[0:0]
   146/248: $0\basesoc_sdram_storage[3:0]
   147/248: $0\basesoc_sdram_sequencer_trigger[2:0]
   148/248: $0\basesoc_sdram_sequencer_count[0:0]
   149/248: $0\basesoc_sdram_rddata_status[31:0]
   150/248: $0\basesoc_sdram_postponer_count[0:0]
   151/248: $0\basesoc_sdram_command_storage[7:0]
   152/248: $0\basesoc_sdram_choose_req_grant[1:0]
   153/248: $0\basesoc_sdram_choose_cmd_grant[1:0]
   154/248: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   155/248: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   156/248: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   157/248: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   158/248: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   159/248: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   160/248: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   161/248: $0\basesoc_sdram_bankmachine3_row[10:0]
   162/248: $0\basesoc_sdram_bankmachine3_produce[2:0]
   163/248: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   164/248: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   165/248: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   166/248: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   167/248: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   168/248: $0\basesoc_sdram_bankmachine3_level[3:0]
   169/248: $0\basesoc_sdram_bankmachine3_consume[2:0]
   170/248: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   171/248: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   172/248: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   173/248: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   174/248: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   175/248: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   176/248: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   177/248: $0\basesoc_sdram_bankmachine2_row[10:0]
   178/248: $0\basesoc_sdram_bankmachine2_produce[2:0]
   179/248: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   180/248: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   181/248: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   182/248: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   183/248: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   184/248: $0\basesoc_sdram_bankmachine2_level[3:0]
   185/248: $0\basesoc_sdram_bankmachine2_consume[2:0]
   186/248: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   187/248: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   188/248: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   189/248: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   190/248: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   191/248: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   192/248: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   193/248: $0\basesoc_sdram_bankmachine1_row[10:0]
   194/248: $0\basesoc_sdram_bankmachine1_produce[2:0]
   195/248: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   196/248: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   197/248: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   198/248: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   199/248: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   200/248: $0\basesoc_sdram_bankmachine1_level[3:0]
   201/248: $0\basesoc_sdram_bankmachine1_consume[2:0]
   202/248: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   203/248: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   204/248: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   205/248: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   206/248: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   207/248: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   208/248: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   209/248: $0\basesoc_sdram_bankmachine0_row[10:0]
   210/248: $0\basesoc_sdram_bankmachine0_produce[2:0]
   211/248: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   212/248: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   213/248: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   214/248: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   215/248: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   216/248: $0\basesoc_sdram_bankmachine0_level[3:0]
   217/248: $0\basesoc_sdram_bankmachine0_consume[2:0]
   218/248: $0\basesoc_sdram_baddress_storage[1:0]
   219/248: $0\basesoc_sdram_address_storage[10:0]
   220/248: $0\basesoc_scratch_storage[31:0]
   221/248: $0\basesoc_rx_data[7:0]
   222/248: $0\basesoc_rx_count[3:0]
   223/248: $0\basesoc_reset_storage[1:0]
   224/248: $0\basesoc_mmap_storage[7:0]
   225/248: $0\basesoc_mmap_count[8:0]
   226/248: $0\basesoc_mmap_byte_count[1:0]
   227/248: $0\basesoc_mmap_burst_cs[0:0]
   228/248: $0\basesoc_mmap_burst_adr[29:0]
   229/248: $0\basesoc_master_tx_fifo_pipe_valid_source_valid[0:0]
   230/248: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_width[3:0]
   231/248: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   232/248: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_len[5:0]
   233/248: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_data[31:0]
   234/248: $0\basesoc_master_tx_fifo_pipe_valid_source_last[0:0]
   235/248: $0\basesoc_master_tx_fifo_pipe_valid_source_first[0:0]
   236/248: $0\basesoc_master_rx_fifo_pipe_valid_source_valid[0:0]
   237/248: $0\basesoc_master_rx_fifo_pipe_valid_source_payload_data[31:0]
   238/248: $0\basesoc_master_rx_fifo_pipe_valid_source_last[0:0]
   239/248: $0\basesoc_master_rx_fifo_pipe_valid_source_first[0:0]
   240/248: $0\basesoc_master_phyconfig_storage[23:0]
   241/248: $0\basesoc_master_cs_storage[0:0]
   242/248: $0\basesoc_interface1_we[0:0]
   243/248: $0\basesoc_interface1_re[0:0]
   244/248: $0\basesoc_interface1_dat_w[31:0]
   245/248: $0\basesoc_interface1_adr[13:0]
   246/248: $0\basesoc_grant[0:0]
   247/248: $0\basesoc_bus_errors[31:0]
   248/248: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172'.
     1/1: $0\self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165'.
     1/1: $0\self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158'.
     1/1: $0\self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151'.
     1/1: $0\self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144'.
     1/1: $0\self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143'.
     1/1: $0\self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142'.
     1/1: $0\self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5310$1128'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5302$1127'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1112'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5278$1111'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5262$1096'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5254$1095'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5238$1080'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5230$1079'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077'.
     1/1: $0\t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076'.
     1/1: $0\t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075'.
     1/1: $0\t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074'.
     1/1: $0\rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073'.
     1/1: $0\rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072'.
     1/1: $0\rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071'.
     1/1: $0\rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070'.
     1/1: $0\rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069'.
     1/1: $0\rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068'.
     1/1: $0\t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067'.
     1/1: $0\t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066'.
     1/1: $0\t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065'.
     1/1: $0\rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064'.
     1/1: $0\rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063'.
     1/1: $0\rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062'.
     1/1: $0\rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061'.
     1/1: $0\rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060'.
     1/1: $0\rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059'.
     1/1: $0\rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058'.
     1/1: $0\rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057'.
     1/1: $0\rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056'.
     1/1: $0\rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055'.
     1/1: $0\rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054'.
     1/1: $0\rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053'.
     1/1: $0\rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052'.
     1/1: $0\rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4780$1045'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4773$1044'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041'.
     1/2: $0\csr_bankarray_csrbank5_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038'.
     1/2: $0\csr_bankarray_csrbank5_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026'.
     1/2: $0\csr_bankarray_csrbank5_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023'.
     1/2: $0\csr_bankarray_csrbank5_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016'.
     1/2: $0\csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013'.
     1/2: $0\csr_bankarray_csrbank4_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010'.
     1/2: $0\csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007'.
     1/2: $0\csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004'.
     1/2: $0\csr_bankarray_csrbank4_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001'.
     1/2: $0\csr_bankarray_csrbank4_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998'.
     1/2: $0\csr_bankarray_csrbank4_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995'.
     1/2: $0\csr_bankarray_csrbank4_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4602$993'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990'.
     1/2: $0\csr_bankarray_csrbank3_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987'.
     1/2: $0\basesoc_master_rxtx_we[0:0]
     2/2: $0\basesoc_master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984'.
     1/2: $0\csr_bankarray_csrbank3_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981'.
     1/2: $0\csr_bankarray_csrbank3_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978'.
     1/2: $0\csr_bankarray_csrbank3_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975'.
     1/2: $0\csr_bankarray_csrbank3_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953'.
     1/2: $0\csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949'.
     1/2: $0\csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$945'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\basesoc_port_cmd_valid[0:0]
    10/11: $0\basesoc_port_cmd_payload_we[0:0]
    11/11: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4167$894'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3919$718'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3910$711'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3901$704'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$697'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3886$696'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3880$695'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3874$694'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3853$638'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3847$637'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3841$636'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3670$527'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3507$497'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3344$467'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3181$437'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\basesoc_spiflash_phy_sr_out_shift[0:0]
     3/13: $0\basesoc_spiflash_phy_sr_out_load[0:0]
     4/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\basesoc_spiflash_phy_sr_in_shift[0:0]
     7/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\basesoc_spiflash_phy_source_valid[0:0]
    10/13: $0\basesoc_spiflash_phy_sink_ready[0:0]
    11/13: $0\basesoc_spiflash_phy_en[0:0]
    12/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2844$389'.
     1/1: $0\basesoc_spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
     1/17: $0\basesoc_mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\basesoc_mmap_wait[0:0]
     4/17: $0\basesoc_mmap_source_valid[0:0]
     5/17: $0\basesoc_mmap_source_payload_width[3:0]
     6/17: $0\basesoc_mmap_source_payload_mask[7:0]
     7/17: $0\basesoc_mmap_source_payload_len[5:0]
     8/17: $0\basesoc_mmap_source_payload_data[31:0]
     9/17: $0\basesoc_mmap_sink_ready[0:0]
    10/17: $0\basesoc_mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\basesoc_mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\basesoc_mmap_bus_dat_r[31:0]
    13/17: $0\basesoc_mmap_bus_ack[0:0]
    14/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2661$373'.
     1/1: $0\basesoc_mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370'.
     1/1: $0\basesoc_crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365'.
     1/1: $0\ledchaser_leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2461$361'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2311$323'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$321'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256'.
Creating decoders for process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$255'.
     1/1: $0\crg_rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3482'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3471'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3470'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3469'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3468'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3417'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3414'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3408'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3387'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3383'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3379'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3376'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3364'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3361'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3348'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3341'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3337'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3323'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3301'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3298'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3295'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3294'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3293'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3292'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3291'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3290'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3287'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3284'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3283'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3282'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3281'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3280'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3279'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3278'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3277'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3270'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3269'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3234'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3152'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3151'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3144'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3115'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3114'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3113'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3112'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3111'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3110'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3109'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3108'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3107'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$2961'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2941'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2938'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2937'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2932'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2931'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2923'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2915'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2912'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2906'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2905'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2904'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2903'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2889'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2888'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2887'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2886'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2882'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2860'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2859'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2858'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2857'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2851'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2845'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2844'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2841'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2840'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2839'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2836'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2835'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2834'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2833'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2832'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2828'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2801'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2800'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2799'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2796'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2792'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2791'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2790'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2789'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2788'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2787'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2783'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2782'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2781'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2779'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2758'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2757'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2754'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2751'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2747'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2746'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2745'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2742'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2739'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2729'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2724'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2700'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2699'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2696'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2695'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2683'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2679'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2678'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2676'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2675'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2674'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2669'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2668'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2667'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2656'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2642'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2638'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2634'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2633'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2627'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2625'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2621'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2618'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2611'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2610'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2609'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2608'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2607'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2606'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2605'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2604'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2603'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2602'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2601'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2600'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2599'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2598'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2597'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2596'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2595'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2594'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2593'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2592'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2591'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2590'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2589'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2588'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2587'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2586'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2585'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2574'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2572'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2571'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2570'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2569'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2568'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2548'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2547'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2546'.
No latch inferred for signal `\colorlight_i5.\ledchaser_storage' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2292'.
No latch inferred for signal `\colorlight_i5.\ledchaser_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2291'.
No latch inferred for signal `\colorlight_i5.\crg_stdby' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2215'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$2209'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2208'.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2180'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2177'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2173'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2172'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2171'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1566$2158'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2094'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2093'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2089'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2066'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2061'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2060'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1350$2048'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2047'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$2030'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2029'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$2028'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$2027'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$2026'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2025'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2023'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2021'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2020'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2019'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2018'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2017'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2016'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2015'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1282$2014'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2003'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$1996'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1992'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1229$1986'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1228$1985'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1204$1971'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1203$1970'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$1969'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1968'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1965'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1144$1954'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$1953'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1945'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$1918'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$1917'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1909'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1882'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1881'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1873'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1846'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1845'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1837'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1808'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1807'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1781'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1779'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1778'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1777'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1766'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1765'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_dummy' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1761'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1755'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1745'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1744'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1709'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1708'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1707'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1706'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1679'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1666'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1664'.
No latch inferred for signal `\colorlight_i5.\self6' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self6` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172`.
No latch inferred for signal `\colorlight_i5.\self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165`.
No latch inferred for signal `\colorlight_i5.\self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158`.
No latch inferred for signal `\colorlight_i5.\self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151`.
No latch inferred for signal `\colorlight_i5.\self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144`.
No latch inferred for signal `\colorlight_i5.\self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143`.
No latch inferred for signal `\colorlight_i5.\self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142`.
No latch inferred for signal `\colorlight_i5.\rhs_self31' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5310$1128'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self31` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5310$1128`.
No latch inferred for signal `\colorlight_i5.\rhs_self30' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5302$1127'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self30` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5302$1127`.
No latch inferred for signal `\colorlight_i5.\rhs_self29' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126`.
No latch inferred for signal `\colorlight_i5.\rhs_self28' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1112'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self28` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1112`.
No latch inferred for signal `\colorlight_i5.\rhs_self27' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5278$1111'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self27` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5278$1111`.
No latch inferred for signal `\colorlight_i5.\rhs_self26' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110`.
No latch inferred for signal `\colorlight_i5.\rhs_self25' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5262$1096'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self25` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5262$1096`.
No latch inferred for signal `\colorlight_i5.\rhs_self24' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5254$1095'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self24` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5254$1095`.
No latch inferred for signal `\colorlight_i5.\rhs_self23' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094`.
No latch inferred for signal `\colorlight_i5.\rhs_self22' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5238$1080'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self22` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5238$1080`.
No latch inferred for signal `\colorlight_i5.\rhs_self21' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5230$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self21` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5230$1079`.
No latch inferred for signal `\colorlight_i5.\rhs_self20' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078`.
No latch inferred for signal `\colorlight_i5.\t_self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077`.
No latch inferred for signal `\colorlight_i5.\t_self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076`.
No latch inferred for signal `\colorlight_i5.\t_self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075`.
No latch inferred for signal `\colorlight_i5.\rhs_self19' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self19` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074`.
No latch inferred for signal `\colorlight_i5.\rhs_self18' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self18` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073`.
No latch inferred for signal `\colorlight_i5.\rhs_self17' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self17` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072`.
No latch inferred for signal `\colorlight_i5.\rhs_self16' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071`.
No latch inferred for signal `\colorlight_i5.\rhs_self15' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070`.
No latch inferred for signal `\colorlight_i5.\rhs_self14' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self14` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069`.
No latch inferred for signal `\colorlight_i5.\t_self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068`.
No latch inferred for signal `\colorlight_i5.\t_self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067`.
No latch inferred for signal `\colorlight_i5.\t_self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066`.
No latch inferred for signal `\colorlight_i5.\rhs_self13' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self13` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065`.
No latch inferred for signal `\colorlight_i5.\rhs_self12' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self12` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064`.
No latch inferred for signal `\colorlight_i5.\rhs_self11' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self11` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063`.
No latch inferred for signal `\colorlight_i5.\rhs_self10' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062`.
No latch inferred for signal `\colorlight_i5.\rhs_self9' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061`.
No latch inferred for signal `\colorlight_i5.\rhs_self8' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self8` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060`.
No latch inferred for signal `\colorlight_i5.\rhs_self7' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059`.
No latch inferred for signal `\colorlight_i5.\rhs_self6' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058`.
No latch inferred for signal `\colorlight_i5.\rhs_self5' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self5` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057`.
No latch inferred for signal `\colorlight_i5.\rhs_self4' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self4` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056`.
No latch inferred for signal `\colorlight_i5.\rhs_self3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055`.
No latch inferred for signal `\colorlight_i5.\rhs_self2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054`.
No latch inferred for signal `\colorlight_i5.\rhs_self1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053`.
No latch inferred for signal `\colorlight_i5.\rhs_self0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4780$1045'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4780$1045`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4780$1045`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4773$1044'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4773$1044`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4773$1044`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_value_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_value_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_value_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_value_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_en0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_en0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_en0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_en0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_load0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_load0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_load0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_load0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_status_status' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4602$993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4602$993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4602$993`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$945`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4167$894'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4167$894`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_clr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_clr` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_inc' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_inc` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3919$718'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3919$718`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3910$711'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3910$711`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3901$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3901$704`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$697`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3886$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3886$696`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3880$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3880$695`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3874$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3874$694`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3853$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3853$638`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3847$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3847$637`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3841$636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3841$636`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3670$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3670$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3507$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3507$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3344$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3344$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3181$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3181$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_en` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2844$389'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2844$389`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_request' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_request` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_wait' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_wait` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_cs' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2661$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_cs` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2661$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_crossbar_cs' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_crossbar_cs` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370`.
No latch inferred for signal `\colorlight_i5.\ledchaser_leds' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\ledchaser_leds` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2461$361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2461$361`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2311$323'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2311$323`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_adr' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256`.
No latch inferred for signal `\colorlight_i5.\crg_rst' from process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crg_rst` in process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$255`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9390' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9391' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9392' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9393' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9394' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9395' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9396' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9397' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9398' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9399' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9400' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9401' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9402' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9403' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
  created $dff cell `$procdff$9404' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
  created $dff cell `$procdff$9405' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
  created $dff cell `$procdff$9406' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
  created $dff cell `$procdff$9407' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
  created $dff cell `$procdff$9408' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
  created $dff cell `$procdff$9409' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3466'.
  created $dff cell `$procdff$9410' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_ADDR' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
  created $dff cell `$procdff$9411' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_DATA' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
  created $dff cell `$procdff$9412' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
  created $dff cell `$procdff$9413' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3457'.
  created $dff cell `$procdff$9414' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_ADDR' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
  created $dff cell `$procdff$9415' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_DATA' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
  created $dff cell `$procdff$9416' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN' using process `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
  created $dff cell `$procdff$9417' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9418' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9419' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9420' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9421' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9422' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9423' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9424' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9425' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
  created $dff cell `$procdff$9426' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9427' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9428' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9429' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9430' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9431' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9432' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9433' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9434' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9435' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9436' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9437' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9438' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9439' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9440' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9441' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9442' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9443' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9444' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9445' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9446' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9447' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9448' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9449' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9450' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9451' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9452' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9453' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9454' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9455' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9456' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9457' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9458' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9459' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
  created $dff cell `$procdff$9460' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9461' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9462' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9463' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9464' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9465' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9466' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9467' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9468' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9469' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9470' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9471' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
  created $dff cell `$procdff$9472' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
  created $dff cell `$procdff$9473' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
  created $dff cell `$procdff$9474' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
  created $dff cell `$procdff$9475' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
  created $dff cell `$procdff$9476' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_ADDR' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
  created $dff cell `$procdff$9477' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_DATA' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
  created $dff cell `$procdff$9478' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
  created $dff cell `$procdff$9479' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3225'.
  created $dff cell `$procdff$9480' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9481' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9482' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9483' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9484' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9485' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9486' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9487' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9488' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9489' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9490' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9491' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9492' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9493' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9494' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9495' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9496' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9497' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9498' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9499' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9500' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9501' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9502' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9503' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9504' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9505' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9506' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9507' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9508' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9509' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9510' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9511' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9512' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9513' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9514' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9515' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9516' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9517' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9518' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9519' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9520' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9521' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9522' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9523' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9524' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9525' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9526' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9527' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9528' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9529' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9530' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9531' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9532' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9533' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9534' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9535' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9536' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9537' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9538' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9539' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9540' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9541' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9542' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9543' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9544' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9545' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9546' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9547' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9548' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9549' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9550' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9551' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9552' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9553' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9554' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9555' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9556' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9557' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9558' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9559' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9560' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9561' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9562' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9563' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9564' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9565' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9566' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9567' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9568' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9569' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9570' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9571' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9572' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9573' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9574' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9575' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9576' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9577' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9578' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9579' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9580' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9581' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9582' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9583' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9584' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9585' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9586' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9587' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9588' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9589' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9590' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9591' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
  created $dff cell `$procdff$9592' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9593' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9594' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9595' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9596' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9597' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9598' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9599' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9600' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9601' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9602' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9603' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9604' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9605' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9606' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9607' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9608' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9609' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9610' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9611' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9612' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9613' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9614' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9615' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9616' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9617' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9618' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9619' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9620' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9621' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9622' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9623' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9624' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9625' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9626' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9627' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9628' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9629' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9630' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9631' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9632' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9633' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9634' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9635' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
  created $dff cell `$procdff$9636' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_ADDR' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
  created $dff cell `$procdff$9637' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_DATA' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
  created $dff cell `$procdff$9638' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
  created $dff cell `$procdff$9639' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2537'.
  created $dff cell `$procdff$9640' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2535'.
  created $dff cell `$procdff$9641' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
  created $dff cell `$procdff$9642' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
  created $dff cell `$procdff$9643' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
  created $dff cell `$procdff$9644' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
  created $dff cell `$procdff$9645' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
  created $dff cell `$procdff$9646' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
  created $dff cell `$procdff$9647' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
  created $dff cell `$procdff$9648' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
  created $dff cell `$procdff$9649' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
  created $dff cell `$procdff$9650' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
  created $dff cell `$procdff$9651' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
  created $dff cell `$procdff$9652' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
  created $dff cell `$procdff$9653' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
  created $dff cell `$procdff$9654' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
  created $dff cell `$procdff$9655' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
  created $dff cell `$procdff$9656' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
  created $dff cell `$procdff$9657' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
  created $dff cell `$procdff$9658' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
  created $dff cell `$procdff$9659' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
  created $dff cell `$procdff$9660' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
  created $dff cell `$procdff$9661' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
  created $dff cell `$procdff$9662' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
  created $dff cell `$procdff$9663' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
  created $dff cell `$procdff$9664' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
  created $dff cell `$procdff$9665' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
  created $dff cell `$procdff$9666' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
  created $dff cell `$procdff$9667' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
  created $dff cell `$procdff$9668' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
  created $dff cell `$procdff$9669' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
  created $dff cell `$procdff$9670' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
  created $dff cell `$procdff$9671' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
  created $dff cell `$procdff$9672' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
  created $dff cell `$procdff$9673' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
  created $dff cell `$procdff$9674' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
  created $dff cell `$procdff$9675' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
  created $dff cell `$procdff$9676' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
  created $dff cell `$procdff$9677' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
  created $dff cell `$procdff$9678' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
  created $dff cell `$procdff$9679' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
  created $dff cell `$procdff$9680' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
  created $dff cell `$procdff$9681' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
  created $dff cell `$procdff$9682' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
  created $dff cell `$procdff$9683' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
  created $dff cell `$procdff$9684' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
  created $dff cell `$procdff$9685' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
  created $dff cell `$procdff$9686' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
  created $dff cell `$procdff$9687' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
  created $dff cell `$procdff$9688' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
  created $dff cell `$procdff$9689' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
  created $dff cell `$procdff$9690' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
  created $dff cell `$procdff$9691' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
  created $dff cell `$procdff$9692' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
  created $dff cell `$procdff$9693' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
  created $dff cell `$procdff$9694' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
  created $dff cell `$procdff$9695' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
  created $dff cell `$procdff$9696' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
  created $dff cell `$procdff$9697' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
  created $dff cell `$procdff$9698' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
  created $dff cell `$procdff$9699' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
  created $dff cell `$procdff$9700' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
  created $dff cell `$procdff$9701' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
  created $dff cell `$procdff$9702' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
  created $dff cell `$procdff$9703' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
  created $dff cell `$procdff$9704' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
  created $dff cell `$procdff$9705' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
  created $dff cell `$procdff$9706' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
  created $dff cell `$procdff$9707' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
  created $dff cell `$procdff$9708' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
  created $dff cell `$procdff$9709' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
  created $dff cell `$procdff$9710' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
  created $dff cell `$procdff$9711' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
  created $dff cell `$procdff$9712' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
  created $dff cell `$procdff$9713' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
  created $dff cell `$procdff$9714' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
  created $dff cell `$procdff$9715' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
  created $dff cell `$procdff$9716' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
  created $dff cell `$procdff$9717' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
  created $dff cell `$procdff$9718' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
  created $dff cell `$procdff$9719' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
  created $dff cell `$procdff$9720' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
  created $dff cell `$procdff$9721' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
  created $dff cell `$procdff$9722' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
  created $dff cell `$procdff$9723' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
  created $dff cell `$procdff$9724' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
  created $dff cell `$procdff$9725' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1446'.
  created $dff cell `$procdff$9726' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
  created $dff cell `$procdff$9727' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
  created $dff cell `$procdff$9728' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
  created $dff cell `$procdff$9729' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
  created $dff cell `$procdff$9730' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6827$1436'.
  created $dff cell `$procdff$9731' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
  created $dff cell `$procdff$9732' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
  created $dff cell `$procdff$9733' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
  created $dff cell `$procdff$9734' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
  created $dff cell `$procdff$9735' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6808$1426'.
  created $dff cell `$procdff$9736' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9737' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9738' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9739' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9740' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9741' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9742' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9743' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9744' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9745' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9746' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9747' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_ADDR' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9748' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_DATA' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9749' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
  created $dff cell `$procdff$9750' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1398'.
  created $dff cell `$procdff$9751' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9752' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9753' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9754' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9755' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9756' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9757' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9758' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9759' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9760' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9761' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9762' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9763' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9764' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9765' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9766' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9767' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9768' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9769' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9770' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9771' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9772' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9780' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9781' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9782' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9783' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9784' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9785' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9786' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9787' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9788' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9789' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9790' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9791' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9792' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9793' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_adr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9794' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_cs' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9795' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_byte_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9796' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9797' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9798' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9799' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9800' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9801' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9802' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9803' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9805' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9806' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9808' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9809' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9811' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9812' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9813' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9814' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9815' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9816' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9817' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9818' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9819' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9820' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9821' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9822' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9823' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9824' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9825' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9826' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9827' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9830' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9831' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9832' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9833' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9842' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9843' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9844' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9845' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9846' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9847' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9848' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9849' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9850' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_div' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\colorlight_i5.\gpioout_re' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\colorlight_i5.\gpioout_storage' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\colorlight_i5.\ledchaser_chaser' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\colorlight_i5.\ledchaser_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\colorlight_i5.\ledchaser_mode' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
  created $dff cell `$procdff$9999' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3513'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3511'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3482'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3482'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3471'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3471'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3470'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3470'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3469'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3469'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3468'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3468'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3466'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3466'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3459'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3457'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3457'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
Removing empty process `InstructionCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3450'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3433'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3425'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3417'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3417'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3414'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3414'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3408'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3408'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3387'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3387'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3383'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3383'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3379'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3379'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3376'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3376'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3364'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3364'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3361'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3361'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3348'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3348'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3341'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3341'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3337'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3337'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3323'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3323'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3301'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3301'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3298'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3298'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3295'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3295'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3294'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3294'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3293'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3293'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3292'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3292'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3291'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3291'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3290'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3290'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3287'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3287'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3284'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3284'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3283'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3283'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3282'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3282'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3281'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3281'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3280'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3280'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3279'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3279'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3278'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3278'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3277'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3277'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3270'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3270'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3269'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3269'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3240'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3235'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3234'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3227'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3225'.
Removing empty process `DataCache.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3225'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3191'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3168'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3152'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3152'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3151'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3151'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3144'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3144'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3115'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3115'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3114'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3114'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3113'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3113'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3112'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3112'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3111'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3111'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3110'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3110'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3109'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3109'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3108'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3108'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3107'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3107'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$2961'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2941'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2941'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2938'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2938'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2937'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2937'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2932'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2932'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2931'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2931'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2923'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2923'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2915'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2915'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2912'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2912'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2906'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2906'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2905'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2905'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2904'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2904'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2903'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2903'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2889'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2889'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2888'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2888'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2887'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2887'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2886'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2886'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2882'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2882'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2860'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2860'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2859'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2859'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2858'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2858'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2857'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2857'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2851'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2851'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2845'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2844'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2841'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2841'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2840'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2839'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2839'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2836'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2836'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2835'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2834'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2833'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2832'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2832'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2828'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2828'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2801'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2801'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2800'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2800'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2799'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2796'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2792'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2792'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2791'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2791'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2790'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2789'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2788'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2788'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2787'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2787'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2783'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2783'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2782'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2782'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2781'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2781'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2779'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2779'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2758'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2758'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2757'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2754'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2751'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2747'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2747'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2746'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2746'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2745'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2745'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2742'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2742'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2739'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2739'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2729'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2729'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2724'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2724'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2700'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2700'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2699'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2699'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2696'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2696'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2695'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2695'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2683'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2679'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2678'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2676'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2676'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2675'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2674'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2669'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2669'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2668'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2667'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2667'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2656'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2656'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2642'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2642'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2638'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2638'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2634'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2634'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2633'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2633'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2627'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2627'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2625'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2625'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2621'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2621'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2618'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2618'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2611'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2611'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2610'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2610'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2609'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2609'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2608'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2608'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2607'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2607'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2606'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2606'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2605'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2605'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2604'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2604'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2603'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2603'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2602'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2602'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2601'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2601'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2600'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2600'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2599'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2599'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2598'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2598'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2597'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2597'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2596'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2596'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2595'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2595'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2594'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2594'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2593'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2593'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2592'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2592'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2591'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2591'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2590'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2590'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2589'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2589'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2588'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2588'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2587'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2587'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2586'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2586'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2585'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2585'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2574'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2574'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2572'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2572'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2571'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2571'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2570'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2570'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2569'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2569'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2568'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2568'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2548'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2548'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2547'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2547'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2546'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2546'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2539'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2537'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2537'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2535'.
Removing empty process `VexRiscv.$proc$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2535'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2343'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2342'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2341'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2340'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2339'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2338'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2337'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2336'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2335'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2334'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2333'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2332'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2331'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2330'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2329'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2106$2328'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2103$2327'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2326'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2325'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2324'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2323'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2322'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2096$2320'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2319'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2094$2318'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2317'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2316'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2315'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2314'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2313'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2312'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2311'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2310'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2309'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2308'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2307'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2306'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2305'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2304'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$2303'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2302'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$2301'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2076$2300'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2299'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2298'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2297'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2296'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2295'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2294'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2293'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2292'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2291'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$2290'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2288'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2287'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2286'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2285'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2284'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2283'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2282'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2281'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$2280'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2278'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2277'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2276'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2275'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2274'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2273'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2272'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2271'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1892$2270'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1890$2269'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1888$2268'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1886$2267'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2266'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2265'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2264'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2263'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2262'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2261'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2259'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2258'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2257'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2256'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2255'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2254'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2253'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$2252'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2251'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2250'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2249'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2248'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2247'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2246'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2245'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2244'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2243'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1828$2239'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2237'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2236'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2235'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2234'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2233'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2232'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2231'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2230'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2229'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2228'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2227'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2226'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2225'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2224'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2223'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2222'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2221'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2220'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2219'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2218'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2217'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1779$2216'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2215'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2214'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2213'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2212'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2211'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2210'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$2209'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2208'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2207'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1735$2206'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2205'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2204'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1709$2203'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2202'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2201'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2200'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2199'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1696$2198'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1695$2197'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2196'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1692$2195'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2194'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2193'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1689$2192'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2191'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2190'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2189'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2188'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2187'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2186'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1679$2185'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2184'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2183'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2182'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$2181'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2180'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2179'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2178'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2177'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2176'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2175'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2174'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2173'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2172'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2171'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2170'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$2169'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2168'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2167'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2166'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2165'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1600$2164'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1599$2163'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2162'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1593$2161'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2160'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1583$2159'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1566$2158'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2157'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2156'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2155'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2154'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2153'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2152'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2151'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2150'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2149'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2148'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2147'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2146'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2145'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2144'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2143'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2142'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2141'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2140'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2139'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2138'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$2137'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2136'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2135'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2134'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2133'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2132'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2131'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2130'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2129'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1499$2128'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2127'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2126'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2125'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2124'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2123'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2122'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2121'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2120'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2119'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2118'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2113'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2112'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2111'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2110'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2109'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2108'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2107'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2106'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2105'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2104'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2103'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2102'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2101'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2100'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2099'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2098'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2097'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2096'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2095'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2094'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2093'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2092'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2091'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2090'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2089'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2088'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2087'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2086'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2085'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2084'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2083'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2082'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2081'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2080'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2079'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2078'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$2077'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$2076'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$2075'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$2074'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$2073'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2072'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2071'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2070'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2069'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2068'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2067'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2066'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2065'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2064'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2063'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2062'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2061'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2060'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2059'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2058'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2057'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2056'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2055'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2054'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2053'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$2052'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$2051'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$2050'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1352$2049'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1350$2048'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2047'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2046'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2045'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2044'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2043'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2042'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$2041'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$2040'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$2039'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$2038'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$2037'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2036'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2035'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2034'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2033'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2032'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2031'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$2030'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2029'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$2028'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$2027'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$2026'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2025'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2024'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2023'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1290$2022'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2021'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2020'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2019'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2018'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2017'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2016'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2015'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1282$2014'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2013'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1280$2012'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$2011'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2010'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2009'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2008'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2007'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2006'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2005'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2004'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2003'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2002'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2001'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2000'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$1999'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$1998'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$1997'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$1996'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$1995'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1994'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1993'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1992'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1235$1991'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1233$1990'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1989'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1988'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1987'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1229$1986'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1228$1985'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1227$1984'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1983'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1225$1982'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1224$1981'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1222$1980'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1979'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1978'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1977'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1976'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1975'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1974'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1973'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1972'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1204$1971'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1203$1970'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$1969'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1968'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1967'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$1966'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1965'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1964'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1963'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1190$1962'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1961'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1960'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1959'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1958'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1957'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1956'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1955'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1144$1954'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$1953'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1142$1952'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$1951'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1950'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1138$1949'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1948'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1947'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1946'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1945'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1944'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1124$1943'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1942'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1121$1941'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1940'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1939'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$1938'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1111$1937'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1101$1936'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1935'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1934'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$1933'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$1932'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1931'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1930'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$1929'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$1928'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1091$1927'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$1926'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$1925'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1924'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1923'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1922'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1921'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1920'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1919'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$1918'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$1917'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$1916'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$1915'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1043$1914'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1913'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1911'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1910'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1909'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1908'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1906'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1025$1905'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1904'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1903'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1902'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1901'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1900'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1899'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1898'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1897'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1895'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1894'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1893'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:997$1892'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1891'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1890'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1889'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1888'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1887'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1886'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1885'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1884'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1883'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1882'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1881'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1880'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1879'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1878'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1877'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1876'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1875'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1874'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1873'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1872'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:932$1871'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1870'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1869'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1868'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1867'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:926$1866'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1865'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1864'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1863'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1862'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1861'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1860'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1859'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1858'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1857'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1856'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1855'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1854'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1853'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1852'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1851'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1850'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:888$1849'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1848'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1847'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1846'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1845'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1843'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:851$1842'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1841'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1840'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1839'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1838'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1837'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1836'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1835'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1834'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1833'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1832'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1831'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1830'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1828'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1827'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1826'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1825'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1824'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1823'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1821'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1820'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1819'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1818'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1817'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1816'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1815'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1814'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1813'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1812'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1811'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1810'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:792$1809'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1808'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1807'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1806'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:787$1805'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1804'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:784$1803'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1802'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1801'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:776$1800'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:775$1799'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:774$1798'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1797'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:771$1796'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:770$1795'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:769$1794'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:768$1793'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1792'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1791'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1790'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1789'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:763$1788'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:762$1787'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:761$1786'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:760$1785'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:759$1784'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1783'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1782'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1781'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1780'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1779'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1778'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1777'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1776'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1775'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1774'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1773'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1772'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1771'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1770'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1769'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1768'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:663$1767'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1766'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1765'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1764'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1763'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1762'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1761'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:651$1760'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1759'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1758'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1757'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1756'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1755'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1754'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1753'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1752'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1751'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1750'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1749'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1748'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:631$1747'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1746'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1745'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1744'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1743'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1742'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1741'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1740'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1739'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1738'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1737'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1736'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1735'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1734'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1733'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1732'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1731'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1730'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1729'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1728'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1727'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1726'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1725'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1724'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1723'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1722'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1721'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1720'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1719'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1718'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1717'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1716'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1715'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1714'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1713'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1712'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1711'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1710'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1709'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1708'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1707'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1706'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1705'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:515$1704'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1703'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:513$1702'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1701'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:511$1700'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1699'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1698'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1697'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1696'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1695'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1694'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1693'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1692'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1691'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1690'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1689'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1688'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1687'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1686'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1685'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1684'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1683'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1682'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1681'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1680'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1679'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1678'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1677'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1676'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1675'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1674'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1673'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1672'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1671'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1670'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1669'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1668'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1667'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1666'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1665'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1664'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1663'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7238$1617'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1609'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7210$1601'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7196$1593'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1585'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7168$1577'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7154$1569'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$1561'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1553'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7112$1545'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7098$1537'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1529'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7070$1521'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7056$1513'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7042$1505'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7028$1497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6943$1488'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2347'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6926$1478'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2346'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6908$1468'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2345'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6890$1458'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2344'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6872$1448'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1446'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1446'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1438'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6827$1436'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6827$1436'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6822$1428'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6808$1426'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6789$1400'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1398'.
Found and cleaned up 239 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5444$1179'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5420$1172'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5403$1165'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5369$1151'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$1144'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5335$1143'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5318$1142'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5310$1128'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5302$1127'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5294$1126'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1112'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5278$1111'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5270$1110'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5262$1096'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5254$1095'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5246$1094'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5238$1080'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5230$1079'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1078'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$1077'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5188$1076'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5171$1075'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5154$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5137$1073'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5120$1072'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5103$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$1070'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5069$1069'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5052$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5035$1067'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5018$1066'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5001$1065'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1064'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4967$1063'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4950$1062'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1061'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4916$1060'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4905$1059'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4894$1058'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1057'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4872$1056'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1055'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1054'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4839$1053'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1052'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4780$1045'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4773$1044'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4761$1041'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4752$1038'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4743$1035'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4734$1032'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4725$1029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4716$1026'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4707$1023'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4698$1020'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4674$1016'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4665$1013'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4656$1010'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4647$1007'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$1004'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$1001'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4620$998'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4611$995'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4602$993'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$990'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4578$987'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4569$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4560$981'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4551$978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4542$975'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4513$971'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$968'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$965'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4477$959'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4468$956'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4459$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4448$949'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4439$947'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$945'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$945'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4419$942'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4410$939'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4401$936'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4356$928'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4314$912'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4289$908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4250$907'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4223$901'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4179$896'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4167$894'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4097$888'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4075$887'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4040$874'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3932$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3919$718'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3919$718'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3910$711'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3910$711'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3901$704'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3901$704'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$697'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3886$696'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3886$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3880$695'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3880$695'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3874$694'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3874$694'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3860$641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3853$638'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3853$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3847$637'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3847$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3841$636'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3841$636'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3827$583'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3720$540'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3692$531'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3670$527'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3670$527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$518'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3557$510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3529$501'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3507$497'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3507$497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3496$488'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3394$480'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3366$471'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3344$467'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3344$467'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3333$458'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3231$450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3203$441'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3181$437'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3181$437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3170$428'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3125$424'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$411'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2976$410'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2870$401'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2844$389'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2844$389'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2668$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2661$373'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2661$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2633$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2589$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2470$365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2461$361'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2461$361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$353'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$342'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$331'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$328'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2311$323'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2311$323'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$321'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$289'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$271'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$261'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$256'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$255'.
Removing empty process `colorlight_i5.$proc$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$255'.
Cleaned up 1040 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~483 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 857 unused cells and 6633 unused wires.
<suppressed ~1188 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\basesoc_spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1890 debug messages>
Removed a total of 630 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3539: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$3633: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$7618: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7616: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7613: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9281: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9279: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9276: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9327: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9325: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9322: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6309: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6307: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$6305: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$6313: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$6311: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6554: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6552: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6570: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6568: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6600: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6598: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6628: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$6735: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6733: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6751: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6749: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6767: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6765: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6830: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6828: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6846: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6844: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6862: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6860: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6925: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6923: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6941: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6939: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6957: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6955: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7020: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7018: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7036: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7034: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7052: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7050: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7208: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7206: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7204: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7212: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7210: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$4821.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$4966.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$4992.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5126.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5157.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5159.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5165.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5175.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5177.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5183.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5201.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5214.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5216.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5222.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5232.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5234.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5240.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5258.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5301.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5307.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5313.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5322.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5328.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5334.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5340.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5349.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5437.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5509.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5530.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5584.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5606.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5616.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5618.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5624.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5634.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5636.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5642.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5654.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5660.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5669.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5679.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5681.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5687.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5697.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5699.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5705.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5717.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5723.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5732.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3596.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3766.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3770.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3779.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3785.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3796.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3800.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3809.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3815.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3826.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3830.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3839.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3845.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3854.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3865.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3868.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3872.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3880.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3883.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3887.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3895.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3899.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3908.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3914.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3929.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3941.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3943.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3947.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3955.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3959.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3968.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3974.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3985.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3989.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3998.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4004.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4013.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4024.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4027.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4031.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4039.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4043.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4051.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4055.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4064.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4070.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4079.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4091.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4093.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4097.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4105.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4109.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4118.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4124.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4147.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4177.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4186.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4222.
    dead port 1/2 on $mux $procmux$6330.
Removed 108 multiplexer ports.
<suppressed ~3401 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$4976: $auto$opt_reduce.cc:137:opt_pmux$10039
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5139: { $flatten\VexRiscv.$procmux$5142_CMP $auto$opt_reduce.cc:137:opt_pmux$10041 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5144: { $flatten\VexRiscv.$procmux$5148_CMP $flatten\VexRiscv.$procmux$5147_CMP $auto$opt_reduce.cc:137:opt_pmux$10043 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5754:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2351_EN[31:0]$2542 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3610:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3449_EN[21:0]$3462 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3621:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3448_EN[31:0]$3453 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4249:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3224_EN[7:0]$3252 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4258:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3223_EN[7:0]$3249 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4267:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3222_EN[7:0]$3246 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4276:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3221_EN[7:0]$3243 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4293:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3220_EN[21:0]$3230 [0] }
    Consolidated identical input bits for $mux cell $procmux$5767:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [7:1] = { $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] $0$memwr$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7240$253_EN[7:0]$1620 [0] }
    Consolidated identical input bits for $mux cell $procmux$5776:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [7:1] = { $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$252_EN[7:0]$1612 [0] }
    Consolidated identical input bits for $mux cell $procmux$5785:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [7:1] = { $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$251_EN[7:0]$1604 [0] }
    Consolidated identical input bits for $mux cell $procmux$5794:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [7:1] = { $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$250_EN[7:0]$1596 [0] }
    Consolidated identical input bits for $mux cell $procmux$5803:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [7:1] = { $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$249_EN[7:0]$1588 [0] }
    Consolidated identical input bits for $mux cell $procmux$5812:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [7:1] = { $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$248_EN[7:0]$1580 [0] }
    Consolidated identical input bits for $mux cell $procmux$5821:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [7:1] = { $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$247_EN[7:0]$1572 [0] }
    Consolidated identical input bits for $mux cell $procmux$5830:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [7:1] = { $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$246_EN[7:0]$1564 [0] }
    Consolidated identical input bits for $mux cell $procmux$5839:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [7:1] = { $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$245_EN[7:0]$1556 [0] }
    Consolidated identical input bits for $mux cell $procmux$5848:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [7:1] = { $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$244_EN[7:0]$1548 [0] }
    Consolidated identical input bits for $mux cell $procmux$5857:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [7:1] = { $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$243_EN[7:0]$1540 [0] }
    Consolidated identical input bits for $mux cell $procmux$5866:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [7:1] = { $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$242_EN[7:0]$1532 [0] }
    Consolidated identical input bits for $mux cell $procmux$5875:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [7:1] = { $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$241_EN[7:0]$1524 [0] }
    Consolidated identical input bits for $mux cell $procmux$5884:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [7:1] = { $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$240_EN[7:0]$1516 [0] }
    Consolidated identical input bits for $mux cell $procmux$5893:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [7:1] = { $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$239_EN[7:0]$1508 [0] }
    Consolidated identical input bits for $mux cell $procmux$5902:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [7:1] = { $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$238_EN[7:0]$1500 [0] }
    Consolidated identical input bits for $mux cell $procmux$5911:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0]
      New connections: $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [21:1] = { $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] $0$memwr$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6945$237_EN[21:0]$1491 [0] }
    Consolidated identical input bits for $mux cell $procmux$5920:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0]
      New connections: $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [21:1] = { $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] $0$memwr$\storage_5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$236_EN[21:0]$1481 [0] }
    Consolidated identical input bits for $mux cell $procmux$5929:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0]
      New connections: $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [21:1] = { $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] $0$memwr$\storage_4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6910$235_EN[21:0]$1471 [0] }
    Consolidated identical input bits for $mux cell $procmux$5938:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0]
      New connections: $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [21:1] = { $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] $0$memwr$\storage_3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$234_EN[21:0]$1461 [0] }
    Consolidated identical input bits for $mux cell $procmux$5947:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0]
      New connections: $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [21:1] = { $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] $0$memwr$\storage_2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$233_EN[21:0]$1451 [0] }
    Consolidated identical input bits for $mux cell $procmux$5958:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0]
      New connections: $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [9:1] = { $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] $0$memwr$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6845$232_EN[9:0]$1441 [0] }
    Consolidated identical input bits for $mux cell $procmux$5969:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0]
      New connections: $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [9:1] = { $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] $0$memwr$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6824$231_EN[9:0]$1431 [0] }
    Consolidated identical input bits for $mux cell $procmux$5978:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [31:25] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [23:0] } = { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$230_EN[31:0]$1412 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$5987:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [31:17] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$5996:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8]
      New connections: { $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [31:9] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6005:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0]
      New connections: $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] $0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403 [0] }
    New ctrl vector for $pmux cell $procmux$6074: { $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4404$937_Y $procmux$6081_CMP $procmux$6080_CMP $auto$opt_reduce.cc:137:opt_pmux$10045 $procmux$6077_CMP $procmux$6076_CMP $procmux$6075_CMP }
    New ctrl vector for $pmux cell $procmux$6143: { $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4404$937_Y $procmux$6081_CMP $procmux$6079_CMP $procmux$6078_CMP $procmux$6077_CMP $procmux$6076_CMP }
    New ctrl vector for $pmux cell $procmux$6518: { $procmux$6522_CMP $auto$opt_reduce.cc:137:opt_pmux$10047 }
    New ctrl vector for $pmux cell $procmux$7228: $auto$opt_reduce.cc:137:opt_pmux$10049
    New ctrl vector for $pmux cell $procmux$7233: $auto$opt_reduce.cc:137:opt_pmux$10051
    New ctrl vector for $pmux cell $procmux$7238: { $procmux$7231_CMP $auto$opt_reduce.cc:137:opt_pmux$10053 }
    New ctrl vector for $pmux cell $procmux$7243: { $procmux$7231_CMP $auto$opt_reduce.cc:137:opt_pmux$10055 }
    New ctrl vector for $pmux cell $procmux$7248: { $procmux$7231_CMP $auto$opt_reduce.cc:137:opt_pmux$10057 }
    New ctrl vector for $pmux cell $procmux$7253: { $procmux$7231_CMP $auto$opt_reduce.cc:137:opt_pmux$10059 }
    New ctrl vector for $pmux cell $procmux$7258: { $procmux$7231_CMP $auto$opt_reduce.cc:137:opt_pmux$10061 }
    New ctrl vector for $pmux cell $procmux$7527: $auto$opt_reduce.cc:137:opt_pmux$10063
    New ctrl vector for $pmux cell $procmux$7539: $auto$opt_reduce.cc:137:opt_pmux$10065
    New ctrl vector for $pmux cell $procmux$7543: $auto$opt_reduce.cc:137:opt_pmux$10067
    New ctrl vector for $pmux cell $procmux$7547: $auto$opt_reduce.cc:137:opt_pmux$10069
    New ctrl vector for $pmux cell $procmux$7559: $auto$opt_reduce.cc:137:opt_pmux$10071
    New ctrl vector for $pmux cell $procmux$7572: $auto$opt_reduce.cc:137:opt_pmux$10073
    New ctrl vector for $pmux cell $procmux$7592: $auto$opt_reduce.cc:137:opt_pmux$10075
    New ctrl vector for $pmux cell $procmux$7746: $auto$opt_reduce.cc:137:opt_pmux$10077
    New ctrl vector for $pmux cell $procmux$7750: $auto$opt_reduce.cc:137:opt_pmux$10079
    New ctrl vector for $pmux cell $procmux$7796: { $procmux$7787_CMP $auto$opt_reduce.cc:137:opt_pmux$10081 }
    New ctrl vector for $pmux cell $procmux$7809: $auto$opt_reduce.cc:137:opt_pmux$10083
    New ctrl vector for $pmux cell $procmux$7829: $auto$opt_reduce.cc:137:opt_pmux$10085
    New ctrl vector for $pmux cell $procmux$7836: $auto$opt_reduce.cc:137:opt_pmux$10087
    New ctrl vector for $pmux cell $procmux$7914: $auto$opt_reduce.cc:137:opt_pmux$10089
    New ctrl vector for $pmux cell $procmux$7933: $auto$opt_reduce.cc:137:opt_pmux$10091
    New ctrl vector for $pmux cell $procmux$7953: $auto$opt_reduce.cc:137:opt_pmux$10093
    New ctrl vector for $pmux cell $procmux$7975: { $procmux$7900_CMP $procmux$7892_CMP $auto$opt_reduce.cc:137:opt_pmux$10095 }
    New ctrl vector for $pmux cell $procmux$7999: { $procmux$7900_CMP $auto$opt_reduce.cc:137:opt_pmux$10097 }
    New ctrl vector for $pmux cell $procmux$8030: $auto$opt_reduce.cc:137:opt_pmux$10099
    New ctrl vector for $pmux cell $procmux$8050: $auto$opt_reduce.cc:137:opt_pmux$10101
    New ctrl vector for $pmux cell $procmux$8076: $auto$opt_reduce.cc:137:opt_pmux$10103
    New ctrl vector for $pmux cell $procmux$8135: $auto$opt_reduce.cc:137:opt_pmux$10105
    New ctrl vector for $pmux cell $procmux$8154: $auto$opt_reduce.cc:137:opt_pmux$10107
    New ctrl vector for $pmux cell $procmux$8174: $auto$opt_reduce.cc:137:opt_pmux$10109
    New ctrl vector for $pmux cell $procmux$8196: { $procmux$8121_CMP $procmux$8113_CMP $auto$opt_reduce.cc:137:opt_pmux$10111 }
    New ctrl vector for $pmux cell $procmux$8220: { $procmux$8121_CMP $auto$opt_reduce.cc:137:opt_pmux$10113 }
    New ctrl vector for $pmux cell $procmux$8251: $auto$opt_reduce.cc:137:opt_pmux$10115
    New ctrl vector for $pmux cell $procmux$8271: $auto$opt_reduce.cc:137:opt_pmux$10117
    New ctrl vector for $pmux cell $procmux$8297: $auto$opt_reduce.cc:137:opt_pmux$10119
    New ctrl vector for $pmux cell $procmux$8356: $auto$opt_reduce.cc:137:opt_pmux$10121
    New ctrl vector for $pmux cell $procmux$8375: $auto$opt_reduce.cc:137:opt_pmux$10123
    New ctrl vector for $pmux cell $procmux$8395: $auto$opt_reduce.cc:137:opt_pmux$10125
    New ctrl vector for $pmux cell $procmux$8417: { $procmux$8342_CMP $procmux$8334_CMP $auto$opt_reduce.cc:137:opt_pmux$10127 }
    New ctrl vector for $pmux cell $procmux$8441: { $procmux$8342_CMP $auto$opt_reduce.cc:137:opt_pmux$10129 }
    New ctrl vector for $pmux cell $procmux$8472: $auto$opt_reduce.cc:137:opt_pmux$10131
    New ctrl vector for $pmux cell $procmux$8492: $auto$opt_reduce.cc:137:opt_pmux$10133
    New ctrl vector for $pmux cell $procmux$8518: $auto$opt_reduce.cc:137:opt_pmux$10135
    New ctrl vector for $pmux cell $procmux$8577: $auto$opt_reduce.cc:137:opt_pmux$10137
    New ctrl vector for $pmux cell $procmux$8596: $auto$opt_reduce.cc:137:opt_pmux$10139
    New ctrl vector for $pmux cell $procmux$8616: $auto$opt_reduce.cc:137:opt_pmux$10141
    New ctrl vector for $pmux cell $procmux$8638: { $procmux$8563_CMP $procmux$8555_CMP $auto$opt_reduce.cc:137:opt_pmux$10143 }
    New ctrl vector for $pmux cell $procmux$8662: { $procmux$8563_CMP $auto$opt_reduce.cc:137:opt_pmux$10145 }
    New ctrl vector for $pmux cell $procmux$8693: $auto$opt_reduce.cc:137:opt_pmux$10147
    New ctrl vector for $pmux cell $procmux$8713: $auto$opt_reduce.cc:137:opt_pmux$10149
    New ctrl vector for $pmux cell $procmux$8739: $auto$opt_reduce.cc:137:opt_pmux$10151
    New ctrl vector for $pmux cell $procmux$8943: $auto$opt_reduce.cc:137:opt_pmux$10153
    New ctrl vector for $pmux cell $procmux$8950: { $procmux$8932_CMP $auto$opt_reduce.cc:137:opt_pmux$10155 }
    New ctrl vector for $pmux cell $procmux$8959: { $procmux$8932_CMP $auto$opt_reduce.cc:137:opt_pmux$10157 }
    New ctrl vector for $pmux cell $procmux$9049: $auto$opt_reduce.cc:137:opt_pmux$10159
    New ctrl vector for $pmux cell $procmux$9095: $auto$opt_reduce.cc:137:opt_pmux$10161
    New ctrl vector for $pmux cell $procmux$9106: $auto$opt_reduce.cc:137:opt_pmux$10163
    New ctrl vector for $pmux cell $procmux$9113: $auto$opt_reduce.cc:137:opt_pmux$10165
    New ctrl vector for $pmux cell $procmux$9143: $auto$opt_reduce.cc:137:opt_pmux$10167
    New ctrl vector for $pmux cell $procmux$9151: $auto$opt_reduce.cc:137:opt_pmux$10169
    New ctrl vector for $pmux cell $procmux$9179: $auto$opt_reduce.cc:137:opt_pmux$10171
    New ctrl vector for $pmux cell $procmux$9188: { $procmux$9055_CMP $auto$opt_reduce.cc:137:opt_pmux$10173 }
    New ctrl vector for $pmux cell $procmux$9200: { $auto$opt_reduce.cc:137:opt_pmux$10175 $procmux$9050_CMP }
    New ctrl vector for $pmux cell $procmux$9207: { $auto$opt_reduce.cc:137:opt_pmux$10177 $procmux$9050_CMP }
  Optimizing cells in module \colorlight_i5.
Performed a total of 108 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$9883 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$9883 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$9503 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$9518 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 975 unused wires.
<suppressed ~136 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7543.
    dead port 2/2 on $mux $procmux$7543.
    dead port 1/2 on $mux $procmux$7547.
    dead port 1/2 on $mux $procmux$9095.
    dead port 2/2 on $mux $procmux$9095.
    dead port 1/2 on $mux $procmux$9179.
    dead port 2/2 on $mux $procmux$9179.
    dead port 1/3 on $pmux $procmux$9188.
Removed 8 multiplexer ports.
<suppressed ~3030 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$7258: $auto$opt_reduce.cc:137:opt_pmux$10049
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3029 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3029 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$9999 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$9998 ($dff) from module colorlight_i5 (D = $procmux$6309_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$9997 ($dff) from module colorlight_i5 (D = $procmux$6319_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$10181 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5464$1183_Y, Q = \socbushandler_count).
Adding SRST signal on $procdff$9994 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding EN signal on $procdff$9993 ($dff) from module colorlight_i5 (D = 1'0, Q = \ledchaser_mode).
Adding SRST signal on $procdff$9992 ($dff) from module colorlight_i5 (D = $procmux$6330_Y, Q = \ledchaser_count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$9991 ($dff) from module colorlight_i5 (D = $procmux$6336_Y, Q = \ledchaser_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10192 ($sdff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5572$1222_Y, Q = \ledchaser_chaser).
Adding SRST signal on $procdff$9990 ($dff) from module colorlight_i5 (D = $procmux$6340_Y, Q = \gpioout_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10194 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \gpioout_storage).
Adding SRST signal on $procdff$9988 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$9987 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$9986 ($dff) from module colorlight_i5 (D = $procmux$6074_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$9985 ($dff) from module colorlight_i5 (D = $procmux$6101_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$9984 ($dff) from module colorlight_i5 (D = $procmux$6122_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$9983 ($dff) from module colorlight_i5 (D = $procmux$6143_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$9982 ($dff) from module colorlight_i5 (D = $procmux$6155_Y [31:8], Q = \csr_bankarray_interface1_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$9982 ($dff) from module colorlight_i5 (D = \gpioout_storage, Q = \csr_bankarray_interface1_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$9981 ($dff) from module colorlight_i5 (D = $procmux$6167_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$9980 ($dff) from module colorlight_i5 (D = $procmux$6347_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10207 ($sdff) from module colorlight_i5 (D = $procmux$6345_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$9979 ($dff) from module colorlight_i5 (D = $procmux$6354_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$9977 ($dff) from module colorlight_i5 (D = { $procmux$6015_Y $procmux$6291_Y $procmux$6027_Y $procmux$6036_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10214 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$10214 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$10214 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$10214 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$9974 ($dff) from module colorlight_i5 (D = $procmux$6388_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10227 ($sdff) from module colorlight_i5 (D = $procmux$6386_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$9973 ($dff) from module colorlight_i5 (D = $procmux$6392_Y, Q = \basesoc_wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10229 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \basesoc_wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$9972 ($dff) from module colorlight_i5 (D = $procmux$6396_Y, Q = \basesoc_wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10231 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \basesoc_wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$9971 ($dff) from module colorlight_i5 (D = $procmux$6400_Y, Q = \basesoc_wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10233 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \basesoc_wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$9970 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4326$914_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$9969 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10240 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$9966 ($dff) from module colorlight_i5 (D = $procmux$6411_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10244 ($sdff) from module colorlight_i5 (D = $procmux$6411_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$9965 ($dff) from module colorlight_i5 (D = $procmux$6415_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10248 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5516$1199_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$9964 ($dff) from module colorlight_i5 (D = $procmux$6424_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10250 ($sdff) from module colorlight_i5 (D = $procmux$6424_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$9963 ($dff) from module colorlight_i5 (D = $procmux$6428_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10258 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5519$1200_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$9959 ($dff) from module colorlight_i5 (D = $procmux$6435_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10260 ($sdff) from module colorlight_i5 (D = $procmux$6435_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$9958 ($dff) from module colorlight_i5 (D = $procmux$6439_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10264 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5538$1210_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$9957 ($dff) from module colorlight_i5 (D = $procmux$6448_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10266 ($sdff) from module colorlight_i5 (D = $procmux$6448_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$9956 ($dff) from module colorlight_i5 (D = $procmux$6452_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10274 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5541$1211_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$9955 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$9954 ($dff) from module colorlight_i5 (D = $procmux$6456_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10277 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$9953 ($dff) from module colorlight_i5 (D = $procmux$6460_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10279 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$9951 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1194_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$9950 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1194_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$9949 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$9948 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10288 ($dffe) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$329_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$9947 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$9946 ($dff) from module colorlight_i5 (D = $procmux$6470_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10293 ($sdff) from module colorlight_i5 (D = $procmux$6470_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$9945 ($dff) from module colorlight_i5 (D = $procmux$6474_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10297 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$9943 ($dff) from module colorlight_i5 (D = $procmux$6056_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$9942 ($dff) from module colorlight_i5 (D = $procmux$6478_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10300 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$9941 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank4_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$9939 ($dff) from module colorlight_i5 (D = $procmux$6482_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10303 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$9937 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank4_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$9936 ($dff) from module colorlight_i5 (D = $procmux$6486_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10306 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$9935 ($dff) from module colorlight_i5 (D = $procmux$6490_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10308 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$9933 ($dff) from module colorlight_i5 (D = $procmux$6494_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10310 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$9931 ($dff) from module colorlight_i5 (D = $procmux$6498_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10312 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$9929 ($dff) from module colorlight_i5 (D = $procmux$6502_Y, Q = \basesoc_spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$10314 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_spiflash_phy_storage).
Adding EN signal on $procdff$9928 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \basesoc_spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$9927 ($dff) from module colorlight_i5 (D = $procmux$6510_Y, Q = \basesoc_spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10317 ($sdff) from module colorlight_i5 (D = $procmux$6510_Y, Q = \basesoc_spiflash_phy_sr_out).
Adding EN signal on $procdff$9926 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \basesoc_spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$9925 ($dff) from module colorlight_i5 (D = $procmux$6523_Y, Q = \basesoc_spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$9923 ($dff) from module colorlight_i5 (D = { \basesoc_spiflash_phy_posedge \basesoc_spiflash_phy_posedge_reg [1] }, Q = \basesoc_spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$9921 ($dff) from module colorlight_i5 (D = $procmux$6531_Y, Q = \basesoc_spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10324 ($sdff) from module colorlight_i5 (D = \basesoc_spiflash_phy_storage, Q = \basesoc_spiflash_phy_div).
Adding SRST signal on $procdff$9920 ($dff) from module colorlight_i5 (D = $procmux$6536_Y, Q = \basesoc_spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$10326 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1242_Y, Q = \basesoc_spiflash_phy_count).
Adding SRST signal on $procdff$9919 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1239_Y, Q = \basesoc_spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$9918 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_clk, Q = \basesoc_spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$9917 ($dff) from module colorlight_i5 (D = $procmux$6544_Y, Q = \basesoc_spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10340 ($sdff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2863$390_Y, Q = \basesoc_spiflash_phy_clk).
Adding EN signal on $procdff$9916 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$9914 ($dff) from module colorlight_i5 (D = $procmux$6554_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9913 ($dff) from module colorlight_i5 (D = $procmux$6561_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$9913 ($dff) from module colorlight_i5 (D = $procmux$6564_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10353 ($sdff) from module colorlight_i5 (D = $procmux$6564_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$10350 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6232$1361_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$9912 ($dff) from module colorlight_i5 (D = $procmux$6573_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9911 ($dff) from module colorlight_i5 (D = $procmux$6577_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10359 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1355_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$9910 ($dff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5694$1245_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$9909 ($dff) from module colorlight_i5 (D = $procmux$6587_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10366 ($sdff) from module colorlight_i5 (D = $procmux$6587_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$9908 ($dff) from module colorlight_i5 (D = $procmux$6594_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10370 ($sdff) from module colorlight_i5 (D = $procmux$6594_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$9907 ($dff) from module colorlight_i5 (D = $procmux$6603_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9906 ($dff) from module colorlight_i5 (D = $procmux$6607_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10375 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6217$1358_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$9905 ($dff) from module colorlight_i5 (D = $procmux$6614_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$10379 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$9904 ($dff) from module colorlight_i5 (D = $procmux$6621_Y, Q = \basesoc_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10381 ($sdff) from module colorlight_i5 (D = $procmux$6621_Y, Q = \basesoc_sdram_sequencer_trigger).
Adding SRST signal on $procdff$9903 ($dff) from module colorlight_i5 (D = $procmux$6219_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$9902 ($dff) from module colorlight_i5 (D = $procmux$6630_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10388 ($sdff) from module colorlight_i5 (D = $procmux$6628_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$9900 ($dff) from module colorlight_i5 (D = $procmux$6637_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10392 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$9898 ($dff) from module colorlight_i5 (D = $procmux$6258_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$9897 ($dff) from module colorlight_i5 (D = $procmux$6643_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10399 ($sdff) from module colorlight_i5 (D = $procmux$6641_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$9896 ($dff) from module colorlight_i5 (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$9895 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6190$1353_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$9894 ($dff) from module colorlight_i5 (D = $and$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1167_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$9893 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6189$1352_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$9891 ($dff) from module colorlight_i5 (D = $not$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6188$1351_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$9890 ($dff) from module colorlight_i5 (D = \rhs_self16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$9889 ($dff) from module colorlight_i5 (D = \self1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$9888 ($dff) from module colorlight_i5 (D = $procmux$6647_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10420 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$9886 ($dff) from module colorlight_i5 (D = $procmux$6223_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$9885 ($dff) from module colorlight_i5 (D = $procmux$6233_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$9884 ($dff) from module colorlight_i5 (D = $procmux$6240_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$9882 ($dff) from module colorlight_i5 (D = $procmux$6250_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$9882 ($dff) from module colorlight_i5 (D = $procmux$6252_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$9881 ($dff) from module colorlight_i5 (D = $procmux$6688_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10437 ($sdff) from module colorlight_i5 (D = $procmux$6659_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$9879 ($dff) from module colorlight_i5 (D = $procmux$6735_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9878 ($dff) from module colorlight_i5 (D = $procmux$6745_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10454 ($sdff) from module colorlight_i5 (D = $procmux$6745_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$9877 ($dff) from module colorlight_i5 (D = $procmux$6751_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$9876 ($dff) from module colorlight_i5 (D = $procmux$6761_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10461 ($sdff) from module colorlight_i5 (D = $procmux$6761_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$9875 ($dff) from module colorlight_i5 (D = $procmux$6767_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$9874 ($dff) from module colorlight_i5 (D = $procmux$6774_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$9874 ($dff) from module colorlight_i5 (D = $procmux$6777_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10471 ($sdff) from module colorlight_i5 (D = $procmux$6777_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10468 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6052$1343_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$9873 ($dff) from module colorlight_i5 (D = $procmux$6781_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10476 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$9872 ($dff) from module colorlight_i5 (D = $procmux$6791_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10480 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$9871 ($dff) from module colorlight_i5 (D = $procmux$6795_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10486 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1326_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$9870 ($dff) from module colorlight_i5 (D = $procmux$6799_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10488 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$9869 ($dff) from module colorlight_i5 (D = $procmux$6803_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10490 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$9868 ($dff) from module colorlight_i5 (D = $procmux$6807_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10492 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$9865 ($dff) from module colorlight_i5 (D = $procmux$6820_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10494 ($sdff) from module colorlight_i5 (D = $procmux$6820_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$9864 ($dff) from module colorlight_i5 (D = $procmux$6824_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10502 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5995$1327_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$9863 ($dff) from module colorlight_i5 (D = $procmux$6830_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9862 ($dff) from module colorlight_i5 (D = $procmux$6840_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10507 ($sdff) from module colorlight_i5 (D = $procmux$6840_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$9861 ($dff) from module colorlight_i5 (D = $procmux$6846_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$9860 ($dff) from module colorlight_i5 (D = $procmux$6856_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10514 ($sdff) from module colorlight_i5 (D = $procmux$6856_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$9859 ($dff) from module colorlight_i5 (D = $procmux$6862_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$9858 ($dff) from module colorlight_i5 (D = $procmux$6869_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$9858 ($dff) from module colorlight_i5 (D = $procmux$6872_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10524 ($sdff) from module colorlight_i5 (D = $procmux$6872_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10521 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5976$1321_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$9857 ($dff) from module colorlight_i5 (D = $procmux$6876_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10529 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$9856 ($dff) from module colorlight_i5 (D = $procmux$6886_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10533 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$9855 ($dff) from module colorlight_i5 (D = $procmux$6890_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10539 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1304_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$9854 ($dff) from module colorlight_i5 (D = $procmux$6894_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10541 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$9853 ($dff) from module colorlight_i5 (D = $procmux$6898_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10543 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$9852 ($dff) from module colorlight_i5 (D = $procmux$6902_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10545 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$9849 ($dff) from module colorlight_i5 (D = $procmux$6915_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10547 ($sdff) from module colorlight_i5 (D = $procmux$6915_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$9848 ($dff) from module colorlight_i5 (D = $procmux$6919_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10555 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5919$1305_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$9847 ($dff) from module colorlight_i5 (D = $procmux$6925_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9846 ($dff) from module colorlight_i5 (D = $procmux$6935_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10560 ($sdff) from module colorlight_i5 (D = $procmux$6935_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$9845 ($dff) from module colorlight_i5 (D = $procmux$6941_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$9844 ($dff) from module colorlight_i5 (D = $procmux$6951_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10567 ($sdff) from module colorlight_i5 (D = $procmux$6951_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$9843 ($dff) from module colorlight_i5 (D = $procmux$6957_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$9842 ($dff) from module colorlight_i5 (D = $procmux$6964_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$9842 ($dff) from module colorlight_i5 (D = $procmux$6967_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10577 ($sdff) from module colorlight_i5 (D = $procmux$6967_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10574 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5900$1299_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$9841 ($dff) from module colorlight_i5 (D = $procmux$6971_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10582 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$9840 ($dff) from module colorlight_i5 (D = $procmux$6981_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10586 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$9839 ($dff) from module colorlight_i5 (D = $procmux$6985_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10592 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1282_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$9838 ($dff) from module colorlight_i5 (D = $procmux$6989_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10594 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$9837 ($dff) from module colorlight_i5 (D = $procmux$6993_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10596 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$9836 ($dff) from module colorlight_i5 (D = $procmux$6997_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10598 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$9833 ($dff) from module colorlight_i5 (D = $procmux$7010_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10600 ($sdff) from module colorlight_i5 (D = $procmux$7010_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$9832 ($dff) from module colorlight_i5 (D = $procmux$7014_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10608 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1283_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$9831 ($dff) from module colorlight_i5 (D = $procmux$7020_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$9830 ($dff) from module colorlight_i5 (D = $procmux$7030_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10613 ($sdff) from module colorlight_i5 (D = $procmux$7030_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$9829 ($dff) from module colorlight_i5 (D = $procmux$7036_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$9828 ($dff) from module colorlight_i5 (D = $procmux$7046_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10620 ($sdff) from module colorlight_i5 (D = $procmux$7046_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$9827 ($dff) from module colorlight_i5 (D = $procmux$7052_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$9826 ($dff) from module colorlight_i5 (D = $procmux$7059_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$9826 ($dff) from module colorlight_i5 (D = $procmux$7062_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10630 ($sdff) from module colorlight_i5 (D = $procmux$7062_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10627 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5824$1277_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$9825 ($dff) from module colorlight_i5 (D = $procmux$7066_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10635 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$9824 ($dff) from module colorlight_i5 (D = $procmux$7076_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10639 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$9823 ($dff) from module colorlight_i5 (D = $procmux$7080_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10645 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1260_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$9822 ($dff) from module colorlight_i5 (D = $procmux$7084_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10647 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$9821 ($dff) from module colorlight_i5 (D = $procmux$7088_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10649 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$9820 ($dff) from module colorlight_i5 (D = $procmux$7092_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10651 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$9817 ($dff) from module colorlight_i5 (D = $procmux$7105_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10653 ($sdff) from module colorlight_i5 (D = $procmux$7105_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$9816 ($dff) from module colorlight_i5 (D = $procmux$7109_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10661 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5767$1261_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$9815 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$9813 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$9811 ($dff) from module colorlight_i5 (D = $procmux$7117_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$10665 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$9809 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1195_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$9808 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$9807 ($dff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1195_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$9806 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$10674 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$9805 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10678 ($dffe) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2378$332_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$9804 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$9803 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$9802 ($dff) from module colorlight_i5 (D = $procmux$7125_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10684 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$9801 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$9800 ($dff) from module colorlight_i5 (D = $procmux$6295_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$9799 ($dff) from module colorlight_i5 (D = $procmux$7129_Y, Q = \basesoc_mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10688 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_mmap_storage).
Adding SRST signal on $procdff$9797 ($dff) from module colorlight_i5 (D = $procmux$7134_Y, Q = \basesoc_mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$10690 ($sdff) from module colorlight_i5 (D = $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5602$1228_Y, Q = \basesoc_mmap_count).
Adding EN signal on $procdff$9796 ($dff) from module colorlight_i5 (D = 2'00, Q = \basesoc_mmap_byte_count).
Adding SRST signal on $procdff$9795 ($dff) from module colorlight_i5 (D = $procmux$7142_Y, Q = \basesoc_mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10695 ($sdff) from module colorlight_i5 (D = \basesoc_mmap_burst_cs_litespimmap_next_value0, Q = \basesoc_mmap_burst_cs).
Adding EN signal on $procdff$9794 ($dff) from module colorlight_i5 (D = \basesoc_mmap_burst_adr_litespimmap_next_value2, Q = \basesoc_mmap_burst_adr).
Adding SRST signal on $procdff$9793 ($dff) from module colorlight_i5 (D = $procmux$7148_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10698 ($sdff) from module colorlight_i5 (D = \basesoc_master_rxtx_re, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$9792 ($dff) from module colorlight_i5 (D = $procmux$7152_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10700 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [11:8], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$9790 ($dff) from module colorlight_i5 (D = $procmux$7160_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$10702 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [5:0], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$9789 ($dff) from module colorlight_i5 (D = $procmux$7164_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10704 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$9785 ($dff) from module colorlight_i5 (D = $procmux$7172_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10706 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$9784 ($dff) from module colorlight_i5 (D = $procmux$7176_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10708 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$9781 ($dff) from module colorlight_i5 (D = $procmux$7184_Y, Q = \basesoc_master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10710 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \basesoc_master_phyconfig_storage).
Adding SRST signal on $procdff$9779 ($dff) from module colorlight_i5 (D = $procmux$7188_Y, Q = \basesoc_master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10712 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_master_cs_storage).
Adding SRST signal on $procdff$9777 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10714 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$9776 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$9775 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$9774 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10755 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$9773 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6239$1374_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$9772 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$9771 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$9770 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$9769 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6240$1386_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$9768 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10770 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$9767 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10786 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$9766 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10806 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$9765 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10826 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$9764 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10846 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$9763 ($dff) from module colorlight_i5 (D = $procmux$7192_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10866 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$9762 ($dff) from module colorlight_i5 (D = $procmux$7196_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10868 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$9761 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$9760 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$10871 ($dffe) from module colorlight_i5 (D = \basesoc_adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$9759 ($dff) from module colorlight_i5 (D = $procmux$7208_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$9758 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10878 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$9757 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10888 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$9755 ($dff) from module colorlight_i5 (D = $procmux$7219_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10898 ($sdff) from module colorlight_i5 (D = $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5471$1185_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$9754 ($dff) from module colorlight_i5 (D = $procmux$6299_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$9752 ($dff) from module colorlight_i5 (D = $procmux$7223_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10903 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$9731 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6829$1437_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$9726 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6850$1447_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9480 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$3226_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9476 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$3239_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9475 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$3238_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9474 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$3237_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9473 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$3236_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9459 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9458 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9457 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3432_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9456 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9455 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9454 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9452 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9449 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9448 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9446 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9445 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9444 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9443 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9442 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9440 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9439 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9438 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9437 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9436 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9434 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9433 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9426 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3657_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10933 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9425 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3664_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10935 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9424 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9423 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9422 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3673_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10939 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9421 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3446_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9420 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3633_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9420 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3647_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$10947 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3647_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9419 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3685_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10951 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3685_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9418 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3690_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10955 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9414 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3458_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9410 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$3467_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9409 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3545_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10963 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3512_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9408 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3550_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10965 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9407 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3559_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10969 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3559_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9406 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3564_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10973 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9405 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3575_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10975 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3575_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9404 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9403 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9401 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9400 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9399 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9396 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9394 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9393 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9391 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3539_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10987 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3514_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9390 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$9636 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$3190_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9635 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4647_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10992 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4645_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9634 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$3185_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9633 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4654_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10995 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3184_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9632 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4661_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10999 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$9631 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2942_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$9629 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9628 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4668_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11009 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$9627 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4677_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11017 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9626 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4686_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11025 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9625 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4600_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9624 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$3181_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9623 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4616_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9622 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4622_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9621 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9618 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4700_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11048 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9617 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4707_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11052 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9616 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4714_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11056 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9615 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4733_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$9614 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4750_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9613 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4767_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9612 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9609 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4777_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11064 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9608 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4782_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11066 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$9603 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4823_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11070 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9602 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4832_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11074 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4832_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9601 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4839_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11078 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4839_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9600 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4846_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11082 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4846_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9599 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4853_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11086 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4853_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$9596 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4867_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11092 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$9595 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4874_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11094 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4874_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9594 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4881_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11098 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4881_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9593 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4888_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11102 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4888_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9591 ($dff) from module colorlight_i5 (D = $or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$302_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$9590 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$3219_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$9589 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$3218_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$9588 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3217_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$9587 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3216_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$9586 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3215_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$9585 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3214_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$9584 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3213_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$9583 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3212_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$9582 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3211_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$9581 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$3210_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$9580 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$9579 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9578 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9577 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$9576 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$9575 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$9574 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$9573 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$9572 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$9571 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9570 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9569 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9568 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9566 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$9565 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$9564 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$9563 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$9562 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$9561 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9560 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9559 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9558 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9557 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9556 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9555 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9554 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9553 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9552 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9551 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$9550 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9549 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9548 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9547 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9546 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9545 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$9544 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9543 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9542 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9541 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9540 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9539 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9538 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9537 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9536 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$11160 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9535 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9534 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9533 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9532 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9531 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9530 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$9529 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9524 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9523 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9522 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9521 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9520 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9519 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9517 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$9516 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4463_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11180 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$9515 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$3209_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$9514 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4307_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$9514 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$11183 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9513 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3200_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$9512 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$9512 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9511 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4485_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$11200 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$9510 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4493_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$11208 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4491_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11208 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$9509 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$9508 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$9507 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$9506 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$9505 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$3194_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$9504 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9500 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$9496 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$9495 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$9494 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$9493 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9491 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$9483 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9482 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9481 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11244 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11214 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11214 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11214 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11205 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11205 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$11185 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11123 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11093 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11093 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10984 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10983 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10982 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10981 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10974 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10937 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10936 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10934 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10929 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10923 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10922 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10921 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10920 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10919 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10694 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10694 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10188 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 587 unused cells and 584 unused wires.
<suppressed ~604 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~86 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2748.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2748.
Removed 2 multiplexer ports.
<suppressed ~2072 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10876: { $auto$rtlil.cc:3128:Not$10874 $procmux$7517_CMP $procmux$7516_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10692: { $procmux$9057_CMP $procmux$9056_CMP $procmux$9055_CMP $procmux$9054_CMP $procmux$9053_CMP $procmux$9052_CMP $procmux$9051_CMP $procmux$9050_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$11225: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11226 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10916 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10985 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10985 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11243 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2074 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11174 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11174 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2074 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11173 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11173 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2074 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11172 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11172 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2074 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6805$1662 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6771$1661 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6775$1399 (rom).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10356 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10373 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3175$430 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10474 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3338$460 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3501$490 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:3664$520 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10510 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4163$891 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4163$891 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4163$891 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10950 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10616 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10527 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10563 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10580 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6026_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6075_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6074 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6076_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6077_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6078_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6079_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6080_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6081_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$6155 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11195 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6520_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6521_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6522_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6678_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7230_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7496 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7517_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7574_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$7609 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7611_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$7678 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7683_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7756_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7784_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7787_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7794_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7892_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7895_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7900_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8113_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8116_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8121_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8334_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8337_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8342_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8555_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8558_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8563_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8763_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9051_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9052_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9053_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9054_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9055_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9056_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9057_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9059 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9080 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9113 ($mux).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10906 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10905 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10202 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10198 ($sdff).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10815 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10835 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10855 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10795 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10733 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10633 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3418 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3426 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3434 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10457 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3512 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3514 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5751_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5605_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5295_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5282_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5278_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5273_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5269_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11169 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5147_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$4974_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5746_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3217 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3216 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3215 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3214 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3213 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3212 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3211 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3200 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3196 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3195 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3195 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3187 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3184 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3162 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3117 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3117 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3117 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3116 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3116 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3116 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$2963 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2951 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2942 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$2896 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$2894 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$2892 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$2797 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$2671 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$2583 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$2573 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$2557 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2552 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2552 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2552 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2551 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2551 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2551 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2550 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2550 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2550 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2549 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$2533 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$2525 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$2523 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$2517 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$2515 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$2507 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$2501 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$2499 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$2490 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$2485 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$2484 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$2483 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$2480 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$2478 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11118 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$2453 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$2450 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$2438 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$2436 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$2428 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$2425 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$2413 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$2408 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$2406 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$2404 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2401 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2399 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2397 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2395 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$2394 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$2392 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2389 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2387 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2385 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2383 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$2382 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2370 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2370 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2370 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2369 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2369 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$2368 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2364 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2363 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2362 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2360 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$2357 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 ($add).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4827$1050 ($or).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11170 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2549 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11119 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2550 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$227_EN[31:0]$1403.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$228_EN[31:0]$1406.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$229_EN[31:0]$1409.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2369_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3195_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3116_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3117_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3196_Y.
Removed top 17 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3458_DATA.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6074_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$7678_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9059_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9080_Y.
Removed top 27 bits (of 30) from wire colorlight_i5.basesoc_dbus_adr.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 43 unused wires.
<suppressed ~14 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 20 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5640$1236 ($sshl):
    Found 1 activation_patterns using ctrl signal \basesoc_spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1235
    Analyzing resource sharing with $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1235 ($sshl):
      Found 1 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5640$1236: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1235: { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5640$1236: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1235: \basesoc_spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5640$1236: $auto$share.cc:1068:make_cell_activation_logic$11284
      New cell: $auto$share.cc:669:make_supercell$11291 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$11291 ($sshl):
    Found 2 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1495 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$7683_CMP $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4112$889_Y \socbushandler_done \basesoc_write_from_slave \basesoc_wishbone_bridge_cmd_valid \basesoc_tag_port_we \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$1427 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7516_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7159$1576 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7755_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7145$1568 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7755_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7131$1560 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7756_CMP $procmux$7611_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1552 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7756_CMP $procmux$7611_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7103$1544 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7756_CMP $procmux$7611_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7089$1536 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7756_CMP $procmux$7611_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7075$1528 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7612_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1520 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7612_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7243$1624 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7756_CMP $procmux$7755_CMP $procmux$7612_CMP $procmux$7611_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$1616 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7756_CMP $procmux$7755_CMP $procmux$7612_CMP $procmux$7611_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7215$1608 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7756_CMP $procmux$7755_CMP $procmux$7612_CMP $procmux$7611_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7201$1600 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7756_CMP $procmux$7755_CMP $procmux$7612_CMP $procmux$7611_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7187$1592 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7755_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1584 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7755_CMP $procmux$7610_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7047$1512 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7612_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:7033$1504 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7757_CMP $procmux$7612_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1235 ($sshl).
  Removing cell $sshl$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5640$1236 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~62 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~310 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2378$332 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$377 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$898 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4198$899 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5471$1185 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1194 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1195 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5516$1199 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5519$1200 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5523$1205 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5538$1210 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5541$1211 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5545$1216 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1239 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5747$1256 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1260 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5767$1261 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5771$1266 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1282 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1283 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5847$1288 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1304 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5919$1305 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5923$1310 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1326 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5995$1327 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5999$1332 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1388 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6271$1391 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2364 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2365 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2549 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2682 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2846 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2942 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3184 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3187 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3200 ($add).
  creating $macc model for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$329 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2360 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2951 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3512 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3514 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3418 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3434 ($add).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$262 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$402 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$403 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$409 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5464$1183 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5527$1206 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5549$1217 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5556$1219 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5579$1224 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5602$1228 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1234 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1242 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5694$1245 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1246 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1249 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5775$1267 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1271 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5809$1274 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5824$1277 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5851$1289 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1293 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5885$1296 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5900$1299 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5927$1311 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1315 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1318 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5976$1321 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6003$1333 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1337 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6037$1340 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6052$1343 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6063$1347 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1350 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1355 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6217$1358 ($sub).
  creating $macc model for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6232$1361 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2353 into $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2549.
  merging $macc model for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2365 into $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2364.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1355.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1350.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6063$1347.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6052$1343.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6037$1340.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1337.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6003$1333.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5976$1321.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1318.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1315.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5927$1311.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5900$1299.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5885$1296.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1293.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5851$1289.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5824$1277.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5809$1274.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1271.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5775$1267.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1249.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1246.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5694$1245.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1242.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1234.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5602$1228.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5579$1224.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5556$1219.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5549$1217.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5527$1206.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5464$1183.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$409.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$403.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$402.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$262.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3434.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3418.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3514.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3512.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2951.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2360.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$329.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3200.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3187.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3184.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2942.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2846.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2682.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6232$1361.
  creating $alu model for $macc $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6217$1358.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6271$1391.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1388.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5999$1332.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5995$1327.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1326.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5923$1310.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5919$1305.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1304.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5847$1288.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1283.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1282.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5771$1266.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5767$1261.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1260.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5747$1256.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1239.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5545$1216.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5541$1211.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5538$1210.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5523$1205.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5519$1200.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5516$1199.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1195.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1194.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5471$1185.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4198$899.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$898.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$377.
  creating $alu model for $macc $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2378$332.
  creating $macc cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2549: $auto$alumacc.cc:365:replace_macc$11305
  creating $macc cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2364: $auto$alumacc.cc:365:replace_macc$11306
  creating $alu model for $lt$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1238 ($lt): new $alu
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2863$392 ($eq): merged with $lt$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1238.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2915$407 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$402.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5795$1272 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1271.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1275 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5809$1274.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1278 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5824$1277.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5871$1294 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1293.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1297 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5885$1296.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1300 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5900$1299.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1316 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1315.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1319 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1318.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5977$1322 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5976$1321.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6023$1338 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1337.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6038$1341 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6037$1340.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6053$1344 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6052$1343.
  creating $alu model for $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6233$1362 ($eq): merged with $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6232$1361.
  creating $alu cell for $lt$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1238, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2863$392: $auto$alumacc.cc:495:replace_alu$11308
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2378$332: $auto$alumacc.cc:495:replace_alu$11315
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$377: $auto$alumacc.cc:495:replace_alu$11318
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$898: $auto$alumacc.cc:495:replace_alu$11321
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:4198$899: $auto$alumacc.cc:495:replace_alu$11324
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5471$1185: $auto$alumacc.cc:495:replace_alu$11327
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1194: $auto$alumacc.cc:495:replace_alu$11330
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1195: $auto$alumacc.cc:495:replace_alu$11333
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5516$1199: $auto$alumacc.cc:495:replace_alu$11336
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5519$1200: $auto$alumacc.cc:495:replace_alu$11339
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5523$1205: $auto$alumacc.cc:495:replace_alu$11342
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5538$1210: $auto$alumacc.cc:495:replace_alu$11345
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5541$1211: $auto$alumacc.cc:495:replace_alu$11348
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5545$1216: $auto$alumacc.cc:495:replace_alu$11351
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1239: $auto$alumacc.cc:495:replace_alu$11354
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5747$1256: $auto$alumacc.cc:495:replace_alu$11357
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1260: $auto$alumacc.cc:495:replace_alu$11360
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5767$1261: $auto$alumacc.cc:495:replace_alu$11363
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5771$1266: $auto$alumacc.cc:495:replace_alu$11366
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1282: $auto$alumacc.cc:495:replace_alu$11369
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1283: $auto$alumacc.cc:495:replace_alu$11372
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5847$1288: $auto$alumacc.cc:495:replace_alu$11375
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1304: $auto$alumacc.cc:495:replace_alu$11378
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5919$1305: $auto$alumacc.cc:495:replace_alu$11381
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5923$1310: $auto$alumacc.cc:495:replace_alu$11384
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1326: $auto$alumacc.cc:495:replace_alu$11387
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5995$1327: $auto$alumacc.cc:495:replace_alu$11390
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5999$1332: $auto$alumacc.cc:495:replace_alu$11393
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1388: $auto$alumacc.cc:495:replace_alu$11396
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6271$1391: $auto$alumacc.cc:495:replace_alu$11399
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6217$1358: $auto$alumacc.cc:495:replace_alu$11402
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6232$1361, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6233$1362: $auto$alumacc.cc:495:replace_alu$11405
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2376: $auto$alumacc.cc:495:replace_alu$11410
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626: $auto$alumacc.cc:495:replace_alu$11413
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2682: $auto$alumacc.cc:495:replace_alu$11416
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2846: $auto$alumacc.cc:495:replace_alu$11419
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2935: $auto$alumacc.cc:495:replace_alu$11422
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2942: $auto$alumacc.cc:495:replace_alu$11425
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3184: $auto$alumacc.cc:495:replace_alu$11428
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3187: $auto$alumacc.cc:495:replace_alu$11431
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3197: $auto$alumacc.cc:495:replace_alu$11434
  creating $alu cell for $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3200: $auto$alumacc.cc:495:replace_alu$11437
  creating $alu cell for $add$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$329: $auto$alumacc.cc:495:replace_alu$11440
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2360: $auto$alumacc.cc:495:replace_alu$11443
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2371: $auto$alumacc.cc:495:replace_alu$11446
  creating $alu cell for $flatten\VexRiscv.$sub$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2951: $auto$alumacc.cc:495:replace_alu$11449
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3512: $auto$alumacc.cc:495:replace_alu$11452
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3514: $auto$alumacc.cc:495:replace_alu$11455
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3418: $auto$alumacc.cc:495:replace_alu$11458
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3434: $auto$alumacc.cc:495:replace_alu$11461
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$262: $auto$alumacc.cc:495:replace_alu$11464
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$402, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2915$407: $auto$alumacc.cc:495:replace_alu$11467
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$403: $auto$alumacc.cc:495:replace_alu$11472
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$409: $auto$alumacc.cc:495:replace_alu$11475
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5464$1183: $auto$alumacc.cc:495:replace_alu$11478
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5527$1206: $auto$alumacc.cc:495:replace_alu$11481
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5549$1217: $auto$alumacc.cc:495:replace_alu$11484
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5556$1219: $auto$alumacc.cc:495:replace_alu$11487
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5579$1224: $auto$alumacc.cc:495:replace_alu$11490
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5602$1228: $auto$alumacc.cc:495:replace_alu$11493
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5636$1234: $auto$alumacc.cc:495:replace_alu$11496
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1242: $auto$alumacc.cc:495:replace_alu$11499
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5694$1245: $auto$alumacc.cc:495:replace_alu$11502
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1246: $auto$alumacc.cc:495:replace_alu$11505
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1249: $auto$alumacc.cc:495:replace_alu$11508
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5775$1267: $auto$alumacc.cc:495:replace_alu$11511
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1271, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5795$1272: $auto$alumacc.cc:495:replace_alu$11514
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5809$1274, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1275: $auto$alumacc.cc:495:replace_alu$11519
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5824$1277, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1278: $auto$alumacc.cc:495:replace_alu$11524
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5851$1289: $auto$alumacc.cc:495:replace_alu$11529
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1293, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5871$1294: $auto$alumacc.cc:495:replace_alu$11532
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5885$1296, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1297: $auto$alumacc.cc:495:replace_alu$11537
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5900$1299, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1300: $auto$alumacc.cc:495:replace_alu$11542
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5927$1311: $auto$alumacc.cc:495:replace_alu$11547
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1315, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1316: $auto$alumacc.cc:495:replace_alu$11550
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1318, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1319: $auto$alumacc.cc:495:replace_alu$11555
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5976$1321, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:5977$1322: $auto$alumacc.cc:495:replace_alu$11560
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6003$1333: $auto$alumacc.cc:495:replace_alu$11565
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1337, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6023$1338: $auto$alumacc.cc:495:replace_alu$11568
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6037$1340, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6038$1341: $auto$alumacc.cc:495:replace_alu$11573
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6052$1343, $eq$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6053$1344: $auto$alumacc.cc:495:replace_alu$11578
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6063$1347: $auto$alumacc.cc:495:replace_alu$11583
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1350: $auto$alumacc.cc:495:replace_alu$11586
  creating $alu cell for $sub$/home/igor/igor/prog/embarcatech/fpga/tarefa_6/tflm_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1355: $auto$alumacc.cc:495:replace_alu$11589
  created 84 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2075 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 60 unused wires.
<suppressed ~5 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2079 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished fast OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 15 unused cells and 249 unused wires.
<suppressed ~35 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 2 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 3 (address \basesoc_adapted_interface_adr [10:0]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15435 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6fbe9ade6b8d67e64aadcacd4ffabed803bbbac2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0e20473bc54fe4ddc41a62106729e16020e044d6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e665c4caead72968abf087ed74282f9128745a04\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$33510cdb93fafaa7c409ba7413a7815b12f5b13d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4f23db1a5fe7d5b63d6930147fffe55a1c2b9ca9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a6e8f425929322c56db4302b3d1a365688b1c44c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a8e9669fdaa42d2397866fedcb88a083a743595b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f028ed1011557cbe93190f215efb042b15136cb9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$772eb9ebd893a0ae6409f2c95c4170f158e24ce5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$8c4370864122d4c0fc20ae48b24cd6235dfe17b2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d4c0e1bd2025c8bb395bf2d1148508278dc75dc0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b376e8f7e54db7a5c44c76b79118b65d9512b153\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4fc90c341d92bfeb5dfb8a5eca9319786ec8e648\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bdf44bfb249e5b16e3703ddc05689848dc0e5512\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$47e443485c79861eb72838dbeb9e86520a5bdce9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ef27b6a72c6edde2956ee63c7b0369fdbf1a488f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d1c19534b697d6b3e02b6a0c9a9e27dd26aae092\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$60d8da1459f3436e3270eebe717d09ea14324b55\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
No more expansions possible.
<suppressed ~729 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~615 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$12053 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$11963 ($dffe) from module colorlight_i5.

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 25 unused cells and 1700 unused wires.
<suppressed ~59 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~26 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$12053 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$12053 ($dff) from module colorlight_i5.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~33 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$5380: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1415 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10637: { $procmux$8563_CMP $procmux$8558_CMP $procmux$8550_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10584: { $procmux$8342_CMP $procmux$8337_CMP $procmux$8329_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10531: { $procmux$8121_CMP $procmux$8116_CMP $procmux$8108_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10478: { $procmux$7900_CMP $procmux$7895_CMP $procmux$7887_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$13928:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$13860
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$13860 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$13860 [6:2] $memory\mem$rdmux[0][4][7]$a$13860 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$13925:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$13858
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$13858 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$13858 [6:2] $memory\mem$rdmux[0][4][6]$b$13858 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$13858 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$13922:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$13857
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$13857 [6] $memory\mem$rdmux[0][4][6]$a$13857 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$13857 [5] $memory\mem$rdmux[0][4][6]$a$13857 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$13857 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$13919:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$13855
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$13855 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$13855 [6:3] $memory\mem$rdmux[0][4][5]$b$13855 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$13855 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$13855 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$13916:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$13854
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$13854 [3] $memory\mem$rdmux[0][4][5]$a$13854 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$13854 [6:4] $memory\mem$rdmux[0][4][5]$a$13854 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$13854 [0] $memory\mem$rdmux[0][4][5]$a$13854 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$13913:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$13852
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$13852 [2] $memory\mem$rdmux[0][4][4]$b$13852 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$13852 [6:3] $memory\mem$rdmux[0][4][4]$b$13852 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$13910:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$13851
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$13851 [4] $memory\mem$rdmux[0][4][4]$a$13851 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$13851 [6:5] $memory\mem$rdmux[0][4][4]$a$13851 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$13851 [0] $memory\mem$rdmux[0][4][4]$a$13851 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$13907:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$13849
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$13849 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$13849 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$13849 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$13904:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$13848
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$13848 [5] $memory\mem$rdmux[0][4][3]$a$13848 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$13848 [6] $memory\mem$rdmux[0][4][3]$a$13848 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$13848 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$13848 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$13901:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$13846
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$13846 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$13846 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$13898:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$13845
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$13845 [5] $memory\mem$rdmux[0][4][2]$a$13845 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$13845 [6] $memory\mem$rdmux[0][4][2]$a$13845 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$13845 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$13845 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$13895:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$13843
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$13843 [4] $memory\mem$rdmux[0][4][1]$b$13843 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$13843 [6:5] $memory\mem$rdmux[0][4][1]$b$13843 [3] $memory\mem$rdmux[0][4][1]$b$13843 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$13843 [2] $memory\mem$rdmux[0][4][1]$b$13843 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$13892:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$13842
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$13842 [5] $memory\mem$rdmux[0][4][1]$a$13842 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$13842 [6] $memory\mem$rdmux[0][4][1]$a$13842 [4] $memory\mem$rdmux[0][4][1]$a$13842 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$13842 [3] $memory\mem$rdmux[0][4][1]$a$13842 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$13889:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$13840
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$13840 [4] $memory\mem$rdmux[0][4][0]$b$13840 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$13840 [6:5] $memory\mem$rdmux[0][4][0]$b$13840 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$13886:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$13839
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$13839 [2] $memory\mem$rdmux[0][4][0]$a$13839 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$13839 [6:3] $memory\mem$rdmux[0][4][0]$a$13839 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$13839 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$13940:
      Old ports: A=7'0111000, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$13866
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$13866 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$a$13866 [6:4] $memory\mem$rdmux[0][4][9]$a$13866 [2:0] } = { 2'01 $memory\mem$rdmux[0][4][9]$a$13866 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$13949:
      Old ports: A=7'0110011, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$13870
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][10]$b$13870 [3] $memory\mem$rdmux[0][4][10]$b$13870 [0] }
      New connections: { $memory\mem$rdmux[0][4][10]$b$13870 [6:4] $memory\mem$rdmux[0][4][10]$b$13870 [2:1] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$13955:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$13873
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$13873 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$13873 [6:1] = { $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$13952:
      Old ports: A=7'0110001, B=7'0110110, Y=$memory\mem$rdmux[0][4][11]$a$13872
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][11]$a$13872 [1:0]
      New connections: $memory\mem$rdmux[0][4][11]$a$13872 [6:2] = { 4'0110 $memory\mem$rdmux[0][4][11]$a$13872 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$13937:
      Old ports: A=7'0101101, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$b$13864
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$13864 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$b$13864 [6:2] = { 2'01 $memory\mem$rdmux[0][4][8]$b$13864 [1:0] $memory\mem$rdmux[0][4][8]$b$13864 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$13943:
      Old ports: A=7'0110001, B=7'0110011, Y=$memory\mem$rdmux[0][4][9]$b$13867
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][9]$b$13867 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$b$13867 [6:2] $memory\mem$rdmux[0][4][9]$b$13867 [0] } = 6'011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$13931:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$13861
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$13861 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$13861 [6:5] $memory\mem$rdmux[0][4][7]$b$13861 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4903:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4948:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4951:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5123:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5294:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5299:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5361:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5422:
      Old ports: A={ $flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2626_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2362:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2363:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681_Y [19:11] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2681_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:11] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [10:5] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3162:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \VexRiscv.dBusWishbone_ADR [2:0] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3162_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\VexRiscv.dBusWishbone_ADR [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3162_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$3192:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$4505_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$4505_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$4505_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4133:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4159:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$6250:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6250_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6250_Y [10]
      New connections: $procmux$6250_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6664:
      Old ports: A=2'01, B=2'00, Y=$procmux$6664_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6664_Y [0]
      New connections: $procmux$6664_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6673:
      Old ports: A=2'00, B=2'11, Y=$procmux$6673_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6673_Y [0]
      New connections: $procmux$6673_Y [1] = $procmux$6673_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6682:
      Old ports: A=2'11, B=2'10, Y=$procmux$6682_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6682_Y [0]
      New connections: $procmux$6682_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7496:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$7582: $auto$opt_reduce.cc:137:opt_pmux$13983
    New ctrl vector for $pmux cell $procmux$7672: { $procmux$7683_CMP \basesoc_interface_we }
    Consolidated identical input bits for $mux cell $procmux$7776:
      Old ports: A=3'100, B=3'010, Y=$procmux$7776_Y
      New ports: A=2'10, B=2'01, Y=$procmux$7776_Y [2:1]
      New connections: $procmux$7776_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$7779: { \basesoc_sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$13985 $procmux$7781_CMP $procmux$7780_CMP }
    Consolidated identical input bits for $mux cell $procmux$7792:
      Old ports: A=3'011, B=3'010, Y=$procmux$7792_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7792_Y [0]
      New connections: $procmux$7792_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$7874:
      Old ports: A=3'001, B=3'010, Y=$procmux$7874_Y
      New ports: A=2'01, B=2'10, Y=$procmux$7874_Y [1:0]
      New connections: $procmux$7874_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$7886: { $auto$opt_reduce.cc:137:opt_pmux$13989 $auto$opt_reduce.cc:137:opt_pmux$13987 }
    Consolidated identical input bits for $mux cell $procmux$8095:
      Old ports: A=3'001, B=3'010, Y=$procmux$8095_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8095_Y [1:0]
      New connections: $procmux$8095_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8107: { $auto$opt_reduce.cc:137:opt_pmux$13993 $auto$opt_reduce.cc:137:opt_pmux$13991 }
    Consolidated identical input bits for $mux cell $procmux$8316:
      Old ports: A=3'001, B=3'010, Y=$procmux$8316_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8316_Y [1:0]
      New connections: $procmux$8316_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8328: { $auto$opt_reduce.cc:137:opt_pmux$13997 $auto$opt_reduce.cc:137:opt_pmux$13995 }
    Consolidated identical input bits for $mux cell $procmux$8537:
      Old ports: A=3'001, B=3'010, Y=$procmux$8537_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8537_Y [1:0]
      New connections: $procmux$8537_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8549: { $auto$opt_reduce.cc:137:opt_pmux$14001 $auto$opt_reduce.cc:137:opt_pmux$13999 }
    Consolidated identical input bits for $mux cell $procmux$9059:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$11268 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11268 [1]
      New connections: { $auto$wreduce.cc:514:run$11268 [2] $auto$wreduce.cc:514:run$11268 [0] } = { $auto$wreduce.cc:514:run$11268 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9080:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$11269 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11269 [1]
      New connections: $auto$wreduce.cc:514:run$11269 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$13946:
      Old ports: A=7'0111010, B=7'0110100, Y=$memory\mem$rdmux[0][4][10]$a$13869
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$a$13869 [2:1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$13869 [6:3] $memory\mem$rdmux[0][4][10]$a$13869 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$13869 [1] 1'0 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$13871:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$13872, B=$memory\mem$rdmux[0][4][11]$b$13873, Y=$memory\mem$rdmux[0][3][5]$b$13831
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][11]$a$13872 [1:0] }, B={ $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] $memory\mem$rdmux[0][4][11]$b$13873 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$13831 [4:3] $memory\mem$rdmux[0][3][5]$b$13831 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$13831 [6:5] $memory\mem$rdmux[0][3][5]$b$13831 [2] } = { $memory\mem$rdmux[0][3][5]$b$13831 [3] $memory\mem$rdmux[0][3][5]$b$13831 [4] $memory\mem$rdmux[0][3][5]$b$13831 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$13868:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$13869, B=$memory\mem$rdmux[0][4][10]$b$13870, Y=$memory\mem$rdmux[0][3][5]$a$13830
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$13869 [1] $memory\mem$rdmux[0][4][10]$a$13869 [2:1] 1'0 }, B={ $memory\mem$rdmux[0][4][10]$b$13870 [3] 2'01 $memory\mem$rdmux[0][4][10]$b$13870 [0] }, Y=$memory\mem$rdmux[0][3][5]$a$13830 [3:0]
      New connections: $memory\mem$rdmux[0][3][5]$a$13830 [6:4] = 3'011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$13865:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$13866, B=$memory\mem$rdmux[0][4][9]$b$13867, Y=$memory\mem$rdmux[0][3][4]$b$13828
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$13866 [3] $memory\mem$rdmux[0][4][9]$a$13866 [3] 2'00 }, B={ 2'10 $memory\mem$rdmux[0][4][9]$b$13867 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][4]$b$13828 [4:3] $memory\mem$rdmux[0][3][4]$b$13828 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$13828 [6:5] $memory\mem$rdmux[0][3][4]$b$13828 [2] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$13862:
      Old ports: A=7'0110001, B=$memory\mem$rdmux[0][4][8]$b$13864, Y=$memory\mem$rdmux[0][3][4]$a$13827
      New ports: A=4'1001, B={ $memory\mem$rdmux[0][4][8]$b$13864 [1:0] $memory\mem$rdmux[0][4][8]$b$13864 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$a$13827 [4] $memory\mem$rdmux[0][3][4]$a$13827 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$13827 [6:5] $memory\mem$rdmux[0][3][4]$a$13827 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$13827 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$13859:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$13860, B=$memory\mem$rdmux[0][4][7]$b$13861, Y=$memory\mem$rdmux[0][3][3]$b$13825
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$13860 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$13861 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$13825 [4:3] $memory\mem$rdmux[0][3][3]$b$13825 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$13825 [6:5] $memory\mem$rdmux[0][3][3]$b$13825 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$13825 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$13856:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$13857, B=$memory\mem$rdmux[0][4][6]$b$13858, Y=$memory\mem$rdmux[0][3][3]$a$13824
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$13857 [6] $memory\mem$rdmux[0][4][6]$a$13857 [4] $memory\mem$rdmux[0][4][6]$a$13857 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$13858 [1] $memory\mem$rdmux[0][4][6]$b$13858 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$13824 [6:4] $memory\mem$rdmux[0][3][3]$a$13824 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$13824 [3:2] = { $memory\mem$rdmux[0][3][3]$a$13824 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$13853:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$13854, B=$memory\mem$rdmux[0][4][5]$b$13855, Y=$memory\mem$rdmux[0][3][2]$b$13822
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$13854 [3] $memory\mem$rdmux[0][4][5]$a$13854 [0] $memory\mem$rdmux[0][4][5]$a$13854 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$13855 [2] $memory\mem$rdmux[0][4][5]$b$13855 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$13855 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$13822 [6] $memory\mem$rdmux[0][3][2]$b$13822 [4:2] $memory\mem$rdmux[0][3][2]$b$13822 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$13822 [5] $memory\mem$rdmux[0][3][2]$b$13822 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$13822 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$13850:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$13851, B=$memory\mem$rdmux[0][4][4]$b$13852, Y=$memory\mem$rdmux[0][3][2]$a$13821
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$13851 [4] $memory\mem$rdmux[0][4][4]$a$13851 [0] $memory\mem$rdmux[0][4][4]$a$13851 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$13851 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$13852 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$13852 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$13821 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$13821 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$13847:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$13848, B=$memory\mem$rdmux[0][4][3]$b$13849, Y=$memory\mem$rdmux[0][3][1]$b$13819
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$13848 [0] $memory\mem$rdmux[0][4][3]$a$13848 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$13848 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$13849 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$13819 [6:5] $memory\mem$rdmux[0][3][1]$b$13819 [2] $memory\mem$rdmux[0][3][1]$b$13819 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$13819 [4:3] $memory\mem$rdmux[0][3][1]$b$13819 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$13819 [2] $memory\mem$rdmux[0][3][1]$b$13819 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$13844:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$13845, B=$memory\mem$rdmux[0][4][2]$b$13846, Y=$memory\mem$rdmux[0][3][1]$a$13818
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$13845 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$13845 [0] $memory\mem$rdmux[0][4][2]$a$13845 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$13846 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$13818 [5] $memory\mem$rdmux[0][3][1]$a$13818 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$13818 [6] $memory\mem$rdmux[0][3][1]$a$13818 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$13818 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$13818 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$13841:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$13842, B=$memory\mem$rdmux[0][4][1]$b$13843, Y=$memory\mem$rdmux[0][3][0]$b$13816
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$13842 [3] $memory\mem$rdmux[0][4][1]$a$13842 [5] $memory\mem$rdmux[0][4][1]$a$13842 [3] $memory\mem$rdmux[0][4][1]$a$13842 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$13843 [2] $memory\mem$rdmux[0][4][1]$b$13843 [4] $memory\mem$rdmux[0][4][1]$b$13843 [2] $memory\mem$rdmux[0][4][1]$b$13843 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$13816 [6:2] $memory\mem$rdmux[0][3][0]$b$13816 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$13816 [1] = $memory\mem$rdmux[0][3][0]$b$13816 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$13838:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$13839, B=$memory\mem$rdmux[0][4][0]$b$13840, Y=$memory\mem$rdmux[0][3][0]$a$13815
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$13839 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$13839 [2] $memory\mem$rdmux[0][4][0]$a$13839 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$13840 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$13840 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$13815 [5:2] $memory\mem$rdmux[0][3][0]$a$13815 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$13815 [6] $memory\mem$rdmux[0][3][0]$a$13815 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4507:
      Old ports: A=$flatten\VexRiscv.$procmux$4505_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$4507_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$4505_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$4507_Y [3] $flatten\VexRiscv.$procmux$4507_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4507_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5123:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2843_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5129:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$6252:
      Old ports: A=$procmux$6250_Y, B=11'10000000000, Y=$procmux$6252_Y
      New ports: A=$procmux$6250_Y [10], B=1'1, Y=$procmux$6252_Y [10]
      New connections: $procmux$6252_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$7876:
      Old ports: A=3'011, B=$procmux$7874_Y, Y=$procmux$7876_Y
      New ports: A=2'11, B=$procmux$7874_Y [1:0], Y=$procmux$7876_Y [1:0]
      New connections: $procmux$7876_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8097:
      Old ports: A=3'011, B=$procmux$8095_Y, Y=$procmux$8097_Y
      New ports: A=2'11, B=$procmux$8095_Y [1:0], Y=$procmux$8097_Y [1:0]
      New connections: $procmux$8097_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8318:
      Old ports: A=3'011, B=$procmux$8316_Y, Y=$procmux$8318_Y
      New ports: A=2'11, B=$procmux$8316_Y [1:0], Y=$procmux$8318_Y [1:0]
      New connections: $procmux$8318_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8539:
      Old ports: A=3'011, B=$procmux$8537_Y, Y=$procmux$8539_Y
      New ports: A=2'11, B=$procmux$8537_Y [1:0], Y=$procmux$8539_Y [1:0]
      New connections: $procmux$8539_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$13829:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$13830, B=$memory\mem$rdmux[0][3][5]$b$13831, Y=$memory\mem$rdmux[0][2][2]$b$13810
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$13830 [3:0] }, B={ $memory\mem$rdmux[0][3][5]$b$13831 [3] $memory\mem$rdmux[0][3][5]$b$13831 [4:3] $memory\mem$rdmux[0][3][5]$b$13831 [1] $memory\mem$rdmux[0][3][5]$b$13831 [1:0] }, Y={ $memory\mem$rdmux[0][2][2]$b$13810 [6] $memory\mem$rdmux[0][2][2]$b$13810 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$13810 [5] = $memory\mem$rdmux[0][2][2]$b$13810 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$13826:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$13827, B=$memory\mem$rdmux[0][3][4]$b$13828, Y=$memory\mem$rdmux[0][2][2]$a$13809
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$13827 [4] $memory\mem$rdmux[0][3][4]$a$13827 [2] $memory\mem$rdmux[0][3][4]$a$13827 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$13828 [4:3] 1'0 $memory\mem$rdmux[0][3][4]$b$13828 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$a$13809 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$13809 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$13820:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$13821, B=$memory\mem$rdmux[0][3][2]$b$13822, Y=$memory\mem$rdmux[0][2][1]$a$13806
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$13821 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$13822 [6] $memory\mem$rdmux[0][3][2]$b$13822 [4:2] $memory\mem$rdmux[0][3][2]$b$13822 [0] $memory\mem$rdmux[0][3][2]$b$13822 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$13806 [6] $memory\mem$rdmux[0][2][1]$a$13806 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$13806 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$13817:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$13818, B=$memory\mem$rdmux[0][3][1]$b$13819, Y=$memory\mem$rdmux[0][2][0]$b$13804
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$13818 [1] $memory\mem$rdmux[0][3][1]$a$13818 [5] $memory\mem$rdmux[0][3][1]$a$13818 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$13819 [6:5] $memory\mem$rdmux[0][3][1]$b$13819 [2] $memory\mem$rdmux[0][3][1]$b$13819 [0] $memory\mem$rdmux[0][3][1]$b$13819 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$13804 [6:5] $memory\mem$rdmux[0][2][0]$b$13804 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$13804 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$13804 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4509:
      Old ports: A=$flatten\VexRiscv.$procmux$4507_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$4509_Y
      New ports: A={ $flatten\VexRiscv.$procmux$4507_Y [3] $flatten\VexRiscv.$procmux$4507_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$4509_Y [3] $flatten\VexRiscv.$procmux$4509_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4509_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 88 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1420 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5299:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$13838:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$13839 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$13839 [2] $memory\mem$rdmux[0][4][0]$a$13839 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$13839 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$13839 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$13815 [5:2] $memory\mem$rdmux[0][3][0]$a$13815 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$13839 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$13839 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$13839 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$13815 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$13815 [0] = $memory\mem$rdmux[0][4][0]$a$13839 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11220 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4507_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10431 ($sdff) from module colorlight_i5.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1419 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.23. Finished fast OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~8203 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7097 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3606 debug messages>
Removed a total of 1202 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$21600 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$11290 [31], Q = \basesoc_spiflash_phy_sr_out [31]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1599 unused cells and 8845 unused wires.
<suppressed ~1609 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$22037 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [55], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22036 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [54], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22035 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [53], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22034 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [52], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22033 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [51], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22032 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.B_AND_S [50], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22031 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22030 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6074.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22029 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [31], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22028 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [30], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22027 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [29], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22026 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [28], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22025 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [27], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22024 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [26], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22023 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [25], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22022 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [24], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22021 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22020 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22019 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22018 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22017 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22016 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22015 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22014 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22013 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22012 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22011 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22010 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22009 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22008 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22007 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22006 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22005 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22004 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22003 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22002 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22001 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22000 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21999 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21998 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6101.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21997 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [63], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21996 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [62], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21995 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [61], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21994 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [60], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21993 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [59], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21992 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [58], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21991 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [57], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21990 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.B_AND_S [56], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21989 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21988 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21987 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21986 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21985 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21984 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21983 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21982 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21981 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21980 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21979 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21978 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21977 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21976 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21975 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21974 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21973 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21972 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21971 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21970 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21969 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21968 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21967 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21966 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6122.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21965 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [31], Q = \csr_bankarray_interface2_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21964 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [30], Q = \csr_bankarray_interface2_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21963 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [29], Q = \csr_bankarray_interface2_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21962 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [28], Q = \csr_bankarray_interface2_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21961 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [27], Q = \csr_bankarray_interface2_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21960 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [26], Q = \csr_bankarray_interface2_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21959 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [25], Q = \csr_bankarray_interface2_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21958 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [24], Q = \csr_bankarray_interface2_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21957 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [23], Q = \csr_bankarray_interface2_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21956 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [22], Q = \csr_bankarray_interface2_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21955 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [21], Q = \csr_bankarray_interface2_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21954 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [20], Q = \csr_bankarray_interface2_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21953 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [19], Q = \csr_bankarray_interface2_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21952 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [18], Q = \csr_bankarray_interface2_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21951 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [17], Q = \csr_bankarray_interface2_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21950 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [16], Q = \csr_bankarray_interface2_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21949 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [15], Q = \csr_bankarray_interface2_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21948 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [14], Q = \csr_bankarray_interface2_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21947 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [13], Q = \csr_bankarray_interface2_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21946 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [12], Q = \csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21945 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [11], Q = \csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21944 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [10], Q = \csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21943 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [9], Q = \csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21942 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [8], Q = \csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21941 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [7], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21940 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [6], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21939 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [5], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21938 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [4], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21937 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [3], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21936 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [2], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21935 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21934 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6143.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21928 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21927 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21926 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21925 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21924 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21923 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21922 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21921 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21920 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21919 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21918 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21917 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21916 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21915 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21914 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21913 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21912 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21911 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21910 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21909 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21908 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21907 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21906 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21905 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21904 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21903 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21902 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21901 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21900 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21899 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21898 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21897 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6167.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21404 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [9], Q = \basesoc_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21403 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [8], Q = \basesoc_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21402 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [7], Q = \basesoc_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21401 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [6], Q = \basesoc_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21400 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [5], Q = \basesoc_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21399 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [4], Q = \basesoc_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21398 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [3], Q = \basesoc_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21397 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [2], Q = \basesoc_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21396 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [1], Q = \basesoc_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21395 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7253.B_AND_S [0], Q = \basesoc_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21063 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [29], Q = \basesoc_mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21062 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [28], Q = \basesoc_mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21061 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [27], Q = \basesoc_mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21060 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [26], Q = \basesoc_mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21059 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [25], Q = \basesoc_mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21058 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [24], Q = \basesoc_mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21057 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [23], Q = \basesoc_mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21056 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [22], Q = \basesoc_mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21055 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [21], Q = \basesoc_mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21054 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [20], Q = \basesoc_mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21053 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [19], Q = \basesoc_mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21052 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [18], Q = \basesoc_mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21051 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [17], Q = \basesoc_mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21050 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [16], Q = \basesoc_mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21049 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [15], Q = \basesoc_mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21048 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [14], Q = \basesoc_mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21047 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [13], Q = \basesoc_mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21046 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [12], Q = \basesoc_mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21045 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [11], Q = \basesoc_mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21044 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [10], Q = \basesoc_mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21043 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [9], Q = \basesoc_mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21042 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [8], Q = \basesoc_mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21041 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [7], Q = \basesoc_mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21040 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [6], Q = \basesoc_mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21039 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [5], Q = \basesoc_mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21038 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [4], Q = \basesoc_mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21037 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [3], Q = \basesoc_mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21036 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [2], Q = \basesoc_mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21035 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [1], Q = \basesoc_mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21034 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9207.Y_B [0], Q = \basesoc_mmap_burst_adr [0], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 176 unused cells and 153 unused wires.
<suppressed ~178 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~840 debug messages>
Removed a total of 280 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 280 unused wires.
<suppressed ~1 debug messages>

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~3144 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~163 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 15901 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC9 pass.

4.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.3. Executing PROC pass (convert processes to netlists).

4.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48058'.
  Set init value: \Q = 1'1

4.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057'.

4.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48058'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057'.
     1/1: $0\Q[0:0]

4.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057'.
  created $adff cell `$procdff$48063' with positive edge clock and positive level reset.

4.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48058'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48057'.
Cleaned up 1 empty switch.

4.43.4. Executing PROC pass (convert processes to netlists).

4.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48072'.
  Set init value: \Q = 1'1

4.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071'.

4.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48072'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071'.
     1/1: $0\Q[0:0]

4.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071'.
  created $adff cell `$procdff$48077' with positive edge clock and positive level reset.

4.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$48072'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$48071'.
Cleaned up 1 empty switch.

4.43.5. Executing PROC pass (convert processes to netlists).

4.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$48095'.
Cleaned up 1 empty switch.

4.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.43.5.4. Executing PROC_INIT pass (extract init attributes).

4.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
     1/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_EN[3:0]$48102
     2/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_DATA[3:0]$48101
     3/3: $1$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_ADDR[3:0]$48100
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$48095'.

4.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48088_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48089_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48082_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48091_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48092_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48079_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48086_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48081_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48078_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48087_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48090_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48085_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48080_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48084_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48083_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$48093_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$48095'.

4.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
  created $dff cell `$procdff$48146' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
  created $dff cell `$procdff$48147' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$48094_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
  created $dff cell `$procdff$48148' with positive edge clock.

4.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$48120'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$48096'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$48095'.
Cleaned up 1 empty switch.

4.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$21272 $auto$simplemap.cc:157:simplemap_reduce$16908 $auto$simplemap.cc:106:simplemap_bitop$15774 $auto$simplemap.cc:157:simplemap_reduce$34080 $auto$simplemap.cc:106:simplemap_bitop$34077 $auto$simplemap.cc:298:simplemap_mux$20013 $auto$ff.cc:266:slice$21227 $auto$simplemap.cc:46:simplemap_not$16163 $auto$simplemap.cc:106:simplemap_bitop$31521 $auto$simplemap.cc:298:simplemap_mux$31592 $auto$simplemap.cc:298:simplemap_mux$34075 $auto$simplemap.cc:157:simplemap_reduce$34082 $auto$simplemap.cc:106:simplemap_bitop$16183 $auto$simplemap.cc:106:simplemap_bitop$16167 $auto$simplemap.cc:106:simplemap_bitop$16166 $auto$simplemap.cc:46:simplemap_not$16165 $auto$simplemap.cc:106:simplemap_bitop$16164 $auto$simplemap.cc:106:simplemap_bitop$16162 $auto$simplemap.cc:106:simplemap_bitop$31327 $auto$simplemap.cc:298:simplemap_mux$31334 $auto$simplemap.cc:157:simplemap_reduce$34134 $auto$simplemap.cc:106:simplemap_bitop$34078 $auto$simplemap.cc:106:simplemap_bitop$15831 $auto$ff.cc:266:slice$21224 $auto$simplemap.cc:157:simplemap_reduce$16995 $auto$simplemap.cc:106:simplemap_bitop$15776 $auto$simplemap.cc:106:simplemap_bitop$15773 $auto$simplemap.cc:106:simplemap_bitop$16262 $auto$ff.cc:266:slice$21323 $auto$simplemap.cc:157:simplemap_reduce$17152 $auto$simplemap.cc:106:simplemap_bitop$15874 $auto$simplemap.cc:46:simplemap_not$16187 $auto$simplemap.cc:106:simplemap_bitop$31520 $auto$simplemap.cc:298:simplemap_mux$31623 $auto$simplemap.cc:106:simplemap_bitop$31198 $auto$simplemap.cc:106:simplemap_bitop$15931 $auto$ff.cc:266:slice$21275 $auto$simplemap.cc:298:simplemap_mux$39465 $auto$simplemap.cc:157:simplemap_reduce$31202 $auto$simplemap.cc:157:simplemap_reduce$31200 $auto$simplemap.cc:298:simplemap_mux$31214 $auto$simplemap.cc:106:simplemap_bitop$31240 $auto$simplemap.cc:106:simplemap_bitop$16208 $auto$simplemap.cc:106:simplemap_bitop$16207 $auto$simplemap.cc:106:simplemap_bitop$16191 $auto$simplemap.cc:106:simplemap_bitop$16190 $auto$simplemap.cc:46:simplemap_not$16189 $auto$simplemap.cc:106:simplemap_bitop$16188 $auto$simplemap.cc:106:simplemap_bitop$16186 $auto$simplemap.cc:106:simplemap_bitop$31326 $auto$simplemap.cc:298:simplemap_mux$31341 $auto$simplemap.cc:157:simplemap_reduce$31221 $auto$simplemap.cc:106:simplemap_bitop$31197 $auto$simplemap.cc:298:simplemap_mux$19892 $auto$ff.cc:266:slice$21278 $auto$simplemap.cc:157:simplemap_reduce$17161 $auto$simplemap.cc:106:simplemap_bitop$15875 $auto$simplemap.cc:106:simplemap_bitop$15873 $auto$simplemap.cc:106:simplemap_bitop$16273 $auto$ff.cc:266:slice$21374 $auto$simplemap.cc:157:simplemap_reduce$16275 $auto$simplemap.cc:106:simplemap_bitop$15968 $auto$simplemap.cc:157:simplemap_reduce$31944 $auto$simplemap.cc:106:simplemap_bitop$31941 $auto$simplemap.cc:298:simplemap_mux$19771 $auto$ff.cc:266:slice$21329 $auto$simplemap.cc:46:simplemap_not$16211 $auto$simplemap.cc:157:simplemap_reduce$31531 $auto$simplemap.cc:157:simplemap_reduce$31529 $auto$simplemap.cc:106:simplemap_bitop$31513 $auto$simplemap.cc:298:simplemap_mux$31650 $auto$simplemap.cc:298:simplemap_mux$31939 $auto$simplemap.cc:157:simplemap_reduce$31946 $auto$simplemap.cc:106:simplemap_bitop$16231 $auto$simplemap.cc:106:simplemap_bitop$16215 $auto$simplemap.cc:106:simplemap_bitop$16214 $auto$simplemap.cc:46:simplemap_not$16213 $auto$simplemap.cc:106:simplemap_bitop$16212 $auto$simplemap.cc:106:simplemap_bitop$16210 $auto$simplemap.cc:157:simplemap_reduce$31331 $auto$simplemap.cc:157:simplemap_reduce$31329 $auto$simplemap.cc:106:simplemap_bitop$31325 $auto$simplemap.cc:298:simplemap_mux$31352 $auto$simplemap.cc:157:simplemap_reduce$31243 $auto$simplemap.cc:106:simplemap_bitop$31239 $auto$simplemap.cc:106:simplemap_bitop$16232 $auto$simplemap.cc:298:simplemap_mux$31953 $auto$simplemap.cc:157:simplemap_reduce$31965 $auto$simplemap.cc:106:simplemap_bitop$31942 $auto$simplemap.cc:106:simplemap_bitop$16020 $auto$ff.cc:266:slice$21326 $auto$simplemap.cc:157:simplemap_reduce$16317 $auto$simplemap.cc:106:simplemap_bitop$15969 $auto$simplemap.cc:106:simplemap_bitop$15967 $auto$simplemap.cc:106:simplemap_bitop$16286 $auto$ff.cc:266:slice$21383 $auto$simplemap.cc:157:simplemap_reduce$23394 $auto$simplemap.cc:106:simplemap_bitop$16058 $auto$simplemap.cc:157:simplemap_reduce$37273 $auto$simplemap.cc:106:simplemap_bitop$37268 $auto$simplemap.cc:298:simplemap_mux$19670 $auto$ff.cc:266:slice$21380 $auto$simplemap.cc:46:simplemap_not$16235 $auto$simplemap.cc:46:simplemap_not$16117 $auto$simplemap.cc:298:simplemap_mux$19601 $auto$simplemap.cc:298:simplemap_mux$31512 $auto$simplemap.cc:298:simplemap_mux$31677 $auto$simplemap.cc:298:simplemap_mux$37266 $auto$simplemap.cc:157:simplemap_reduce$37275 $auto$simplemap.cc:106:simplemap_bitop$16255 $auto$simplemap.cc:106:simplemap_bitop$16239 $auto$simplemap.cc:106:simplemap_bitop$16238 $auto$simplemap.cc:46:simplemap_not$16237 $auto$simplemap.cc:106:simplemap_bitop$16236 $auto$simplemap.cc:106:simplemap_bitop$16234 $auto$simplemap.cc:298:simplemap_mux$19602 $auto$simplemap.cc:298:simplemap_mux$31324 $auto$simplemap.cc:298:simplemap_mux$31363 $auto$simplemap.cc:106:simplemap_bitop$16256 $auto$simplemap.cc:298:simplemap_mux$37284 $auto$simplemap.cc:157:simplemap_reduce$37294 $auto$simplemap.cc:106:simplemap_bitop$37269 $auto$simplemap.cc:106:simplemap_bitop$16112 $auto$ff.cc:266:slice$21377 $auto$simplemap.cc:157:simplemap_reduce$23409 $auto$simplemap.cc:106:simplemap_bitop$16059 $auto$simplemap.cc:106:simplemap_bitop$16057 $auto$simplemap.cc:106:simplemap_bitop$16297 $auto$simplemap.cc:106:simplemap_bitop$16114 $auto$simplemap.cc:298:simplemap_mux$19596 $auto$simplemap.cc:106:simplemap_bitop$16311 $auto$simplemap.cc:106:simplemap_bitop$16310 $auto$simplemap.cc:46:simplemap_not$16309 $auto$simplemap.cc:106:simplemap_bitop$16118 $auto$simplemap.cc:106:simplemap_bitop$16116 $auto$simplemap.cc:46:simplemap_not$16115 $auto$simplemap.cc:298:simplemap_mux$19603 $auto$simplemap.cc:298:simplemap_mux$31238 $auto$simplemap.cc:157:simplemap_reduce$31245 $auto$simplemap.cc:106:simplemap_bitop$31241 $auto$simplemap.cc:106:simplemap_bitop$16184 $auto$simplemap.cc:298:simplemap_mux$34127
Found an SCC: $auto$ff.cc:266:slice$29720 $auto$ff.cc:266:slice$29722 $auto$simplemap.cc:157:simplemap_reduce$26826 $auto$ff.cc:266:slice$29721 $auto$simplemap.cc:46:simplemap_not$34609 $auto$ff.cc:266:slice$29724 $auto$simplemap.cc:157:simplemap_reduce$26827 $auto$ff.cc:266:slice$29723 $auto$simplemap.cc:227:simplemap_lognot$26833 $auto$simplemap.cc:157:simplemap_reduce$26831 $auto$simplemap.cc:157:simplemap_reduce$26829 $auto$simplemap.cc:157:simplemap_reduce$26825 $auto$simplemap.cc:46:simplemap_not$34604 $auto$ff.cc:266:slice$29719 $auto$simplemap.cc:157:simplemap_reduce$17990 $auto$simplemap.cc:256:simplemap_logbin$26813
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$25232 $auto$opt_expr.cc:617:replace_const_cells$42390 $auto$ff.cc:266:slice$24665 $auto$dfflegalize.cc:941:flip_pol$44748 $auto$simplemap.cc:256:simplemap_logbin$26599
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$27078 $auto$simplemap.cc:256:simplemap_logbin$27079 $auto$ff.cc:266:slice$29646 $auto$simplemap.cc:157:simplemap_reduce$18006 $auto$simplemap.cc:256:simplemap_logbin$26712 $auto$simplemap.cc:157:simplemap_reduce$26716 $auto$simplemap.cc:298:simplemap_mux$24534 $auto$simplemap.cc:298:simplemap_mux$24533 $auto$ff.cc:266:slice$29571 $auto$simplemap.cc:157:simplemap_reduce$17992 $auto$simplemap.cc:256:simplemap_logbin$27077 $auto$simplemap.cc:298:simplemap_mux$24519 $auto$simplemap.cc:157:simplemap_reduce$30898 $auto$simplemap.cc:298:simplemap_mux$24669 $auto$ff.cc:266:slice$29438 $auto$simplemap.cc:157:simplemap_reduce$17920 $auto$simplemap.cc:298:simplemap_mux$24664 $auto$simplemap.cc:157:simplemap_reduce$28236 $auto$simplemap.cc:157:simplemap_reduce$28234 $auto$simplemap.cc:298:simplemap_mux$24537 $auto$simplemap.cc:256:simplemap_logbin$27070 $auto$simplemap.cc:256:simplemap_logbin$27072 $auto$simplemap.cc:298:simplemap_mux$25142 $auto$simplemap.cc:298:simplemap_mux$25141
Found an SCC: $auto$ff.cc:266:slice$22079 $auto$simplemap.cc:198:logic_reduce$15240 $auto$ff.cc:266:slice$22078 $auto$ff.cc:266:slice$22077 $auto$ff.cc:266:slice$22080 $auto$simplemap.cc:198:logic_reduce$15241 $auto$ff.cc:266:slice$22081 $auto$ff.cc:266:slice$22082 $auto$simplemap.cc:198:logic_reduce$15251 $auto$simplemap.cc:198:logic_reduce$15242 $auto$ff.cc:266:slice$22083 $auto$ff.cc:266:slice$22084 $auto$simplemap.cc:198:logic_reduce$15243 $auto$ff.cc:266:slice$22085 $auto$ff.cc:266:slice$22086 $auto$simplemap.cc:198:logic_reduce$15252 $auto$simplemap.cc:198:logic_reduce$15244 $auto$ff.cc:266:slice$22087 $auto$ff.cc:266:slice$22088 $auto$simplemap.cc:198:logic_reduce$15245 $auto$ff.cc:266:slice$22089 $auto$ff.cc:266:slice$22090 $auto$simplemap.cc:198:logic_reduce$15257 $auto$simplemap.cc:198:logic_reduce$15253 $auto$simplemap.cc:198:logic_reduce$15246 $auto$ff.cc:266:slice$22091 $auto$ff.cc:266:slice$22092 $auto$simplemap.cc:198:logic_reduce$15247 $auto$ff.cc:266:slice$22093 $auto$ff.cc:266:slice$22094 $auto$simplemap.cc:198:logic_reduce$15254 $auto$simplemap.cc:198:logic_reduce$15248 $auto$ff.cc:266:slice$22095 $auto$simplemap.cc:46:simplemap_not$14944 $auto$simplemap.cc:298:simplemap_mux$20805 $auto$simplemap.cc:198:logic_reduce$15261 $auto$simplemap.cc:198:logic_reduce$15259 $auto$simplemap.cc:198:logic_reduce$15256 $auto$simplemap.cc:198:logic_reduce$15250 $auto$simplemap.cc:198:logic_reduce$15239 $auto$ff.cc:266:slice$22076 $auto$simplemap.cc:157:simplemap_reduce$22711 $auto$simplemap.cc:46:simplemap_not$16620 $auto$simplemap.cc:106:simplemap_bitop$14945
Found an SCC: $auto$ff.cc:266:slice$21533 $auto$ff.cc:266:slice$21532 $auto$ff.cc:266:slice$21534 $auto$ff.cc:266:slice$21530 $auto$ff.cc:266:slice$21531 $auto$ff.cc:266:slice$21529 $auto$ff.cc:266:slice$21528 $auto$ff.cc:266:slice$21527 $auto$simplemap.cc:157:simplemap_reduce$14665 $auto$simplemap.cc:157:simplemap_reduce$14663 $auto$alumacc.cc:495:replace_alu$11308.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$11308.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$11308.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$11308.slice[0].ccu2c_i
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$23147 $auto$ff.cc:266:slice$23498 $auto$simplemap.cc:157:simplemap_reduce$16301 $auto$simplemap.cc:256:simplemap_logbin$23146
Found an SCC: $auto$ff.cc:266:slice$21469 $auto$ff.cc:266:slice$21470 $auto$simplemap.cc:198:logic_reduce$15725 $auto$ff.cc:266:slice$21471 $auto$simplemap.cc:198:logic_reduce$15730 $auto$simplemap.cc:198:logic_reduce$15724 $auto$ff.cc:266:slice$21468 $auto$ff.cc:266:slice$21477 $auto$simplemap.cc:198:logic_reduce$15728 $auto$ff.cc:266:slice$21476 $auto$ff.cc:266:slice$21475 $auto$simplemap.cc:198:logic_reduce$15727 $auto$ff.cc:266:slice$21474 $auto$ff.cc:266:slice$21473 $auto$simplemap.cc:227:simplemap_lognot$15736 $auto$simplemap.cc:198:logic_reduce$15735 $auto$simplemap.cc:198:logic_reduce$15733 $auto$simplemap.cc:198:logic_reduce$15731 $auto$simplemap.cc:198:logic_reduce$15726 $auto$ff.cc:266:slice$21472 $auto$simplemap.cc:157:simplemap_reduce$14682
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$42368 $auto$ff.cc:266:slice$21448 $auto$opt_expr.cc:617:replace_const_cells$42884 $auto$ff.cc:266:slice$21450 $auto$simplemap.cc:227:simplemap_lognot$17900 $auto$simplemap.cc:157:simplemap_reduce$17898 $auto$simplemap.cc:157:simplemap_reduce$17896 $auto$ff.cc:266:slice$21449 $auto$simplemap.cc:157:simplemap_reduce$14700
Found an SCC: $auto$ff.cc:266:slice$22063 $auto$simplemap.cc:198:logic_reduce$15497 $auto$ff.cc:266:slice$22064 $auto$ff.cc:266:slice$22061 $auto$ff.cc:266:slice$22060 $auto$simplemap.cc:198:logic_reduce$15506 $auto$simplemap.cc:198:logic_reduce$15496 $auto$ff.cc:266:slice$22062 $auto$simplemap.cc:198:logic_reduce$15495 $auto$ff.cc:266:slice$22059 $auto$ff.cc:266:slice$22058 $auto$simplemap.cc:198:logic_reduce$15511 $auto$simplemap.cc:198:logic_reduce$15505 $auto$simplemap.cc:198:logic_reduce$15494 $auto$ff.cc:266:slice$22057 $auto$ff.cc:266:slice$22056 $auto$simplemap.cc:198:logic_reduce$15493 $auto$ff.cc:266:slice$22055 $auto$ff.cc:266:slice$22054 $auto$simplemap.cc:198:logic_reduce$15504 $auto$simplemap.cc:198:logic_reduce$15492 $auto$ff.cc:266:slice$22053 $auto$ff.cc:266:slice$22052 $auto$simplemap.cc:198:logic_reduce$15491 $auto$ff.cc:266:slice$22051 $auto$ff.cc:266:slice$22050 $auto$ff.cc:266:slice$22073 $auto$ff.cc:266:slice$22072 $auto$simplemap.cc:198:logic_reduce$15501 $auto$ff.cc:266:slice$22071 $auto$ff.cc:266:slice$22070 $auto$ff.cc:266:slice$22067 $auto$ff.cc:266:slice$22065 $auto$simplemap.cc:198:logic_reduce$15499 $auto$ff.cc:266:slice$22068 $auto$simplemap.cc:198:logic_reduce$15507 $auto$simplemap.cc:198:logic_reduce$15498 $auto$ff.cc:266:slice$22066 $auto$simplemap.cc:198:logic_reduce$15515 $auto$simplemap.cc:198:logic_reduce$15512 $auto$simplemap.cc:198:logic_reduce$15508 $auto$simplemap.cc:198:logic_reduce$15500 $auto$ff.cc:266:slice$22069 $auto$simplemap.cc:227:simplemap_lognot$15518 $auto$simplemap.cc:198:logic_reduce$15517 $auto$simplemap.cc:198:logic_reduce$15514 $auto$simplemap.cc:198:logic_reduce$15510 $auto$simplemap.cc:198:logic_reduce$15503 $auto$simplemap.cc:198:logic_reduce$15490 $auto$ff.cc:266:slice$22049 $auto$simplemap.cc:157:simplemap_reduce$14108
Found an SCC: $auto$ff.cc:266:slice$21082 $auto$simplemap.cc:46:simplemap_not$17981 $auto$simplemap.cc:106:simplemap_bitop$14720 $auto$simplemap.cc:46:simplemap_not$14719 $auto$simplemap.cc:106:simplemap_bitop$14718 $auto$simplemap.cc:298:simplemap_mux$18816 $auto$ff.cc:266:slice$21084 FD1S3BX_1
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

4.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.8. Executing TECHMAP pass (map to technology primitives).

4.43.8.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

4.43.9. Executing OPT pass (performing simple optimizations).

4.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.43.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.43.10. Executing TECHMAP pass (map to technology primitives).

4.43.10.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~145 debug messages>

4.43.11. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.15. Executing TECHMAP pass (map to technology primitives).

4.43.15.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

4.43.16. Executing OPT pass (performing simple optimizations).

4.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 7817 cells with 46516 new cells, skipped 6615 cells.
  replaced 4 cell types:
    4662 $_MUX_
      49 $_ORNOT_
    2669 $_OR_
     437 $_XOR_
  not replaced 18 cell types:
    2008 $_AND_
    1010 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    2890 TRELLIS_FF
      32 TRELLIS_IO
      49 DP16KD
       4 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
     334 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4

4.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 20023 AND gates and 56535 wires from module `colorlight_i5' to a netlist network with 3831 inputs and 3596 outputs.

4.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3831/   3596  and =   16668  lev =   35 (2.97)  mem = 0.38 MB  box = 474  bb = 140
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3831/   3596  and =   21399  lev =   29 (2.24)  mem = 0.43 MB  ch = 2796  box = 474  bb = 140
ABC: cst =       0  cls =   2558  lit =    2796  unused =   21090  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   21399.  Ch =  2558.  Total mem =    5.23 MB. Peak cut mem =    0.41 MB.
ABC: P:  Del = 4113.00.  Ar =   17163.0.  Edge =    22602.  Cut =   252766.  T =     0.05 sec
ABC: P:  Del = 4113.00.  Ar =   16993.0.  Edge =    22367.  Cut =   246699.  T =     0.05 sec
ABC: P:  Del = 4113.00.  Ar =    7766.0.  Edge =    18681.  Cut =   502346.  T =     0.09 sec
ABC: F:  Del = 4113.00.  Ar =    5891.0.  Edge =    16960.  Cut =   424878.  T =     0.08 sec
ABC: A:  Del = 4113.00.  Ar =    5617.0.  Edge =    15568.  Cut =   411354.  T =     0.11 sec
ABC: A:  Del = 4113.00.  Ar =    5559.0.  Edge =    15497.  Cut =   416744.  T =     0.12 sec
ABC: Total time =     0.51 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   3831/   3596  and =   15552  lev =   24 (2.24)  mem = 0.36 MB  box = 474  bb = 140
ABC: Mapping (K=7)  :  lut =   4205  edge =   15216  lev =    9 (1.13)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   24  mem = 0.20 MB
ABC: LUT = 4205 : 2=681 16.2 %  3=1217 28.9 %  4=1483 35.3 %  5=723 17.2 %  6=51 1.2 %  7=50 1.2 %  Ave = 3.62
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.50 seconds, total: 2.50 seconds

4.43.18.6. Executing AIGER frontend.
<suppressed ~14866 debug messages>
Removed 23981 unused cells and 36229 unused wires.

4.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4255
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      334
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:           input signals:      508
ABC RESULTS:          output signals:      954
Removing temp directory.

4.43.19. Executing TECHMAP pass (map to technology primitives).

4.43.19.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~639 debug messages>
Removed 897 unused cells and 63847 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/igor/igor/prog/embarcatech/fpga/oss-cad-suite-linux-x64-20250928/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$94eb430115c8cdb12a3b9bd9a645f11f8cbd5741\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$648ce166957c5dcd8d75538f2838aff3c0361793\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$d980e96aaa8fd1a44dd0a77b7b61a6fcf6e1f9d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$556f1f8248d46fa51b5b76abd5030284b37d6d0e\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$048d2d8847732f6926e362d736b75a7b327eaa76\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$318e15613b799b478ea54362adf595b7752ac672\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$d382a8d1b0e8ec5f511be64162cffdb63d316607\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c388bdf5bc34e848632d723db494e9a79bee28dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$ff174e760ac2eb6472a5e67f09a0abc7b3b51c02\$lut for cells of type $lut.
Using template $paramod$023d81f8bbdb3ccd8d2c8b51d310b3cdfd528ad9\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$a61f9f9f1f77114d3b0b15def83d0adcb39afc8e\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$732e1780b927811a5c042d297e1a8e86e2cb3916\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$834c7bf72105af5fae75c731b0a28c359c15908e\$lut for cells of type $lut.
Using template $paramod$ac8cc7a57937c534ca8f2a10083f65205e6cb978\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$53e3462453d571d93686de391da8175710cf9197\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
Using template $paramod$b91b2dc119a355f52b2390dc322add55c95e4974\$lut for cells of type $lut.
Using template $paramod$cb0ffd5ad1969c69d2c11e9d19d499c7bd6865e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$cc705a9929c683ebdfc2b032c9fbf47e39c8d8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$af1ef731f566b3541481a4cd51a8a39a9c0807e9\$lut for cells of type $lut.
Using template $paramod$784dd5f01e5de46d9c485bef5a2222c42876a5fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$fcaeb3e2e61b1a711f4003cea0f42131397aea3a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$82a5c63568625c703a25be3b608488f57d9e711e\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$87b6ffc82a0cfa8ffdae60dd86ea6be2751b8f53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$a777de048e1ba0a62d4e7b4bcba13b432e2a3a37\$lut for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod$24c5ea0aec41ae6ba7a430097101b6d6733bd632\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$6eaa285474ca0c16a33be004e48a6a32f35674a1\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$ef621a45f12cfbce183ce3c31c0251e2104a98f0\$lut for cells of type $lut.
Using template $paramod$a236c3b065137e67df1aea88e80358ff333a0873\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$e85cc0e3d28ae591110b658d121f79c029b60cf3\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$fa21b383fa5ec76836a183aedef638429ee498e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$cfca0d60a5530b0ba2f6892ecc3e0931abb488df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b45308ffeb4031bc5d55ef31b149afd94d3d7565\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$5a60a2ac5fa0ff621c08e76879e9692734937783\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$b0671b49e1f2a990b311ec9b2a7ade24d0451cee\$lut for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$4bc24ec794e24eb04010f8c8e3d62378a3ea7bd1\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$15ee42c4f503248714cb83e00c0b80215621991f\$lut for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$137b61c8589fa863fc01a909a97d90db9cbca85e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$47036b47b5446f356ffc2b22bdfbc0bcb4ac1ae2\$lut for cells of type $lut.
Using template $paramod$a6b0607f5b5807cf09c68cd59760611bbadc5b93\$lut for cells of type $lut.
Using template $paramod$bcea57322496c7c8da88910bf4c9d8aca465c048\$lut for cells of type $lut.
Using template $paramod$26297f9c44ce8e54800de6397ecaafb30209765a\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b3fefa1f6cd3b9a05ecc4e2cfc3555b2d4cf42e7\$lut for cells of type $lut.
Using template $paramod$97fb87cc8ab5a963ce7916f7ffd530e9bf30754e\$lut for cells of type $lut.
Using template $paramod$2382ad5ac0d937af1e36c6c1d563a578a071cb13\$lut for cells of type $lut.
Using template $paramod$dd7c1583fe0ade167c7826c594e5d16b758a72fe\$lut for cells of type $lut.
Using template $paramod$bfa17385c38bdcb7aa9ec1ff43b29603f7c29da5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$94daf7258b2347ec3e61aff149dbef003f665819\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$eec195054a78d1ea75a9d59c16f66aed583c2317\$lut for cells of type $lut.
Using template $paramod$971c96a6107691db6c8f0727e3ad4bbc4f568e55\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod$4d6225b72e6e7067004edcab025344c4f0865237\$lut for cells of type $lut.
Using template $paramod$ba8419401079759c4f2be50ffe5c85f682d6c8e1\$lut for cells of type $lut.
Using template $paramod$0aadf1b350bb766dc13693742a32230b412dddd0\$lut for cells of type $lut.
Using template $paramod$204df32078f8c9ad084008d5338f82397516b6fe\$lut for cells of type $lut.
Using template $paramod$16f64d5ed1aab573e68b466875a3b6a81c85f34e\$lut for cells of type $lut.
Using template $paramod$43418d0e130d98c98be1b35af914e9f2e1656515\$lut for cells of type $lut.
Using template $paramod$f890105febecdcf5f0648034fcf86238bba9aa61\$lut for cells of type $lut.
Using template $paramod$2e2326078050da50029ee289a6a7c15089f2ccd8\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$da68347ca3c0274781225663b2ead62e10b87e8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$a863b6074fdd587bfdfd589623257d53bda6566d\$lut for cells of type $lut.
Using template $paramod$db0052e63506de7ad7fc8dcb58daadd8306f8d61\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$9f83bd4586903d359f070d754fac43e81d3df4f0\$lut for cells of type $lut.
Using template $paramod$03bfbf02d4bf4f3587e840ab481e22566f5f00cf\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$f6fd960e4368c1f6d1027db9420ab563e324b665\$lut for cells of type $lut.
Using template $paramod$3d64951f682c583edae49f817f50b36df3b3db11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$e830e203cc3e28a987e9a2ca222c9d7eaca57e1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$b3e17567fd84cb5c8734fb87442f30782bef49ab\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$ff315d5084ed3c80e34901fe05add0db5feb0b93\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$5c01368067de89c7c907b1887bdb165e8933f162\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$bf3460cfc3b00e73caf03564ba93370456192463\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$1b3c01007509ef5494cc599936c416709dd9ffee\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$0df8124af9086d2a1c34fc9608da03638b70c733\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$afd0e7a1f02ff5a0f648378d8102d30a2c28df63\$lut for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$1769b870d47911d7a8ec3b7224a7974dbc5fe069\$lut for cells of type $lut.
Using template $paramod$8322f95ca396e5aaddcc69277ce590abe4617531\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$b4e9ea3921e02bce0d630933f106608ba1bed76e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$a8ced08dbfbfc7d1fcb4685e9dba31f1ef45a7ab\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$d884af14e4e3a462e4294f427802fad67c925234\$lut for cells of type $lut.
Using template $paramod$3a76ae1ac16567d84de882ad5b89dd62763f5d7e\$lut for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$109554137ab4c297c04e7fa8c2c90676c2962774\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$b372ab5fc445bbf77616cf30f1bf24d765847ec6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$09158da6360e004159b2b6cd78c07c08ab003727\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$59852051316309b389ae75d0b8a2b6b8b24adbec\$lut for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$70e649cff31ac39ffa7544751d17e54df9788341\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$bd4d330711ec8f5fa2a4f182fe048960c6e5cb0e\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$97c37e63ac405dfc21dce5dbdf299a88a7671fdc\$lut for cells of type $lut.
Using template $paramod$0ed9ea592dc2102b3d3d44d44c36090bf9578302\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$ba6cdfbed6d3331b9479f31ee9a163b56164854e\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$9264cd5418c36d754331aa206e64072e8dbf89db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$d12ec06c2282e2904a3ec401d9ed39584fb46b45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$cefe759ed61dc4e32d8bc460bdd9abdb77c8629d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$1b4dd6457d07f8f165ec99061b8d6c5023635c5b\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$422fc15c9131ae1592657a0545634b58efdf7bd8\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$c39bbcce81dae514aefd17dbc9fef8e011d41497\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$9ce0b1bc5a1df26d614a4c6de45769825ca83225\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$0b353ee57866ccb673e3f1642336b9e3515feab2\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$28c0cbe87b33f5243d9d17bf8da3dd9a7a40ef6c\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$f5d1c5d5f77f45ffe17befc28ba399e703b6f0a5\$lut for cells of type $lut.
Using template $paramod$9bfe1886af55ab8065e0fb6a586fb9a29caf058d\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$dfb2ed29c38b311f8a6e3515e4be552cc8799229\$lut for cells of type $lut.
Using template $paramod$4db6981b5a4f16ce1550d85099b1b66cf18725eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$448496cb53eb7c1242b5786d67bd117d88f563fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$b75445e6f12ca134b548f1a334e47ff103467810\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$f86e0bf0174433e9adc09e5258822e4e829338f2\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$18b22c584fd5ca35c7219f815a120671d8ca8d39\$lut for cells of type $lut.
Using template $paramod$bd9ca93cd39b5fe47626ea753886fe0f81c62e68\$lut for cells of type $lut.
Using template $paramod$e48900e6416c0940d0bb569f6e8b7c4fb547bfeb\$lut for cells of type $lut.
Using template $paramod$eaacf9809ed87d6f801a5466f6f5f3d660730e88\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$cf1c015d69d1e8a3c36b834026091a6aa8cc5fd4\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$2412b645ac7a147b718b3a31041bea84c8672b54\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$c35afe1b9b342ea186a7670afb13b252fd05babc\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$38f99122beccecdd149b7046512ebfc78260e3db\$lut for cells of type $lut.
Using template $paramod$bd1d1a363c4994eeff85d6986fb97ff57f5f6978\$lut for cells of type $lut.
Using template $paramod$6bf2caa40fb1acb49d1a3518d072e0f81faf3832\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$af48558b6f046a56c30ec33b35940bb56826be75\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod$c90081297ef9b4cd4e0c881349fd936d79594da6\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$233fbc92387086e52d615daac174cde64ececd91\$lut for cells of type $lut.
Using template $paramod$92d3b086976ce77e65158c062812eb1264c2f288\$lut for cells of type $lut.
Using template $paramod$3293fa3e23500c43b9162a756be12c2a26cc6bfd\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$bb2dfa6157406dc42b9b633b947d42f57b228342\$lut for cells of type $lut.
Using template $paramod$3008ba77923dfba37407169746c329b8dde4fed3\$lut for cells of type $lut.
Using template $paramod$fdedd19dd1883b25683e1d1c7b5fa3ce3cfed468\$lut for cells of type $lut.
Using template $paramod$6044cd83784031c0fd25e587ec4dbc101e0713b4\$lut for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$2ac3cc1a9deda98b44aa56c53ffc61f41e294825\$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$6dcbdc22a177cfa240132ca4cac33d80d2fbe913\$lut for cells of type $lut.
Using template $paramod$039b07627574dfdff09389bd8d1f8578fe650c68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$8e64abf71950cadd6d9191a8679a3fefbca805a8\$lut for cells of type $lut.
Using template $paramod$c3ddf5ca047f70340e3892db5975619957bb0c25\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$301321002cb28483434a813b17302088bf27b78e\$lut for cells of type $lut.
Using template $paramod$e99595f8c5a83dc312738aa6cfa417170250703d\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$d5a9679fba7c57b2aab43e04d37389000bd8f342\$lut for cells of type $lut.
Using template $paramod$903b13a78e0201d81ee2cb5e579e213337de2eac\$lut for cells of type $lut.
Using template $paramod$a73e5affe093cbfcf0d2b43eb8fbeac4ea474b24\$lut for cells of type $lut.
Using template $paramod$23540b44d1a4c88d704eb4d25c5f13b31ed45198\$lut for cells of type $lut.
Using template $paramod$cc974907dc819fb4e39ca7047bda476f0540506d\$lut for cells of type $lut.
Using template $paramod$c79aec6bf66334ca918f85c196e004c918c371ef\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$dd2d128f260de867daddbcc48d7eebebf2fde6b2\$lut for cells of type $lut.
Using template $paramod$5960b324fed2b424f5b77b952116a000ebd732cc\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$0e0591ac27b6559d44b4716b35daaa57c6cc835e\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$049fd262743dcf39b38389df9ed4f225af8a9671\$lut for cells of type $lut.
Using template $paramod$b1a88eda93b3eb50e21b36eb657239f9d90b107a\$lut for cells of type $lut.
Using template $paramod$008b5ddcb5e0c121c251b626652a524b7d9d3ea2\$lut for cells of type $lut.
Using template $paramod$0d542f3a39fd93b4b29e2d45bf3d3bd0ccdeea13\$lut for cells of type $lut.
Using template $paramod$6f5c6c80c53f236c5ab44a91a089d012b1109cb2\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod$eaaa0ce3705a1132eddb44bd2a405b3441a7604e\$lut for cells of type $lut.
Using template $paramod$5f991d4e3edab05bc3d9e437369defa5e3a65bca\$lut for cells of type $lut.
Using template $paramod$1fa106f85466b2837f750d8345d518eb0ffe850f\$lut for cells of type $lut.
Using template $paramod$b0d6022e56a77737ab5b6093dbabfed5a6098cbb\$lut for cells of type $lut.
Using template $paramod$7bba463a9a7c31eeff6ae39348ad437fcb93c43c\$lut for cells of type $lut.
Using template $paramod$7704410be2712f741bedbdd2a2380c838a32a1d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$ac6c7b0ca71bbe8f50181affb993810a83ef3926\$lut for cells of type $lut.
Using template $paramod$47c21ed260206bae3c8f3c62dd9f416abc06ccf4\$lut for cells of type $lut.
Using template $paramod$a8f73f261b38d60c80110a0cf51da19a163ab89f\$lut for cells of type $lut.
Using template $paramod$c5a200ffa144eef5ae347e84d5ca2169797a5979\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$1ae703f635745aed0f732f4a70e008377fc5eb71\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$e5893b3a2f5cd4695ad41a0590d8c4310399c7ff\$lut for cells of type $lut.
Using template $paramod$e33b694fddda150e8b5d69e62581e01fcbd250bd\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$32f591d25bbccfbf6e8ff90ad0d6ecaf2ac6c218\$lut for cells of type $lut.
Using template $paramod$77974d5c240d4a49069a324f9e34d8a9d15fe2c6\$lut for cells of type $lut.
Using template $paramod$703d45cf930b4f3b9bb2e2ecf92fd32cc0869902\$lut for cells of type $lut.
Using template $paramod$04b76070d08337bc357baf9f0d16e1e6b20124d5\$lut for cells of type $lut.
Using template $paramod$44fcc0d917d393367c0a4bcbd086949175b57371\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$c3a46500942c57b0bc6983c345788db4f7aed983\$lut for cells of type $lut.
Using template $paramod$9c2f1927d40ee5fe5b9599b919e4f401ec1640c9\$lut for cells of type $lut.
Using template $paramod$3d81fc84c6e7ac5c66779b240ade3caa3d3cef56\$lut for cells of type $lut.
Using template $paramod$e885cfffc458d75e1fd9482c70399ec176419018\$lut for cells of type $lut.
Using template $paramod$7f1c52278eddb3d70b5a9ca9e97f0a9d36d85ce5\$lut for cells of type $lut.
Using template $paramod$7a64be2c24465d1ff82aaa9a9af5fec862d1411d\$lut for cells of type $lut.
Using template $paramod$15148aead7ad177716321fe02bf81fe2c1650640\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$f2c4f067f320f1653b7d8f6cf75a85463b289a92\$lut for cells of type $lut.
Using template $paramod$21ad1551922dcdc44e78c10925e6a56381a09a6d\$lut for cells of type $lut.
Using template $paramod$d781344d1bf377a25db9ea4045acaed74ec8747f\$lut for cells of type $lut.
Using template $paramod$9d6f52b44ac501e9b92484e1b2a5f334e82e0c65\$lut for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$f88358a12e203a19cb12f7205416bc2c0150f3ca\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$76698b5299d172ba92ea16e948443a01551cc02b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$58b33073d6510d6145ff01c28a604d07765b1342\$lut for cells of type $lut.
Using template $paramod$d6d96cbce6a9f80962fa4999b2327b58643f013a\$lut for cells of type $lut.
Using template $paramod$8328f5941fdb231c3a76e8400b725460ab4f17e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$f7c513d7fb312b4781d125043c91e24f75281b19\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$9749a72623ffeb0da03674bad641afecefb354e8\$lut for cells of type $lut.
Using template $paramod$5670ef25890f6b626ee4d345034861c7c164cb83\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$549a24c0b77071744eefd28bf11342e15d6bc181\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$1fadd93de292f55ba5f23ce00d5578ee4fc64ac0\$lut for cells of type $lut.
Using template $paramod$82b7b9340b7d07106e6c7eeaf0b716c9c5294995\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$7b38b1206b08baceb8a92835c1d520f9a8a37658\$lut for cells of type $lut.
Using template $paramod$02859f772411965da36bc7da3b343c9659e6a4ec\$lut for cells of type $lut.
Using template $paramod$d9bb8a5ad37488281c0a8124fa86886fb1fb5a26\$lut for cells of type $lut.
Using template $paramod$8e7ac30f376a12d4253ecf1aa86ed3f679fd63eb\$lut for cells of type $lut.
Using template $paramod$7d0aa94055a209a2a2b000cbee77033a57beaf0d\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$11c8a0532ba9d971252419a72d4f85ab2c4dc081\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$e76151b422bad8bc81a4515c18f7489f7b34cd59\$lut for cells of type $lut.
Using template $paramod$fe07503be663f9fa136093aa0dea361797ccf48d\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$6af1cc63f5f1a29e0831841d508d8c51df9851c5\$lut for cells of type $lut.
Using template $paramod$93785b9c731eec5233cca020cc98b38141190c08\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$fe20d4162436e34f1fa078c250876893c92b9872\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$59d0e3f46dbcc2f9af7f7a26a972f6ad68854e4c\$lut for cells of type $lut.
Using template $paramod$ac0496fcebb0f2011b0bd8f43e25017a354391ee\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod$1d249a681c3bd2ce105b9b74f280ffee082c3e51\$lut for cells of type $lut.
Using template $paramod$6f78277b23032dff29cb40bc5822f13835c03feb\$lut for cells of type $lut.
Using template $paramod$b4ea8084232bb9dc08605562c95dabca15da1928\$lut for cells of type $lut.
Using template $paramod$b66d80b0cbf10eb5fce477a3738322bad7230390\$lut for cells of type $lut.
Using template $paramod$b1d41c251992348e752b19c12db8a58434359feb\$lut for cells of type $lut.
Using template $paramod$c59627c2ddd45344d154504f37f2ef1f9cb76817\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b089060a61c5d29ddce66d73edb5ee493ec9de27\$lut for cells of type $lut.
Using template $paramod$ce23c8cef76b1a8b8b143bfa07ff3a4e4564b99e\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod$99d34670e2d273798e8b399a58bc33043b917e7e\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$1fbaed838921b17ed1403fbecea175caeed6c6a7\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$b058f043223f367483fccc310d27705643ee6eb4\$lut for cells of type $lut.
Using template $paramod$e77dfcebfafd1b28481271247adc84662b57a60b\$lut for cells of type $lut.
Using template $paramod$818104d74e99f98fca1645547d929ba06538e890\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$cd35857a9ef9537eac3e33d18425da57e6c128cb\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$ba4b1c9b57f942a38af35848615a2f06189d3bfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$fdbc4d75d974483c2eb75c77286a9337b7d0dd7d\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$7f7628783c4bce0004ad33a8b19eb7a98c9598af\$lut for cells of type $lut.
Using template $paramod$86d42f9fc281f46caa7ecc7582ce4253a3ce0b3d\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$9e35ec6e1a3e3c060e300e35a8bba5dc73fb17da\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$adb84e058b0f32ce56f004e6ffa19883ace75fc0\$lut for cells of type $lut.
Using template $paramod$f90d15cacd6605cf6d7f629bd096accd77e541a2\$lut for cells of type $lut.
Using template $paramod$bc0db0d82b22a7a85090b545a2e36e6b38af48d4\$lut for cells of type $lut.
Using template $paramod$3f83809cb0f84defec716c206740c2596b07425e\$lut for cells of type $lut.
Using template $paramod$60e0a526d5120cb853aa823aea6dcb02645a9f39\$lut for cells of type $lut.
Using template $paramod$c5fc75a3c76ca4b62ba5ce67ff8eaffd884835f1\$lut for cells of type $lut.
Using template $paramod$fa07a82d9e103236f70315e711a6784ca480a5ba\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$fad309c56337352ea8dff6fa2f72a741954f8a1f\$lut for cells of type $lut.
Using template $paramod$b8d4625956fa2d522791147eb9a3ced0f4614f21\$lut for cells of type $lut.
Using template $paramod$f258f431a7c2fc52205873e71cd6683fdc689824\$lut for cells of type $lut.
Using template $paramod$e18f748eafb5310e673f5658f78bc20692b467e5\$lut for cells of type $lut.
Using template $paramod$b90d0bd825ef9aa143f3f391212f99bcd2d228dc\$lut for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$66f4e42f6ecc06064dc14df2d3ed673c4ae6d667\$lut for cells of type $lut.
Using template $paramod$e6d61e5e52018f8d3fe280aad543cad1e662fe83\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$68625c7024b142086de7bc111c00c180ace9c303\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$aad870f7c4ba1dc3abe5883b37046fc54735bb1e\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$02f8afd8ab3ea00559be39e5a9e481f7578b1902\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$e2f1a07250a8887cbb5a8a65f89f8d9dcee9c701\$lut for cells of type $lut.
Using template $paramod$d3045ad7e83d49257b9490be24bc746fca30d5b2\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$3f122121c5eaa570a824a1c24525d1ead02f9d59\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$b9df33551d85c3edf969ff75d8b370e3e2e91d87\$lut for cells of type $lut.
Using template $paramod$5a05aceb4b3a5e65f91bcffb0fccca72a8307af8\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$eb910726ff5861dd9396a7c5aa886ad79576be97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$d077760500d22606291b3062f511663cb1c1101b\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$36b0afe997e2026b3063740979c2e25158cf39dd\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$32c48a69e3acd22031599a3593da71076425a763\$lut for cells of type $lut.
Using template $paramod$65ded9066c2ba0c381446d7e483a87d0bcfafbb2\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$61594d0f3b142edd1b56a1b06b880d35bf44947b\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$490fe9a9f8f7c1d8fffca1229d049e81b419e916\$lut for cells of type $lut.
Using template $paramod$861baf580168c225f7610d7bde541de63f8c1720\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$873da585177ac9357b1ac1b2bf2ba8defad61eef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$61c4cbf8581170b67138b98e32863cf2de767f72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$ceef5fb3d639a639b30f2fa59e00e8742ca185d8\$lut for cells of type $lut.
Using template $paramod$48cd9b335a5f9704e4f7629393850e9092cea0ee\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$a23a80e4625a3167b53379070a1f2e94b66f9390\$lut for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13180 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18068.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$procmux$7253.B_AND_S[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$7260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$19142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$8022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$7762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$5230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$141793$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$10431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$10689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$10693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$10768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$10790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$11120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$11845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$11923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$12728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$12808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$14520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$14958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$16731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$16828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$8057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$17895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$17967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$17974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18068.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$18928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$18957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$19001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$19060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$19142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$19777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$5124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$5646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$16094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$5842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$6045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$6311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$6332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$6407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.IBusCachedPlugin_cache.io_mem_cmd_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$15690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$7891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$8010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$8022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$8560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$8690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$8788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$8929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$8965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$9083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$9141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$9272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$9370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$9461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$9527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$9535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$9560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$9579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$9789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$43390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$15783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$flatten\VexRiscv.$eq$/home/igor/igor/prog/embarcatech/fpga/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3214_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$procmux$6056_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.dataCache_1.io_mem_cmd_valid.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$opt_dff.cc:272:make_patterns_logic$10900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$11417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_IS_DIV.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$14459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv.when_Fetcher_l160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$6164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$aiger141792$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$13210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$13593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$auto$share.cc:669:make_supercell$11291.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$12511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$13958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$10517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$11166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut\basesoc_sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_decode_RS2_2[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\VexRiscv.decode_RS2[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$12808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$14136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$7670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$141793$lut$procmux$6056_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$9186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut\socbushandler_master[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$5533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$141981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$6475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$6457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$auto$abc9_ops.cc:595:break_scc$48386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$19037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$141793$lut$aiger141792$18668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$18353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$17158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$16326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$141793$lut$aiger141792$15885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$141793$lut$aiger141792$15854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$142704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 9337 unused wires.

4.46. Executing AUTONAME pass.
Renamed 15186 objects in module colorlight_i5 (1245 iterations).
<suppressed ~15186 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7357 wires
    33388 wire bits
     7357 public wires
    33388 public wire bits
       16 ports
       65 port bits
       91 cells
        3   $scopeinfo
       49   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    10085 submodules
      334   CCU2C
      201   L6MUX21
     5494   LUT4
     1025   PFUMX
       24   TRELLIS_DPR16X4
     3007   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       91 colorlight_i5

        +----------Count including submodules.
        | 
     7357 wires
    33388 wire bits
     7357 public wires
    33388 public wire bits
       16 ports
       65 port bits
        - memories
        - memory bits
        - processes
       91 cells
        3   $scopeinfo
       49   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    10085 submodules
      334   CCU2C
      201   L6MUX21
     5494   LUT4
     1025   PFUMX
       24   TRELLIS_DPR16X4
     3007   TRELLIS_FF

4.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 17309d38f4, CPU: user 30.42s system 0.57s, MEM: 574.40 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 31% 1x autoname (10 sec), 12% 36x opt_clean (4 sec), ...
