#### CLK & RST
Net clk TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
Net clk LOC = AD8  |  IOSTANDARD=LVCMOS33;

Net rst_n TIG;
Net rst_n LOC = T23  |  IOSTANDARD=LVCMOS33  |  PULLUP;

#Net clk_33m TNM_NET = lcd_clk_pin;
#TIMESPEC TS_lcd_clk_pin = PERIOD lcd_clk_pin  33000 kHz;
#Net clk_33m LOC = AB12 |  IOSTANDARD=LVCMOS33;
NET "CLK_33MHZ_FPGA" LOC = AB12 |IOSTANDARD = LVCMOS33;
NET "CLK_33MHZ_FPGA" TNM_NET = CLK_33MHZ_FPGA;

NET "CLK_DIFF_FPGA_P" LOC = E16 |IOSTANDARD = LVDS_25;
NET "CLK_DIFF_FPGA_N" LOC = E17 |IOSTANDARD = LVDS_25;

NET "CLK_27MHZ_FPGA" LOC = AD13 |IOSTANDARD = LVCMOS33;
NET "CLK_27MHZ_FPGA" TNM_NET = CLK_27MHZ_FPGA;
#### DVI Constraints

Net DVI_D<0> LOC=A17;
Net DVI_D<0> IOSTANDARD=LVDCI_33;
Net DVI_D<1> LOC=B17;
Net DVI_D<1> IOSTANDARD=LVDCI_33;
Net DVI_D<2> LOC=C17;
Net DVI_D<2> IOSTANDARD=LVDCI_33;
Net DVI_D<3> LOC=D18;
Net DVI_D<3> IOSTANDARD=LVDCI_33;
Net DVI_D<4> LOC=C16;
Net DVI_D<4> IOSTANDARD=LVDCI_33;
Net DVI_D<5> LOC=D16;
Net DVI_D<5> IOSTANDARD=LVDCI_33;
Net DVI_D<6> LOC=B16;
Net DVI_D<6> IOSTANDARD=LVDCI_33;
Net DVI_D<7> LOC=B15;
Net DVI_D<7> IOSTANDARD=LVDCI_33;
Net DVI_D<8> LOC=A15;
Net DVI_D<8> IOSTANDARD=LVDCI_33;
Net DVI_D<9> LOC=A14;
Net DVI_D<9> IOSTANDARD=LVDCI_33;
Net DVI_D<10> LOC=B14;
Net DVI_D<10> IOSTANDARD=LVDCI_33;
Net DVI_D<11> LOC=C14;
Net DVI_D<11> IOSTANDARD=LVDCI_33;
Net DVI_XCLK_P LOC=A20;
Net DVI_XCLK_P IOSTANDARD=LVCMOS33;
Net DVI_XCLK_P DRIVE = 24;
Net DVI_XCLK_P SLEW = FAST;
Net DVI_XCLK_N LOC=B20;
Net DVI_XCLK_N IOSTANDARD=LVCMOS33;
Net DVI_XCLK_N DRIVE = 24;
Net DVI_XCLK_N SLEW = FAST;
Net DVI_H LOC=C19;
Net DVI_H IOSTANDARD=LVDCI_33;
Net DVI_V LOC=D19;
Net DVI_V IOSTANDARD=LVDCI_33;
Net DVI_DE LOC=C18;
Net DVI_DE IOSTANDARD=LVDCI_33;
Net I2C_SCL_DVI LOC=D21;
Net I2C_SCL_DVI SLEW = FAST;
Net I2C_SCL_DVI DRIVE = 24;
Net I2C_SCL_DVI TIG;
Net I2C_SCL_DVI IOSTANDARD=LVCMOS33;
Net I2C_SCL_DVI PULLUP;
Net I2C_SDA_DVI LOC=D20;
Net I2C_SDA_DVI SLEW = FAST;
Net I2C_SDA_DVI DRIVE = 24;
Net I2C_SDA_DVI TIG;
Net I2C_SDA_DVI IOSTANDARD=LVCMOS33;
Net I2C_SDA_DVI PULLUP;
Net DVI_RESET_B LOC = A18;
Net DVI_RESET_B IOSTANDARD = LVCMOS33;

Net TP<0> LOC = N4  |  IOSTANDARD=LVCMOS33  |  TIG;                   # ERR1 LED
Net TP<1> LOC = P5  |  IOSTANDARD=LVCMOS33  |  TIG;                   # ERR2 LED


Net TP<0> LOC = E13  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<1> LOC = D14  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<2> LOC = E12  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<3> LOC = F12  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<4> LOC = D15  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<5> LOC = E15  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<6> LOC = E10  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net TP<7> LOC = E11  |  IOSTANDARD=LVCMOS25  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;

Net BUTTON_C LOC=B21;
Net BUTTON_C IOSTANDARD=LVDCI_33;
Net BUTTON_E LOC=A23;
Net BUTTON_E IOSTANDARD=LVDCI_33;
Net BUTTON_W LOC=C21;
Net BUTTON_W IOSTANDARD=LVDCI_33;
Net BUTTON_S LOC=B22;
Net BUTTON_S IOSTANDARD=LVDCI_33;
Net BUTTON_N LOC=A22;
Net BUTTON_N IOSTANDARD=LVDCI_33;

Net TELE_TX LOC=P21;
Net TELE_TX IOSTANDARD=LVCMOS25;
Net TELE_RX LOC=AB26;
Net TELE_RX IOSTANDARD=LVCMOS25;

Net LED_C LOC=T22  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net LED_E LOC=Y18  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net LED_W LOC=AA18  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net LED_S LOC=AA8  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net LED_N LOC=Y8  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;

Net LED_ERR_1 LOC=P5   |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;
Net LED_ERR_0 LOC=N4  |  IOSTANDARD=LVCMOS33  |  PULLDOWN  |  SLEW=SLOW  |  DRIVE=2;

#### LCD
Net LCD_EN      LOC = P6   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_E
Net LCD_RS      LOC = R7   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_RS
Net LCD_RW      LOC = R5   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_RW
#Net LCD_DATA<0> LOC = P4   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB7
#Net LCD_DATA<1> LOC = R3   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB6
#Net LCD_DATA<2> LOC = T3   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB5
#Net LCD_DATA<3> LOC = R6   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB4
Net LCD_DATA<0> LOC = R6   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB7
Net LCD_DATA<1> LOC = T3   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB6
Net LCD_DATA<2> LOC = R3   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB5
Net LCD_DATA<3> LOC = P4   |  IOSTANDARD=LVCMOS33  |  TIG   |  PULLDOWN; # LCD_DB4


Net DIP<0> LOC=U4 |IOSTANDARD = LVCMOS18;
Net DIP<1> LOC=V3 |IOSTANDARD = LVCMOS18;
Net DIP<2> LOC=T4 |IOSTANDARD = LVCMOS18;
Net DIP<3> LOC=T5 |IOSTANDARD = LVCMOS18;
Net DIP<4> LOC=U6 |IOSTANDARD = LVCMOS18;
Net DIP<5> LOC=U5 |IOSTANDARD = LVCMOS18;
Net DIP<6> LOC=U7 |IOSTANDARD = LVCMOS18;
Net DIP<7> LOC=T7 |IOSTANDARD = LVCMOS18;

#	NET "ADN[0]"     LOC = J26  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[0]"     LOC = J25  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[1]"     LOC = R23  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[1]"     LOC = R22  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[2]"     LOC = N21  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[2]"     LOC = N22  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[3]"     LOC = U26  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[3]"     LOC = V26  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "DCON"       LOC = K22  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE" |CLOCK_DEDICATED_ROUTE = FALSE;
#	NET "DCOP"       LOC = K23  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE" |CLOCK_DEDICATED_ROUTE = FALSE;
#	NET "ADN[4]"     LOC = H26  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[4]"     LOC = G26  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[5]"     LOC = L19  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[5]"     LOC = L20  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[6]"     LOC = N23  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[6]"     LOC = P23  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADN[7]"     LOC = G25  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";
#	NET "ADP[7]"     LOC = G24  |IOSTANDARD = LVDS_25 |DIFF_TERM = "TRUE";

#	NET "ADC_nOE"    LOC = M19  |IOSTANDARD = LVCMOS25;
#	NET "SCLK"       LOC = M20  |IOSTANDARD = LVCMOS25;
#	NET "SDIO"       LOC = J24  |IOSTANDARD = LVCMOS25;
#	NET "CSB"        LOC = H24  |IOSTANDARD = LVCMOS25;
#	#NET "ADCLKP"     LOC = P20  |IOSTANDARD = LVDS_25 |DRIVE=24 |SLEW=FAST;
#	#NET "ADCLKN"     LOC = P21  |IOSTANDARD = LVDS_25 |DRIVE=24 |SLEW=FAST;
#	NET "ADCLKP"     LOC = F24  | IOSTANDARD=LVCMOS25;
#	NET "ADCLKN"     LOC = F25  | IOSTANDARD=LVCMOS25;


Net audio_bit_clk		 LOC = AC13   |  IOSTANDARD=LVCMOS33  ; #
Net audio_sdata_in		 LOC = AC12   |  IOSTANDARD=LVCMOS33  ; #
Net audio_sdata_out		 LOC = AC11   |  IOSTANDARD=LVCMOS33  ; #
Net audio_sync			 LOC = AD11   |  IOSTANDARD=LVCMOS33  ; #
Net flash_audio_reset_b	 LOC = AD10   |  IOSTANDARD=LVCMOS33  ; #

Net MOUSE_CLK     LOC=L2 |IOSTANDARD = LVCMOS18;
Net MOUSE_DATA    LOC=K1 |IOSTANDARD = LVCMOS18;
Net KEYBOARD_CLK  LOC=J1 |IOSTANDARD = LVCMOS18;
Net KEYBOARD_DATA LOC=H2 |IOSTANDARD = LVCMOS18;

