User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteLatency/RRAM/256KB/256KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 16 x 32
 - Row Activation   : 1 / 16
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 692.838um x 446.977um = 309682.623um^2
 |--- Mat Area      = 43.302um x 13.968um = 604.849um^2   (1.311%)
 |--- Subarray Area = 19.951um x 6.984um = 139.335um^2   (1.423%)
 - Area Efficiency = 1.311%
Timing:
 -  Read Latency = 1.893ns
 |--- H-Tree Latency = 145.788ps
 |--- Mat Latency    = 1.747ns
    |--- Predecoder Latency = 107.971ps
    |--- Subarray Latency   = 1.639ns
       |--- Row Decoder Latency = 92.934ps
       |--- Bitline Latency     = 0.140ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 81.762ps
       |--- Precharge Latency   = 94.200ps
 - Write Latency = 20.343ns
 |--- H-Tree Latency = 72.894ps
 |--- Mat Latency    = 20.270ns
    |--- Predecoder Latency = 107.971ps
    |--- Subarray Latency   = 20.162ns
       |--- Row Decoder Latency = 92.934ps
       |--- Charge Latency      = 29.560ps
 - Read Bandwidth  = 9.756GB/s
 - Write Bandwidth = 793.573MB/s
Power:
 -  Read Dynamic Energy = 47.959pJ
 |--- H-Tree Dynamic Energy = 23.978pJ
 |--- Mat Dynamic Energy    = 0.749pJ per mat
    |--- Predecoder Dynamic Energy = 0.017pJ
    |--- Subarray Dynamic Energy   = 0.183pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.016pJ
       |--- Bitline & Cell Read Energy = 0.000pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.013pJ
 - Write Dynamic Energy = 105.829pJ
 |--- H-Tree Dynamic Energy = 23.978pJ
 |--- Mat Dynamic Energy    = 2.558pJ per mat
    |--- Predecoder Dynamic Energy = 0.017pJ
    |--- Subarray Dynamic Energy   = 0.635pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.016pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 322.100uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 629.101nW per mat

Finished!
