<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: ADC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">ADC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Analog to Digital Converter.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for ADC_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_a_d_c___type_def__coll__graph.png" border="0" usemap="#a_a_d_c___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_a_d_c___type_def_coll__map" id="a_a_d_c___type_def_coll__map">
<area shape="rect" title="Analog to Digital Converter." alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360" id="r_af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0" id="r_ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586" id="r_afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="memitem:af9d6c604e365c7d9d7601bf4ef373498" id="r_af9d6c604e365c7d9d7601bf4ef373498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a></td></tr>
<tr class="memitem:a6ac83fae8377c7b7fcae50fa4211b0e8" id="r_a6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a></td></tr>
<tr class="memitem:a427dda1678f254bd98b1f321d7194a3b" id="r_a427dda1678f254bd98b1f321d7194a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a></td></tr>
<tr class="memitem:a11e65074b9f06b48c17cdfa5bea9f125" id="r_a11e65074b9f06b48c17cdfa5bea9f125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a></td></tr>
<tr class="memitem:a613f6b76d20c1a513976b920ecd7f4f8" id="r_a613f6b76d20c1a513976b920ecd7f4f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a></td></tr>
<tr class="memitem:a2fd59854223e38158b4138ee8e913ab3" id="r_a2fd59854223e38158b4138ee8e913ab3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a></td></tr>
<tr class="memitem:a24c3512abcc90ef75cf3e9145e5dbe9b" id="r_a24c3512abcc90ef75cf3e9145e5dbe9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a></td></tr>
<tr class="memitem:a9f8712dfef7125c0bb39db11f2b7416b" id="r_a9f8712dfef7125c0bb39db11f2b7416b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a></td></tr>
<tr class="memitem:a3302e1bcfdfbbfeb58779d0761fb377c" id="r_a3302e1bcfdfbbfeb58779d0761fb377c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a></td></tr>
<tr class="memitem:aab440b0ad8631f5666dd32768a89cf60" id="r_aab440b0ad8631f5666dd32768a89cf60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab440b0ad8631f5666dd32768a89cf60">SQR2</a></td></tr>
<tr class="memitem:a97e40d9928fa25a5628d6442f0aa6c0f" id="r_a97e40d9928fa25a5628d6442f0aa6c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a></td></tr>
<tr class="memitem:a75e0cc079831adcc051df456737d3ae4" id="r_a75e0cc079831adcc051df456737d3ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75e0cc079831adcc051df456737d3ae4">JSQR</a></td></tr>
<tr class="memitem:a22fa21352be442bd02f9c26a1013d598" id="r_a22fa21352be442bd02f9c26a1013d598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22fa21352be442bd02f9c26a1013d598">JDR1</a></td></tr>
<tr class="memitem:ae9156af81694b7a85923348be45a2167" id="r_ae9156af81694b7a85923348be45a2167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9156af81694b7a85923348be45a2167">JDR2</a></td></tr>
<tr class="memitem:a3a54028253a75a470fccf841178cba46" id="r_a3a54028253a75a470fccf841178cba46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a54028253a75a470fccf841178cba46">JDR3</a></td></tr>
<tr class="memitem:a9274ceea3b2c6d5c1903d0a7abad91a1" id="r_a9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a></td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94" id="r_a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analog to Digital Converter. </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00151">151</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 1, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00154">154</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 2, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00155">155</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular data register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00172">172</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a24c3512abcc90ef75cf3e9145e5dbe9b" name="a24c3512abcc90ef75cf3e9145e5dbe9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c3512abcc90ef75cf3e9145e5dbe9b">&#9670;&#160;</a></span>HTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog higher threshold register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00162">162</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a22fa21352be442bd02f9c26a1013d598" name="a22fa21352be442bd02f9c26a1013d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22fa21352be442bd02f9c26a1013d598">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 1, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00168">168</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ae9156af81694b7a85923348be45a2167" name="ae9156af81694b7a85923348be45a2167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9156af81694b7a85923348be45a2167">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 2, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00169">169</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a3a54028253a75a470fccf841178cba46" name="a3a54028253a75a470fccf841178cba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a54028253a75a470fccf841178cba46">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 3, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00170">170</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a9274ceea3b2c6d5c1903d0a7abad91a1" name="a9274ceea3b2c6d5c1903d0a7abad91a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9274ceea3b2c6d5c1903d0a7abad91a1">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 4, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00171">171</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a427dda1678f254bd98b1f321d7194a3b" name="a427dda1678f254bd98b1f321d7194a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427dda1678f254bd98b1f321d7194a3b">&#9670;&#160;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00158">158</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a11e65074b9f06b48c17cdfa5bea9f125" name="a11e65074b9f06b48c17cdfa5bea9f125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e65074b9f06b48c17cdfa5bea9f125">&#9670;&#160;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 2, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00159">159</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a613f6b76d20c1a513976b920ecd7f4f8" name="a613f6b76d20c1a513976b920ecd7f4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613f6b76d20c1a513976b920ecd7f4f8">&#9670;&#160;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 3, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00160">160</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2fd59854223e38158b4138ee8e913ab3" name="a2fd59854223e38158b4138ee8e913ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd59854223e38158b4138ee8e913ab3">&#9670;&#160;</a></span>JOFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 4, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00161">161</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a75e0cc079831adcc051df456737d3ae4" name="a75e0cc079831adcc051df456737d3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e0cc079831adcc051df456737d3ae4">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected sequence register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00167">167</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a9f8712dfef7125c0bb39db11f2b7416b" name="a9f8712dfef7125c0bb39db11f2b7416b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f8712dfef7125c0bb39db11f2b7416b">&#9670;&#160;</a></span>LTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog lower threshold register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00163">163</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af9d6c604e365c7d9d7601bf4ef373498" name="af9d6c604e365c7d9d7601bf4ef373498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6c604e365c7d9d7601bf4ef373498">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00156">156</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6ac83fae8377c7b7fcae50fa4211b0e8" name="a6ac83fae8377c7b7fcae50fa4211b0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac83fae8377c7b7fcae50fa4211b0e8">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 2, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00157">157</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a3302e1bcfdfbbfeb58779d0761fb377c" name="a3302e1bcfdfbbfeb58779d0761fb377c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3302e1bcfdfbbfeb58779d0761fb377c">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 1, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00164">164</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aab440b0ad8631f5666dd32768a89cf60" name="aab440b0ad8631f5666dd32768a89cf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab440b0ad8631f5666dd32768a89cf60">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 2, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00165">165</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a97e40d9928fa25a5628d6442f0aa6c0f" name="a97e40d9928fa25a5628d6442f0aa6c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e40d9928fa25a5628d6442f0aa6c0f">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 3, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00166">166</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00153">153</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f405xx_8h_source.html">stm32f405xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410rx_8h_source.html">stm32f410rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410tx_8h_source.html">stm32f410tx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f411xe_8h_source.html">stm32f411xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412cx_8h_source.html">stm32f412cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412vx_8h_source.html">stm32f412vx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412zx_8h_source.html">stm32f412zx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f413xx_8h_source.html">stm32f413xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f417xx_8h_source.html">stm32f417xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f423xx_8h_source.html">stm32f423xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f437xx_8h_source.html">stm32f437xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
