$date
	Mon Jan 19 15:54:38 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_processor $end
$var wire 64 ! data_mem_rdata [63:0] $end
$var wire 32 " instr_data [31:0] $end
$var wire 64 # instr_addr [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 % data_mem_wdata [63:0] $end
$var wire 64 & data_mem_addr [63:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var integer 32 ) i [31:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 64 * data_mem_rdata [63:0] $end
$var wire 32 + instr_mem_rdata [31:0] $end
$var wire 1 ( rst $end
$var wire 64 , instr_mem_addr [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 - data_mem_wdata [63:0] $end
$var wire 64 . data_mem_addr [63:0] $end
$scope module core $end
$var wire 1 ' clk $end
$var wire 64 / data_mem_rdata [63:0] $end
$var wire 64 0 instr_mem_addr [63:0] $end
$var wire 32 1 instr_mem_rdata [31:0] $end
$var wire 1 ( rst $end
$var wire 64 2 store_data [63:0] $end
$var wire 64 3 rs2_data [63:0] $end
$var wire 5 4 rs2 [4:0] $end
$var wire 64 5 rs1_data [63:0] $end
$var wire 5 6 rs1 [4:0] $end
$var wire 1 7 rd_we $end
$var wire 64 8 rd_data [63:0] $end
$var wire 5 9 rd [4:0] $end
$var wire 64 : pc_next [63:0] $end
$var wire 64 ; pc [63:0] $end
$var wire 7 < opcode [6:0] $end
$var wire 1 = mem_we $end
$var wire 1 > mem_to_reg $end
$var wire 64 ? imm_s [63:0] $end
$var wire 64 @ imm_i [63:0] $end
$var wire 64 A imm_b [63:0] $end
$var wire 7 B funct7 [6:0] $end
$var wire 3 C funct3 [2:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 D data_mem_wdata [63:0] $end
$var wire 64 E data_mem_addr [63:0] $end
$var wire 1 F branch_taken $end
$var wire 64 G branch_offset [63:0] $end
$var wire 64 H alu_result [63:0] $end
$scope module ex_stage $end
$var wire 64 I branch_offset [63:0] $end
$var wire 1 J is_zba $end
$var wire 64 K store_data [63:0] $end
$var wire 64 L zba_result [63:0] $end
$var wire 64 M rs2_data [63:0] $end
$var wire 64 N rs1_data [63:0] $end
$var wire 7 O opcode [6:0] $end
$var wire 64 P imm_s [63:0] $end
$var wire 64 Q imm_i [63:0] $end
$var wire 64 R imm_b [63:0] $end
$var wire 7 S funct7 [6:0] $end
$var wire 3 T funct3 [2:0] $end
$var reg 64 U alu_result [63:0] $end
$var reg 1 F branch_taken $end
$var reg 1 > mem_to_reg $end
$var reg 1 = mem_we $end
$var reg 1 7 rd_we $end
$scope module zba $end
$var wire 64 V rs2 [63:0] $end
$var wire 64 W rs1 [63:0] $end
$var wire 3 X funct3 [2:0] $end
$var reg 64 Y result [63:0] $end
$upscope $end
$upscope $end
$scope module id_stage $end
$var wire 32 Z instr [31:0] $end
$var wire 5 [ rs2 [4:0] $end
$var wire 5 \ rs1 [4:0] $end
$var wire 5 ] rd [4:0] $end
$var wire 7 ^ opcode [6:0] $end
$var wire 64 _ imm_s [63:0] $end
$var wire 64 ` imm_i [63:0] $end
$var wire 64 a imm_b [63:0] $end
$var wire 7 b funct7 [6:0] $end
$var wire 3 c funct3 [2:0] $end
$upscope $end
$scope module if_stage $end
$var wire 1 ' clk $end
$var wire 64 d pc_next [63:0] $end
$var wire 1 ( rst $end
$var reg 64 e pc [63:0] $end
$upscope $end
$scope module mem_stage_i $end
$var wire 64 f alu_result [63:0] $end
$var wire 64 g data_mem_addr [63:0] $end
$var wire 64 h data_mem_wdata [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 1 = mem_we $end
$var wire 64 i store_data [63:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ' clk $end
$var wire 5 j rd [4:0] $end
$var wire 1 7 rd_we $end
$var wire 5 k rs1 [4:0] $end
$var wire 5 l rs2 [4:0] $end
$var wire 1 ( rst $end
$var wire 64 m rs2_data [63:0] $end
$var wire 64 n rs1_data [63:0] $end
$var wire 64 o rd_data [63:0] $end
$var integer 32 p i [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 64 q alu_result [63:0] $end
$var wire 64 r mem_data [63:0] $end
$var wire 1 > mem_to_reg $end
$var wire 64 s rd_data [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 s
b0 r
b0 q
bx p
b0 o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
b0 g
b0 f
bx e
bx d
bx c
bx b
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
b0 Y
bx X
bx W
bx V
b0 U
bx T
bx S
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 R
bx Q
bx P
bx O
bx N
bx M
b0 L
bx K
xJ
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 I
b0 H
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 G
0F
b0 E
bx D
bx C
bx B
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 A
bx @
bx ?
0>
0=
bx <
bx ;
bx :
bx 9
b0 8
07
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
b0 /
b0 .
bx -
bx ,
bx +
b0 *
b100000000 )
1(
0'
b0 &
bx %
0$
bx #
bx "
b0 !
$end
#5000
b0 !
b0 *
b0 /
b0 r
b1 8
b1 o
b1 s
b0 5
b0 N
b0 W
b0 n
b0 %
b0 -
b0 D
b0 h
b0 2
b0 K
b0 i
b0 3
b0 M
b0 V
b0 m
0J
17
b1 &
b1 .
b1 E
b1 g
b1 H
b1 U
b1 f
b1 q
b10011 <
b10011 O
b10011 ^
b10 9
b10 ]
b10 j
b0 C
b0 T
b0 X
b0 c
b0 6
b0 \
b0 k
b1 4
b1 [
b1 l
b0 B
b0 S
b0 b
b1 @
b1 Q
b1 `
b10 ?
b10 P
b10 _
b10 G
b10 I
b10 A
b10 R
b10 a
b100 :
b100 d
b100000000000100010011 "
b100000000000100010011 +
b100000000000100010011 1
b100000000000100010011 Z
b0 #
b0 ,
b0 0
b0 ;
b0 e
b100000 p
1'
#10000
0'
#15000
b100000 p
1'
#20000
0'
0(
#25000
17
b1 &
b1 .
b1 E
b1 g
b1 H
b1 U
b1 f
b1 q
b11 9
b11 ]
b11 j
b11 ?
b11 P
b11 _
b100000000010 G
b100000000010 I
b100000000010 A
b100000000010 R
b100000000010 a
b1000 :
b1000 d
b100000000000110010011 "
b100000000000110010011 +
b100000000000110010011 1
b100000000000110010011 Z
b100 #
b100 ,
b100 0
b100 ;
b100 e
1'
#30000
0'
#35000
b0 8
b0 o
b0 s
b1 5
b1 N
b1 W
b1 n
b1 %
b1 -
b1 D
b1 h
b1 2
b1 K
b1 i
b1 3
b1 M
b1 V
b1 m
1F
07
b0 &
b0 .
b0 E
b0 g
b0 H
b0 U
b0 f
b0 q
b1100011 <
b1100011 O
b1100011 ^
b1000 9
b1000 ]
b1000 j
b10 6
b10 \
b10 k
b11 4
b11 [
b11 l
b11 @
b11 Q
b11 `
b1000 ?
b1000 P
b1000 _
b1000 G
b1000 I
b1000 A
b1000 R
b1000 a
b10000 :
b10000 d
b1100010000010001100011 "
b1100010000010001100011 +
b1100010000010001100011 1
b1100010000010001100011 Z
b1000 #
b1000 ,
b1000 0
b1000 ;
b1000 e
1'
#40000
0'
#45000
b101 8
b101 o
b101 s
b0 5
b0 N
b0 W
b0 n
b0 %
b0 -
b0 D
b0 h
b0 2
b0 K
b0 i
b0 3
b0 M
b0 V
b0 m
17
b101 &
b101 .
b101 E
b101 g
b101 H
b101 U
b101 f
b101 q
0F
b10011 <
b10011 O
b10011 ^
b100 9
b100 ]
b100 j
b0 6
b0 \
b0 k
b101 4
b101 [
b101 l
b101 @
b101 Q
b101 `
b100 ?
b100 P
b100 _
b100 G
b100 I
b100 A
b100 R
b100 a
b10100 :
b10100 d
b10100000000001000010011 "
b10100000000001000010011 +
b10100000000001000010011 1
b10100000000001000010011 Z
b10000 #
b10000 ,
b10000 0
b10000 ;
b10000 e
1'
#50000
0'
#55000
b0 8
b0 o
b0 s
17
b0 &
b0 .
b0 E
b0 g
b0 H
b0 U
b0 f
b0 q
b0 9
b0 ]
b0 j
b0 4
b0 [
b0 l
b0 @
b0 Q
b0 `
b0 ?
b0 P
b0 _
b0 G
b0 I
b0 A
b0 R
b0 a
b11000 :
b11000 d
b10011 "
b10011 +
b10011 1
b10011 Z
b10100 #
b10100 ,
b10100 0
b10100 ;
b10100 e
1'
#60000
0'
#65000
b11100 :
b11100 d
b11000 #
b11000 ,
b11000 0
b11000 ;
b11000 e
1'
#70000
0'
#75000
b100000 :
b100000 d
b11100 #
b11100 ,
b11100 0
b11100 ;
b11100 e
1'
#80000
0'
#85000
b100100 :
b100100 d
b100000 #
b100000 ,
b100000 0
b100000 ;
b100000 e
1'
#90000
0'
#95000
b101000 :
b101000 d
b100100 #
b100100 ,
b100100 0
b100100 ;
b100100 e
1'
#100000
0'
#105000
b101100 :
b101100 d
b101000 #
b101000 ,
b101000 0
b101000 ;
b101000 e
1'
#110000
0'
#115000
b110000 :
b110000 d
b101100 #
b101100 ,
b101100 0
b101100 ;
b101100 e
1'
#120000
0'
#125000
b110100 :
b110100 d
b110000 #
b110000 ,
b110000 0
b110000 ;
b110000 e
1'
#130000
0'
#135000
b111000 :
b111000 d
b110100 #
b110100 ,
b110100 0
b110100 ;
b110100 e
1'
#140000
0'
#145000
b111100 :
b111100 d
b111000 #
b111000 ,
b111000 0
b111000 ;
b111000 e
1'
#150000
0'
#155000
b1000000 :
b1000000 d
b111100 #
b111100 ,
b111100 0
b111100 ;
b111100 e
1'
#160000
0'
#165000
b1000100 :
b1000100 d
b1000000 #
b1000000 ,
b1000000 0
b1000000 ;
b1000000 e
1'
#170000
0'
#175000
b1001000 :
b1001000 d
b1000100 #
b1000100 ,
b1000100 0
b1000100 ;
b1000100 e
1'
#180000
0'
#185000
b1001100 :
b1001100 d
b1001000 #
b1001000 ,
b1001000 0
b1001000 ;
b1001000 e
1'
#190000
0'
#195000
b1010000 :
b1010000 d
b1001100 #
b1001100 ,
b1001100 0
b1001100 ;
b1001100 e
1'
#200000
0'
#205000
b1010100 :
b1010100 d
b1010000 #
b1010000 ,
b1010000 0
b1010000 ;
b1010000 e
1'
#210000
0'
#215000
b1011000 :
b1011000 d
b1010100 #
b1010100 ,
b1010100 0
b1010100 ;
b1010100 e
1'
#220000
0'
#225000
b1011100 :
b1011100 d
b1011000 #
b1011000 ,
b1011000 0
b1011000 ;
b1011000 e
1'
#230000
0'
#235000
b1100000 :
b1100000 d
b1011100 #
b1011100 ,
b1011100 0
b1011100 ;
b1011100 e
1'
#240000
0'
#245000
b1100100 :
b1100100 d
b1100000 #
b1100000 ,
b1100000 0
b1100000 ;
b1100000 e
1'
#250000
0'
#255000
b1101000 :
b1101000 d
b1100100 #
b1100100 ,
b1100100 0
b1100100 ;
b1100100 e
1'
#260000
0'
#265000
b1101100 :
b1101100 d
b1101000 #
b1101000 ,
b1101000 0
b1101000 ;
b1101000 e
1'
#270000
0'
#275000
b1110000 :
b1110000 d
b1101100 #
b1101100 ,
b1101100 0
b1101100 ;
b1101100 e
1'
#280000
0'
#285000
b1110100 :
b1110100 d
b1110000 #
b1110000 ,
b1110000 0
b1110000 ;
b1110000 e
1'
#290000
0'
#295000
b1111000 :
b1111000 d
b1110100 #
b1110100 ,
b1110100 0
b1110100 ;
b1110100 e
1'
#300000
0'
#305000
b1111100 :
b1111100 d
b1111000 #
b1111000 ,
b1111000 0
b1111000 ;
b1111000 e
1'
#310000
0'
#315000
b10000000 :
b10000000 d
b1111100 #
b1111100 ,
b1111100 0
b1111100 ;
b1111100 e
1'
#320000
0'
