INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sources_1/new/used_modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module heartbeat_0_5hz
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
