Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/edilson/projects_VHDL/antirebotes/edeffefef_tb_isim_beh.exe -prj /home/edilson/projects_VHDL/antirebotes/edeffefef_tb_beh.prj work.edeffefef_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/edilson/projects_VHDL/antirebotes/Module_AR.vhd" into library work
Parsing VHDL file "/home/edilson/projects_VHDL/antirebotes/contador_test.vhd" into library work
Parsing VHDL file "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.vhd" into library work
Parsing VHDL file "/home/edilson/projects_VHDL/antirebotes/edeffefef_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96416 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Module_AR [module_ar_default]
Compiling architecture behavioral of entity contador_test [contador_test_default]
Compiling architecture behavioral of entity AR_complete_counter [ar_complete_counter_default]
Compiling architecture behavior of entity edeffefef_tb
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/edilson/projects_VHDL/antirebotes/edeffefef_tb_isim_beh.exe
Fuse Memory Usage: 668748 KB
Fuse CPU Usage: 1450 ms
GCC CPU Usage: 350 ms
