design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_LED_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_LED_0_0/sim/design_1_LED_0_0.vhd,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../HW_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
