// Seed: 2717580232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23;
  wire id_24;
  wire id_25;
  assign id_14 = 0 ? id_22 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  wire id_21;
  assign id_14 = 1'b0;
  wire id_22;
  module_0(
      id_20,
      id_17,
      id_20,
      id_2,
      id_9,
      id_12,
      id_1,
      id_12,
      id_18,
      id_14,
      id_9,
      id_16,
      id_22,
      id_22,
      id_1,
      id_22,
      id_22,
      id_14,
      id_17,
      id_9,
      id_4,
      id_17
  ); id_23(
      .id_0(1),
      .id_1(1),
      .id_2(id_10 ? 1 : id_3),
      .id_3(),
      .id_4(id_1),
      .id_5(id_13),
      .id_6(1),
      .id_7(id_2),
      .id_8(1'b0)
  );
  wire id_24 = id_18;
endmodule
