

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 21:56:15 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D6
    * Solution:       comb_0 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ test                            |     -|  0.00|      105|  1.050e+03|         -|      106|     -|        no|  8 (~0%)|  416 (16%)|   9576 (1%)|  13602 (4%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_36_1  |     -|  0.41|       11|    110.000|         -|       11|     -|        no|        -|   128 (5%)|  2217 (~0%)|   3041 (1%)|    -|
    |  o VITIS_LOOP_36_1               |     -|  7.30|        9|     90.000|         3|        1|     8|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_67_7  |     -|  0.20|        7|     70.000|         -|        7|     -|        no|        -|   240 (9%)|  1342 (~0%)|   5267 (1%)|    -|
    |  o VITIS_LOOP_67_7               |     -|  7.30|        5|     50.000|         3|        1|     4|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|          -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d6.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d6.cpp:29:2   |
| m_axi_mem    | read      | 9      | 64    |              |               |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d6.cpp:99:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d6.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d6.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d6.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ | d6.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d6.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ | d6.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d6.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ | d6.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d6.cpp:62:52    | read      | Widen Fail   |        |              |               | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d6.cpp:62:33    | read      | Widen Fail   |        |              |               | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d6.cpp:62:52    | read      | Inferred     | 9      |              |               |            |                                                                                                       |
| m_axi_mem    | arg1     | d6.cpp:62:33    | read      | Inferred     | 9      |              |               |            |                                                                                                       |
| m_axi_mem    | out1     | d6.cpp:101:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d6.cpp:99:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d6.cpp:101:11   | write     | Inferred     | 9      | ARRAY_WRITE  | d6.cpp:99:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + test                           | 416 |        |             |     |        |         |
|   mul_64ns_64ns_128_1_1_U144     | 16  |        | mul_ln62    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U145     | 16  |        | mul_ln62_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U144     | 16  |        | mul_ln62_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U145     | 16  |        | mul_ln62_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U144     | 16  |        | mul_ln62_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U144     | 16  |        | mul_ln62_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U145     | 16  |        | mul_ln62_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U145     | 16  |        | mul_ln62_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U146     | 16  |        | mul_ln62_8  | mul | auto   | 0       |
|   grp_fu_412_p2                  | -   |        | add_ln62    | add | fabric | 0       |
|   add_ln62_1_fu_677_p2           | -   |        | add_ln62_1  | add | fabric | 0       |
|   add_ln62_2_fu_861_p2           | -   |        | add_ln62_2  | add | fabric | 0       |
|   grp_fu_412_p2                  | -   |        | add_ln62_3  | add | fabric | 0       |
|   add_ln62_6_fu_1046_p2          | -   |        | add_ln62_6  | add | fabric | 0       |
|   add_ln62_7_fu_881_p2           | -   |        | add_ln62_7  | add | fabric | 0       |
|   add_ln62_8_fu_1050_p2          | -   |        | add_ln62_8  | add | fabric | 0       |
|   add_ln87_fu_736_p2             | -   |        | add_ln87    | add | fabric | 0       |
|   add_ln87_1_fu_756_p2           | -   |        | add_ln87_1  | add | fabric | 0       |
|   add_ln87_2_fu_888_p2           | -   |        | add_ln87_2  | add | fabric | 0       |
|   add_ln87_3_fu_908_p2           | -   |        | add_ln87_3  | add | fabric | 0       |
|   add_ln87_4_fu_928_p2           | -   |        | add_ln87_4  | add | fabric | 0       |
|   add_ln87_5_fu_948_p2           | -   |        | add_ln87_5  | add | fabric | 0       |
|   add_ln87_6_fu_1062_p2          | -   |        | add_ln87_6  | add | fabric | 0       |
|   out1_w_fu_1098_p2              | -   |        | out1_w      | add | fabric | 0       |
|   add_ln88_fu_1121_p2            | -   |        | add_ln88    | add | fabric | 0       |
|   add_ln88_1_fu_786_p2           | -   |        | add_ln88_1  | add | fabric | 0       |
|   out1_w_1_fu_1145_p2            | -   |        | out1_w_1    | add | fabric | 0       |
|   add_ln89_fu_1154_p2            | -   |        | add_ln89    | add | fabric | 0       |
|   add_ln89_1_fu_806_p2           | -   |        | add_ln89_1  | add | fabric | 0       |
|   out1_w_2_fu_1181_p2            | -   |        | out1_w_2    | add | fabric | 0       |
|   out1_w_3_fu_968_p2             | -   |        | out1_w_3    | add | fabric | 0       |
|   out1_w_4_fu_987_p2             | -   |        | out1_w_4    | add | fabric | 0       |
|   out1_w_5_fu_1007_p2            | -   |        | out1_w_5    | add | fabric | 0       |
|   out1_w_6_fu_1027_p2            | -   |        | out1_w_6    | add | fabric | 0       |
|   out1_w_7_fu_1192_p2            | -   |        | out1_w_7    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |             |     |        |         |
|    add_ln22_fu_218_p2            | -   |        | add_ln22    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |             |     |        |         |
|    add_ln29_fu_218_p2            | -   |        | add_ln29    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_36_1 | 128 |        |             |     |        |         |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln49    | mul | auto   | 0       |
|    add_ln49_fu_824_p2            | -   |        | add_ln49    | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U24     | 16  |        | mul_ln49_1  | mul | auto   | 0       |
|    add_ln49_1_fu_842_p2          | -   |        | add_ln49_1  | add | fabric | 0       |
|    sub_ln34_3_fu_460_p2          | -   |        | sub_ln34_3  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U25     | 16  |        | mul_ln49_2  | mul | auto   | 0       |
|    add_ln49_2_fu_860_p2          | -   |        | add_ln49_2  | add | fabric | 0       |
|    sub_ln34_4_fu_476_p2          | -   |        | sub_ln34_4  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U26     | 16  |        | mul_ln49_3  | mul | auto   | 0       |
|    add_ln49_3_fu_878_p2          | -   |        | add_ln49_3  | add | fabric | 0       |
|    sub_ln34_5_fu_492_p2          | -   |        | sub_ln34_5  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U27     | 16  |        | mul_ln49_4  | mul | auto   | 0       |
|    add_ln49_4_fu_896_p2          | -   |        | add_ln49_4  | add | fabric | 0       |
|    sub_ln34_fu_518_p2            | -   |        | sub_ln34    | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U28     | 16  |        | mul_ln49_5  | mul | auto   | 0       |
|    add_ln49_5_fu_914_p2          | -   |        | add_ln49_5  | add | fabric | 0       |
|    sub_ln34_1_fu_715_p2          | -   |        | sub_ln34_1  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U29     | 16  |        | mul_ln49_6  | mul | auto   | 0       |
|    add_ln49_6_fu_932_p2          | -   |        | add_ln49_6  | add | fabric | 0       |
|    tmp_7_fu_759_p10              | -   |        | sub_ln34_2  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U30     | 16  |        | mul_ln49_7  | mul | auto   | 0       |
|    add_ln49_7_fu_938_p2          | -   |        | add_ln49_7  | add | fabric | 0       |
|    add_ln36_fu_546_p2            | -   |        | add_ln36    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_67_7 | 240 |        |             |     |        |         |
|    add_ln81_fu_530_p2            | -   |        | add_ln81    | add | fabric | 0       |
|    sub_ln77_6_fu_540_p2          | -   |        | sub_ln77_6  | sub | fabric | 0       |
|    sub_ln77_7_fu_556_p2          | -   |        | sub_ln77_7  | sub | fabric | 0       |
|    sub_ln77_fu_572_p2            | -   |        | sub_ln77    | sub | fabric | 0       |
|    sub_ln77_1_fu_598_p2          | -   |        | sub_ln77_1  | sub | fabric | 0       |
|    sub_ln77_2_fu_614_p2          | -   |        | sub_ln77_2  | sub | fabric | 0       |
|    empty_fu_636_p2               | -   |        | empty       | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U66     | 16  |        | mul_ln80    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U67     | 16  |        | mul_ln80_1  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U68     | 16  |        | mul_ln80_2  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U69     | 16  |        | mul_ln80_3  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U70     | 16  |        | mul_ln80_4  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U71     | 16  |        | mul_ln80_5  | mul | auto   | 0       |
|    sub_ln77_8_fu_674_p2          | -   |        | sub_ln77_8  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U72     | 16  |        | mul_ln80_6  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U73     | 16  |        | mul_ln80_7  | mul | auto   | 0       |
|    sub_ln77_9_fu_690_p2          | -   |        | sub_ln77_9  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U74     | 16  |        | mul_ln80_8  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U75     | 16  |        | mul_ln80_9  | mul | auto   | 0       |
|    sub_ln77_3_fu_716_p2          | -   |        | sub_ln77_3  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U76     | 16  |        | mul_ln80_10 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U77     | 16  |        | mul_ln80_11 | mul | auto   | 0       |
|    sub_ln77_4_fu_732_p2          | -   |        | sub_ln77_4  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U78     | 16  |        | mul_ln80_12 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U79     | 16  |        | mul_ln80_13 | mul | auto   | 0       |
|    tmp_18_fu_1273_p10            | -   |        | sub_ln77_5  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U80     | 16  |        | mul_ln80_14 | mul | auto   | 0       |
|    add_ln80_14_fu_1343_p2        | -   |        | add_ln80_14 | add | fabric | 0       |
|    add_ln67_fu_760_p2            | -   |        | add_ln67    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |             |     |        |         |
|    add_ln99_fu_204_p2            | -   |        | add_ln99    | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d6.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d6.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d6.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d6.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d6.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d6.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d6.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d6.cpp:18 in test, arr    |
| pipeline        | II=1                                            | d6.cpp:38 in test         |
| unroll          |                                                 | d6.cpp:41 in test         |
| pipeline        | II=1                                            | d6.cpp:45 in test         |
| unroll          |                                                 | d6.cpp:48 in test         |
| pipeline        | II=1                                            | d6.cpp:58 in test         |
| unroll          |                                                 | d6.cpp:61 in test         |
| pipeline        | II=1                                            | d6.cpp:69 in test         |
| unroll          |                                                 | d6.cpp:72 in test         |
| pipeline        | II=1                                            | d6.cpp:76 in test         |
| unroll          |                                                 | d6.cpp:79 in test         |
+-----------------+-------------------------------------------------+---------------------------+


