Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  7 23:18:16 2019
| Host         : JONPC running 64-bit major release  (build 9200)
| Command      : report_drc -file counter_top_drc_routed.rpt -pb counter_top_drc_routed.pb -rpx counter_top_drc_routed.rpx
| Design       : counter_top
| Device       : xc7z010clg400-2
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 4          |
| ZPS7-1 | Warning  | PS7 block required              | 1          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port led[0] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port led[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port led[2] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port led[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


