// Seed: 2743409151
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd65
) (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wor _id_6,
    input supply1 id_7
);
  logic [id_6 : -1] id_9 = id_0;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 ();
  bit id_1 = id_1 == -1;
  always @(negedge id_1 or posedge id_1) begin : LABEL_0
    id_1 = 1;
  end
  assign module_0.id_0 = 0;
endmodule
