<!-- HTML header for doxygen 1.11.0-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Australis Firmware Reference: Peripheral_registers_structures</title>
<link rel="icon" href="logo.svg" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
       <script type="text/javascript">
           DoxygenAwesomeDarkModeToggle.init()
       </script>
<script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
       <script type="text/javascript">
           DoxygenAwesomeInteractiveToc.init()
       </script>	   
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
	<img src="logo.svg" width=150px class="logo">
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__Peripheral__registers__structures.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">Peripheral_registers_structures<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structADC__TypeDef" id="r_structADC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structADC__TypeDef">ADC_TypeDef</a></td></tr>
<tr class="memdesc:structADC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="#structADC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structADC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structADC__Common__TypeDef" id="r_structADC__Common__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structADC__Common__TypeDef">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:structADC__Common__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCAN__TxMailBox__TypeDef" id="r_structCAN__TxMailBox__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCAN__TxMailBox__TypeDef">CAN_TxMailBox_TypeDef</a></td></tr>
<tr class="memdesc:structCAN__TxMailBox__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="#structCAN__TxMailBox__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCAN__TxMailBox__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCAN__FIFOMailBox__TypeDef" id="r_structCAN__FIFOMailBox__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCAN__FIFOMailBox__TypeDef">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr class="memdesc:structCAN__FIFOMailBox__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="#structCAN__FIFOMailBox__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCAN__FIFOMailBox__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCAN__FilterRegister__TypeDef" id="r_structCAN__FilterRegister__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCAN__FilterRegister__TypeDef">CAN_FilterRegister_TypeDef</a></td></tr>
<tr class="memdesc:structCAN__FilterRegister__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="#structCAN__FilterRegister__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCAN__FilterRegister__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCAN__TypeDef" id="r_structCAN__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCAN__TypeDef">CAN_TypeDef</a></td></tr>
<tr class="memdesc:structCAN__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="#structCAN__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCAN__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCRC__TypeDef" id="r_structCRC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCRC__TypeDef">CRC_TypeDef</a></td></tr>
<tr class="memdesc:structCRC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="#structCRC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCRC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDAC__TypeDef" id="r_structDAC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDAC__TypeDef">DAC_TypeDef</a></td></tr>
<tr class="memdesc:structDAC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="#structDAC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structDAC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDBGMCU__TypeDef" id="r_structDBGMCU__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDBGMCU__TypeDef">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:structDBGMCU__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="#structDBGMCU__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structDBGMCU__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDCMI__TypeDef" id="r_structDCMI__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDCMI__TypeDef">DCMI_TypeDef</a></td></tr>
<tr class="memdesc:structDCMI__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI.  <a href="#structDCMI__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structDCMI__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDMA__Stream__TypeDef" id="r_structDMA__Stream__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDMA__Stream__TypeDef">DMA_Stream_TypeDef</a></td></tr>
<tr class="memdesc:structDMA__Stream__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="#structDMA__Stream__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structDMA__Stream__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDMA__TypeDef" id="r_structDMA__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDMA__TypeDef">DMA_TypeDef</a></td></tr>
<tr class="separator:structDMA__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structDMA2D__TypeDef" id="r_structDMA2D__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structDMA2D__TypeDef">DMA2D_TypeDef</a></td></tr>
<tr class="memdesc:structDMA2D__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2D Controller.  <a href="#structDMA2D__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structDMA2D__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structETH__TypeDef" id="r_structETH__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structETH__TypeDef">ETH_TypeDef</a></td></tr>
<tr class="memdesc:structETH__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC.  <a href="#structETH__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structETH__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structEXTI__TypeDef" id="r_structEXTI__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structEXTI__TypeDef">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:structEXTI__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="#structEXTI__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structEXTI__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFLASH__TypeDef" id="r_structFLASH__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFLASH__TypeDef">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:structFLASH__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="#structFLASH__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFLASH__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__Bank1__TypeDef" id="r_structFMC__Bank1__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFMC__Bank1__TypeDef">FMC_Bank1_TypeDef</a></td></tr>
<tr class="memdesc:structFMC__Bank1__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller.  <a href="#structFMC__Bank1__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__Bank1__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__Bank1E__TypeDef" id="r_structFMC__Bank1E__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFMC__Bank1E__TypeDef">FMC_Bank1E_TypeDef</a></td></tr>
<tr class="memdesc:structFMC__Bank1E__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank1E.  <a href="#structFMC__Bank1E__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__Bank1E__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__Bank2__3__TypeDef" id="r_structFMC__Bank2__3__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFMC__Bank2__3__TypeDef">FMC_Bank2_3_TypeDef</a></td></tr>
<tr class="memdesc:structFMC__Bank2__3__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank2.  <a href="#structFMC__Bank2__3__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__Bank2__3__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__Bank4__TypeDef" id="r_structFMC__Bank4__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFMC__Bank4__TypeDef">FMC_Bank4_TypeDef</a></td></tr>
<tr class="memdesc:structFMC__Bank4__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank4.  <a href="#structFMC__Bank4__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__Bank4__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__Bank5__6__TypeDef" id="r_structFMC__Bank5__6__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structFMC__Bank5__6__TypeDef">FMC_Bank5_6_TypeDef</a></td></tr>
<tr class="memdesc:structFMC__Bank5__6__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank5_6.  <a href="#structFMC__Bank5__6__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__Bank5__6__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structGPIO__TypeDef" id="r_structGPIO__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structGPIO__TypeDef">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:structGPIO__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="#structGPIO__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structGPIO__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structSYSCFG__TypeDef" id="r_structSYSCFG__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structSYSCFG__TypeDef">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:structSYSCFG__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="#structSYSCFG__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structSYSCFG__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structI2C__TypeDef" id="r_structI2C__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structI2C__TypeDef">I2C_TypeDef</a></td></tr>
<tr class="memdesc:structI2C__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="#structI2C__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structI2C__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structIWDG__TypeDef" id="r_structIWDG__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structIWDG__TypeDef">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:structIWDG__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="#structIWDG__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structIWDG__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structLTDC__TypeDef" id="r_structLTDC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structLTDC__TypeDef">LTDC_TypeDef</a></td></tr>
<tr class="memdesc:structLTDC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD-TFT Display Controller.  <a href="#structLTDC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structLTDC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structLTDC__Layer__TypeDef" id="r_structLTDC__Layer__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structLTDC__Layer__TypeDef">LTDC_Layer_TypeDef</a></td></tr>
<tr class="memdesc:structLTDC__Layer__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD-TFT Display layer x Controller.  <a href="#structLTDC__Layer__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structLTDC__Layer__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structPWR__TypeDef" id="r_structPWR__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structPWR__TypeDef">PWR_TypeDef</a></td></tr>
<tr class="memdesc:structPWR__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="#structPWR__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structPWR__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structRCC__TypeDef" id="r_structRCC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structRCC__TypeDef">RCC_TypeDef</a></td></tr>
<tr class="memdesc:structRCC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="#structRCC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structRCC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structRTC__TypeDef" id="r_structRTC__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structRTC__TypeDef">RTC_TypeDef</a></td></tr>
<tr class="memdesc:structRTC__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="#structRTC__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structRTC__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structSAI__TypeDef" id="r_structSAI__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structSAI__TypeDef">SAI_TypeDef</a></td></tr>
<tr class="memdesc:structSAI__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Audio Interface.  <a href="#structSAI__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structSAI__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structSAI__Block__TypeDef" id="r_structSAI__Block__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structSAI__Block__TypeDef">SAI_Block_TypeDef</a></td></tr>
<tr class="separator:structSAI__Block__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structSDIO__TypeDef" id="r_structSDIO__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structSDIO__TypeDef">SDIO_TypeDef</a></td></tr>
<tr class="memdesc:structSDIO__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD host Interface.  <a href="#structSDIO__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structSDIO__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structSPI__TypeDef" id="r_structSPI__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structSPI__TypeDef">SPI_TypeDef</a></td></tr>
<tr class="memdesc:structSPI__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="#structSPI__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structSPI__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structTIM__TypeDef" id="r_structTIM__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structTIM__TypeDef">TIM_TypeDef</a></td></tr>
<tr class="memdesc:structTIM__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="#structTIM__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structTIM__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSART__TypeDef" id="r_structUSART__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSART__TypeDef">USART_TypeDef</a></td></tr>
<tr class="memdesc:structUSART__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="#structUSART__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSART__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structWWDG__TypeDef" id="r_structWWDG__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structWWDG__TypeDef">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:structWWDG__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="#structWWDG__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structWWDG__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structCRYP__TypeDef" id="r_structCRYP__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structCRYP__TypeDef">CRYP_TypeDef</a></td></tr>
<tr class="memdesc:structCRYP__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crypto Processor.  <a href="#structCRYP__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structCRYP__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structHASH__TypeDef" id="r_structHASH__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structHASH__TypeDef">HASH_TypeDef</a></td></tr>
<tr class="memdesc:structHASH__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH.  <a href="#structHASH__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structHASH__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structHASH__DIGEST__TypeDef" id="r_structHASH__DIGEST__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structHASH__DIGEST__TypeDef">HASH_DIGEST_TypeDef</a></td></tr>
<tr class="memdesc:structHASH__DIGEST__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH_DIGEST.  <a href="#structHASH__DIGEST__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structHASH__DIGEST__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structRNG__TypeDef" id="r_structRNG__TypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structRNG__TypeDef">RNG_TypeDef</a></td></tr>
<tr class="memdesc:structRNG__TypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG.  <a href="#structRNG__TypeDef">More...</a><br /></td></tr>
<tr class="separator:structRNG__TypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__GlobalTypeDef" id="r_structUSB__OTG__GlobalTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__GlobalTypeDef">USB_OTG_GlobalTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__GlobalTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Core_Registers.  <a href="#structUSB__OTG__GlobalTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__GlobalTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__DeviceTypeDef" id="r_structUSB__OTG__DeviceTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__DeviceTypeDef">USB_OTG_DeviceTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__DeviceTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_device_Registers.  <a href="#structUSB__OTG__DeviceTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__DeviceTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__INEndpointTypeDef" id="r_structUSB__OTG__INEndpointTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__INEndpointTypeDef">USB_OTG_INEndpointTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__INEndpointTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_IN_Endpoint-Specific_Register.  <a href="#structUSB__OTG__INEndpointTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__INEndpointTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__OUTEndpointTypeDef" id="r_structUSB__OTG__OUTEndpointTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__OUTEndpointTypeDef">USB_OTG_OUTEndpointTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__OUTEndpointTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_OUT_Endpoint-Specific_Registers.  <a href="#structUSB__OTG__OUTEndpointTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__OUTEndpointTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__HostTypeDef" id="r_structUSB__OTG__HostTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__HostTypeDef">USB_OTG_HostTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__HostTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Mode_Register_Structures.  <a href="#structUSB__OTG__HostTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__HostTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structUSB__OTG__HostChannelTypeDef" id="r_structUSB__OTG__HostChannelTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#structUSB__OTG__HostChannelTypeDef">USB_OTG_HostChannelTypeDef</a></td></tr>
<tr class="memdesc:structUSB__OTG__HostChannelTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Channel_Specific_Registers.  <a href="#structUSB__OTG__HostChannelTypeDef">More...</a><br /></td></tr>
<tr class="separator:structUSB__OTG__HostChannelTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structADC__TypeDef" id="structADC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structADC__TypeDef">&#9670;&#160;</a></span>ADC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ADC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Analog to Digital Converter. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00186">186</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>ADC status register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>ADC control register 1, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>ADC control register 2, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af9d6c604e365c7d9d7601bf4ef373498" name="af9d6c604e365c7d9d7601bf4ef373498"></a>__IO uint32_t</td>
<td class="fieldname">
SMPR1</td>
<td class="fielddoc">
<p>ADC sample time register 1, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6ac83fae8377c7b7fcae50fa4211b0e8" name="a6ac83fae8377c7b7fcae50fa4211b0e8"></a>__IO uint32_t</td>
<td class="fieldname">
SMPR2</td>
<td class="fielddoc">
<p>ADC sample time register 2, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a427dda1678f254bd98b1f321d7194a3b" name="a427dda1678f254bd98b1f321d7194a3b"></a>__IO uint32_t</td>
<td class="fieldname">
JOFR1</td>
<td class="fielddoc">
<p>ADC injected channel data offset register 1, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a11e65074b9f06b48c17cdfa5bea9f125" name="a11e65074b9f06b48c17cdfa5bea9f125"></a>__IO uint32_t</td>
<td class="fieldname">
JOFR2</td>
<td class="fielddoc">
<p>ADC injected channel data offset register 2, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a613f6b76d20c1a513976b920ecd7f4f8" name="a613f6b76d20c1a513976b920ecd7f4f8"></a>__IO uint32_t</td>
<td class="fieldname">
JOFR3</td>
<td class="fielddoc">
<p>ADC injected channel data offset register 3, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2fd59854223e38158b4138ee8e913ab3" name="a2fd59854223e38158b4138ee8e913ab3"></a>__IO uint32_t</td>
<td class="fieldname">
JOFR4</td>
<td class="fielddoc">
<p>ADC injected channel data offset register 4, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a24c3512abcc90ef75cf3e9145e5dbe9b" name="a24c3512abcc90ef75cf3e9145e5dbe9b"></a>__IO uint32_t</td>
<td class="fieldname">
HTR</td>
<td class="fielddoc">
<p>ADC watchdog higher threshold register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9f8712dfef7125c0bb39db11f2b7416b" name="a9f8712dfef7125c0bb39db11f2b7416b"></a>__IO uint32_t</td>
<td class="fieldname">
LTR</td>
<td class="fielddoc">
<p>ADC watchdog lower threshold register, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3302e1bcfdfbbfeb58779d0761fb377c" name="a3302e1bcfdfbbfeb58779d0761fb377c"></a>__IO uint32_t</td>
<td class="fieldname">
SQR1</td>
<td class="fielddoc">
<p>ADC regular sequence register 1, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aab440b0ad8631f5666dd32768a89cf60" name="aab440b0ad8631f5666dd32768a89cf60"></a>__IO uint32_t</td>
<td class="fieldname">
SQR2</td>
<td class="fielddoc">
<p>ADC regular sequence register 2, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a97e40d9928fa25a5628d6442f0aa6c0f" name="a97e40d9928fa25a5628d6442f0aa6c0f"></a>__IO uint32_t</td>
<td class="fieldname">
SQR3</td>
<td class="fielddoc">
<p>ADC regular sequence register 3, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a75e0cc079831adcc051df456737d3ae4" name="a75e0cc079831adcc051df456737d3ae4"></a>__IO uint32_t</td>
<td class="fieldname">
JSQR</td>
<td class="fielddoc">
<p>ADC injected sequence register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a22fa21352be442bd02f9c26a1013d598" name="a22fa21352be442bd02f9c26a1013d598"></a>__IO uint32_t</td>
<td class="fieldname">
JDR1</td>
<td class="fielddoc">
<p>ADC injected data register 1, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae9156af81694b7a85923348be45a2167" name="ae9156af81694b7a85923348be45a2167"></a>__IO uint32_t</td>
<td class="fieldname">
JDR2</td>
<td class="fielddoc">
<p>ADC injected data register 2, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3a54028253a75a470fccf841178cba46" name="a3a54028253a75a470fccf841178cba46"></a>__IO uint32_t</td>
<td class="fieldname">
JDR3</td>
<td class="fielddoc">
<p>ADC injected data register 3, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9274ceea3b2c6d5c1903d0a7abad91a1" name="a9274ceea3b2c6d5c1903d0a7abad91a1"></a>__IO uint32_t</td>
<td class="fieldname">
JDR4</td>
<td class="fielddoc">
<p>ADC injected data register 4, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>ADC regular data register, Address offset: 0x4C </p>
</td></tr>
</table>

</div>
</div>
<a name="structADC__Common__TypeDef" id="structADC__Common__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structADC__Common__TypeDef">&#9670;&#160;</a></span>ADC_Common_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ADC_Common_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00210">210</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>__IO uint32_t</td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
<p>ADC Common status register, Address offset: ADC1 base address + 0x300 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5e1322e27c40bf91d172f9673f205c97" name="a5e1322e27c40bf91d172f9673f205c97"></a>__IO uint32_t</td>
<td class="fieldname">
CCR</td>
<td class="fielddoc">
<p>ADC common control register, Address offset: ADC1 base address + 0x304 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a760f86a1a18dffffda54fc15a977979f" name="a760f86a1a18dffffda54fc15a977979f"></a>__IO uint32_t</td>
<td class="fieldname">
CDR</td>
<td class="fielddoc">
<p>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 </p>
</td></tr>
</table>

</div>
</div>
<a name="structCAN__TxMailBox__TypeDef" id="structCAN__TxMailBox__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCAN__TxMailBox__TypeDef">&#9670;&#160;</a></span>CAN_TxMailBox_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CAN_TxMailBox_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Controller Area Network TxMailBox. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00223">223</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6921aa1c578a7d17c6e0eb33a73b6630" name="a6921aa1c578a7d17c6e0eb33a73b6630"></a>__IO uint32_t</td>
<td class="fieldname">
TIR</td>
<td class="fielddoc">
<p>CAN TX mailbox identifier register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aed87bed042dd9523ce086119a3bab0ea" name="aed87bed042dd9523ce086119a3bab0ea"></a>__IO uint32_t</td>
<td class="fieldname">
TDTR</td>
<td class="fielddoc">
<p>CAN mailbox data length control and time stamp register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aded1359e1a32512910bff534d57ade68" name="aded1359e1a32512910bff534d57ade68"></a>__IO uint32_t</td>
<td class="fieldname">
TDLR</td>
<td class="fielddoc">
<p>CAN mailbox data low register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a90f7c1cf22683459c632d6040366eddf" name="a90f7c1cf22683459c632d6040366eddf"></a>__IO uint32_t</td>
<td class="fieldname">
TDHR</td>
<td class="fielddoc">
<p>CAN mailbox data high register </p>
</td></tr>
</table>

</div>
</div>
<a name="structCAN__FIFOMailBox__TypeDef" id="structCAN__FIFOMailBox__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCAN__FIFOMailBox__TypeDef">&#9670;&#160;</a></span>CAN_FIFOMailBox_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CAN_FIFOMailBox_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Controller Area Network FIFOMailBox. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00235">235</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0acc8eb90b17bef5b9e03c7ddaacfb0b" name="a0acc8eb90b17bef5b9e03c7ddaacfb0b"></a>__IO uint32_t</td>
<td class="fieldname">
RIR</td>
<td class="fielddoc">
<p>CAN receive FIFO mailbox identifier register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9563d8a88d0db403b8357331bea83a2e" name="a9563d8a88d0db403b8357331bea83a2e"></a>__IO uint32_t</td>
<td class="fieldname">
RDTR</td>
<td class="fielddoc">
<p>CAN receive FIFO mailbox data length control and time stamp register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae1c569688eedd49219cd505b9c22121b" name="ae1c569688eedd49219cd505b9c22121b"></a>__IO uint32_t</td>
<td class="fieldname">
RDLR</td>
<td class="fielddoc">
<p>CAN receive FIFO mailbox data low register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7f11f42ba9d3bc5cd4a4f5ea0214608e" name="a7f11f42ba9d3bc5cd4a4f5ea0214608e"></a>__IO uint32_t</td>
<td class="fieldname">
RDHR</td>
<td class="fielddoc">
<p>CAN receive FIFO mailbox data high register </p>
</td></tr>
</table>

</div>
</div>
<a name="structCAN__FilterRegister__TypeDef" id="structCAN__FilterRegister__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCAN__FilterRegister__TypeDef">&#9670;&#160;</a></span>CAN_FilterRegister_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CAN_FilterRegister_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Controller Area Network FilterRegister. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00247">247</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a92036953ac673803fe001d843fea508b" name="a92036953ac673803fe001d843fea508b"></a>__IO uint32_t</td>
<td class="fieldname">
FR1</td>
<td class="fielddoc">
<p>CAN Filter bank register 1 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7f7d80b45b7574463d7030fc8a464582" name="a7f7d80b45b7574463d7030fc8a464582"></a>__IO uint32_t</td>
<td class="fieldname">
FR2</td>
<td class="fielddoc">
<p>CAN Filter bank register 1 </p>
</td></tr>
</table>

</div>
</div>
<a name="structCAN__TypeDef" id="structCAN__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCAN__TypeDef">&#9670;&#160;</a></span>CAN_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CAN_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Controller Area Network. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00257">257</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a27af4e9f888f0b7b1e8da7e002d98798" name="a27af4e9f888f0b7b1e8da7e002d98798"></a>__IO uint32_t</td>
<td class="fieldname">
MCR</td>
<td class="fielddoc">
<p>CAN master control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acdd4c1b5466be103fb2bb2a225b1d3a9" name="acdd4c1b5466be103fb2bb2a225b1d3a9"></a>__IO uint32_t</td>
<td class="fieldname">
MSR</td>
<td class="fielddoc">
<p>CAN master status register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a87e3001757a0cd493785f1f3337dd0e8" name="a87e3001757a0cd493785f1f3337dd0e8"></a>__IO uint32_t</td>
<td class="fieldname">
TSR</td>
<td class="fielddoc">
<p>CAN transmit status register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="accf4141cee239380d0ad4634ee21dbf6" name="accf4141cee239380d0ad4634ee21dbf6"></a>__IO uint32_t</td>
<td class="fieldname">
RF0R</td>
<td class="fielddoc">
<p>CAN receive FIFO 0 register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a02b589bb589df4f39e549dca4d5abb08" name="a02b589bb589df4f39e549dca4d5abb08"></a>__IO uint32_t</td>
<td class="fieldname">
RF1R</td>
<td class="fielddoc">
<p>CAN receive FIFO 1 register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>__IO uint32_t</td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
<p>CAN interrupt enable register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2b39f943954e0e7d177b511d9074a0b7" name="a2b39f943954e0e7d177b511d9074a0b7"></a>__IO uint32_t</td>
<td class="fieldname">
ESR</td>
<td class="fielddoc">
<p>CAN error status register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5c0fcd3e7b4c59ab1dd68f6bd8f74e07" name="a5c0fcd3e7b4c59ab1dd68f6bd8f74e07"></a>__IO uint32_t</td>
<td class="fieldname">
BTR</td>
<td class="fielddoc">
<p>CAN bit timing register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aae28ab86a4ae57ed057ed1ea89a6d34b" name="aae28ab86a4ae57ed057ed1ea89a6d34b"></a>uint32_t</td>
<td class="fieldname">
RESERVED0[88]</td>
<td class="fielddoc">
<p>Reserved, 0x020 - 0x17F </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae37503ab1a7bbd29846f94cdadf0a9ef" name="ae37503ab1a7bbd29846f94cdadf0a9ef"></a><a class="el" href="#structCAN__TxMailBox__TypeDef">CAN_TxMailBox_TypeDef</a></td>
<td class="fieldname">
sTxMailBox[3]</td>
<td class="fielddoc">
<p>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a21b030b34e131f7ef6ea273416449fe4" name="a21b030b34e131f7ef6ea273416449fe4"></a><a class="el" href="#structCAN__FIFOMailBox__TypeDef">CAN_FIFOMailBox_TypeDef</a></td>
<td class="fieldname">
sFIFOMailBox[2]</td>
<td class="fielddoc">
<p>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4bb07a7828fbd5fe86f6a5a3545c177d" name="a4bb07a7828fbd5fe86f6a5a3545c177d"></a>uint32_t</td>
<td class="fieldname">
RESERVED1[12]</td>
<td class="fielddoc">
<p>Reserved, 0x1D0 - 0x1FF </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1cb734df34f6520a7204c4c70634ebba" name="a1cb734df34f6520a7204c4c70634ebba"></a>__IO uint32_t</td>
<td class="fieldname">
FMR</td>
<td class="fielddoc">
<p>CAN filter master register, Address offset: 0x200 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaa6f4cf1f16aaa6d17ec6c410db76acf" name="aaa6f4cf1f16aaa6d17ec6c410db76acf"></a>__IO uint32_t</td>
<td class="fieldname">
FM1R</td>
<td class="fielddoc">
<p>CAN filter mode register, Address offset: 0x204 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>uint32_t</td>
<td class="fieldname">
RESERVED2</td>
<td class="fielddoc">
<p>Reserved, 0x208 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aae0256ae42106ee7f87fc7e5bdb779d4" name="aae0256ae42106ee7f87fc7e5bdb779d4"></a>__IO uint32_t</td>
<td class="fieldname">
FS1R</td>
<td class="fielddoc">
<p>CAN filter scale register, Address offset: 0x20C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>uint32_t</td>
<td class="fieldname">
RESERVED3</td>
<td class="fielddoc">
<p>Reserved, 0x210 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af1405e594e39e5b34f9499f680157a25" name="af1405e594e39e5b34f9499f680157a25"></a>__IO uint32_t</td>
<td class="fieldname">
FFA1R</td>
<td class="fielddoc">
<p>CAN filter FIFO assignment register, Address offset: 0x214 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>uint32_t</td>
<td class="fieldname">
RESERVED4</td>
<td class="fielddoc">
<p>Reserved, 0x218 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaf76271f4ab0b3deb3ceb6e2ac0d62d0" name="aaf76271f4ab0b3deb3ceb6e2ac0d62d0"></a>__IO uint32_t</td>
<td class="fieldname">
FA1R</td>
<td class="fielddoc">
<p>CAN filter activation register, Address offset: 0x21C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a269f31b91d0f38a48061b76ecc346f55" name="a269f31b91d0f38a48061b76ecc346f55"></a>uint32_t</td>
<td class="fieldname">
RESERVED5[8]</td>
<td class="fielddoc">
<p>Reserved, 0x220-0x23F </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a31bd74513e6e599319702ad34113bf59" name="a31bd74513e6e599319702ad34113bf59"></a><a class="el" href="#structCAN__FilterRegister__TypeDef">CAN_FilterRegister_TypeDef</a></td>
<td class="fieldname">
sFilterRegister[28]</td>
<td class="fielddoc">
<p>CAN Filter Register, Address offset: 0x240-0x31C </p>
</td></tr>
</table>

</div>
</div>
<a name="structCRC__TypeDef" id="structCRC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCRC__TypeDef">&#9670;&#160;</a></span>CRC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CRC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CRC calculation unit. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00287">287</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>CRC Data register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a601d7b0ba761c987db359b2d7173b7e0" name="a601d7b0ba761c987db359b2d7173b7e0"></a>__IO uint8_t</td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
<p>CRC Independent data register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa7d2bd5481ee985778c410a7e5826b71" name="aa7d2bd5481ee985778c410a7e5826b71"></a>uint8_t</td>
<td class="fieldname">
RESERVED0</td>
<td class="fielddoc">
<p>Reserved, 0x05 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8249a3955aace28d92109b391311eb30" name="a8249a3955aace28d92109b391311eb30"></a>uint16_t</td>
<td class="fieldname">
RESERVED1</td>
<td class="fielddoc">
<p>Reserved, 0x06 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>CRC Control register, Address offset: 0x08 </p>
</td></tr>
</table>

</div>
</div>
<a name="structDAC__TypeDef" id="structDAC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDAC__TypeDef">&#9670;&#160;</a></span>DAC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DAC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Digital to Analog Converter. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00300">300</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>DAC control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a896bbb7153af0b67ad772360feaceeb4" name="a896bbb7153af0b67ad772360feaceeb4"></a>__IO uint32_t</td>
<td class="fieldname">
SWTRIGR</td>
<td class="fielddoc">
<p>DAC software trigger register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac2bb55b037b800a25852736afdd7a258" name="ac2bb55b037b800a25852736afdd7a258"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12R1</td>
<td class="fielddoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae9028b8bcb5118b7073165fb50fcd559" name="ae9028b8bcb5118b7073165fb50fcd559"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12L1</td>
<td class="fielddoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad0a200e12acad17a5c7d2059159ea7e1" name="ad0a200e12acad17a5c7d2059159ea7e1"></a>__IO uint32_t</td>
<td class="fieldname">
DHR8R1</td>
<td class="fielddoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a804c7e15dbb587c7ea25511f6a7809f7" name="a804c7e15dbb587c7ea25511f6a7809f7"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12R2</td>
<td class="fielddoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2e45f9c9d67e384187b25334ba0a3e3d" name="a2e45f9c9d67e384187b25334ba0a3e3d"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12L2</td>
<td class="fielddoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4c435f0e34ace4421241cd5c3ae87fc2" name="a4c435f0e34ace4421241cd5c3ae87fc2"></a>__IO uint32_t</td>
<td class="fieldname">
DHR8R2</td>
<td class="fielddoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1590b77e57f17e75193da259da72095e" name="a1590b77e57f17e75193da259da72095e"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12RD</td>
<td class="fielddoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acc269320aff0a6482730224a4b641a59" name="acc269320aff0a6482730224a4b641a59"></a>__IO uint32_t</td>
<td class="fieldname">
DHR12LD</td>
<td class="fielddoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9590269cba8412f1be96b0ddb846ef44" name="a9590269cba8412f1be96b0ddb846ef44"></a>__IO uint32_t</td>
<td class="fieldname">
DHR8RD</td>
<td class="fielddoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa710505be03a41981c35bacc7ce20746" name="aa710505be03a41981c35bacc7ce20746"></a>__IO uint32_t</td>
<td class="fieldname">
DOR1</td>
<td class="fielddoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aba9fb810b0cf6cbc1280c5c63be2418b" name="aba9fb810b0cf6cbc1280c5c63be2418b"></a>__IO uint32_t</td>
<td class="fieldname">
DOR2</td>
<td class="fielddoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>DAC status register, Address offset: 0x34 </p>
</td></tr>
</table>

</div>
</div>
<a name="structDBGMCU__TypeDef" id="structDBGMCU__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDBGMCU__TypeDef">&#9670;&#160;</a></span>DBGMCU_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DBGMCU_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Debug MCU. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00322">322</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a24df28d0e440321b21f6f07b3bb93dea" name="a24df28d0e440321b21f6f07b3bb93dea"></a>__IO uint32_t</td>
<td class="fieldname">
IDCODE</td>
<td class="fielddoc">
<p>MCU device ID code, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>Debug MCU configuration register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5eaefc557573ae7bdc632ef6b6d574b5" name="a5eaefc557573ae7bdc632ef6b6d574b5"></a>__IO uint32_t</td>
<td class="fieldname">
APB1FZ</td>
<td class="fielddoc">
<p>Debug MCU APB1 freeze register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4628a8c32f97ef93b15b2b503ef90c75" name="a4628a8c32f97ef93b15b2b503ef90c75"></a>__IO uint32_t</td>
<td class="fieldname">
APB2FZ</td>
<td class="fielddoc">
<p>Debug MCU APB2 freeze register, Address offset: 0x0C </p>
</td></tr>
</table>

</div>
</div>
<a name="structDCMI__TypeDef" id="structDCMI__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDCMI__TypeDef">&#9670;&#160;</a></span>DCMI_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DCMI_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DCMI. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00334">334</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>DCMI control register 1, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>DCMI status register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa196fddf0ba7d6e3ce29bdb04eb38b94" name="aa196fddf0ba7d6e3ce29bdb04eb38b94"></a>__IO uint32_t</td>
<td class="fieldname">
RISR</td>
<td class="fielddoc">
<p>DCMI raw interrupt status register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>__IO uint32_t</td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
<p>DCMI interrupt enable register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a524e134cec519206cb41d0545e382978" name="a524e134cec519206cb41d0545e382978"></a>__IO uint32_t</td>
<td class="fieldname">
MISR</td>
<td class="fielddoc">
<p>DCMI masked interrupt status register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>__IO uint32_t</td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
<p>DCMI interrupt clear register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9cc4ec74be864c929261e0810f2fd7f0" name="a9cc4ec74be864c929261e0810f2fd7f0"></a>__IO uint32_t</td>
<td class="fieldname">
ESCR</td>
<td class="fielddoc">
<p>DCMI embedded synchronization code register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af751d49ef824c1636c78822ecae066f4" name="af751d49ef824c1636c78822ecae066f4"></a>__IO uint32_t</td>
<td class="fieldname">
ESUR</td>
<td class="fielddoc">
<p>DCMI embedded synchronization unmask register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a919b70dd8762e44263a02dfbafc7b8ce" name="a919b70dd8762e44263a02dfbafc7b8ce"></a>__IO uint32_t</td>
<td class="fieldname">
CWSTRTR</td>
<td class="fielddoc">
<p>DCMI crop window start, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa3ccc5d081bbee3c61ae9aa5e0c83af9" name="aa3ccc5d081bbee3c61ae9aa5e0c83af9"></a>__IO uint32_t</td>
<td class="fieldname">
CWSIZER</td>
<td class="fielddoc">
<p>DCMI crop window size, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>DCMI data register, Address offset: 0x28 </p>
</td></tr>
</table>

</div>
</div>
<a name="structDMA__Stream__TypeDef" id="structDMA__Stream__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDMA__Stream__TypeDef">&#9670;&#160;</a></span>DMA_Stream_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DMA_Stream_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DMA Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00353">353</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>DMA stream x configuration register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af60258ad5a25addc1e8969665d0c1731" name="af60258ad5a25addc1e8969665d0c1731"></a>__IO uint32_t</td>
<td class="fieldname">
NDTR</td>
<td class="fielddoc">
<p>DMA stream x number of data register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aef55be3d948c22dd32a97e8d4f8761fd" name="aef55be3d948c22dd32a97e8d4f8761fd"></a>__IO uint32_t</td>
<td class="fieldname">
PAR</td>
<td class="fielddoc">
<p>DMA stream x peripheral address register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a63b4d166f4ab5024db6b493a7ab7b640" name="a63b4d166f4ab5024db6b493a7ab7b640"></a>__IO uint32_t</td>
<td class="fieldname">
M0AR</td>
<td class="fielddoc">
<p>DMA stream x memory 0 address register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aee7782244ceb4791d9a3891804ac47ac" name="aee7782244ceb4791d9a3891804ac47ac"></a>__IO uint32_t</td>
<td class="fieldname">
M1AR</td>
<td class="fielddoc">
<p>DMA stream x memory 1 address register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5d5cc7f32884945503dd29f8f6cbb415" name="a5d5cc7f32884945503dd29f8f6cbb415"></a>__IO uint32_t</td>
<td class="fieldname">
FCR</td>
<td class="fielddoc">
<p>DMA stream x FIFO control register </p>
</td></tr>
</table>

</div>
</div>
<a name="structDMA__TypeDef" id="structDMA__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDMA__TypeDef">&#9670;&#160;</a></span>DMA_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DMA_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00363">363</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5cdef358e9e95b570358e1f6a3a7f492" name="a5cdef358e9e95b570358e1f6a3a7f492"></a>__IO uint32_t</td>
<td class="fieldname">
LISR</td>
<td class="fielddoc">
<p>DMA low interrupt status register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6fe40f7ac1a18c2726b328b5ec02b262" name="a6fe40f7ac1a18c2726b328b5ec02b262"></a>__IO uint32_t</td>
<td class="fieldname">
HISR</td>
<td class="fielddoc">
<p>DMA high interrupt status register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac4f7bf4cb172024bfc940c00167cd04e" name="ac4f7bf4cb172024bfc940c00167cd04e"></a>__IO uint32_t</td>
<td class="fieldname">
LIFCR</td>
<td class="fielddoc">
<p>DMA low interrupt flag clear register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac55c27aeea4107813c1e7da3fcf46961" name="ac55c27aeea4107813c1e7da3fcf46961"></a>__IO uint32_t</td>
<td class="fieldname">
HIFCR</td>
<td class="fielddoc">
<p>DMA high interrupt flag clear register, Address offset: 0x0C </p>
</td></tr>
</table>

</div>
</div>
<a name="structDMA2D__TypeDef" id="structDMA2D__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structDMA2D__TypeDef">&#9670;&#160;</a></span>DMA2D_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct DMA2D_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DMA2D Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00375">375</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>DMA2D Control Register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>__IO uint32_t</td>
<td class="fieldname">
ISR</td>
<td class="fielddoc">
<p>DMA2D Interrupt Status Register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac6f9d540fd6a21c0fbc7bfbbee9a8504" name="ac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>__IO uint32_t</td>
<td class="fieldname">
IFCR</td>
<td class="fielddoc">
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a17e8aa3d2c6464eba518c8ccf28c173d" name="a17e8aa3d2c6464eba518c8ccf28c173d"></a>__IO uint32_t</td>
<td class="fieldname">
FGMAR</td>
<td class="fielddoc">
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af3d84e911bbb2bf8cfa6d5e1dfe01afe" name="af3d84e911bbb2bf8cfa6d5e1dfe01afe"></a>__IO uint32_t</td>
<td class="fieldname">
FGOR</td>
<td class="fielddoc">
<p>DMA2D Foreground Offset Register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ab8fa08f05f63b322b38013283e6fa0" name="a2ab8fa08f05f63b322b38013283e6fa0"></a>__IO uint32_t</td>
<td class="fieldname">
BGMAR</td>
<td class="fielddoc">
<p>DMA2D Background Memory Address Register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a29e2e00c79be42d49f6f189c207cc664" name="a29e2e00c79be42d49f6f189c207cc664"></a>__IO uint32_t</td>
<td class="fieldname">
BGOR</td>
<td class="fielddoc">
<p>DMA2D Background Offset Register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="add402fd3aa4845802f08f8df79a5a72a" name="add402fd3aa4845802f08f8df79a5a72a"></a>__IO uint32_t</td>
<td class="fieldname">
FGPFCCR</td>
<td class="fielddoc">
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3b7bcbbdcd4f728861babc3300a26f61" name="a3b7bcbbdcd4f728861babc3300a26f61"></a>__IO uint32_t</td>
<td class="fieldname">
FGCOLR</td>
<td class="fielddoc">
<p>DMA2D Foreground Color Register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ad24a3135aa498ba6691f6a114a9826" name="a2ad24a3135aa498ba6691f6a114a9826"></a>__IO uint32_t</td>
<td class="fieldname">
BGPFCCR</td>
<td class="fielddoc">
<p>DMA2D Background PFC Control Register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1b655471716402cff4ef1d584da01ea6" name="a1b655471716402cff4ef1d584da01ea6"></a>__IO uint32_t</td>
<td class="fieldname">
BGCOLR</td>
<td class="fielddoc">
<p>DMA2D Background Color Register, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a27ad59cf99d0d0904958175238c40d8d" name="a27ad59cf99d0d0904958175238c40d8d"></a>__IO uint32_t</td>
<td class="fieldname">
FGCMAR</td>
<td class="fielddoc">
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8108e797e9421f12d2fa5b7bca1d8a12" name="a8108e797e9421f12d2fa5b7bca1d8a12"></a>__IO uint32_t</td>
<td class="fieldname">
BGCMAR</td>
<td class="fielddoc">
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a79db32535165c766c9de2374a27ed059" name="a79db32535165c766c9de2374a27ed059"></a>__IO uint32_t</td>
<td class="fieldname">
OPFCCR</td>
<td class="fielddoc">
<p>DMA2D Output PFC Control Register, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5ec0a83694c97af7786583ef37fb795c" name="a5ec0a83694c97af7786583ef37fb795c"></a>__IO uint32_t</td>
<td class="fieldname">
OCOLR</td>
<td class="fielddoc">
<p>DMA2D Output Color Register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab6be353d6107a8bb0641a438ac0eb93d" name="ab6be353d6107a8bb0641a438ac0eb93d"></a>__IO uint32_t</td>
<td class="fieldname">
OMAR</td>
<td class="fielddoc">
<p>DMA2D Output Memory Address Register, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afe934616b06edb746effd439206836a5" name="afe934616b06edb746effd439206836a5"></a>__IO uint32_t</td>
<td class="fieldname">
OOR</td>
<td class="fielddoc">
<p>DMA2D Output Offset Register, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1eef24a1df459c6e5dd17d516013c5fb" name="a1eef24a1df459c6e5dd17d516013c5fb"></a>__IO uint32_t</td>
<td class="fieldname">
NLR</td>
<td class="fielddoc">
<p>DMA2D Number of Line Register, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2fc2e30027d62fbf2ad32f911fbadeca" name="a2fc2e30027d62fbf2ad32f911fbadeca"></a>__IO uint32_t</td>
<td class="fieldname">
LWR</td>
<td class="fielddoc">
<p>DMA2D Line Watermark Register, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9f16d1904f085dbd51466994f01bd9e2" name="a9f16d1904f085dbd51466994f01bd9e2"></a>__IO uint32_t</td>
<td class="fieldname">
AMTCR</td>
<td class="fielddoc">
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aba866c9137d0c578b9344d88cfbe17f2" name="aba866c9137d0c578b9344d88cfbe17f2"></a>uint32_t</td>
<td class="fieldname">
RESERVED[236]</td>
<td class="fielddoc">
<p>Reserved, 0x50-0x3FF </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7ed3c45a71b6382890860bcd8f313d51" name="a7ed3c45a71b6382890860bcd8f313d51"></a>__IO uint32_t</td>
<td class="fieldname">
FGCLUT[256]</td>
<td class="fielddoc">
<p>DMA2D Foreground CLUT, Address offset:400-7FF </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac6cd6efd0eadd0504f15f963e54cf8f5" name="ac6cd6efd0eadd0504f15f963e54cf8f5"></a>__IO uint32_t</td>
<td class="fieldname">
BGCLUT[256]</td>
<td class="fielddoc">
<p>DMA2D Background CLUT, Address offset:800-BFF </p>
</td></tr>
</table>

</div>
</div>
<a name="structETH__TypeDef" id="structETH__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structETH__TypeDef">&#9670;&#160;</a></span>ETH_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ETH_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Ethernet MAC. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00406">406</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div>
</div>
</div>
<a name="structEXTI__TypeDef" id="structEXTI__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structEXTI__TypeDef">&#9670;&#160;</a></span>EXTI_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct EXTI_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External Interrupt/Event Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00481">481</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae845b86e973b4bf8a33c447c261633f6" name="ae845b86e973b4bf8a33c447c261633f6"></a>__IO uint32_t</td>
<td class="fieldname">
IMR</td>
<td class="fielddoc">
<p>EXTI Interrupt mask register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6034c7458d8e6030f6dacecf0f1a3a89" name="a6034c7458d8e6030f6dacecf0f1a3a89"></a>__IO uint32_t</td>
<td class="fieldname">
EMR</td>
<td class="fielddoc">
<p>EXTI Event mask register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0d952a17455687d6e9053730d028fa1d" name="a0d952a17455687d6e9053730d028fa1d"></a>__IO uint32_t</td>
<td class="fieldname">
RTSR</td>
<td class="fielddoc">
<p>EXTI Rising trigger selection register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa0f7c828c46ae6f6bc9f66f11720bbe6" name="aa0f7c828c46ae6f6bc9f66f11720bbe6"></a>__IO uint32_t</td>
<td class="fieldname">
FTSR</td>
<td class="fielddoc">
<p>EXTI Falling trigger selection register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9eae93b6cc13d4d25e12f2224e2369c9" name="a9eae93b6cc13d4d25e12f2224e2369c9"></a>__IO uint32_t</td>
<td class="fieldname">
SWIER</td>
<td class="fielddoc">
<p>EXTI Software interrupt event register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af8d25514079514d38c104402f46470af" name="af8d25514079514d38c104402f46470af"></a>__IO uint32_t</td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
<p>EXTI Pending register, Address offset: 0x14 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFLASH__TypeDef" id="structFLASH__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFLASH__TypeDef">&#9670;&#160;</a></span>FLASH_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FLASH_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FLASH Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00495">495</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9cb55206b29a8c16354747c556ab8bea" name="a9cb55206b29a8c16354747c556ab8bea"></a>__IO uint32_t</td>
<td class="fieldname">
ACR</td>
<td class="fielddoc">
<p>FLASH access control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a84c491be6c66b1d5b6a2efd0740b3d0c" name="a84c491be6c66b1d5b6a2efd0740b3d0c"></a>__IO uint32_t</td>
<td class="fieldname">
KEYR</td>
<td class="fielddoc">
<p>FLASH key register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afc4900646681dfe1ca43133d376c4423" name="afc4900646681dfe1ca43133d376c4423"></a>__IO uint32_t</td>
<td class="fieldname">
OPTKEYR</td>
<td class="fielddoc">
<p>FLASH option key register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>FLASH status register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>FLASH control register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acfef9b6d7da4271943edc04d7dfdf595" name="acfef9b6d7da4271943edc04d7dfdf595"></a>__IO uint32_t</td>
<td class="fieldname">
OPTCR</td>
<td class="fielddoc">
<p>FLASH option control register , Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1dddf235f246a1d4e7e5084cd51e2dd0" name="a1dddf235f246a1d4e7e5084cd51e2dd0"></a>__IO uint32_t</td>
<td class="fieldname">
OPTCR1</td>
<td class="fielddoc">
<p>FLASH option control register 1, Address offset: 0x18 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__Bank1__TypeDef" id="structFMC__Bank1__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__Bank1__TypeDef">&#9670;&#160;</a></span>FMC_Bank1_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_Bank1_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flexible Memory Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00510">510</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a80a6708b507f6eecbc10424fdb088b79" name="a80a6708b507f6eecbc10424fdb088b79"></a>__IO uint32_t</td>
<td class="fieldname">
BTCR[8]</td>
<td class="fielddoc">
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__Bank1E__TypeDef" id="structFMC__Bank1E__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__Bank1E__TypeDef">&#9670;&#160;</a></span>FMC_Bank1E_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_Bank1E_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flexible Memory Controller Bank1E. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00519">519</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a20f13b79c0f8670af319af0c5ebd5c91" name="a20f13b79c0f8670af319af0c5ebd5c91"></a>__IO uint32_t</td>
<td class="fieldname">
BWTR[7]</td>
<td class="fielddoc">
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__Bank2__3__TypeDef" id="structFMC__Bank2__3__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__Bank2__3__TypeDef">&#9670;&#160;</a></span>FMC_Bank2_3_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_Bank2_3_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flexible Memory Controller Bank2. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00527">527</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab0cb1d704ee64c62ad5be55522a2683a" name="ab0cb1d704ee64c62ad5be55522a2683a"></a>__IO uint32_t</td>
<td class="fieldname">
PCR2</td>
<td class="fielddoc">
<p>NAND Flash control register 2, Address offset: 0x60 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a89623ee198737b29dc0a803310605a83" name="a89623ee198737b29dc0a803310605a83"></a>__IO uint32_t</td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
<p>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2e5a7a96de68a6612affa6df8c309c3d" name="a2e5a7a96de68a6612affa6df8c309c3d"></a>__IO uint32_t</td>
<td class="fieldname">
PMEM2</td>
<td class="fielddoc">
<p>NAND Flash Common memory space timing register 2, Address offset: 0x68 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9c1bc909ec5ed32df45444488ea6668b" name="a9c1bc909ec5ed32df45444488ea6668b"></a>__IO uint32_t</td>
<td class="fieldname">
PATT2</td>
<td class="fielddoc">
<p>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>uint32_t</td>
<td class="fieldname">
RESERVED0</td>
<td class="fielddoc">
<p>Reserved, 0x70 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a05a47a1664adc7a3db3fa3e83fe883b4" name="a05a47a1664adc7a3db3fa3e83fe883b4"></a>__IO uint32_t</td>
<td class="fieldname">
ECCR2</td>
<td class="fielddoc">
<p>NAND Flash ECC result registers 2, Address offset: 0x74 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>uint32_t</td>
<td class="fieldname">
RESERVED1</td>
<td class="fielddoc">
<p>Reserved, 0x78 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>uint32_t</td>
<td class="fieldname">
RESERVED2</td>
<td class="fielddoc">
<p>Reserved, 0x7C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a73861fa74b83973fa1b5f92735c042ef" name="a73861fa74b83973fa1b5f92735c042ef"></a>__IO uint32_t</td>
<td class="fieldname">
PCR3</td>
<td class="fielddoc">
<p>NAND Flash control register 3, Address offset: 0x80 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af30c34f7c606cb9416a413ec5fa36491" name="af30c34f7c606cb9416a413ec5fa36491"></a>__IO uint32_t</td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
<p>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aba8981e4f06cfb3db7d9959242052f80" name="aba8981e4f06cfb3db7d9959242052f80"></a>__IO uint32_t</td>
<td class="fieldname">
PMEM3</td>
<td class="fielddoc">
<p>NAND Flash Common memory space timing register 3, Address offset: 0x88 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aba03fea9c1bb2242d963e29f1b94d25e" name="aba03fea9c1bb2242d963e29f1b94d25e"></a>__IO uint32_t</td>
<td class="fieldname">
PATT3</td>
<td class="fielddoc">
<p>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>uint32_t</td>
<td class="fieldname">
RESERVED3</td>
<td class="fielddoc">
<p>Reserved, 0x90 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6062be7dc144c07e01c303cb49d69ce2" name="a6062be7dc144c07e01c303cb49d69ce2"></a>__IO uint32_t</td>
<td class="fieldname">
ECCR3</td>
<td class="fielddoc">
<p>NAND Flash ECC result registers 3, Address offset: 0x94 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__Bank4__TypeDef" id="structFMC__Bank4__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__Bank4__TypeDef">&#9670;&#160;</a></span>FMC_Bank4_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_Bank4_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flexible Memory Controller Bank4. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00549">549</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2f02e7acfbd7e549ede84633215eb6a1" name="a2f02e7acfbd7e549ede84633215eb6a1"></a>__IO uint32_t</td>
<td class="fieldname">
PCR4</td>
<td class="fielddoc">
<p>PC Card control register 4, Address offset: 0xA0 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8218d6e11dae5d4468c69303dec0b4fc" name="a8218d6e11dae5d4468c69303dec0b4fc"></a>__IO uint32_t</td>
<td class="fieldname">
SR4</td>
<td class="fielddoc">
<p>PC Card FIFO status and interrupt register 4, Address offset: 0xA4 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3f82cc749845fb0dd7dfa8121d96b663" name="a3f82cc749845fb0dd7dfa8121d96b663"></a>__IO uint32_t</td>
<td class="fieldname">
PMEM4</td>
<td class="fielddoc">
<p>PC Card Common memory space timing register 4, Address offset: 0xA8 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a955cad1aab7fb2d5b6e216cb29b5e7e2" name="a955cad1aab7fb2d5b6e216cb29b5e7e2"></a>__IO uint32_t</td>
<td class="fieldname">
PATT4</td>
<td class="fielddoc">
<p>PC Card Attribute memory space timing register 4, Address offset: 0xAC </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac53cd7a08093a4ae8f4de4bcff67a64f" name="ac53cd7a08093a4ae8f4de4bcff67a64f"></a>__IO uint32_t</td>
<td class="fieldname">
PIO4</td>
<td class="fielddoc">
<p>PC Card I/O space timing register 4, Address offset: 0xB0 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__Bank5__6__TypeDef" id="structFMC__Bank5__6__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__Bank5__6__TypeDef">&#9670;&#160;</a></span>FMC_Bank5_6_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_Bank5_6_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flexible Memory Controller Bank5_6. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00562">562</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab1e3bc93a98f5171261189864832681e" name="ab1e3bc93a98f5171261189864832681e"></a>__IO uint32_t</td>
<td class="fieldname">
SDCR[2]</td>
<td class="fielddoc">
<p>SDRAM Control registers , Address offset: 0x140-0x144 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a72abf9d6af975f890224d6856bbba96c" name="a72abf9d6af975f890224d6856bbba96c"></a>__IO uint32_t</td>
<td class="fieldname">
SDTR[2]</td>
<td class="fielddoc">
<p>SDRAM Timing registers , Address offset: 0x148-0x14C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6722a71defead0b07cca1b79fab0fe88" name="a6722a71defead0b07cca1b79fab0fe88"></a>__IO uint32_t</td>
<td class="fieldname">
SDCMR</td>
<td class="fielddoc">
<p>SDRAM Command Mode register, Address offset: 0x150 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aed6d294188e6135964d6c3431c741fda" name="aed6d294188e6135964d6c3431c741fda"></a>__IO uint32_t</td>
<td class="fieldname">
SDRTR</td>
<td class="fielddoc">
<p>SDRAM Refresh Timer register, Address offset: 0x154 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac36dc12c736f19eb2bc33fd6ab4c02de" name="ac36dc12c736f19eb2bc33fd6ab4c02de"></a>__IO uint32_t</td>
<td class="fieldname">
SDSR</td>
<td class="fielddoc">
<p>SDRAM Status register, Address offset: 0x158 </p>
</td></tr>
</table>

</div>
</div>
<a name="structGPIO__TypeDef" id="structGPIO__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structGPIO__TypeDef">&#9670;&#160;</a></span>GPIO_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct GPIO_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>General Purpose I/O. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00575">575</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2b671a94c63a612f81e0e9de8152d01c" name="a2b671a94c63a612f81e0e9de8152d01c"></a>__IO uint32_t</td>
<td class="fieldname">
MODER</td>
<td class="fielddoc">
<p>GPIO port mode register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9543592bda60cb5261075594bdeedac9" name="a9543592bda60cb5261075594bdeedac9"></a>__IO uint32_t</td>
<td class="fieldname">
OTYPER</td>
<td class="fielddoc">
<p>GPIO port output type register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a328d16cc6213783ede54e4059ffd50a3" name="a328d16cc6213783ede54e4059ffd50a3"></a>__IO uint32_t</td>
<td class="fieldname">
OSPEEDR</td>
<td class="fielddoc">
<p>GPIO port output speed register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abeed38529bd7b8de082e490e5d4f1727" name="abeed38529bd7b8de082e490e5d4f1727"></a>__IO uint32_t</td>
<td class="fieldname">
PUPDR</td>
<td class="fielddoc">
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a328d2fe9ef1d513c3a97d30f98f0047c" name="a328d2fe9ef1d513c3a97d30f98f0047c"></a>__IO uint32_t</td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
<p>GPIO port input data register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abff7fffd2b5a718715a130006590c75c" name="abff7fffd2b5a718715a130006590c75c"></a>__IO uint32_t</td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
<p>GPIO port output data register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac25dd6b9e3d55e17589195b461c5ec80" name="ac25dd6b9e3d55e17589195b461c5ec80"></a>__IO uint32_t</td>
<td class="fieldname">
BSRR</td>
<td class="fielddoc">
<p>GPIO port bit set/reset register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2612a0f4b3fbdbb6293f6dc70105e190" name="a2612a0f4b3fbdbb6293f6dc70105e190"></a>__IO uint32_t</td>
<td class="fieldname">
LCKR</td>
<td class="fielddoc">
<p>GPIO port configuration lock register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab67c1158c04450d19ad483dcd2192e43" name="ab67c1158c04450d19ad483dcd2192e43"></a>__IO uint32_t</td>
<td class="fieldname">
AFR[2]</td>
<td class="fielddoc">
<p>GPIO alternate function registers, Address offset: 0x20-0x24 </p>
</td></tr>
</table>

</div>
</div>
<a name="structSYSCFG__TypeDef" id="structSYSCFG__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSYSCFG__TypeDef">&#9670;&#160;</a></span>SYSCFG_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SYSCFG_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>System configuration controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00592">592</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab36c409d0a009e3ce5a89ac55d3ff194" name="ab36c409d0a009e3ce5a89ac55d3ff194"></a>__IO uint32_t</td>
<td class="fieldname">
MEMRMP</td>
<td class="fielddoc">
<p>SYSCFG memory remap register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2130abf1fefb63ce4c4b138fd8c9822a" name="a2130abf1fefb63ce4c4b138fd8c9822a"></a>__IO uint32_t</td>
<td class="fieldname">
PMC</td>
<td class="fielddoc">
<p>SYSCFG peripheral mode configuration register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a52f7bf8003ba69d66a4e86dea6eeab65" name="a52f7bf8003ba69d66a4e86dea6eeab65"></a>__IO uint32_t</td>
<td class="fieldname">
EXTICR[4]</td>
<td class="fielddoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afaf27b66c1edc60064db3fa6e693fb59" name="afaf27b66c1edc60064db3fa6e693fb59"></a>uint32_t</td>
<td class="fieldname">
RESERVED[2]</td>
<td class="fielddoc">
<p>Reserved, 0x18-0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a08ddbac546fa9928256654d31255c8c3" name="a08ddbac546fa9928256654d31255c8c3"></a>__IO uint32_t</td>
<td class="fieldname">
CMPCR</td>
<td class="fielddoc">
<p>SYSCFG Compensation cell control register, Address offset: 0x20 </p>
</td></tr>
</table>

</div>
</div>
<a name="structI2C__TypeDef" id="structI2C__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structI2C__TypeDef">&#9670;&#160;</a></span>I2C_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct I2C_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Inter-integrated Circuit Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00605">605</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>I2C Control register 1, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>I2C Control register 2, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a08b4be0d626a00f26bc295b379b3bba6" name="a08b4be0d626a00f26bc295b379b3bba6"></a>__IO uint32_t</td>
<td class="fieldname">
OAR1</td>
<td class="fielddoc">
<p>I2C Own address register 1, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab5c57ffed0351fa064038939a6c0bbf6" name="ab5c57ffed0351fa064038939a6c0bbf6"></a>__IO uint32_t</td>
<td class="fieldname">
OAR2</td>
<td class="fielddoc">
<p>I2C Own address register 2, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>I2C Data register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acefca4fd83c4b7846ae6d3cfe7bb8df9" name="acefca4fd83c4b7846ae6d3cfe7bb8df9"></a>__IO uint32_t</td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
<p>I2C Status register 1, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a89623ee198737b29dc0a803310605a83" name="a89623ee198737b29dc0a803310605a83"></a>__IO uint32_t</td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
<p>I2C Status register 2, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5e1322e27c40bf91d172f9673f205c97" name="a5e1322e27c40bf91d172f9673f205c97"></a>__IO uint32_t</td>
<td class="fieldname">
CCR</td>
<td class="fielddoc">
<p>I2C Clock control register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5d5764c0ec44b661da957e6343f9e7b5" name="a5d5764c0ec44b661da957e6343f9e7b5"></a>__IO uint32_t</td>
<td class="fieldname">
TRISE</td>
<td class="fielddoc">
<p>I2C TRISE register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa23ced8246d69edb9261a8de1f1e253f" name="aa23ced8246d69edb9261a8de1f1e253f"></a>__IO uint32_t</td>
<td class="fieldname">
FLTR</td>
<td class="fielddoc">
<p>I2C FLTR register, Address offset: 0x24 </p>
</td></tr>
</table>

</div>
</div>
<a name="structIWDG__TypeDef" id="structIWDG__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structIWDG__TypeDef">&#9670;&#160;</a></span>IWDG_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct IWDG_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Independent WATCHDOG. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00623">623</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2f692354bde770f2a5e3e1b294ec064b" name="a2f692354bde770f2a5e3e1b294ec064b"></a>__IO uint32_t</td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
<p>IWDG Key register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af8d25514079514d38c104402f46470af" name="af8d25514079514d38c104402f46470af"></a>__IO uint32_t</td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
<p>IWDG Prescaler register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7015e1046dbd3ea8783b33dc11a69e52" name="a7015e1046dbd3ea8783b33dc11a69e52"></a>__IO uint32_t</td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
<p>IWDG Reload register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>IWDG Status register, Address offset: 0x0C </p>
</td></tr>
</table>

</div>
</div>
<a name="structLTDC__TypeDef" id="structLTDC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structLTDC__TypeDef">&#9670;&#160;</a></span>LTDC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct LTDC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>LCD-TFT Display Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8be676577db129a84a9a2689519a8502" name="a8be676577db129a84a9a2689519a8502"></a>uint32_t</td>
<td class="fieldname">
RESERVED0[2]</td>
<td class="fielddoc">
<p>Reserved, 0x00-0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3aa8cb3b286c630b9fa126616a1f6498" name="a3aa8cb3b286c630b9fa126616a1f6498"></a>__IO uint32_t</td>
<td class="fieldname">
SSCR</td>
<td class="fielddoc">
<p>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab954c16d70935a24b62aad461a664878" name="ab954c16d70935a24b62aad461a664878"></a>__IO uint32_t</td>
<td class="fieldname">
BPCR</td>
<td class="fielddoc">
<p>LTDC Back Porch Configuration Register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2277d6936f88a3bbb0b7fd1481b2c2c5" name="a2277d6936f88a3bbb0b7fd1481b2c2c5"></a>__IO uint32_t</td>
<td class="fieldname">
AWCR</td>
<td class="fielddoc">
<p>LTDC Active Width Configuration Register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ace97ea64f6db802fc5488601bb8558ab" name="ace97ea64f6db802fc5488601bb8558ab"></a>__IO uint32_t</td>
<td class="fieldname">
TWCR</td>
<td class="fielddoc">
<p>LTDC Total Width Configuration Register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aae092d9d07574afe1fbc79c8bf7f7c19" name="aae092d9d07574afe1fbc79c8bf7f7c19"></a>__IO uint32_t</td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
<p>LTDC Global Control Register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a28d88d9a08aab1adbebea61c42ef901e" name="a28d88d9a08aab1adbebea61c42ef901e"></a>uint32_t</td>
<td class="fieldname">
RESERVED1[2]</td>
<td class="fielddoc">
<p>Reserved, 0x1C-0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a92af0fef30467bfce8d1408f81cfda6d" name="a92af0fef30467bfce8d1408f81cfda6d"></a>__IO uint32_t</td>
<td class="fieldname">
SRCR</td>
<td class="fielddoc">
<p>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a032c71ff46a97d2398e5c15a1b4fa50d" name="a032c71ff46a97d2398e5c15a1b4fa50d"></a>uint32_t</td>
<td class="fieldname">
RESERVED2[1]</td>
<td class="fielddoc">
<p>Reserved, 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7a7c554d0c2d78d8b044a699602e37e1" name="a7a7c554d0c2d78d8b044a699602e37e1"></a>__IO uint32_t</td>
<td class="fieldname">
BCCR</td>
<td class="fielddoc">
<p>LTDC Background Color Configuration Register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad4a213d23b6c7413d93b180984c5542c" name="ad4a213d23b6c7413d93b180984c5542c"></a>uint32_t</td>
<td class="fieldname">
RESERVED3[1]</td>
<td class="fielddoc">
<p>Reserved, 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>__IO uint32_t</td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
<p>LTDC Interrupt Enable Register, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>__IO uint32_t</td>
<td class="fieldname">
ISR</td>
<td class="fielddoc">
<p>LTDC Interrupt Status Register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>__IO uint32_t</td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
<p>LTDC Interrupt Clear Register, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7d311d182e9cb4a5acd25f6bb3e1422d" name="a7d311d182e9cb4a5acd25f6bb3e1422d"></a>__IO uint32_t</td>
<td class="fieldname">
LIPCR</td>
<td class="fielddoc">
<p>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a140588a82bafbf0bf0c983111aadb351" name="a140588a82bafbf0bf0c983111aadb351"></a>__IO uint32_t</td>
<td class="fieldname">
CPSR</td>
<td class="fielddoc">
<p>LTDC Current Position Status Register, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5e235993884b3f8d42db5f51d9bd1942" name="a5e235993884b3f8d42db5f51d9bd1942"></a>__IO uint32_t</td>
<td class="fieldname">
CDSR</td>
<td class="fielddoc">
<p>LTDC Current Display Status Register, Address offset: 0x48 </p>
</td></tr>
</table>

</div>
</div>
<a name="structLTDC__Layer__TypeDef" id="structLTDC__Layer__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structLTDC__Layer__TypeDef">&#9670;&#160;</a></span>LTDC_Layer_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct LTDC_Layer_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>LCD-TFT Display layer x Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00660">660</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>LTDC Layerx Control Register Address offset: 0x84 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a36bded5d2b6b499385e45660f4a3c867" name="a36bded5d2b6b499385e45660f4a3c867"></a>__IO uint32_t</td>
<td class="fieldname">
WHPCR</td>
<td class="fielddoc">
<p>LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aafd5aea090b8ab4f7cbaee88503cb6a1" name="aafd5aea090b8ab4f7cbaee88503cb6a1"></a>__IO uint32_t</td>
<td class="fieldname">
WVPCR</td>
<td class="fielddoc">
<p>LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7651be3d835a984e908b0abb4a633811" name="a7651be3d835a984e908b0abb4a633811"></a>__IO uint32_t</td>
<td class="fieldname">
CKCR</td>
<td class="fielddoc">
<p>LTDC Layerx Color Keying Configuration Register Address offset: 0x90 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a30f057fd86f8f793b6ab74bbe024b9d8" name="a30f057fd86f8f793b6ab74bbe024b9d8"></a>__IO uint32_t</td>
<td class="fieldname">
PFCR</td>
<td class="fielddoc">
<p>LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a47be8b57cf19a433c0682d91a0524463" name="a47be8b57cf19a433c0682d91a0524463"></a>__IO uint32_t</td>
<td class="fieldname">
CACR</td>
<td class="fielddoc">
<p>LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8aa219e1455869d3baf87a618586838d" name="a8aa219e1455869d3baf87a618586838d"></a>__IO uint32_t</td>
<td class="fieldname">
DCCR</td>
<td class="fielddoc">
<p>LTDC Layerx Default Color Configuration Register Address offset: 0x9C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8a598358c93b94fe534a4ed8aeb05220" name="a8a598358c93b94fe534a4ed8aeb05220"></a>__IO uint32_t</td>
<td class="fieldname">
BFCR</td>
<td class="fielddoc">
<p>LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8be676577db129a84a9a2689519a8502" name="a8be676577db129a84a9a2689519a8502"></a>uint32_t</td>
<td class="fieldname">
RESERVED0[2]</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a11b37b8303d2ddad1ee962c362cad796" name="a11b37b8303d2ddad1ee962c362cad796"></a>__IO uint32_t</td>
<td class="fieldname">
CFBAR</td>
<td class="fielddoc">
<p>LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1c2a59fc9bb4101881c7ddc98b938a4f" name="a1c2a59fc9bb4101881c7ddc98b938a4f"></a>__IO uint32_t</td>
<td class="fieldname">
CFBLR</td>
<td class="fielddoc">
<p>LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad94a5782e5cc67b071738f8096bb4855" name="ad94a5782e5cc67b071738f8096bb4855"></a>__IO uint32_t</td>
<td class="fieldname">
CFBLNR</td>
<td class="fielddoc">
<p>LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3fbace6e037136ce066518ee2fade33d" name="a3fbace6e037136ce066518ee2fade33d"></a>uint32_t</td>
<td class="fieldname">
RESERVED1[3]</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5ab25158531531e9b1cdb2bdbe66b67d" name="a5ab25158531531e9b1cdb2bdbe66b67d"></a>__IO uint32_t</td>
<td class="fieldname">
CLUTWR</td>
<td class="fielddoc">
<p>LTDC Layerx CLUT Write Register Address offset: 0x144 </p>
</td></tr>
</table>

</div>
</div>
<a name="structPWR__TypeDef" id="structPWR__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structPWR__TypeDef">&#9670;&#160;</a></span>PWR_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct PWR_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Power Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00682">682</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>PWR power control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>__IO uint32_t</td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
<p>PWR power control/status register, Address offset: 0x04 </p>
</td></tr>
</table>

</div>
</div>
<a name="structRCC__TypeDef" id="structRCC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structRCC__TypeDef">&#9670;&#160;</a></span>RCC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct RCC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reset and Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>RCC clock control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae6ff257862eba6b4b367feea786bf1fd" name="ae6ff257862eba6b4b367feea786bf1fd"></a>__IO uint32_t</td>
<td class="fieldname">
PLLCFGR</td>
<td class="fielddoc">
<p>RCC PLL configuration register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>__IO uint32_t</td>
<td class="fieldname">
CFGR</td>
<td class="fielddoc">
<p>RCC clock configuration register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a907d8154c80b7e385478943f90b17a3b" name="a907d8154c80b7e385478943f90b17a3b"></a>__IO uint32_t</td>
<td class="fieldname">
CIR</td>
<td class="fielddoc">
<p>RCC clock interrupt register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a46c20c598e9e12f919f0ea47ebcbc90f" name="a46c20c598e9e12f919f0ea47ebcbc90f"></a>__IO uint32_t</td>
<td class="fieldname">
AHB1RSTR</td>
<td class="fielddoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a78a5aa9dd5694c48a7d8e66888a46450" name="a78a5aa9dd5694c48a7d8e66888a46450"></a>__IO uint32_t</td>
<td class="fieldname">
AHB2RSTR</td>
<td class="fielddoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a28560c5bfeb45326ea7f2019dba57bea" name="a28560c5bfeb45326ea7f2019dba57bea"></a>__IO uint32_t</td>
<td class="fieldname">
AHB3RSTR</td>
<td class="fielddoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>uint32_t</td>
<td class="fieldname">
RESERVED0</td>
<td class="fielddoc">
<p>Reserved, 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7da5d372374bc59e9b9af750b01d6a78" name="a7da5d372374bc59e9b9af750b01d6a78"></a>__IO uint32_t</td>
<td class="fieldname">
APB1RSTR</td>
<td class="fielddoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab2c5389c9ff4ac188cd498b8f7170968" name="ab2c5389c9ff4ac188cd498b8f7170968"></a>__IO uint32_t</td>
<td class="fieldname">
APB2RSTR</td>
<td class="fielddoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a28d88d9a08aab1adbebea61c42ef901e" name="a28d88d9a08aab1adbebea61c42ef901e"></a>uint32_t</td>
<td class="fieldname">
RESERVED1[2]</td>
<td class="fielddoc">
<p>Reserved, 0x28-0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1e9c75b06c99d0611535f38c7b4aa845" name="a1e9c75b06c99d0611535f38c7b4aa845"></a>__IO uint32_t</td>
<td class="fieldname">
AHB1ENR</td>
<td class="fielddoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5e92ed32c33c92e7ebf6919400ad535b" name="a5e92ed32c33c92e7ebf6919400ad535b"></a>__IO uint32_t</td>
<td class="fieldname">
AHB2ENR</td>
<td class="fielddoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acdaa650fcd63730825479f6e8f70d4c0" name="acdaa650fcd63730825479f6e8f70d4c0"></a>__IO uint32_t</td>
<td class="fieldname">
AHB3ENR</td>
<td class="fielddoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>uint32_t</td>
<td class="fieldname">
RESERVED2</td>
<td class="fielddoc">
<p>Reserved, 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac88901e2eb35079b7b58a185e6bf554c" name="ac88901e2eb35079b7b58a185e6bf554c"></a>__IO uint32_t</td>
<td class="fieldname">
APB1ENR</td>
<td class="fielddoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acc7bb47dddd2d94de124f74886d919be" name="acc7bb47dddd2d94de124f74886d919be"></a>__IO uint32_t</td>
<td class="fieldname">
APB2ENR</td>
<td class="fielddoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab6f0f833dbe064708de75d95c68c32fd" name="ab6f0f833dbe064708de75d95c68c32fd"></a>uint32_t</td>
<td class="fieldname">
RESERVED3[2]</td>
<td class="fielddoc">
<p>Reserved, 0x48-0x4C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aae70b1922167eb58d564cb82d39fd10b" name="aae70b1922167eb58d564cb82d39fd10b"></a>__IO uint32_t</td>
<td class="fieldname">
AHB1LPENR</td>
<td class="fielddoc">
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2b30982547fae7d545d260312771b5c9" name="a2b30982547fae7d545d260312771b5c9"></a>__IO uint32_t</td>
<td class="fieldname">
AHB2LPENR</td>
<td class="fielddoc">
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ff82b9bf0231645108965aa0febd766" name="a2ff82b9bf0231645108965aa0febd766"></a>__IO uint32_t</td>
<td class="fieldname">
AHB3LPENR</td>
<td class="fielddoc">
<p>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>uint32_t</td>
<td class="fieldname">
RESERVED4</td>
<td class="fielddoc">
<p>Reserved, 0x5C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad85a9951a7be79fe08ffc90f796f071b" name="ad85a9951a7be79fe08ffc90f796f071b"></a>__IO uint32_t</td>
<td class="fieldname">
APB1LPENR</td>
<td class="fielddoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aba51c57f9506e14a6f5983526c78943b" name="aba51c57f9506e14a6f5983526c78943b"></a>__IO uint32_t</td>
<td class="fieldname">
APB2LPENR</td>
<td class="fielddoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac0eb05794aeee3b4ed69c8fe54c9be3b" name="ac0eb05794aeee3b4ed69c8fe54c9be3b"></a>uint32_t</td>
<td class="fieldname">
RESERVED5[2]</td>
<td class="fielddoc">
<p>Reserved, 0x68-0x6C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0b9a3ced775287c8585a6a61af4b40e9" name="a0b9a3ced775287c8585a6a61af4b40e9"></a>__IO uint32_t</td>
<td class="fieldname">
BDCR</td>
<td class="fielddoc">
<p>RCC Backup domain control register, Address offset: 0x70 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>__IO uint32_t</td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a10da398d74a1f88d5b42bd40718d9447" name="a10da398d74a1f88d5b42bd40718d9447"></a>uint32_t</td>
<td class="fieldname">
RESERVED6[2]</td>
<td class="fielddoc">
<p>Reserved, 0x78-0x7C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaef3da59eaf7c6dfdf9a12fd60ce58a8" name="aaef3da59eaf7c6dfdf9a12fd60ce58a8"></a>__IO uint32_t</td>
<td class="fieldname">
SSCGR</td>
<td class="fielddoc">
<p>RCC spread spectrum clock generation register, Address offset: 0x80 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2d08d5f995ed77228eb56741184a1bb6" name="a2d08d5f995ed77228eb56741184a1bb6"></a>__IO uint32_t</td>
<td class="fieldname">
PLLI2SCFGR</td>
<td class="fielddoc">
<p>RCC PLLI2S configuration register, Address offset: 0x84 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac93962b2d41007abdda922a3f23d7ede" name="ac93962b2d41007abdda922a3f23d7ede"></a>__IO uint32_t</td>
<td class="fieldname">
PLLSAICFGR</td>
<td class="fielddoc">
<p>RCC PLLSAI configuration register, Address offset: 0x88 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0a5d6d20b17d55b2e892a924b6e70296" name="a0a5d6d20b17d55b2e892a924b6e70296"></a>__IO uint32_t</td>
<td class="fieldname">
DCKCFGR</td>
<td class="fielddoc">
<p>RCC Dedicated Clocks configuration register, Address offset: 0x8C </p>
</td></tr>
</table>

</div>
</div>
<a name="structRTC__TypeDef" id="structRTC__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structRTC__TypeDef">&#9670;&#160;</a></span>RTC_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct RTC_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Real-Time Clock. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00732">732</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a63d179b7a36a715dce7203858d3be132" name="a63d179b7a36a715dce7203858d3be132"></a>__IO uint32_t</td>
<td class="fieldname">
TR</td>
<td class="fielddoc">
<p>RTC time register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>RTC date register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>RTC control register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>__IO uint32_t</td>
<td class="fieldname">
ISR</td>
<td class="fielddoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac9b4c6c5b29f3461ce3f875eea69f35b" name="ac9b4c6c5b29f3461ce3f875eea69f35b"></a>__IO uint32_t</td>
<td class="fieldname">
PRER</td>
<td class="fielddoc">
<p>RTC prescaler register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac5b3c8be61045a304d3076d4714d29f2" name="ac5b3c8be61045a304d3076d4714d29f2"></a>__IO uint32_t</td>
<td class="fieldname">
WUTR</td>
<td class="fielddoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab97f3e9584dda705dc10a5f4c5f6e636" name="ab97f3e9584dda705dc10a5f4c5f6e636"></a>__IO uint32_t</td>
<td class="fieldname">
CALIBR</td>
<td class="fielddoc">
<p>RTC calibration register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac005b1a5bc52634d5a34578cc9d2c3f6" name="ac005b1a5bc52634d5a34578cc9d2c3f6"></a>__IO uint32_t</td>
<td class="fieldname">
ALRMAR</td>
<td class="fielddoc">
<p>RTC alarm A register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4e513deb9f58a138ad9f317cc5a3555d" name="a4e513deb9f58a138ad9f317cc5a3555d"></a>__IO uint32_t</td>
<td class="fieldname">
ALRMBR</td>
<td class="fielddoc">
<p>RTC alarm B register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6204786b050eb135fabb15784698e86e" name="a6204786b050eb135fabb15784698e86e"></a>__IO uint32_t</td>
<td class="fieldname">
WPR</td>
<td class="fielddoc">
<p>RTC write protection register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8a868e5e76b52ced04c536be3dee08ec" name="a8a868e5e76b52ced04c536be3dee08ec"></a>__IO uint32_t</td>
<td class="fieldname">
SSR</td>
<td class="fielddoc">
<p>RTC sub second register, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2372c05a6c5508e0a9adada793f68b4f" name="a2372c05a6c5508e0a9adada793f68b4f"></a>__IO uint32_t</td>
<td class="fieldname">
SHIFTR</td>
<td class="fielddoc">
<p>RTC shift control register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a042059c8b4168681d6aecf30211dd7b8" name="a042059c8b4168681d6aecf30211dd7b8"></a>__IO uint32_t</td>
<td class="fieldname">
TSTR</td>
<td class="fielddoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abeb6fb580a8fd128182aa9ba2738ac2c" name="abeb6fb580a8fd128182aa9ba2738ac2c"></a>__IO uint32_t</td>
<td class="fieldname">
TSDR</td>
<td class="fielddoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1d6c2bc4c067d6a64ef30d16a5925796" name="a1d6c2bc4c067d6a64ef30d16a5925796"></a>__IO uint32_t</td>
<td class="fieldname">
TSSSR</td>
<td class="fielddoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ce7c3842792c506635bb87a21588b58" name="a2ce7c3842792c506635bb87a21588b58"></a>__IO uint32_t</td>
<td class="fieldname">
CALR</td>
<td class="fielddoc">
<p>RTC calibration register, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a14d03244a7fda1d94b51ae9ed144ca12" name="a14d03244a7fda1d94b51ae9ed144ca12"></a>__IO uint32_t</td>
<td class="fieldname">
TAFCR</td>
<td class="fielddoc">
<p>RTC tamper and alternate function configuration register, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a61282fa74cede526af85fd9d20513646" name="a61282fa74cede526af85fd9d20513646"></a>__IO uint32_t</td>
<td class="fieldname">
ALRMASSR</td>
<td class="fielddoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4ef7499da5d5beb1cfc81f7be057a7b2" name="a4ef7499da5d5beb1cfc81f7be057a7b2"></a>__IO uint32_t</td>
<td class="fieldname">
ALRMBSSR</td>
<td class="fielddoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6be3d40baea405ecaf6b38462357dac0" name="a6be3d40baea405ecaf6b38462357dac0"></a>uint32_t</td>
<td class="fieldname">
RESERVED7</td>
<td class="fielddoc">
<p>Reserved, 0x4C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4808ec597e5a5fefd8a83a9127dd1aec" name="a4808ec597e5a5fefd8a83a9127dd1aec"></a>__IO uint32_t</td>
<td class="fieldname">
BKP0R</td>
<td class="fielddoc">
<p>RTC backup register 1, Address offset: 0x50 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af85290529fb82acef7c9fcea3718346c" name="af85290529fb82acef7c9fcea3718346c"></a>__IO uint32_t</td>
<td class="fieldname">
BKP1R</td>
<td class="fielddoc">
<p>RTC backup register 1, Address offset: 0x54 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaa251a80daa57ad0bd7db75cb3b9cdec" name="aaa251a80daa57ad0bd7db75cb3b9cdec"></a>__IO uint32_t</td>
<td class="fieldname">
BKP2R</td>
<td class="fielddoc">
<p>RTC backup register 2, Address offset: 0x58 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0b1eeda834c3cfd4d2c67f242f7b2a1c" name="a0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>__IO uint32_t</td>
<td class="fieldname">
BKP3R</td>
<td class="fielddoc">
<p>RTC backup register 3, Address offset: 0x5C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab13e106cc2eca92d1f4022df3bfdbcd7" name="ab13e106cc2eca92d1f4022df3bfdbcd7"></a>__IO uint32_t</td>
<td class="fieldname">
BKP4R</td>
<td class="fielddoc">
<p>RTC backup register 4, Address offset: 0x60 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab6bed862c0d0476ff4f89f7b9bf3e130" name="ab6bed862c0d0476ff4f89f7b9bf3e130"></a>__IO uint32_t</td>
<td class="fieldname">
BKP5R</td>
<td class="fielddoc">
<p>RTC backup register 5, Address offset: 0x64 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1d854d2d7f0452f4c90035952b92d2ba" name="a1d854d2d7f0452f4c90035952b92d2ba"></a>__IO uint32_t</td>
<td class="fieldname">
BKP6R</td>
<td class="fielddoc">
<p>RTC backup register 6, Address offset: 0x68 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>__IO uint32_t</td>
<td class="fieldname">
BKP7R</td>
<td class="fielddoc">
<p>RTC backup register 7, Address offset: 0x6C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac1085f6aae54b353c30871fe90c59851" name="ac1085f6aae54b353c30871fe90c59851"></a>__IO uint32_t</td>
<td class="fieldname">
BKP8R</td>
<td class="fielddoc">
<p>RTC backup register 8, Address offset: 0x70 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6c33564df6eaf97400e0457dde9b14ef" name="a6c33564df6eaf97400e0457dde9b14ef"></a>__IO uint32_t</td>
<td class="fieldname">
BKP9R</td>
<td class="fielddoc">
<p>RTC backup register 9, Address offset: 0x74 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aade2881a3e408bfd106b27f78bbbcfc9" name="aade2881a3e408bfd106b27f78bbbcfc9"></a>__IO uint32_t</td>
<td class="fieldname">
BKP10R</td>
<td class="fielddoc">
<p>RTC backup register 10, Address offset: 0x78 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac66d5e2d3459cff89794c47dbc8f7228" name="ac66d5e2d3459cff89794c47dbc8f7228"></a>__IO uint32_t</td>
<td class="fieldname">
BKP11R</td>
<td class="fielddoc">
<p>RTC backup register 11, Address offset: 0x7C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6f7eee5ae8a32c07f9c8fe14281bdaf3" name="a6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>__IO uint32_t</td>
<td class="fieldname">
BKP12R</td>
<td class="fielddoc">
<p>RTC backup register 12, Address offset: 0x80 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6ed4c3a0d4588a75078e9f8e376b4d06" name="a6ed4c3a0d4588a75078e9f8e376b4d06"></a>__IO uint32_t</td>
<td class="fieldname">
BKP13R</td>
<td class="fielddoc">
<p>RTC backup register 13, Address offset: 0x84 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac60f13e6619724747e61cfbff55b9fab" name="ac60f13e6619724747e61cfbff55b9fab"></a>__IO uint32_t</td>
<td class="fieldname">
BKP14R</td>
<td class="fielddoc">
<p>RTC backup register 14, Address offset: 0x88 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afafaddc3a983eb71332b7526d82191ad" name="afafaddc3a983eb71332b7526d82191ad"></a>__IO uint32_t</td>
<td class="fieldname">
BKP15R</td>
<td class="fielddoc">
<p>RTC backup register 15, Address offset: 0x8C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad2f2eb2fb4b93e21515b10e920e719b6" name="ad2f2eb2fb4b93e21515b10e920e719b6"></a>__IO uint32_t</td>
<td class="fieldname">
BKP16R</td>
<td class="fielddoc">
<p>RTC backup register 16, Address offset: 0x90 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2842aa523df62f3508316eb3b2e08f4e" name="a2842aa523df62f3508316eb3b2e08f4e"></a>__IO uint32_t</td>
<td class="fieldname">
BKP17R</td>
<td class="fielddoc">
<p>RTC backup register 17, Address offset: 0x94 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a640ccb2ccfb6316b88c070362dc29339" name="a640ccb2ccfb6316b88c070362dc29339"></a>__IO uint32_t</td>
<td class="fieldname">
BKP18R</td>
<td class="fielddoc">
<p>RTC backup register 18, Address offset: 0x98 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4ec1dd54d976989b7c9e59fb14d974fb" name="a4ec1dd54d976989b7c9e59fb14d974fb"></a>__IO uint32_t</td>
<td class="fieldname">
BKP19R</td>
<td class="fielddoc">
<p>RTC backup register 19, Address offset: 0x9C </p>
</td></tr>
</table>

</div>
</div>
<a name="structSAI__TypeDef" id="structSAI__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSAI__TypeDef">&#9670;&#160;</a></span>SAI_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SAI_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Serial Audio Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00780">780</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae092d9d07574afe1fbc79c8bf7f7c19" name="aae092d9d07574afe1fbc79c8bf7f7c19"></a>__IO uint32_t</td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
<p>SAI global configuration register, Address offset: 0x00 </p>
</td></tr>
</table>

</div>
</div>
<a name="structSAI__Block__TypeDef" id="structSAI__Block__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSAI__Block__TypeDef">&#9670;&#160;</a></span>SAI_Block_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SAI_Block_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00785">785</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>SAI block x configuration register 1, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>SAI block x configuration register 2, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae307d5a553582e6c9717f50037245710" name="ae307d5a553582e6c9717f50037245710"></a>__IO uint32_t</td>
<td class="fieldname">
FRCR</td>
<td class="fielddoc">
<p>SAI block x frame configuration register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad30f20f612dacf85a5bb7f9f97cf0772" name="ad30f20f612dacf85a5bb7f9f97cf0772"></a>__IO uint32_t</td>
<td class="fieldname">
SLOTR</td>
<td class="fielddoc">
<p>SAI block x slot register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae845b86e973b4bf8a33c447c261633f6" name="ae845b86e973b4bf8a33c447c261633f6"></a>__IO uint32_t</td>
<td class="fieldname">
IMR</td>
<td class="fielddoc">
<p>SAI block x interrupt mask register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>SAI block x status register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa46ece753867049c7643819478b8330b" name="aa46ece753867049c7643819478b8330b"></a>__IO uint32_t</td>
<td class="fieldname">
CLRFR</td>
<td class="fielddoc">
<p>SAI block x clear flag register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>SAI block x data register, Address offset: 0x20 </p>
</td></tr>
</table>

</div>
</div>
<a name="structSDIO__TypeDef" id="structSDIO__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSDIO__TypeDef">&#9670;&#160;</a></span>SDIO_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SDIO_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SD host Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00801">801</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a65bff76f3af24c37708a1006d54720c7" name="a65bff76f3af24c37708a1006d54720c7"></a>__IO uint32_t</td>
<td class="fieldname">
POWER</td>
<td class="fielddoc">
<p>SDIO power control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa94197378e20fc739d269be49d9c5d40" name="aa94197378e20fc739d269be49d9c5d40"></a>__IO uint32_t</td>
<td class="fieldname">
CLKCR</td>
<td class="fielddoc">
<p>SDI clock control register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a07d4e63efcbde252c667e64a8d818aa9" name="a07d4e63efcbde252c667e64a8d818aa9"></a>__IO uint32_t</td>
<td class="fieldname">
ARG</td>
<td class="fielddoc">
<p>SDIO argument register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adcf812cbe5147d300507d59d4a55935d" name="adcf812cbe5147d300507d59d4a55935d"></a>__IO uint32_t</td>
<td class="fieldname">
CMD</td>
<td class="fielddoc">
<p>SDIO command register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a195d1a8a6ae4f6072f4e4b62298051fe" name="a195d1a8a6ae4f6072f4e4b62298051fe"></a>__IO const uint32_t</td>
<td class="fieldname">
RESPCMD</td>
<td class="fielddoc">
<p>SDIO command response register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7da778413f6db1f83ae25caed03382d4" name="a7da778413f6db1f83ae25caed03382d4"></a>__IO const uint32_t</td>
<td class="fieldname">
RESP1</td>
<td class="fielddoc">
<p>SDIO response 1 register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a44614d7422faffd14af83884e76b2d3e" name="a44614d7422faffd14af83884e76b2d3e"></a>__IO const uint32_t</td>
<td class="fieldname">
RESP2</td>
<td class="fielddoc">
<p>SDIO response 2 register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a270ee3c6e9f87e5851422ae0ef255fd4" name="a270ee3c6e9f87e5851422ae0ef255fd4"></a>__IO const uint32_t</td>
<td class="fieldname">
RESP3</td>
<td class="fielddoc">
<p>SDIO response 3 register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa74faef460a0c655439bcf20caac1653" name="aa74faef460a0c655439bcf20caac1653"></a>__IO const uint32_t</td>
<td class="fieldname">
RESP4</td>
<td class="fielddoc">
<p>SDIO response 4 register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1dd219eaeee8d9def822da843028bd02" name="a1dd219eaeee8d9def822da843028bd02"></a>__IO uint32_t</td>
<td class="fieldname">
DTIMER</td>
<td class="fielddoc">
<p>SDIO data timer register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a612edc78d2fa6288392f8ea32c36f7fb" name="a612edc78d2fa6288392f8ea32c36f7fb"></a>__IO uint32_t</td>
<td class="fieldname">
DLEN</td>
<td class="fielddoc">
<p>SDIO data length register, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a96a3d1a050982fccc23c2e6dbe0de068" name="a96a3d1a050982fccc23c2e6dbe0de068"></a>__IO uint32_t</td>
<td class="fieldname">
DCTRL</td>
<td class="fielddoc">
<p>SDIO data control register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1c267db01a753d0b8a77afcaff6f9e13" name="a1c267db01a753d0b8a77afcaff6f9e13"></a>__IO const uint32_t</td>
<td class="fieldname">
DCOUNT</td>
<td class="fielddoc">
<p>SDIO data counter register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0633c88accff51e7cc9d1e9c3db950d9" name="a0633c88accff51e7cc9d1e9c3db950d9"></a>__IO const uint32_t</td>
<td class="fieldname">
STA</td>
<td class="fielddoc">
<p>SDIO status register, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>__IO uint32_t</td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
<p>SDIO interrupt clear register, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5c955643593b4aedbe9f84f054d26522" name="a5c955643593b4aedbe9f84f054d26522"></a>__IO uint32_t</td>
<td class="fieldname">
MASK</td>
<td class="fielddoc">
<p>SDIO mask register, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8be676577db129a84a9a2689519a8502" name="a8be676577db129a84a9a2689519a8502"></a>uint32_t</td>
<td class="fieldname">
RESERVED0[2]</td>
<td class="fielddoc">
<p>Reserved, 0x40-0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a003c4c00f70bd77298fc66a449822651" name="a003c4c00f70bd77298fc66a449822651"></a>__IO const uint32_t</td>
<td class="fieldname">
FIFOCNT</td>
<td class="fielddoc">
<p>SDIO FIFO counter register, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2d531df35272b1f3d787e5726ed5c52c" name="a2d531df35272b1f3d787e5726ed5c52c"></a>uint32_t</td>
<td class="fieldname">
RESERVED1[13]</td>
<td class="fielddoc">
<p>Reserved, 0x4C-0x7C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a68bef1da5fd164cf0f884b4209670dc8" name="a68bef1da5fd164cf0f884b4209670dc8"></a>__IO uint32_t</td>
<td class="fieldname">
FIFO</td>
<td class="fielddoc">
<p>SDIO data FIFO register, Address offset: 0x80 </p>
</td></tr>
</table>

</div>
</div>
<a name="structSPI__TypeDef" id="structSPI__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSPI__TypeDef">&#9670;&#160;</a></span>SPI_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SPI_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Serial Peripheral Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00829">829</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>SPI control register 2, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>SPI status register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>SPI data register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ace450027b4b33f921dd8edd3425a717c" name="ace450027b4b33f921dd8edd3425a717c"></a>__IO uint32_t</td>
<td class="fieldname">
CRCPR</td>
<td class="fielddoc">
<p>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2cf9dcd9008924334f20f0dc6b57042e" name="a2cf9dcd9008924334f20f0dc6b57042e"></a>__IO uint32_t</td>
<td class="fieldname">
RXCRCR</td>
<td class="fielddoc">
<p>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab4e4328504fd66285df8264d410deefd" name="ab4e4328504fd66285df8264d410deefd"></a>__IO uint32_t</td>
<td class="fieldname">
TXCRCR</td>
<td class="fielddoc">
<p>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa0c41c8883cb0812d6aaf956c393584b" name="aa0c41c8883cb0812d6aaf956c393584b"></a>__IO uint32_t</td>
<td class="fieldname">
I2SCFGR</td>
<td class="fielddoc">
<p>SPI_I2S configuration register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab9be89a916ee5904381e10da10e5e8e9" name="ab9be89a916ee5904381e10da10e5e8e9"></a>__IO uint32_t</td>
<td class="fieldname">
I2SPR</td>
<td class="fielddoc">
<p>SPI_I2S prescaler register, Address offset: 0x20 </p>
</td></tr>
</table>

</div>
</div>
<a name="structTIM__TypeDef" id="structTIM__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structTIM__TypeDef">&#9670;&#160;</a></span>TIM_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct TIM_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>TIM. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00847">847</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>TIM control register 1, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>TIM control register 2, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2870732a4fc2ecd7bbecfbcbbf5528b7" name="a2870732a4fc2ecd7bbecfbcbbf5528b7"></a>__IO uint32_t</td>
<td class="fieldname">
SMCR</td>
<td class="fielddoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a07fccbd85b91e6dca03ce333c1457fcb" name="a07fccbd85b91e6dca03ce333c1457fcb"></a>__IO uint32_t</td>
<td class="fieldname">
DIER</td>
<td class="fielddoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>TIM status register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a196ebdaac12b21e90320c6175da78ef6" name="a196ebdaac12b21e90320c6175da78ef6"></a>__IO uint32_t</td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
<p>TIM event generation register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adb72f64492a75e780dd2294075c70fed" name="adb72f64492a75e780dd2294075c70fed"></a>__IO uint32_t</td>
<td class="fieldname">
CCMR1</td>
<td class="fielddoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a091452256c9a16c33d891f4d32b395bf" name="a091452256c9a16c33d891f4d32b395bf"></a>__IO uint32_t</td>
<td class="fieldname">
CCMR2</td>
<td class="fielddoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a098110becfef10e1fd1b6a4f874da496" name="a098110becfef10e1fd1b6a4f874da496"></a>__IO uint32_t</td>
<td class="fieldname">
CCER</td>
<td class="fielddoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6095a27d764d06750fc0d642e08f8b2a" name="a6095a27d764d06750fc0d642e08f8b2a"></a>__IO uint32_t</td>
<td class="fieldname">
CNT</td>
<td class="fielddoc">
<p>TIM counter register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9d4c753f09cbffdbe5c55008f0e8b180" name="a9d4c753f09cbffdbe5c55008f0e8b180"></a>__IO uint32_t</td>
<td class="fieldname">
PSC</td>
<td class="fielddoc">
<p>TIM prescaler, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af17f19bb4aeea3cc14fa73dfa7772cb8" name="af17f19bb4aeea3cc14fa73dfa7772cb8"></a>__IO uint32_t</td>
<td class="fieldname">
ARR</td>
<td class="fielddoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa1b1b7107fcf35abe39d20f5dfc230ee" name="aa1b1b7107fcf35abe39d20f5dfc230ee"></a>__IO uint32_t</td>
<td class="fieldname">
RCR</td>
<td class="fielddoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adab1e24ef769bbcb3e3769feae192ffb" name="adab1e24ef769bbcb3e3769feae192ffb"></a>__IO uint32_t</td>
<td class="fieldname">
CCR1</td>
<td class="fielddoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab90aa584f07eeeac364a67f5e05faa93" name="ab90aa584f07eeeac364a67f5e05faa93"></a>__IO uint32_t</td>
<td class="fieldname">
CCR2</td>
<td class="fielddoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a27a478cc47a3dff478555ccb985b06a2" name="a27a478cc47a3dff478555ccb985b06a2"></a>__IO uint32_t</td>
<td class="fieldname">
CCR3</td>
<td class="fielddoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a85fdb75569bd7ea26fa48544786535be" name="a85fdb75569bd7ea26fa48544786535be"></a>__IO uint32_t</td>
<td class="fieldname">
CCR4</td>
<td class="fielddoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a476bae602205d6a49c7e71e2bda28c0a" name="a476bae602205d6a49c7e71e2bda28c0a"></a>__IO uint32_t</td>
<td class="fieldname">
BDTR</td>
<td class="fielddoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6225cb8f4938f98204d11afaffd41c9" name="af6225cb8f4938f98204d11afaffd41c9"></a>__IO uint32_t</td>
<td class="fieldname">
DCR</td>
<td class="fielddoc">
<p>TIM DMA control register, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab9087f2f31dd5edf59de6a59ae4e67ae" name="ab9087f2f31dd5edf59de6a59ae4e67ae"></a>__IO uint32_t</td>
<td class="fieldname">
DMAR</td>
<td class="fielddoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a75ade4a9b3d40781fd80ce3e6589e98b" name="a75ade4a9b3d40781fd80ce3e6589e98b"></a>__IO uint32_t</td>
<td class="fieldname">
OR</td>
<td class="fielddoc">
<p>TIM option register, Address offset: 0x50 </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSART__TypeDef" id="structUSART__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSART__TypeDef">&#9670;&#160;</a></span>USART_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USART_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Universal Synchronous Asynchronous Receiver Transmitter. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00876">876</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>USART Status register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>USART Data register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a092e59d908b2ca112e31047e942340cb" name="a092e59d908b2ca112e31047e942340cb"></a>__IO uint32_t</td>
<td class="fieldname">
BRR</td>
<td class="fielddoc">
<p>USART Baud rate register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>__IO uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>USART Control register 1, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>__IO uint32_t</td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
<p>USART Control register 2, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="add5b8e29a64c55dcd65ca4201118e9d1" name="add5b8e29a64c55dcd65ca4201118e9d1"></a>__IO uint32_t</td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
<p>USART Control register 3, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5dd0cb6c861eaf26470f56f451c1edbf" name="a5dd0cb6c861eaf26470f56f451c1edbf"></a>__IO uint32_t</td>
<td class="fieldname">
GTPR</td>
<td class="fielddoc">
<p>USART Guard time and prescaler register, Address offset: 0x18 </p>
</td></tr>
</table>

</div>
</div>
<a name="structWWDG__TypeDef" id="structWWDG__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structWWDG__TypeDef">&#9670;&#160;</a></span>WWDG_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct WWDG_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Window WATCHDOG. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00891">891</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>WWDG Control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac011ddcfe531f8e16787ea851c1f3667" name="ac011ddcfe531f8e16787ea851c1f3667"></a>__IO uint32_t</td>
<td class="fieldname">
CFR</td>
<td class="fielddoc">
<p>WWDG Configuration register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>WWDG Status register, Address offset: 0x08 </p>
</td></tr>
</table>

</div>
</div>
<a name="structCRYP__TypeDef" id="structCRYP__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structCRYP__TypeDef">&#9670;&#160;</a></span>CRYP_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CRYP_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Crypto Processor. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00902">902</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>CRYP control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>CRYP status register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a445dd5529e7dc6a4fa2fec4f78da2692" name="a445dd5529e7dc6a4fa2fec4f78da2692"></a>__IO uint32_t</td>
<td class="fieldname">
DIN</td>
<td class="fielddoc">
<p>CRYP data input register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab8ba768d1dac54a845084bd07f4ef2b9" name="ab8ba768d1dac54a845084bd07f4ef2b9"></a>__IO uint32_t</td>
<td class="fieldname">
DOUT</td>
<td class="fielddoc">
<p>CRYP data output register, Address offset: 0x0C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a082219a924d748e9c6092582aec06226" name="a082219a924d748e9c6092582aec06226"></a>__IO uint32_t</td>
<td class="fieldname">
DMACR</td>
<td class="fielddoc">
<p>CRYP DMA control register, Address offset: 0x10 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adcdd7c23a99f81c21dae2e9f989632e1" name="adcdd7c23a99f81c21dae2e9f989632e1"></a>__IO uint32_t</td>
<td class="fieldname">
IMSCR</td>
<td class="fielddoc">
<p>CRYP interrupt mask set/clear register, Address offset: 0x14 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa196fddf0ba7d6e3ce29bdb04eb38b94" name="aa196fddf0ba7d6e3ce29bdb04eb38b94"></a>__IO uint32_t</td>
<td class="fieldname">
RISR</td>
<td class="fielddoc">
<p>CRYP raw interrupt status register, Address offset: 0x18 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a524e134cec519206cb41d0545e382978" name="a524e134cec519206cb41d0545e382978"></a>__IO uint32_t</td>
<td class="fieldname">
MISR</td>
<td class="fielddoc">
<p>CRYP masked interrupt status register, Address offset: 0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3ca109e86323625e5f56f92f999c3b05" name="a3ca109e86323625e5f56f92f999c3b05"></a>__IO uint32_t</td>
<td class="fieldname">
K0LR</td>
<td class="fielddoc">
<p>CRYP key left register 0, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae6d97d339f0091d4a105001ea59086ae" name="ae6d97d339f0091d4a105001ea59086ae"></a>__IO uint32_t</td>
<td class="fieldname">
K0RR</td>
<td class="fielddoc">
<p>CRYP key right register 0, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a948ff2e2e97978287411fe725dd70a7f" name="a948ff2e2e97978287411fe725dd70a7f"></a>__IO uint32_t</td>
<td class="fieldname">
K1LR</td>
<td class="fielddoc">
<p>CRYP key left register 1, Address offset: 0x28 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7554383cff84540eb260a3fdf55cb934" name="a7554383cff84540eb260a3fdf55cb934"></a>__IO uint32_t</td>
<td class="fieldname">
K1RR</td>
<td class="fielddoc">
<p>CRYP key right register 1, Address offset: 0x2C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a32210fb9ecbb0b4bd127e688f3f79802" name="a32210fb9ecbb0b4bd127e688f3f79802"></a>__IO uint32_t</td>
<td class="fieldname">
K2LR</td>
<td class="fielddoc">
<p>CRYP key left register 2, Address offset: 0x30 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a41a0448734e8ccbdd6fba98284815c6f" name="a41a0448734e8ccbdd6fba98284815c6f"></a>__IO uint32_t</td>
<td class="fieldname">
K2RR</td>
<td class="fielddoc">
<p>CRYP key right register 2, Address offset: 0x34 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a516c328fcb53ec754384e584caf890f5" name="a516c328fcb53ec754384e584caf890f5"></a>__IO uint32_t</td>
<td class="fieldname">
K3LR</td>
<td class="fielddoc">
<p>CRYP key left register 3, Address offset: 0x38 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8fe249258f1733ec155c3893375c7a21" name="a8fe249258f1733ec155c3893375c7a21"></a>__IO uint32_t</td>
<td class="fieldname">
K3RR</td>
<td class="fielddoc">
<p>CRYP key right register 3, Address offset: 0x3C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab1efba4cdf22c525fce804375961d567" name="ab1efba4cdf22c525fce804375961d567"></a>__IO uint32_t</td>
<td class="fieldname">
IV0LR</td>
<td class="fielddoc">
<p>CRYP initialization vector left-word register 0, Address offset: 0x40 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aeb1990f7c28e815a4962db3a861937bb" name="aeb1990f7c28e815a4962db3a861937bb"></a>__IO uint32_t</td>
<td class="fieldname">
IV0RR</td>
<td class="fielddoc">
<p>CRYP initialization vector right-word register 0, Address offset: 0x44 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aad2f43335b25a0065f3d327364610cbd" name="aad2f43335b25a0065f3d327364610cbd"></a>__IO uint32_t</td>
<td class="fieldname">
IV1LR</td>
<td class="fielddoc">
<p>CRYP initialization vector left-word register 1, Address offset: 0x48 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a38a9f05c03174023fc6ac951c04eaeff" name="a38a9f05c03174023fc6ac951c04eaeff"></a>__IO uint32_t</td>
<td class="fieldname">
IV1RR</td>
<td class="fielddoc">
<p>CRYP initialization vector right-word register 1, Address offset: 0x4C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a39e00067c0a87ebe4b0820ec414011b0" name="a39e00067c0a87ebe4b0820ec414011b0"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM0R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9e5051604453703d76973463cdba6ef7" name="a9e5051604453703d76973463cdba6ef7"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM1R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad839981b06af83bb1d08dd3313922783" name="ad839981b06af83bb1d08dd3313922783"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM2R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a146a0ff395793669bb88fbad8697fdff" name="a146a0ff395793669bb88fbad8697fdff"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM3R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0701e3347dd3d6de80063b802bcf011f" name="a0701e3347dd3d6de80063b802bcf011f"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM4R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a18e2b049f39ed894fc37ba092145a115" name="a18e2b049f39ed894fc37ba092145a115"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM5R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1062d56f4ea86ece15011e9ffc0e53c3" name="a1062d56f4ea86ece15011e9ffc0e53c3"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM6R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7cf7761ae30d9fa41c295c5add31b316" name="a7cf7761ae30d9fa41c295c5add31b316"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCMCCM7R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a86cedb899090e8aef940416daf0a46f3" name="a86cedb899090e8aef940416daf0a46f3"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM0R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 0, Address offset: 0x70 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4d92778e6e002275a9b91b834c2d2c46" name="a4d92778e6e002275a9b91b834c2d2c46"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM1R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 1, Address offset: 0x74 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae3b1773a8fb146591fcbb48e32c1834a" name="ae3b1773a8fb146591fcbb48e32c1834a"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM2R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 2, Address offset: 0x78 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a13e161a9d71fc723979c06fe4e6e5bf5" name="a13e161a9d71fc723979c06fe4e6e5bf5"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM3R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 3, Address offset: 0x7C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a63fc99181cf78d1f43270e79bcf787b5" name="a63fc99181cf78d1f43270e79bcf787b5"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM4R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 4, Address offset: 0x80 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a470c323c7caa5d4362656cb0c8aa4528" name="a470c323c7caa5d4362656cb0c8aa4528"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM5R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 5, Address offset: 0x84 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8c2f4a1d321b61dc3b7833d209eb0ede" name="a8c2f4a1d321b61dc3b7833d209eb0ede"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM6R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 6, Address offset: 0x88 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a64151eda4e4e3370f4e264a2d9f61776" name="a64151eda4e4e3370f4e264a2d9f61776"></a>__IO uint32_t</td>
<td class="fieldname">
CSGCM7R</td>
<td class="fielddoc">
<p>CRYP GCM/GMAC context swap register 7, Address offset: 0x8C </p>
</td></tr>
</table>

</div>
</div>
<a name="structHASH__TypeDef" id="structHASH__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structHASH__TypeDef">&#9670;&#160;</a></span>HASH_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct HASH_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>HASH. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>HASH control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a445dd5529e7dc6a4fa2fec4f78da2692" name="a445dd5529e7dc6a4fa2fec4f78da2692"></a>__IO uint32_t</td>
<td class="fieldname">
DIN</td>
<td class="fielddoc">
<p>HASH data input register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7060ac1ed928ee931d7664650f2dcf75" name="a7060ac1ed928ee931d7664650f2dcf75"></a>__IO uint32_t</td>
<td class="fieldname">
STR</td>
<td class="fielddoc">
<p>HASH start register, Address offset: 0x08 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a02cdb629fbb2bfa63db818ac846847a1" name="a02cdb629fbb2bfa63db818ac846847a1"></a>__IO uint32_t</td>
<td class="fieldname">
HR[5]</td>
<td class="fielddoc">
<p>HASH digest registers, Address offset: 0x0C-0x1C </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae845b86e973b4bf8a33c447c261633f6" name="ae845b86e973b4bf8a33c447c261633f6"></a>__IO uint32_t</td>
<td class="fieldname">
IMR</td>
<td class="fielddoc">
<p>HASH interrupt enable register, Address offset: 0x20 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>HASH status register, Address offset: 0x24 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a31675cbea6dc1b5f7de162884a4bb6eb" name="a31675cbea6dc1b5f7de162884a4bb6eb"></a>uint32_t</td>
<td class="fieldname">
RESERVED[52]</td>
<td class="fielddoc">
<p>Reserved, 0x28-0xF4 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aab1e7a35aa0ff9b6fa6ef2853ff995b1" name="aab1e7a35aa0ff9b6fa6ef2853ff995b1"></a>__IO uint32_t</td>
<td class="fieldname">
CSR[54]</td>
<td class="fielddoc">
<p>HASH context swap registers, Address offset: 0x0F8-0x1CC </p>
</td></tr>
</table>

</div>
</div>
<a name="structHASH__DIGEST__TypeDef" id="structHASH__DIGEST__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structHASH__DIGEST__TypeDef">&#9670;&#160;</a></span>HASH_DIGEST_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct HASH_DIGEST_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>HASH_DIGEST. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00962">962</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab041708966b192f819ac50b3cb369577" name="ab041708966b192f819ac50b3cb369577"></a>__IO uint32_t</td>
<td class="fieldname">
HR[8]</td>
<td class="fielddoc">
<p>HASH digest registers, Address offset: 0x310-0x32C </p>
</td></tr>
</table>

</div>
</div>
<a name="structRNG__TypeDef" id="structRNG__TypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structRNG__TypeDef">&#9670;&#160;</a></span>RNG_TypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct RNG_TypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>RNG. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00971">971</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>__IO uint32_t</td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
<p>RNG control register, Address offset: 0x00 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>__IO uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>RNG status register, Address offset: 0x04 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>__IO uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>RNG data register, Address offset: 0x08 </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__GlobalTypeDef" id="structUSB__OTG__GlobalTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__GlobalTypeDef">&#9670;&#160;</a></span>USB_OTG_GlobalTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_GlobalTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_Core_Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l00981">981</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4f006a75f87074f02a532fbeb215bd24" name="a4f006a75f87074f02a532fbeb215bd24"></a>__IO uint32_t</td>
<td class="fieldname">
GOTGCTL</td>
<td class="fielddoc">
<p>USB_OTG Control and Status Register 000h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aef613e58417a7201da95b89b85931da9" name="aef613e58417a7201da95b89b85931da9"></a>__IO uint32_t</td>
<td class="fieldname">
GOTGINT</td>
<td class="fielddoc">
<p>USB_OTG Interrupt Register 004h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac38ac55e4148686564478e95f345b833" name="ac38ac55e4148686564478e95f345b833"></a>__IO uint32_t</td>
<td class="fieldname">
GAHBCFG</td>
<td class="fielddoc">
<p>Core AHB Configuration Register 008h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0633538b8b7a6f1372d38938851bba87" name="a0633538b8b7a6f1372d38938851bba87"></a>__IO uint32_t</td>
<td class="fieldname">
GUSBCFG</td>
<td class="fielddoc">
<p>Core USB Configuration Register 00Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aecf297022669fda29294f6fe9818ebbd" name="aecf297022669fda29294f6fe9818ebbd"></a>__IO uint32_t</td>
<td class="fieldname">
GRSTCTL</td>
<td class="fielddoc">
<p>Core Reset Register 010h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9980c4a55080745a11528f8c7ffa1c66" name="a9980c4a55080745a11528f8c7ffa1c66"></a>__IO uint32_t</td>
<td class="fieldname">
GINTSTS</td>
<td class="fielddoc">
<p>Core Interrupt Register 014h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a69d9432b4272331bffb34e196b57cbdf" name="a69d9432b4272331bffb34e196b57cbdf"></a>__IO uint32_t</td>
<td class="fieldname">
GINTMSK</td>
<td class="fielddoc">
<p>Core Interrupt Mask Register 018h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9925d279a01c6e9713426315e2e44c87" name="a9925d279a01c6e9713426315e2e44c87"></a>__IO uint32_t</td>
<td class="fieldname">
GRXSTSR</td>
<td class="fielddoc">
<p>Receive Sts Q Read Register 01Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a026f1fea708d42ed74b0bd8a488bc55e" name="a026f1fea708d42ed74b0bd8a488bc55e"></a>__IO uint32_t</td>
<td class="fieldname">
GRXSTSP</td>
<td class="fielddoc">
<p>Receive Sts Q Read &amp; POP Register 020h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1140b76ff103608f66c26ad0a3d595d0" name="a1140b76ff103608f66c26ad0a3d595d0"></a>__IO uint32_t</td>
<td class="fieldname">
GRXFSIZ</td>
<td class="fielddoc">
<p>Receive FIFO Size Register 024h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a93412b352267d3faf0bd2dbac590b69e" name="a93412b352267d3faf0bd2dbac590b69e"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPTXF0_HNPTXFSIZ</td>
<td class="fielddoc">
<p>EP0 / Non Periodic Tx FIFO Size Register 028h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6ff3c8a6647ae7e5dfcd2ccfbfed4948" name="a6ff3c8a6647ae7e5dfcd2ccfbfed4948"></a>__IO uint32_t</td>
<td class="fieldname">
HNPTXSTS</td>
<td class="fielddoc">
<p>Non Periodic Tx FIFO/Queue Sts reg 02Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a577856159d58c037352ee10609b2a99c" name="a577856159d58c037352ee10609b2a99c"></a>uint32_t</td>
<td class="fieldname">
Reserved30[2]</td>
<td class="fielddoc">
<p>Reserved 030h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aef85efc005db9a8e37d95644e92e9032" name="aef85efc005db9a8e37d95644e92e9032"></a>__IO uint32_t</td>
<td class="fieldname">
GCCFG</td>
<td class="fielddoc">
<p>General Purpose IO Register 038h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6eefd74b3acdc3c1a88b833fcf5e8d81" name="a6eefd74b3acdc3c1a88b833fcf5e8d81"></a>__IO uint32_t</td>
<td class="fieldname">
CID</td>
<td class="fielddoc">
<p>User ID Register 03Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aea9d4b7970a55a4c87d8482ba1ed1b8b" name="aea9d4b7970a55a4c87d8482ba1ed1b8b"></a>uint32_t</td>
<td class="fieldname">
Reserved40[48]</td>
<td class="fielddoc">
<p>Reserved 0x40-0xFF </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a928fd38284165374eb5aa85ed8d4e6cb" name="a928fd38284165374eb5aa85ed8d4e6cb"></a>__IO uint32_t</td>
<td class="fieldname">
HPTXFSIZ</td>
<td class="fielddoc">
<p>Host Periodic Tx FIFO Size Reg 100h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2b783e516da93a95c56adf3e52dcbe62" name="a2b783e516da93a95c56adf3e52dcbe62"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPTXF[0x0F]</td>
<td class="fielddoc">
<p>dev Periodic Transmit FIFO </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__DeviceTypeDef" id="structUSB__OTG__DeviceTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__DeviceTypeDef">&#9670;&#160;</a></span>USB_OTG_DeviceTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_DeviceTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_device_Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l01006">1006</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9a163a0d5cfce7238b38067a1a53b324" name="a9a163a0d5cfce7238b38067a1a53b324"></a>__IO uint32_t</td>
<td class="fieldname">
DCFG</td>
<td class="fielddoc">
<p>dev Configuration Register 800h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adc1bdc4e76749ccda09c92e885b164ad" name="adc1bdc4e76749ccda09c92e885b164ad"></a>__IO uint32_t</td>
<td class="fieldname">
DCTL</td>
<td class="fielddoc">
<p>dev Control Register 804h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8371acd36203fa875cdea3f29b94d1fb" name="a8371acd36203fa875cdea3f29b94d1fb"></a>__IO uint32_t</td>
<td class="fieldname">
DSTS</td>
<td class="fielddoc">
<p>dev Status Register (RO) 808h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1bcc039378b4ed4ac1261a0a758c3d1d" name="a1bcc039378b4ed4ac1261a0a758c3d1d"></a>uint32_t</td>
<td class="fieldname">
Reserved0C</td>
<td class="fielddoc">
<p>Reserved 80Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a48647281e48d96a96f701cf5ae3f4f63" name="a48647281e48d96a96f701cf5ae3f4f63"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPMSK</td>
<td class="fielddoc">
<p>dev IN Endpoint Mask 810h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a11dbd3f7a82b3f3b91621321d3018e0a" name="a11dbd3f7a82b3f3b91621321d3018e0a"></a>__IO uint32_t</td>
<td class="fieldname">
DOEPMSK</td>
<td class="fielddoc">
<p>dev OUT Endpoint Mask 814h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4e15c273373694f64b3f70226cb3ac35" name="a4e15c273373694f64b3f70226cb3ac35"></a>__IO uint32_t</td>
<td class="fieldname">
DAINT</td>
<td class="fielddoc">
<p>dev All Endpoints Itr Reg 818h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2c8f65655aa14ec9ba63c9d0655223ec" name="a2c8f65655aa14ec9ba63c9d0655223ec"></a>__IO uint32_t</td>
<td class="fieldname">
DAINTMSK</td>
<td class="fielddoc">
<p>dev All Endpoints Itr Mask 81Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a17d14644b0d28710722b1c2c0149e472" name="a17d14644b0d28710722b1c2c0149e472"></a>uint32_t</td>
<td class="fieldname">
Reserved20</td>
<td class="fielddoc">
<p>Reserved 820h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5dc05e38e6d591cd88f820b7a0b3f727" name="a5dc05e38e6d591cd88f820b7a0b3f727"></a>uint32_t</td>
<td class="fieldname">
Reserved9</td>
<td class="fielddoc">
<p>Reserved 824h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aef96b3719a70e62cb004b1e292b7a348" name="aef96b3719a70e62cb004b1e292b7a348"></a>__IO uint32_t</td>
<td class="fieldname">
DVBUSDIS</td>
<td class="fielddoc">
<p>dev VBUS discharge Register 828h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acc968fd160f83749ad4176ad8cb36fe0" name="acc968fd160f83749ad4176ad8cb36fe0"></a>__IO uint32_t</td>
<td class="fieldname">
DVBUSPULSE</td>
<td class="fielddoc">
<p>dev VBUS Pulse Register 82Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac5d3a4bffd921da5d69f9a601263b573" name="ac5d3a4bffd921da5d69f9a601263b573"></a>__IO uint32_t</td>
<td class="fieldname">
DTHRCTL</td>
<td class="fielddoc">
<p>dev threshold 830h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a99c6c50a3e3235c81b98a428ebd33d4c" name="a99c6c50a3e3235c81b98a428ebd33d4c"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPEMPMSK</td>
<td class="fielddoc">
<p>dev empty msk 834h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae85e8a65a72f52a9daf3d2b66b77c2e2" name="ae85e8a65a72f52a9daf3d2b66b77c2e2"></a>__IO uint32_t</td>
<td class="fieldname">
DEACHINT</td>
<td class="fielddoc">
<p>dedicated EP interrupt 838h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0234d794aba7ddae31f3da3c02c8a673" name="a0234d794aba7ddae31f3da3c02c8a673"></a>__IO uint32_t</td>
<td class="fieldname">
DEACHMSK</td>
<td class="fielddoc">
<p>dedicated EP msk 83Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9e0c029846e94bf08ac8edb35b30ecb2" name="a9e0c029846e94bf08ac8edb35b30ecb2"></a>uint32_t</td>
<td class="fieldname">
Reserved40</td>
<td class="fielddoc">
<p>dedicated EP mask 840h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab62b876c61e11199cf5c37aa944a5fed" name="ab62b876c61e11199cf5c37aa944a5fed"></a>__IO uint32_t</td>
<td class="fieldname">
DINEP1MSK</td>
<td class="fielddoc">
<p>dedicated EP mask 844h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8b1e044bd34b12074334270cfd18c931" name="a8b1e044bd34b12074334270cfd18c931"></a>uint32_t</td>
<td class="fieldname">
Reserved44[15]</td>
<td class="fielddoc">
<p>Reserved 844-87Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a196e86fc15ba228188d47468349de69b" name="a196e86fc15ba228188d47468349de69b"></a>__IO uint32_t</td>
<td class="fieldname">
DOUTEP1MSK</td>
<td class="fielddoc">
<p>dedicated EP msk 884h </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__INEndpointTypeDef" id="structUSB__OTG__INEndpointTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__INEndpointTypeDef">&#9670;&#160;</a></span>USB_OTG_INEndpointTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_INEndpointTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_IN_Endpoint-Specific_Register. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l01033">1033</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a840b32fa57faa544c3000ae1d08564c7" name="a840b32fa57faa544c3000ae1d08564c7"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPCTL</td>
<td class="fielddoc">
<p>dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acfe7efaa61db86840767dff6d73f8695" name="acfe7efaa61db86840767dff6d73f8695"></a>uint32_t</td>
<td class="fieldname">
Reserved04</td>
<td class="fielddoc">
<p>Reserved 900h + (ep_num * 20h) + 04h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a65f69561c1cefe00ce608b7a3c2d8af5" name="a65f69561c1cefe00ce608b7a3c2d8af5"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPINT</td>
<td class="fielddoc">
<p>dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1bcc039378b4ed4ac1261a0a758c3d1d" name="a1bcc039378b4ed4ac1261a0a758c3d1d"></a>uint32_t</td>
<td class="fieldname">
Reserved0C</td>
<td class="fielddoc">
<p>Reserved 900h + (ep_num * 20h) + 0Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a19cf1f1798a062c2a19afe9224e3f938" name="a19cf1f1798a062c2a19afe9224e3f938"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPTSIZ</td>
<td class="fielddoc">
<p>IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a05fcc63652e936e715223e4423069959" name="a05fcc63652e936e715223e4423069959"></a>__IO uint32_t</td>
<td class="fieldname">
DIEPDMA</td>
<td class="fielddoc">
<p>IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a44135a03aa87fb60abd479a09f71343d" name="a44135a03aa87fb60abd479a09f71343d"></a>__IO uint32_t</td>
<td class="fieldname">
DTXFSTS</td>
<td class="fielddoc">
<p>IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a716e172ed03ae049eb501ad83207b4ed" name="a716e172ed03ae049eb501ad83207b4ed"></a>uint32_t</td>
<td class="fieldname">
Reserved18</td>
<td class="fielddoc">
<p>Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__OUTEndpointTypeDef" id="structUSB__OTG__OUTEndpointTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__OUTEndpointTypeDef">&#9670;&#160;</a></span>USB_OTG_OUTEndpointTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_OUTEndpointTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_OUT_Endpoint-Specific_Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l01048">1048</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a905a2b4ece4882eb67c710e0db10e960" name="a905a2b4ece4882eb67c710e0db10e960"></a>__IO uint32_t</td>
<td class="fieldname">
DOEPCTL</td>
<td class="fielddoc">
<p>dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acfe7efaa61db86840767dff6d73f8695" name="acfe7efaa61db86840767dff6d73f8695"></a>uint32_t</td>
<td class="fieldname">
Reserved04</td>
<td class="fielddoc">
<p>Reserved B00h + (ep_num * 20h) + 04h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="affd2c6f534c8f2c252f3a93d0cd04ea2" name="affd2c6f534c8f2c252f3a93d0cd04ea2"></a>__IO uint32_t</td>
<td class="fieldname">
DOEPINT</td>
<td class="fielddoc">
<p>dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a1bcc039378b4ed4ac1261a0a758c3d1d" name="a1bcc039378b4ed4ac1261a0a758c3d1d"></a>uint32_t</td>
<td class="fieldname">
Reserved0C</td>
<td class="fielddoc">
<p>Reserved B00h + (ep_num * 20h) + 0Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a35b668314acbac2580b98caf8b9c5c10" name="a35b668314acbac2580b98caf8b9c5c10"></a>__IO uint32_t</td>
<td class="fieldname">
DOEPTSIZ</td>
<td class="fielddoc">
<p>dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a78a4f036f29e552acad6a442fbb69420" name="a78a4f036f29e552acad6a442fbb69420"></a>__IO uint32_t</td>
<td class="fieldname">
DOEPDMA</td>
<td class="fielddoc">
<p>dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a78fbe0aab076cfbf9df51dd6f67eaf82" name="a78fbe0aab076cfbf9df51dd6f67eaf82"></a>uint32_t</td>
<td class="fieldname">
Reserved18[2]</td>
<td class="fielddoc">
<p>Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__HostTypeDef" id="structUSB__OTG__HostTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__HostTypeDef">&#9670;&#160;</a></span>USB_OTG_HostTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_HostTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_Host_Mode_Register_Structures. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa15bc4ab9217b295560dbda2235c745a" name="aa15bc4ab9217b295560dbda2235c745a"></a>__IO uint32_t</td>
<td class="fieldname">
HCFG</td>
<td class="fielddoc">
<p>Host Configuration Register 400h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0a6f11662e44ad485cc869f49e5aa9c9" name="a0a6f11662e44ad485cc869f49e5aa9c9"></a>__IO uint32_t</td>
<td class="fieldname">
HFIR</td>
<td class="fielddoc">
<p>Host Frame Interval Register 404h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6a141fc0dab9ee8930465a2da604420f" name="a6a141fc0dab9ee8930465a2da604420f"></a>__IO uint32_t</td>
<td class="fieldname">
HFNUM</td>
<td class="fielddoc">
<p>Host Frame Nbr/Frame Remaining 408h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af66e42cdb83dc2eb156dfbbf42890f79" name="af66e42cdb83dc2eb156dfbbf42890f79"></a>uint32_t</td>
<td class="fieldname">
Reserved40C</td>
<td class="fielddoc">
<p>Reserved 40Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3903a00940c32a9f09889e08881e7a6a" name="a3903a00940c32a9f09889e08881e7a6a"></a>__IO uint32_t</td>
<td class="fieldname">
HPTXSTS</td>
<td class="fielddoc">
<p>Host Periodic Tx FIFO/ Queue Status 410h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9fb9e43255829e50b9e5416d58ae11be" name="a9fb9e43255829e50b9e5416d58ae11be"></a>__IO uint32_t</td>
<td class="fieldname">
HAINT</td>
<td class="fielddoc">
<p>Host All Channels Interrupt Register 414h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4d431ac4a59cbb89ed82a6c6cf9dfc39" name="a4d431ac4a59cbb89ed82a6c6cf9dfc39"></a>__IO uint32_t</td>
<td class="fieldname">
HAINTMSK</td>
<td class="fielddoc">
<p>Host All Channels Interrupt Mask 418h </p>
</td></tr>
</table>

</div>
</div>
<a name="structUSB__OTG__HostChannelTypeDef" id="structUSB__OTG__HostChannelTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structUSB__OTG__HostChannelTypeDef">&#9670;&#160;</a></span>USB_OTG_HostChannelTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct USB_OTG_HostChannelTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>USB_OTG_Host_Channel_Specific_Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32f439xx_8h_source.html#l01076">1076</a> of file <a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac1d0619a44758dcaeeda5c0b9c22f784" name="ac1d0619a44758dcaeeda5c0b9c22f784"></a>__IO uint32_t</td>
<td class="fieldname">
HCCHAR</td>
<td class="fielddoc">
<p>Host Channel Characteristics Register 500h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad715951248900b9a7c8c9ddb688bb3a0" name="ad715951248900b9a7c8c9ddb688bb3a0"></a>__IO uint32_t</td>
<td class="fieldname">
HCSPLT</td>
<td class="fielddoc">
<p>Host Channel Split Control Register 504h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a830a2b58d0eb53a7ec8f9816103e3bc1" name="a830a2b58d0eb53a7ec8f9816103e3bc1"></a>__IO uint32_t</td>
<td class="fieldname">
HCINT</td>
<td class="fielddoc">
<p>Host Channel Interrupt Register 508h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae69520f078c84fb1d33cd7551ff23342" name="ae69520f078c84fb1d33cd7551ff23342"></a>__IO uint32_t</td>
<td class="fieldname">
HCINTMSK</td>
<td class="fielddoc">
<p>Host Channel Interrupt Mask Register 50Ch </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adde42c516172a887c570545d965200cf" name="adde42c516172a887c570545d965200cf"></a>__IO uint32_t</td>
<td class="fieldname">
HCTSIZ</td>
<td class="fielddoc">
<p>Host Channel Transfer Size Register 510h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af294702e1d54fe06b43e7a3b4033dc2e" name="af294702e1d54fe06b43e7a3b4033dc2e"></a>__IO uint32_t</td>
<td class="fieldname">
HCDMA</td>
<td class="fielddoc">
<p>Host Channel DMA Address Register 514h </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae930d94b6a3272fed7c42c1a02929924" name="ae930d94b6a3272fed7c42c1a02929924"></a>uint32_t</td>
<td class="fieldname">
Reserved[2]</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
