
/* Copyright (c) 2024-2025 Douglas H. Summerville (dsummer@binghamton.edu) 
 *
 * Created from scraped data which is Copyright (c) 2024 Raspberry Pi
 * (Trading) Ltd.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef RP2350_M33_EPPB_H
#define RP2350_M33_EPPB_H

#include <stdint.h>

#define ALL1 ((uint32_t)0xFFFFFFFF)

typedef struct{
		uint32_t nmi_mask0;
		uint32_t nmi_mask1;
		uint32_t sleepctrl;
		uint32_t RSVD0[1021];
		uint32_t nmi_mask0_xor;
		uint32_t nmi_mask1_xor;
		uint32_t sleepctrl_xor;
		uint32_t RSVDxor_0[1021];
		uint32_t nmi_mask0_set;
		uint32_t nmi_mask1_set;
		uint32_t sleepctrl_set;
		uint32_t RSVDset_0[1021];
		uint32_t nmi_mask0_clr;
		uint32_t nmi_mask1_clr;
		uint32_t sleepctrl_clr;
		uint32_t RSVDclr_0[1021];
} M33_EPPB_REG_BLOCKS;


/*IO Registers as struct*/

#define m33_eppb (*(M33_EPPB_REG_BLOCKS volatile *)0xe0000000)


/*IO Registers AS MACROS*/

#define M33_EPPB_NMI_MASK0 (*(volatile uint32_t *)0xe0000000)
#define M33_EPPB_NMI_MASK1 (*(volatile uint32_t *)0xe0000004)
#define M33_EPPB_SLEEPCTRL (*(volatile uint32_t *)0xe0000008)
#define M33_EPPB_NMI_MASK0_XOR (*(volatile uint32_t *)0xe0001000)
#define M33_EPPB_NMI_MASK1_XOR (*(volatile uint32_t *)0xe0001004)
#define M33_EPPB_SLEEPCTRL_XOR (*(volatile uint32_t *)0xe0001008)
#define M33_EPPB_NMI_MASK0_SET (*(volatile uint32_t *)0xe0002000)
#define M33_EPPB_NMI_MASK1_SET (*(volatile uint32_t *)0xe0002004)
#define M33_EPPB_SLEEPCTRL_SET (*(volatile uint32_t *)0xe0002008)
#define M33_EPPB_NMI_MASK0_CLR (*(volatile uint32_t *)0xe0003000)
#define M33_EPPB_NMI_MASK1_CLR (*(volatile uint32_t *)0xe0003004)
#define M33_EPPB_SLEEPCTRL_CLR (*(volatile uint32_t *)0xe0003008)

/*NMI_MASK0 Register macros*/


/*NMI_MASK1 Register macros*/


/*SLEEPCTRL Register macros*/

#define M33_EPPB_SLEEPCTRL_WICENACK(v) (((v)&0x1)<<2)
#define M33_EPPB_SLEEPCTRL_WICENACK_MASK M33_EPPB_SLEEPCTRL_WICENACK(ALL1)
#define M33_EPPB_SLEEPCTRL_WICENREQ(v) (((v)&0x1)<<1)
#define M33_EPPB_SLEEPCTRL_WICENREQ_MASK M33_EPPB_SLEEPCTRL_WICENREQ(ALL1)
#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP(v) (((v)&0x1)<<0)
#define M33_EPPB_SLEEPCTRL_LIGHT_SLEEP_MASK M33_EPPB_SLEEPCTRL_LIGHT_SLEEP(ALL1)

#endif

