// Seed: 3162292119
module module_0 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2
);
  tri1 id_4;
  assign id_4 = -1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output tri id_3,
    output wire id_4,
    output supply0 id_5,
    input wand id_6,
    inout wire id_7,
    input wire id_8,
    input tri1 id_9,
    output wand id_10,
    input tri1 id_11
);
  wire id_13;
  wire id_14;
  and primCall (id_4, id_11, id_15, id_13, id_9, id_7, id_0, id_1, id_8, id_14, id_2, id_6);
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11
  );
endmodule
