[07/04 04:53:40      0s] 
[07/04 04:53:40      0s] Cadence Innovus(TM) Implementation System.
[07/04 04:53:40      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/04 04:53:40      0s] 
[07/04 04:53:40      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/04 04:53:40      0s] Options:	-init nangate45/par.tcl 
[07/04 04:53:40      0s] Date:		Thu Jul  4 04:53:40 2024
[07/04 04:53:40      0s] Host:		katsuo (x86_64 w/Linux 5.4.0-176-generic) (6cores*12cpus*Intel(R) Xeon(R) E-2186G CPU @ 3.80GHz 12288KB)
[07/04 04:53:40      0s] OS:		Ubuntu 20.04.6 LTS
[07/04 04:53:40      0s] 
[07/04 04:53:40      0s] License:
[07/04 04:53:40      0s] 		[04:53:40.195459] Configured Lic search path (21.01-s002): 5280@vdec-cad1:5280@vdec-cad2:5280@vdec-cad3

[07/04 04:53:43      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/04 04:53:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/04 04:54:02     18s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[07/04 04:54:05     21s] @(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/04 04:54:05     21s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/04 04:54:05     21s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/04 04:54:05     21s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/04 04:54:05     21s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/04 04:54:05     21s] @(#)CDS: CPE v21.18-s053
[07/04 04:54:05     21s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/04 04:54:05     21s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/04 04:54:05     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/04 04:54:05     21s] @(#)CDS: RCDB 11.15.0
[07/04 04:54:05     21s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/04 04:54:05     21s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/04 04:54:05     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ.

[07/04 04:54:05     21s] Change the soft stacksize limit to 0.2%RAM (257 mbytes). Set global soft_stack_size_limit to change the value.
[07/04 04:54:07     23s] 
[07/04 04:54:07     23s] **INFO:  MMMC transition support version v31-84 
[07/04 04:54:07     23s] 
[07/04 04:54:07     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/04 04:54:07     23s] <CMD> suppressMessage ENCEXT-2799
[07/04 04:54:07     23s] Sourcing file "nangate45/par.tcl" ...
[07/04 04:54:07     23s] <CMD> redirect Default.view {
echo "create_library_set -name default -timing {${lib_path}/typical.lib}"
echo "create_constraint_mode -name default -sdc_files {${base_name}.sdc}"
echo "create_delay_corner -name default -library_set {default}"
echo "create_analysis_view -name default -constraint_mode {default} -delay_corner {default}"
echo "set_analysis_view -setup {default} -hold {default}"
}
[07/04 04:54:07     23s] <CMD> set init_top_cell mips32
[07/04 04:54:07     23s] <CMD> set init_verilog mips32.vnet
[07/04 04:54:07     23s] <CMD> set init_lef_file {/home/cad/lib/NANGATE45//tech.lef /home/cad/lib/NANGATE45//cells.lef}
[07/04 04:54:07     23s] <CMD> set init_pwr_net VDD
[07/04 04:54:07     23s] <CMD> set init_gnd_net VSS
[07/04 04:54:07     23s] <CMD> set init_mmmc_file Default.view
[07/04 04:54:07     23s] <CMD> init_design
[07/04 04:54:07     23s] #% Begin Load MMMC data ... (date=07/04 04:54:07, mem=937.0M)
[07/04 04:54:08     23s] #% End Load MMMC data ... (date=07/04 04:54:08, total cpu=0:00:00.0, real=0:00:01.0, peak res=937.9M, current mem=937.9M)
[07/04 04:54:08     23s] 
[07/04 04:54:08     23s] Loading LEF file /home/cad/lib/NANGATE45/tech.lef ...
[07/04 04:54:08     23s] 
[07/04 04:54:08     23s] Loading LEF file /home/cad/lib/NANGATE45/cells.lef ...
[07/04 04:54:08     23s] **WARN: (IMPLF-78):	Innovus only takes the
[07/04 04:54:08     23s] MANUFACTURINGGRID (or MINFEATURE) statement from the
[07/04 04:54:08     23s] technology LEF file (first one in the list), or a default
[07/04 04:54:08     23s] value is set. The MANUFACTURINGGRID value 0.002500 defined in the
[07/04 04:54:08     23s] LEF file /home/cad/lib/NANGATE45/cells.lef is different from
[07/04 04:54:08     23s] the one in db. Make sure the data in the specified LEF file is
[07/04 04:54:08     23s] compatible with the technology LEF file.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
[07/04 04:54:08     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/04 04:54:08     23s] Type 'man IMPLF-119' for more detail.
[07/04 04:54:08     23s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[07/04 04:54:08     23s] To increase the message display limit, refer to the product command reference manual.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via1_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via2_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via3_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **ERROR: (IMPLF-223):	The LEF via 'via3_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[07/04 04:54:08     23s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[07/04 04:54:08     23s] To increase the message display limit, refer to the product command reference manual.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] **WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.
[07/04 04:54:08     23s] Set DBUPerIGU to M2 pitch 380.
[07/04 04:54:08     23s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/04 04:54:08     23s] Loading view definition file from Default.view
[07/04 04:54:08     23s] Reading default timing library '/home/cad/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_typical_ccs.lib' ...
[07/04 04:54:09     25s] Read 134 cells in library 'NangateOpenCellLibrary' 
[07/04 04:54:09     25s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=1067.0M, current mem=956.3M)
[07/04 04:54:09     25s] *** End library_loading (cpu=0.03min, real=0.02min, mem=38.0M, fe_cpu=0.43min, fe_real=0.48min, fe_mem=1028.3M) ***
[07/04 04:54:09     25s] #% Begin Load netlist data ... (date=07/04 04:54:09, mem=956.3M)
[07/04 04:54:09     25s] *** Begin netlist parsing (mem=1028.3M) ***
[07/04 04:54:09     25s] Created 134 new cells from 1 timing libraries.
[07/04 04:54:09     25s] Reading netlist ...
[07/04 04:54:09     25s] Backslashed names will retain backslash and a trailing blank character.
[07/04 04:54:09     25s] Reading verilog netlist 'mips32.vnet'
[07/04 04:54:09     25s] 
[07/04 04:54:09     25s] *** Memory Usage v#1 (Current mem = 1029.281M, initial mem = 487.066M) ***
[07/04 04:54:09     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1029.3M) ***
[07/04 04:54:09     25s] #% End Load netlist data ... (date=07/04 04:54:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.9M, current mem=963.9M)
[07/04 04:54:09     25s] Set top cell to mips32.
[07/04 04:54:10     25s] Hooked 134 DB cells to tlib cells.
[07/04 04:54:10     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.9M, current mem=969.9M)
[07/04 04:54:10     25s] Starting recursive module instantiation check.
[07/04 04:54:10     25s] No recursion found.
[07/04 04:54:10     25s] Building hierarchical netlist for Cell mips32 ...
[07/04 04:54:10     25s] *** Netlist is unique.
[07/04 04:54:10     25s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[07/04 04:54:10     25s] ** info: there are 154 modules.
[07/04 04:54:10     25s] ** info: there are 2469 stdCell insts.
[07/04 04:54:10     25s] 
[07/04 04:54:10     25s] *** Memory Usage v#1 (Current mem = 1092.695M, initial mem = 487.066M) ***
[07/04 04:54:10     25s] Start create_tracks
[07/04 04:54:10     25s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/04 04:54:10     25s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/04 04:54:10     25s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/04 04:54:10     26s] Extraction setup Started 
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] Trim Metal Layers:
[07/04 04:54:10     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/04 04:54:10     26s] Type 'man IMPEXT-2773' for more detail.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/04 04:54:10     26s] Summary of Active RC-Corners : 
[07/04 04:54:10     26s]  
[07/04 04:54:10     26s]  Analysis View: default
[07/04 04:54:10     26s]     RC-Corner Name        : default_rc_corner
[07/04 04:54:10     26s]     RC-Corner Index       : 0
[07/04 04:54:10     26s]     RC-Corner Temperature : 25 Celsius
[07/04 04:54:10     26s]     RC-Corner Cap Table   : ''
[07/04 04:54:10     26s]     RC-Corner PreRoute Res Factor         : 1
[07/04 04:54:10     26s]     RC-Corner PreRoute Cap Factor         : 1
[07/04 04:54:10     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/04 04:54:10     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/04 04:54:10     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/04 04:54:10     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/04 04:54:10     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/04 04:54:10     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/04 04:54:10     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/04 04:54:10     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] Trim Metal Layers:
[07/04 04:54:10     26s] LayerId::1 widthSet size::1
[07/04 04:54:10     26s] LayerId::2 widthSet size::1
[07/04 04:54:10     26s] LayerId::3 widthSet size::1
[07/04 04:54:10     26s] LayerId::4 widthSet size::1
[07/04 04:54:10     26s] LayerId::5 widthSet size::1
[07/04 04:54:10     26s] LayerId::6 widthSet size::1
[07/04 04:54:10     26s] LayerId::7 widthSet size::1
[07/04 04:54:10     26s] LayerId::8 widthSet size::1
[07/04 04:54:10     26s] LayerId::9 widthSet size::1
[07/04 04:54:10     26s] LayerId::10 widthSet size::1
[07/04 04:54:10     26s] Updating RC grid for preRoute extraction ...
[07/04 04:54:10     26s] eee: pegSigSF::1.070000
[07/04 04:54:10     26s] Initializing multi-corner resistance tables ...
[07/04 04:54:10     26s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:10     26s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:10     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:10     26s] *Info: initialize multi-corner CTS.
[07/04 04:54:10     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1254.0M, current mem=1004.8M)
[07/04 04:54:10     26s] Reading timing constraints file 'mips32.sdc' ...
[07/04 04:54:10     26s] Current (total cpu=0:00:26.3, real=0:00:30.0, peak res=1261.1M, current mem=1261.1M)
[07/04 04:54:10     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File mips32.sdc, Line 8).
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] INFO (CTE): Reading of timing constraints file mips32.sdc completed, with 1 WARNING
[07/04 04:54:10     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1281.0M, current mem=1281.0M)
[07/04 04:54:10     26s] Current (total cpu=0:00:26.4, real=0:00:30.0, peak res=1281.0M, current mem=1281.0M)
[07/04 04:54:10     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/04 04:54:10     26s] Summary for sequential cells identification: 
[07/04 04:54:10     26s]   Identified SBFF number: 16
[07/04 04:54:10     26s]   Identified MBFF number: 0
[07/04 04:54:10     26s]   Identified SB Latch number: 0
[07/04 04:54:10     26s]   Identified MB Latch number: 0
[07/04 04:54:10     26s]   Not identified SBFF number: 0
[07/04 04:54:10     26s]   Not identified MBFF number: 0
[07/04 04:54:10     26s]   Not identified SB Latch number: 0
[07/04 04:54:10     26s]   Not identified MB Latch number: 0
[07/04 04:54:10     26s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:10     26s] Total number of combinational cells: 93
[07/04 04:54:10     26s] Total number of sequential cells: 29
[07/04 04:54:10     26s] Total number of tristate cells: 6
[07/04 04:54:10     26s] Total number of level shifter cells: 0
[07/04 04:54:10     26s] Total number of power gating cells: 0
[07/04 04:54:10     26s] Total number of isolation cells: 0
[07/04 04:54:10     26s] Total number of power switch cells: 0
[07/04 04:54:10     26s] Total number of pulse generator cells: 0
[07/04 04:54:10     26s] Total number of always on buffers: 0
[07/04 04:54:10     26s] Total number of retention cells: 0
[07/04 04:54:10     26s] Total number of physical cells: 6
[07/04 04:54:10     26s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[07/04 04:54:10     26s] Total number of usable buffers: 9
[07/04 04:54:10     26s] List of unusable buffers:
[07/04 04:54:10     26s] Total number of unusable buffers: 0
[07/04 04:54:10     26s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[07/04 04:54:10     26s] Total number of usable inverters: 6
[07/04 04:54:10     26s] List of unusable inverters:
[07/04 04:54:10     26s] Total number of unusable inverters: 0
[07/04 04:54:10     26s] List of identified usable delay cells:
[07/04 04:54:10     26s] Total number of identified usable delay cells: 0
[07/04 04:54:10     26s] List of identified unusable delay cells:
[07/04 04:54:10     26s] Total number of identified unusable delay cells: 0
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/04 04:54:10     26s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:10     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.1M, current mem=1303.1M)
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:10     26s] Summary for sequential cells identification: 
[07/04 04:54:10     26s]   Identified SBFF number: 16
[07/04 04:54:10     26s]   Identified MBFF number: 0
[07/04 04:54:10     26s]   Identified SB Latch number: 0
[07/04 04:54:10     26s]   Identified MB Latch number: 0
[07/04 04:54:10     26s]   Not identified SBFF number: 0
[07/04 04:54:10     26s]   Not identified MBFF number: 0
[07/04 04:54:10     26s]   Not identified SB Latch number: 0
[07/04 04:54:10     26s]   Not identified MB Latch number: 0
[07/04 04:54:10     26s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:10     26s]  Visiting view : default
[07/04 04:54:10     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:10     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:10     26s]  Visiting view : default
[07/04 04:54:10     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:10     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:10     26s] TLC MultiMap info (StdDelay):
[07/04 04:54:10     26s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:10     26s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:10     26s]  Setting StdDelay to: 10.2ps
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:54:10     26s] Severity  ID               Count  Summary                                  
[07/04 04:54:10     26s] WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
[07/04 04:54:10     26s] WARNING   IMPLF-78             1  Innovus only takes the MANUFACTURINGGRID...
[07/04 04:54:10     26s] ERROR     IMPLF-223           27  The LEF via '%s' definition already exis...
[07/04 04:54:10     26s] WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
[07/04 04:54:10     26s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[07/04 04:54:10     26s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[07/04 04:54:10     26s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[07/04 04:54:10     26s] *** Message Summary: 63 warning(s), 27 error(s)
[07/04 04:54:10     26s] 
[07/04 04:54:10     26s] <CMD> setDesignMode -process 45
[07/04 04:54:10     26s] ##  Process: 45            (User Set)               
[07/04 04:54:10     26s] ##     Node: (not set)                           
[07/04 04:54:10     26s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/04 04:54:10     26s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[07/04 04:54:10     26s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/04 04:54:10     26s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/04 04:54:10     26s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[07/04 04:54:10     26s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[07/04 04:54:10     26s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[07/04 04:54:10     26s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[07/04 04:54:10     26s] <CMD> globalNetConnect VDD -type tiehi
[07/04 04:54:10     26s] <CMD> globalNetConnect VSS -type tielo
[07/04 04:54:10     26s] <CMD> floorPlan -s 150 150 25 25 25 25
[07/04 04:54:10     26s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 25.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/04 04:54:10     26s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 25.060000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/04 04:54:10     26s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 25.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/04 04:54:10     26s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 25.060000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/04 04:54:10     26s] Start create_tracks
[07/04 04:54:10     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/04 04:54:10     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/04 04:54:10     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/04 04:54:10     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/04 04:54:10     26s] <CMD> saveDesign floor.enc
[07/04 04:54:10     26s] #% Begin save design ... (date=07/04 04:54:10, mem=1311.2M)
[07/04 04:54:10     26s] % Begin Save ccopt configuration ... (date=07/04 04:54:10, mem=1311.2M)
[07/04 04:54:10     26s] % End Save ccopt configuration ... (date=07/04 04:54:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.3M, current mem=1312.3M)
[07/04 04:54:10     26s] % Begin Save netlist data ... (date=07/04 04:54:10, mem=1312.3M)
[07/04 04:54:10     26s] Writing Binary DB to floor.enc.dat/mips32.v.bin in single-threaded mode...
[07/04 04:54:10     26s] % End Save netlist data ... (date=07/04 04:54:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.4M, current mem=1313.1M)
[07/04 04:54:10     26s] Saving symbol-table file ...
[07/04 04:54:11     26s] Saving congestion map file floor.enc.dat/mips32.route.congmap.gz ...
[07/04 04:54:11     26s] % Begin Save AAE data ... (date=07/04 04:54:11, mem=1313.6M)
[07/04 04:54:11     26s] Saving AAE Data ...
[07/04 04:54:11     26s] % End Save AAE data ... (date=07/04 04:54:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.6M, current mem=1313.6M)
[07/04 04:54:11     26s] Saving preference file floor.enc.dat/gui.pref.tcl ...
[07/04 04:54:11     26s] Saving mode setting ...
[07/04 04:54:11     26s] Saving global file ...
[07/04 04:54:11     26s] % Begin Save floorplan data ... (date=07/04 04:54:11, mem=1319.1M)
[07/04 04:54:11     26s] Saving floorplan file ...
[07/04 04:54:11     26s] % End Save floorplan data ... (date=07/04 04:54:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.1M, current mem=1319.1M)
[07/04 04:54:11     26s] Saving PG file floor.enc.dat/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul  4 04:54:11 2024)
[07/04 04:54:11     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1406.0M) ***
[07/04 04:54:11     26s] Saving Drc markers ...
[07/04 04:54:11     26s] ... No Drc file written since there is no markers found.
[07/04 04:54:11     26s] % Begin Save placement data ... (date=07/04 04:54:11, mem=1319.4M)
[07/04 04:54:11     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/04 04:54:11     26s] Save Adaptive View Pruning View Names to Binary file
[07/04 04:54:11     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1410.0M) ***
[07/04 04:54:11     26s] % End Save placement data ... (date=07/04 04:54:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.1M, current mem=1320.1M)
[07/04 04:54:11     26s] % Begin Save routing data ... (date=07/04 04:54:11, mem=1320.1M)
[07/04 04:54:11     26s] Saving route file ...
[07/04 04:54:11     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1407.0M) ***
[07/04 04:54:11     26s] % End Save routing data ... (date=07/04 04:54:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.5M, current mem=1320.5M)
[07/04 04:54:11     26s] Saving property file floor.enc.dat/mips32.prop
[07/04 04:54:11     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1410.0M) ***
[07/04 04:54:11     26s] % Begin Save power constraints data ... (date=07/04 04:54:11, mem=1321.9M)
[07/04 04:54:11     26s] % End Save power constraints data ... (date=07/04 04:54:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1321.9M, current mem=1321.9M)
[07/04 04:54:12     26s] Generated self-contained design floor.enc.dat
[07/04 04:54:12     26s] #% End save design ... (date=07/04 04:54:12, total cpu=0:00:00.4, real=0:00:02.0, peak res=1347.6M, current mem=1324.4M)
[07/04 04:54:12     26s] *** Message Summary: 0 warning(s), 0 error(s)
[07/04 04:54:12     26s] 
[07/04 04:54:12     26s] <CMD> addRing -nets {VDD VSS} -type core_rings -center 1 -width 10 -spacing 2 -layer {top metal9 bottom metal9 left metal10 right metal10}
[07/04 04:54:12     27s] #% Begin addRing (date=07/04 04:54:12, mem=1324.4M)
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] viaInitial starts at Thu Jul  4 04:54:12 2024
viaInitial ends at Thu Jul  4 04:54:12 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1433.2M)
[07/04 04:54:12     27s] Ring generation is complete.
[07/04 04:54:12     27s] vias are now being generated.
[07/04 04:54:12     27s] addRing created 8 wires.
[07/04 04:54:12     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] |  Layer |     Created    |     Deleted    |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] | metal9 |        4       |       NA       |
[07/04 04:54:12     27s] |  via9  |        8       |        0       |
[07/04 04:54:12     27s] | metal10|        4       |       NA       |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] #% End addRing (date=07/04 04:54:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1328.4M, current mem=1328.4M)
[07/04 04:54:12     27s] <CMD> addStripe -nets {VDD VSS} -layer metal8 -width 4 -spacing 2 -set_to_set_distance 30 -start_offset 15
[07/04 04:54:12     27s] #% Begin addStripe (date=07/04 04:54:12, mem=1328.4M)
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] Initialize fgc environment(mem: 1431.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1431.2M)
[07/04 04:54:12     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1431.2M)
[07/04 04:54:12     27s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1431.2M)
[07/04 04:54:12     27s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1431.2M)
[07/04 04:54:12     27s] Starting stripe generation ...
[07/04 04:54:12     27s] Non-Default Mode Option Settings :
[07/04 04:54:12     27s]   NONE
[07/04 04:54:12     27s] Stripe generation is complete.
[07/04 04:54:12     27s] vias are now being generated.
[07/04 04:54:12     27s] addStripe created 10 wires.
[07/04 04:54:12     27s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] |  Layer |     Created    |     Deleted    |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] | metal8 |       10       |       NA       |
[07/04 04:54:12     27s] |  via8  |       20       |        0       |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] #% End addStripe (date=07/04 04:54:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.5M, current mem=1329.5M)
[07/04 04:54:12     27s] <CMD> sroute -nets {VDD VSS}
[07/04 04:54:12     27s] #% Begin sroute (date=07/04 04:54:12, mem=1329.5M)
[07/04 04:54:12     27s] *** Begin SPECIAL ROUTE on Thu Jul  4 04:54:12 2024 ***
[07/04 04:54:12     27s] SPECIAL ROUTE ran on directory: /home/vlsi0217/files_14
[07/04 04:54:12     27s] SPECIAL ROUTE ran on machine: katsuo (Linux 5.4.0-176-generic Xeon 4.30Ghz)
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] Begin option processing ...
[07/04 04:54:12     27s] srouteConnectPowerBump set to false
[07/04 04:54:12     27s] routeSelectNet set to "VDD VSS"
[07/04 04:54:12     27s] routeSpecial set to true
[07/04 04:54:12     27s] srouteConnectConverterPin set to false
[07/04 04:54:12     27s] srouteFollowCorePinEnd set to 3
[07/04 04:54:12     27s] srouteJogControl set to "preferWithChanges differentLayer"
[07/04 04:54:12     27s] sroutePadPinAllPorts set to true
[07/04 04:54:12     27s] sroutePreserveExistingRoutes set to true
[07/04 04:54:12     27s] srouteRoutePowerBarPortOnBothDir set to true
[07/04 04:54:12     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2753.00 megs.
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] Reading DB technology information...
[07/04 04:54:12     27s] Finished reading DB technology information.
[07/04 04:54:12     27s] Reading floorplan and netlist information...
[07/04 04:54:12     27s] Finished reading floorplan and netlist information.
[07/04 04:54:12     27s] Read in 20 layers, 10 routing layers, 1 overlap layer
[07/04 04:54:12     27s] Read in 134 macros, 22 used
[07/04 04:54:12     27s] Read in 22 components
[07/04 04:54:12     27s]   22 core components: 22 unplaced, 0 placed, 0 fixed
[07/04 04:54:12     27s] Read in 100 logical pins
[07/04 04:54:12     27s] Read in 100 nets
[07/04 04:54:12     27s] Read in 2 special nets, 2 routed
[07/04 04:54:12     27s] Read in 44 terminals
[07/04 04:54:12     27s] 2 nets selected.
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] Begin power routing ...
[07/04 04:54:12     27s] #create default rule from bind_ndr_rule rule=0x7f89ca171f50 0x7f89ae3ee018
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[07/04 04:54:12     27s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[07/04 04:54:12     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/04 04:54:12     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/04 04:54:12     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/04 04:54:12     27s] Type 'man IMPSR-1256' for more detail.
[07/04 04:54:12     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/04 04:54:12     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/04 04:54:12     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/04 04:54:12     27s] Type 'man IMPSR-1256' for more detail.
[07/04 04:54:12     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/04 04:54:12     27s] CPU time for VDD FollowPin 0 seconds
[07/04 04:54:12     27s] CPU time for VSS FollowPin 0 seconds
[07/04 04:54:12     27s]   Number of IO ports routed: 0
[07/04 04:54:12     27s]   Number of Block ports routed: 0
[07/04 04:54:12     27s]   Number of Stripe ports routed: 0
[07/04 04:54:12     27s]   Number of Core ports routed: 216
[07/04 04:54:12     27s]   Number of Pad ports routed: 0
[07/04 04:54:12     27s]   Number of Power Bump ports routed: 0
[07/04 04:54:12     27s]   Number of Followpin connections: 108
[07/04 04:54:12     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2765.00 megs.
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s]  Begin updating DB with routing results ...
[07/04 04:54:12     27s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/04 04:54:12     27s] Pin and blockage extraction finished
[07/04 04:54:12     27s] 
[07/04 04:54:12     27s] sroute created 324 wires.
[07/04 04:54:12     27s] ViaGen created 5724 vias, deleted 0 via to avoid violation.
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] |  Layer |     Created    |     Deleted    |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] | metal1 |       324      |       NA       |
[07/04 04:54:12     27s] |  via1  |       756      |        0       |
[07/04 04:54:12     27s] |  via2  |       756      |        0       |
[07/04 04:54:12     27s] |  via3  |       756      |        0       |
[07/04 04:54:12     27s] |  via4  |       756      |        0       |
[07/04 04:54:12     27s] |  via5  |       756      |        0       |
[07/04 04:54:12     27s] |  via6  |       756      |        0       |
[07/04 04:54:12     27s] |  via7  |       756      |        0       |
[07/04 04:54:12     27s] |  via8  |       216      |        0       |
[07/04 04:54:12     27s] |  via9  |       216      |        0       |
[07/04 04:54:12     27s] +--------+----------------+----------------+
[07/04 04:54:12     27s] #% End sroute (date=07/04 04:54:12, total cpu=0:00:00.3, real=0:00:00.0, peak res=1352.5M, current mem=1344.6M)
[07/04 04:54:12     27s] <CMD> saveDesign power.enc
[07/04 04:54:12     27s] #% Begin save design ... (date=07/04 04:54:12, mem=1344.6M)
[07/04 04:54:12     27s] % Begin Save ccopt configuration ... (date=07/04 04:54:12, mem=1344.6M)
[07/04 04:54:12     27s] % End Save ccopt configuration ... (date=07/04 04:54:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.6M, current mem=1344.6M)
[07/04 04:54:12     27s] % Begin Save netlist data ... (date=07/04 04:54:12, mem=1344.6M)
[07/04 04:54:12     27s] Writing Binary DB to power.enc.dat/mips32.v.bin in single-threaded mode...
[07/04 04:54:12     27s] % End Save netlist data ... (date=07/04 04:54:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.9M, current mem=1344.9M)
[07/04 04:54:12     27s] Saving symbol-table file ...
[07/04 04:54:12     27s] Saving congestion map file power.enc.dat/mips32.route.congmap.gz ...
[07/04 04:54:12     27s] % Begin Save AAE data ... (date=07/04 04:54:12, mem=1344.9M)
[07/04 04:54:12     27s] Saving AAE Data ...
[07/04 04:54:12     27s] % End Save AAE data ... (date=07/04 04:54:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.9M, current mem=1344.9M)
[07/04 04:54:12     27s] Saving preference file power.enc.dat/gui.pref.tcl ...
[07/04 04:54:12     27s] Saving mode setting ...
[07/04 04:54:12     27s] Saving global file ...
[07/04 04:54:13     27s] % Begin Save floorplan data ... (date=07/04 04:54:13, mem=1345.4M)
[07/04 04:54:13     27s] Saving floorplan file ...
[07/04 04:54:13     27s] % End Save floorplan data ... (date=07/04 04:54:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.4M, current mem=1345.4M)
[07/04 04:54:13     27s] Saving PG file power.enc.dat/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul  4 04:54:13 2024)
[07/04 04:54:13     27s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1444.1M) ***
[07/04 04:54:13     27s] Saving Drc markers ...
[07/04 04:54:13     27s] ... No Drc file written since there is no markers found.
[07/04 04:54:13     27s] % Begin Save placement data ... (date=07/04 04:54:13, mem=1345.4M)
[07/04 04:54:13     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/04 04:54:13     27s] Save Adaptive View Pruning View Names to Binary file
[07/04 04:54:13     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1447.1M) ***
[07/04 04:54:13     27s] % End Save placement data ... (date=07/04 04:54:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.4M, current mem=1345.4M)
[07/04 04:54:13     27s] % Begin Save routing data ... (date=07/04 04:54:13, mem=1345.4M)
[07/04 04:54:13     27s] Saving route file ...
[07/04 04:54:13     27s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1444.1M) ***
[07/04 04:54:13     27s] % End Save routing data ... (date=07/04 04:54:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.5M, current mem=1345.5M)
[07/04 04:54:13     27s] Saving property file power.enc.dat/mips32.prop
[07/04 04:54:13     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1447.1M) ***
[07/04 04:54:13     27s] % Begin Save power constraints data ... (date=07/04 04:54:13, mem=1345.5M)
[07/04 04:54:13     27s] % End Save power constraints data ... (date=07/04 04:54:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.5M, current mem=1345.5M)
[07/04 04:54:13     27s] Generated self-contained design power.enc.dat
[07/04 04:54:13     27s] #% End save design ... (date=07/04 04:54:13, total cpu=0:00:00.5, real=0:00:01.0, peak res=1376.1M, current mem=1344.8M)
[07/04 04:54:13     27s] *** Message Summary: 0 warning(s), 0 error(s)
[07/04 04:54:13     27s] 
[07/04 04:54:13     27s] <CMD> setPlaceMode -place_global_place_io_pins true
[07/04 04:54:13     27s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[07/04 04:54:13     27s] <CMD> report_message -start_cmd
[07/04 04:54:13     27s] <CMD> getRouteMode -maxRouteLayer -quiet
[07/04 04:54:13     27s] <CMD> getRouteMode -user -maxRouteLayer
[07/04 04:54:13     27s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -maxRouteLayer
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[07/04 04:54:13     27s] <CMD> getPlaceMode -timingDriven -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -adaptive -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/04 04:54:13     27s] <CMD> getPlaceMode -ignoreScan -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -ignoreScan
[07/04 04:54:13     27s] <CMD> getPlaceMode -repairPlace -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -repairPlace
[07/04 04:54:13     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/04 04:54:13     27s] <CMD> getDesignMode -quiet -siPrevention
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[07/04 04:54:13     27s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:28.0/0:00:29.2 (1.0), mem = 1445.1M
[07/04 04:54:13     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:13     27s] <CMD> um::push_snapshot_stack
[07/04 04:54:13     27s] <CMD> getDesignMode -quiet -flowEffort
[07/04 04:54:13     27s] <CMD> getDesignMode -highSpeedCore -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -adaptive
[07/04 04:54:13     27s] <CMD> set spgFlowInInitialPlace 1
[07/04 04:54:13     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -softGuide -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -useSdpGroup -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/04 04:54:13     27s] <CMD> getPlaceMode -sdpPlace -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -sdpPlace -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[07/04 04:54:13     27s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/04 04:54:13     27s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[07/04 04:54:13     27s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 452, percentage of missing scan cell = 0.00% (0 / 452)
[07/04 04:54:13     27s] <CMD> getPlaceMode -place_check_library -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -trimView -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/04 04:54:13     27s] <CMD> getPlaceMode -congEffort -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/04 04:54:13     27s] <CMD> getPlaceMode -ignoreScan -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -ignoreScan
[07/04 04:54:13     27s] <CMD> getPlaceMode -repairPlace -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -repairPlace
[07/04 04:54:13     27s] <CMD> getPlaceMode -congEffort -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -fp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -timingDriven -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -user -timingDriven
[07/04 04:54:13     27s] <CMD> getPlaceMode -fastFp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -clusterMode -quiet
[07/04 04:54:13     27s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/04 04:54:13     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/04 04:54:13     27s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -forceTiming -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -fp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -fastfp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -timingDriven -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -fp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -fastfp -quiet
[07/04 04:54:13     27s] <CMD> getPlaceMode -powerDriven -quiet
[07/04 04:54:13     27s] <CMD> getExtractRCMode -quiet -engine
[07/04 04:54:13     27s] <CMD> getAnalysisMode -quiet -clkSrcPath
[07/04 04:54:13     27s] <CMD> getAnalysisMode -quiet -clockPropagation
[07/04 04:54:13     27s] <CMD> getAnalysisMode -quiet -cppr
[07/04 04:54:13     27s] <CMD> setExtractRCMode -engine preRoute
[07/04 04:54:13     27s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/04 04:54:13     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:13     28s] <CMD_INTERNAL> isAnalysisModeSetup
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[07/04 04:54:13     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -clusterMode
[07/04 04:54:13     28s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/04 04:54:13     28s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[07/04 04:54:13     28s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/04 04:54:13     28s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[07/04 04:54:13     28s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -user -resetCombineRFLevel
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[07/04 04:54:13     28s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[07/04 04:54:13     28s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[07/04 04:54:13     28s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -expNewFastMode
[07/04 04:54:13     28s] <CMD> setPlaceMode -expHiddenFastMode 1
[07/04 04:54:13     28s] <CMD> setPlaceMode -reset -ignoreScan
[07/04 04:54:13     28s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[07/04 04:54:13     28s] <CMD_INTERNAL> colorizeGeometry
[07/04 04:54:13     28s] #Start colorize_geometry on Thu Jul  4 04:54:13 2024
[07/04 04:54:13     28s] #
[07/04 04:54:13     28s] ### Time Record (colorize_geometry) is installed.
[07/04 04:54:13     28s] ### Time Record (Pre Callback) is installed.
[07/04 04:54:13     28s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:54:13     28s] ### Time Record (DB Import) is installed.
[07/04 04:54:13     28s] ### info: trigger incremental cell import ( 134 new cells ).
[07/04 04:54:13     28s] ### info: trigger incremental reloading library data ( #cell = 134 ).
[07/04 04:54:13     28s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1274265091 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/04 04:54:13     28s] ### Time Record (DB Import) is uninstalled.
[07/04 04:54:13     28s] ### Time Record (DB Export) is installed.
[07/04 04:54:13     28s] Extracting standard cell pins and blockage ...... 
[07/04 04:54:13     28s] Pin and blockage extraction finished
[07/04 04:54:13     28s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1274265091 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/04 04:54:13     28s] ### Time Record (DB Export) is uninstalled.
[07/04 04:54:13     28s] ### Time Record (Post Callback) is installed.
[07/04 04:54:13     28s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:54:13     28s] #
[07/04 04:54:13     28s] #colorize_geometry statistics:
[07/04 04:54:13     28s] #Cpu time = 00:00:00
[07/04 04:54:13     28s] #Elapsed time = 00:00:00
[07/04 04:54:13     28s] #Increased memory = 6.14 (MB)
[07/04 04:54:13     28s] #Total memory = 1353.12 (MB)
[07/04 04:54:13     28s] #Peak memory = 1376.09 (MB)
[07/04 04:54:13     28s] #Number of warnings = 0
[07/04 04:54:13     28s] #Total number of warnings = 16
[07/04 04:54:13     28s] #Number of fails = 0
[07/04 04:54:13     28s] #Total number of fails = 0
[07/04 04:54:13     28s] #Complete colorize_geometry on Thu Jul  4 04:54:13 2024
[07/04 04:54:13     28s] #
[07/04 04:54:14     28s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/04 04:54:14     28s] ### Time Record (colorize_geometry) is uninstalled.
[07/04 04:54:14     28s] ### 
[07/04 04:54:14     28s] ###   Scalability Statistics
[07/04 04:54:14     28s] ### 
[07/04 04:54:14     28s] ### ------------------------+----------------+----------------+----------------+
[07/04 04:54:14     28s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/04 04:54:14     28s] ### ------------------------+----------------+----------------+----------------+
[07/04 04:54:14     28s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:14     28s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:14     28s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:14     28s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:14     28s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:14     28s] ### ------------------------+----------------+----------------+----------------+
[07/04 04:54:14     28s] ### 
[07/04 04:54:14     28s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[07/04 04:54:14     28s] *** Starting placeDesign default flow ***
[07/04 04:54:14     28s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/04 04:54:14     28s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[07/04 04:54:14     28s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/04 04:54:14     28s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[07/04 04:54:14     28s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[07/04 04:54:14     28s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[07/04 04:54:14     28s] <CMD> deleteBufferTree -decloneInv
[07/04 04:54:14     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.1 mem=1451.1M
[07/04 04:54:14     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.1 mem=1451.1M
[07/04 04:54:14     28s] *** Start deleteBufferTree ***
[07/04 04:54:14     28s] Info: Detect buffers to remove automatically.
[07/04 04:54:14     28s] Analyzing netlist ...
[07/04 04:54:14     28s] Updating netlist
[07/04 04:54:14     28s] 
[07/04 04:54:14     28s] *summary: 280 instances (buffers/inverters) removed
[07/04 04:54:14     28s] *** Finish deleteBufferTree (0:00:00.3) ***
[07/04 04:54:14     28s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/04 04:54:14     28s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[07/04 04:54:14     28s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/04 04:54:14     28s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/04 04:54:14     28s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/04 04:54:14     28s] **INFO: Enable pre-place timing setting for timing analysis
[07/04 04:54:14     28s] Set Using Default Delay Limit as 101.
[07/04 04:54:14     28s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/04 04:54:14     28s] <CMD> set delaycal_use_default_delay_limit 101
[07/04 04:54:14     28s] Set Default Net Delay as 0 ps.
[07/04 04:54:14     28s] <CMD> set delaycal_default_net_delay 0
[07/04 04:54:14     28s] Set Default Net Load as 0 pF. 
[07/04 04:54:14     28s] <CMD> set delaycal_default_net_load 0
[07/04 04:54:14     28s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/04 04:54:14     28s] Set Default Input Pin Transition as 1 ps.
[07/04 04:54:14     28s] <CMD> set delaycal_input_transition_delay 1ps
[07/04 04:54:14     28s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/04 04:54:14     28s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/04 04:54:14     28s] <CMD> getAnalysisMode -checkType -quiet
[07/04 04:54:14     28s] <CMD> buildTimingGraph
[07/04 04:54:14     28s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/04 04:54:14     28s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/04 04:54:14     28s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/04 04:54:14     28s] **INFO: Analyzing IO path groups for slack adjustment
[07/04 04:54:14     28s] <CMD> get_global timing_enable_path_group_priority
[07/04 04:54:14     28s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/04 04:54:14     28s] <CMD> set_global timing_enable_path_group_priority false
[07/04 04:54:14     28s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/04 04:54:14     28s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/04 04:54:14     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:14     28s] <CMD> group_path -name in2reg_tmp.3111826 -from {0x67 0x6a} -to 0x6b -ignore_source_of_trigger_arc
[07/04 04:54:14     28s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/04 04:54:14     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:14     28s] <CMD> group_path -name in2out_tmp.3111826 -from {0x6e 0x71} -to 0x72 -ignore_source_of_trigger_arc
[07/04 04:54:14     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:14     28s] <CMD> group_path -name reg2reg_tmp.3111826 -from 0x74 -to 0x75
[07/04 04:54:14     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:14     28s] <CMD> group_path -name reg2out_tmp.3111826 -from 0x78 -to 0x79
[07/04 04:54:14     28s] <CMD> setPathGroupOptions reg2reg_tmp.3111826 -effortLevel high
[07/04 04:54:14     28s] Effort level <high> specified for reg2reg_tmp.3111826 path_group
[07/04 04:54:14     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:15     29s] AAE DB initialization (MEM=1554.83 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/04 04:54:15     29s] #################################################################################
[07/04 04:54:15     29s] # Design Stage: PreRoute
[07/04 04:54:15     29s] # Design Name: mips32
[07/04 04:54:15     29s] # Design Mode: 45nm
[07/04 04:54:15     29s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:15     29s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:15     29s] # Signoff Settings: SI Off 
[07/04 04:54:15     29s] #################################################################################
[07/04 04:54:15     29s] Calculate delays in Single mode...
[07/04 04:54:15     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1557.8M, InitMEM = 1556.8M)
[07/04 04:54:15     29s] Start delay calculation (fullDC) (1 T). (MEM=1557.84)
[07/04 04:54:15     29s] <CMD_INTERNAL> isAnalysisModeSetup
[07/04 04:54:15     29s] <CMD> getAnalysisMode -analysisType -quiet
[07/04 04:54:15     29s] siFlow : Timing analysis mode is single, using late cdB files
[07/04 04:54:15     29s] <CMD_INTERNAL> isAnalysisModeSetup
[07/04 04:54:15     29s] <CMD> all_setup_analysis_views
[07/04 04:54:15     29s] <CMD> all_hold_analysis_views
[07/04 04:54:15     29s] <CMD> get_analysis_view $view -delay_corner
[07/04 04:54:15     29s] <CMD> get_delay_corner $dcCorner -power_domain_list
[07/04 04:54:15     29s] <CMD> get_delay_corner $dcCorner -library_set
[07/04 04:54:15     29s] <CMD> get_library_set $libSetName -si
[07/04 04:54:15     29s] <CMD> get_delay_corner $dcCorner -late_library_set
[07/04 04:54:15     29s] <CMD> get_delay_corner $dcCorner -early_library_set
[07/04 04:54:15     29s] Start AAE Lib Loading. (MEM=1569.35)
[07/04 04:54:15     29s] End AAE Lib Loading. (MEM=1607.51 CPU=0:00:00.0 Real=0:00:00.0)
[07/04 04:54:15     29s] End AAE Lib Interpolated Model. (MEM=1607.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:15     29s] Total number of fetched objects 2707
[07/04 04:54:15     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:15     29s] End delay calculation. (MEM=1706.45 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:54:15     29s] End delay calculation (fullDC). (MEM=1706.45 CPU=0:00:00.6 REAL=0:00:00.0)
[07/04 04:54:15     29s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1706.4M) ***
[07/04 04:54:15     29s] <CMD> reset_path_group -name reg2out_tmp.3111826
[07/04 04:54:15     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:15     29s] <CMD> reset_path_group -name in2reg_tmp.3111826
[07/04 04:54:15     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:15     29s] <CMD> reset_path_group -name in2out_tmp.3111826
[07/04 04:54:15     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:15     29s] <CMD> reset_path_group -name reg2reg_tmp.3111826
[07/04 04:54:15     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:15     29s] **INFO: Disable pre-place timing setting for timing analysis
[07/04 04:54:15     29s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/04 04:54:15     29s] Set Using Default Delay Limit as 1000.
[07/04 04:54:15     29s] <CMD> set delaycal_use_default_delay_limit 1000
[07/04 04:54:15     29s] Set Default Net Delay as 1000 ps.
[07/04 04:54:15     29s] <CMD> set delaycal_default_net_delay 1000ps
[07/04 04:54:15     29s] Set Default Input Pin Transition as 0.1 ps.
[07/04 04:54:15     29s] <CMD> set delaycal_input_transition_delay 0ps
[07/04 04:54:15     29s] Set Default Net Load as 0.5 pF. 
[07/04 04:54:15     29s] <CMD> set delaycal_default_net_load 0.5pf
[07/04 04:54:15     29s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/04 04:54:15     29s] <CMD> all_setup_analysis_views
[07/04 04:54:15     29s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/04 04:54:15     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:15     29s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/04 04:54:15     29s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/04 04:54:15     29s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[07/04 04:54:15     29s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[07/04 04:54:15     29s] <CMD> getPlaceMode -quiet -expSkipGP
[07/04 04:54:15     29s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1688.9M, EPOCH TIME: 1720068855.905523
[07/04 04:54:15     29s] Deleted 0 physical inst  (cell - / prefix -).
[07/04 04:54:15     29s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1688.9M, EPOCH TIME: 1720068855.905655
[07/04 04:54:15     29s] INFO: #ExclusiveGroups=0
[07/04 04:54:15     29s] INFO: There are no Exclusive Groups.
[07/04 04:54:15     29s] *** Starting "NanoPlace(TM) placement v#4 (mem=1688.9M)" ...
[07/04 04:54:15     29s] <CMD> setDelayCalMode -engine feDc
[07/04 04:54:15     29s] Wait...
[07/04 04:54:16     30s] *** Build Buffered Sizing Timing Model
[07/04 04:54:16     30s] (cpu=0:00:00.5 mem=1696.9M) ***
[07/04 04:54:16     30s] *** Build Virtual Sizing Timing Model
[07/04 04:54:16     30s] (cpu=0:00:00.6 mem=1696.9M) ***
[07/04 04:54:16     30s] No user-set net weight.
[07/04 04:54:16     30s] Net fanout histogram:
[07/04 04:54:16     30s] 2		: 1598 (69.9%) nets
[07/04 04:54:16     30s] 3		: 189 (8.3%) nets
[07/04 04:54:16     30s] 4     -	14	: 449 (19.6%) nets
[07/04 04:54:16     30s] 15    -	39	: 39 (1.7%) nets
[07/04 04:54:16     30s] 40    -	79	: 10 (0.4%) nets
[07/04 04:54:16     30s] 80    -	159	: 0 (0.0%) nets
[07/04 04:54:16     30s] 160   -	319	: 0 (0.0%) nets
[07/04 04:54:16     30s] 320   -	639	: 1 (0.0%) nets
[07/04 04:54:16     30s] 640   -	1279	: 0 (0.0%) nets
[07/04 04:54:16     30s] 1280  -	2559	: 0 (0.0%) nets
[07/04 04:54:16     30s] 2560  -	5119	: 0 (0.0%) nets
[07/04 04:54:16     30s] 5120+		: 0 (0.0%) nets
[07/04 04:54:16     30s] no activity file in design. spp won't run.
[07/04 04:54:16     30s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/04 04:54:16     30s] Scan chains were not defined.
[07/04 04:54:16     30s] Processing tracks to init pin-track alignment.
[07/04 04:54:16     30s] z: 2, totalTracks: 1
[07/04 04:54:16     30s] z: 4, totalTracks: 1
[07/04 04:54:16     30s] z: 6, totalTracks: 1
[07/04 04:54:16     30s] z: 8, totalTracks: 1
[07/04 04:54:16     30s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:16     30s] All LLGs are deleted
[07/04 04:54:16     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:16     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:16     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1696.9M, EPOCH TIME: 1720068856.477681
[07/04 04:54:16     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1696.9M, EPOCH TIME: 1720068856.477769
[07/04 04:54:16     30s] # Building mips32 llgBox search-tree.
[07/04 04:54:16     30s] #std cell=2189 (0 fixed + 2189 movable) #buf cell=0 #inv cell=169 #block=0 (0 floating + 0 preplaced)
[07/04 04:54:16     30s] #ioInst=0 #net=2286 #term=8174 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=100
[07/04 04:54:16     30s] stdCell: 2189 single + 0 double + 0 multi
[07/04 04:54:16     30s] Total standard cell length = 2.8494 (mm), area = 0.0040 (mm^2)
[07/04 04:54:16     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1696.9M, EPOCH TIME: 1720068856.478648
[07/04 04:54:16     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:16     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:16     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1696.9M, EPOCH TIME: 1720068856.478922
[07/04 04:54:16     30s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:16     30s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:16     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1696.9M, EPOCH TIME: 1720068856.483218
[07/04 04:54:16     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f89afb7ae08.
[07/04 04:54:16     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:16     30s] After signature check, allow fast init is false, keep pre-filter is false.
[07/04 04:54:16     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/04 04:54:16     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.003, MEM:1824.9M, EPOCH TIME: 1720068856.486190
[07/04 04:54:16     30s] Use non-trimmed site array because memory saving is not enough.
[07/04 04:54:16     30s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:54:16     30s] SiteArray: use 548,864 bytes
[07/04 04:54:16     30s] SiteArray: current memory after site array memory allocation 1825.5M
[07/04 04:54:16     30s] SiteArray: FP blocked sites are writable
[07/04 04:54:16     30s] Estimated cell power/ground rail width = 0.197 um
[07/04 04:54:16     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:16     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1825.5M, EPOCH TIME: 1720068856.488128
[07/04 04:54:16     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.008, REAL:0.008, MEM:1825.5M, EPOCH TIME: 1720068856.495977
[07/04 04:54:16     30s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:54:16     30s] Atter site array init, number of instance map data is 0.
[07/04 04:54:16     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:1825.5M, EPOCH TIME: 1720068856.497216
[07/04 04:54:16     30s] 
[07/04 04:54:16     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:16     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1825.5M, EPOCH TIME: 1720068856.498741
[07/04 04:54:16     30s] 
[07/04 04:54:16     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:16     30s] Average module density = 0.178.
[07/04 04:54:16     30s] Density for the design = 0.178.
[07/04 04:54:16     30s]        = stdcell_area 14997 sites (3989 um^2) / alloc_area 84423 sites (22457 um^2).
[07/04 04:54:16     30s] Pin Density = 0.09682.
[07/04 04:54:16     30s]             = total # of pins 8174 / total area 84423.
[07/04 04:54:16     30s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1825.5M, EPOCH TIME: 1720068856.500652
[07/04 04:54:16     30s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:1825.5M, EPOCH TIME: 1720068856.501337
[07/04 04:54:16     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:1825.5M, EPOCH TIME: 1720068856.501617
[07/04 04:54:16     30s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1825.5M, EPOCH TIME: 1720068856.504027
[07/04 04:54:16     30s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1825.5M, EPOCH TIME: 1720068856.504086
[07/04 04:54:16     30s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1825.5M, EPOCH TIME: 1720068856.504149
[07/04 04:54:16     30s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1825.5M, EPOCH TIME: 1720068856.504187
[07/04 04:54:16     30s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1825.5M, EPOCH TIME: 1720068856.504225
[07/04 04:54:16     30s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1825.5M, EPOCH TIME: 1720068856.505671
[07/04 04:54:16     30s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1825.5M, EPOCH TIME: 1720068856.505723
[07/04 04:54:16     30s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1825.5M, EPOCH TIME: 1720068856.506340
[07/04 04:54:16     30s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:1825.5M, EPOCH TIME: 1720068856.506380
[07/04 04:54:16     30s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:1825.5M, EPOCH TIME: 1720068856.506471
[07/04 04:54:16     30s] ADSU 0.178 -> 0.193. site 84423.000 -> 77510.200. GS 11.200
[07/04 04:54:16     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.008, REAL:0.008, MEM:1825.5M, EPOCH TIME: 1720068856.509594
[07/04 04:54:16     30s] OPERPROF: Starting spMPad at level 1, MEM:1790.5M, EPOCH TIME: 1720068856.510144
[07/04 04:54:16     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:1790.5M, EPOCH TIME: 1720068856.510313
[07/04 04:54:16     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1790.5M, EPOCH TIME: 1720068856.510351
[07/04 04:54:16     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1790.5M, EPOCH TIME: 1720068856.510386
[07/04 04:54:16     30s] Initial padding reaches pin density 0.392 for top
[07/04 04:54:16     30s] InitPadU 0.193 -> 0.369 for top
[07/04 04:54:16     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1790.5M, EPOCH TIME: 1720068856.517674
[07/04 04:54:16     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1790.5M, EPOCH TIME: 1720068856.518928
[07/04 04:54:16     30s] === lastAutoLevel = 8 
[07/04 04:54:16     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:1790.5M, EPOCH TIME: 1720068856.519876
[07/04 04:54:16     30s] no activity file in design. spp won't run.
[07/04 04:54:16     30s] [spp] 0
[07/04 04:54:16     30s] [adp] 0:1:1:3
[07/04 04:54:17     31s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.538, REAL:0.538, MEM:1816.5M, EPOCH TIME: 1720068857.057442
[07/04 04:54:17     31s] Clock gating cells determined by native netlist tracing.
[07/04 04:54:17     31s] no activity file in design. spp won't run.
[07/04 04:54:17     31s] no activity file in design. spp won't run.
[07/04 04:54:17     31s] <CMD> createBasicPathGroups -quiet
[07/04 04:54:17     31s] Effort level <high> specified for reg2reg path_group
[07/04 04:54:17     31s] OPERPROF: Starting npMain at level 1, MEM:1819.5M, EPOCH TIME: 1720068857.378616
[07/04 04:54:18     31s] OPERPROF:   Starting npPlace at level 2, MEM:1843.5M, EPOCH TIME: 1720068858.385878
[07/04 04:54:18     31s] Iteration  1: Total net bbox = 8.393e-10 (1.63e-10 6.76e-10)
[07/04 04:54:18     31s]               Est.  stn bbox = 8.809e-10 (1.70e-10 7.11e-10)
[07/04 04:54:18     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1847.5M
[07/04 04:54:18     31s] Iteration  2: Total net bbox = 8.393e-10 (1.63e-10 6.76e-10)
[07/04 04:54:18     31s]               Est.  stn bbox = 8.809e-10 (1.70e-10 7.11e-10)
[07/04 04:54:18     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1847.5M
[07/04 04:54:18     31s] exp_mt_sequential is set from setPlaceMode option to 1
[07/04 04:54:18     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/04 04:54:18     31s] place_exp_mt_interval set to default 32
[07/04 04:54:18     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/04 04:54:18     31s] Iteration  3: Total net bbox = 3.911e+01 (2.07e+01 1.84e+01)
[07/04 04:54:18     31s]               Est.  stn bbox = 5.284e+01 (2.80e+01 2.48e+01)
[07/04 04:54:18     31s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1868.1M
[07/04 04:54:18     31s] Total number of setup views is 1.
[07/04 04:54:18     31s] Total number of active setup views is 1.
[07/04 04:54:18     31s] Active setup views:
[07/04 04:54:18     31s]     default
[07/04 04:54:18     31s] Iteration  4: Total net bbox = 9.403e+03 (5.47e+01 9.35e+03)
[07/04 04:54:18     31s]               Est.  stn bbox = 1.330e+04 (7.00e+01 1.32e+04)
[07/04 04:54:18     31s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1868.1M
[07/04 04:54:19     32s] Iteration  5: Total net bbox = 1.339e+04 (5.48e+03 7.90e+03)
[07/04 04:54:19     32s]               Est.  stn bbox = 2.066e+04 (9.07e+03 1.16e+04)
[07/04 04:54:19     32s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1868.1M
[07/04 04:54:19     32s] OPERPROF:   Finished npPlace at level 2, CPU:1.227, REAL:1.235, MEM:1868.1M, EPOCH TIME: 1720068859.620786
[07/04 04:54:19     32s] OPERPROF: Finished npMain at level 1, CPU:1.236, REAL:2.244, MEM:1868.1M, EPOCH TIME: 1720068859.622750
[07/04 04:54:19     32s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1868.1M, EPOCH TIME: 1720068859.624112
[07/04 04:54:19     32s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:19     32s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1868.1M, EPOCH TIME: 1720068859.624496
[07/04 04:54:19     32s] OPERPROF: Starting npMain at level 1, MEM:1868.1M, EPOCH TIME: 1720068859.624675
[07/04 04:54:19     32s] OPERPROF:   Starting npPlace at level 2, MEM:1868.1M, EPOCH TIME: 1720068859.635258
[07/04 04:54:20     33s] Iteration  6: Total net bbox = 1.546e+04 (8.00e+03 7.46e+03)
[07/04 04:54:20     33s]               Est.  stn bbox = 2.392e+04 (1.27e+04 1.12e+04)
[07/04 04:54:20     33s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1885.4M
[07/04 04:54:20     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.696, REAL:0.677, MEM:1885.4M, EPOCH TIME: 1720068860.312448
[07/04 04:54:20     33s] OPERPROF: Finished npMain at level 1, CPU:0.710, REAL:0.691, MEM:1885.4M, EPOCH TIME: 1720068860.316099
[07/04 04:54:20     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1885.4M, EPOCH TIME: 1720068860.316451
[07/04 04:54:20     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:20     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1885.4M, EPOCH TIME: 1720068860.316702
[07/04 04:54:20     33s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1885.4M, EPOCH TIME: 1720068860.316785
[07/04 04:54:20     33s] Starting Early Global Route rough congestion estimation: mem = 1885.4M
[07/04 04:54:20     33s] <CMD> psp::embedded_egr_init_
[07/04 04:54:20     33s] (I)      ==================== Layers =====================
[07/04 04:54:20     33s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:20     33s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:20     33s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:20     33s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:20     33s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:20     33s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:20     33s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:20     33s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:20     33s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:20     33s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:20     33s] (I)      Started Import and model ( Curr Mem: 1885.35 MB )
[07/04 04:54:20     33s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:20     33s] (I)      == Non-default Options ==
[07/04 04:54:20     33s] (I)      Print mode                                         : 2
[07/04 04:54:20     33s] (I)      Stop if highly congested                           : false
[07/04 04:54:20     33s] (I)      Maximum routing layer                              : 10
[07/04 04:54:20     33s] (I)      Assign partition pins                              : false
[07/04 04:54:20     33s] (I)      Support large GCell                                : true
[07/04 04:54:20     33s] (I)      Number of threads                                  : 1
[07/04 04:54:20     33s] (I)      Number of rows per GCell                           : 7
[07/04 04:54:20     33s] (I)      Max num rows per GCell                             : 32
[07/04 04:54:20     33s] (I)      Method to set GCell size                           : row
[07/04 04:54:20     33s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:20     33s] (I)      Use row-based GCell size
[07/04 04:54:20     33s] (I)      Use row-based GCell align
[07/04 04:54:20     33s] (I)      layer 0 area = 0
[07/04 04:54:20     33s] (I)      layer 1 area = 0
[07/04 04:54:20     33s] (I)      layer 2 area = 0
[07/04 04:54:20     33s] (I)      layer 3 area = 0
[07/04 04:54:20     33s] (I)      layer 4 area = 0
[07/04 04:54:20     33s] (I)      layer 5 area = 0
[07/04 04:54:20     33s] (I)      layer 6 area = 0
[07/04 04:54:20     33s] (I)      layer 7 area = 0
[07/04 04:54:20     33s] (I)      layer 8 area = 0
[07/04 04:54:20     33s] (I)      layer 9 area = 0
[07/04 04:54:20     33s] (I)      GCell unit size   : 2800
[07/04 04:54:20     33s] (I)      GCell multiplier  : 7
[07/04 04:54:20     33s] (I)      GCell row height  : 2800
[07/04 04:54:20     33s] (I)      Actual row height : 2800
[07/04 04:54:20     33s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:20     33s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:20     33s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:20     33s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:20     33s] (I)      ============== Default via ===============
[07/04 04:54:20     33s] (I)      +---+------------------+-----------------+
[07/04 04:54:20     33s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:20     33s] (I)      +---+------------------+-----------------+
[07/04 04:54:20     33s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:20     33s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:20     33s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:20     33s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:20     33s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:20     33s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:20     33s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:20     33s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:20     33s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:20     33s] (I)      +---+------------------+-----------------+
[07/04 04:54:20     33s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:20     33s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:20     33s] [NR-eGR] Read 0 other shapes
[07/04 04:54:20     33s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:20     33s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:20     33s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:20     33s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:20     33s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:20     33s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:20     33s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:20     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:20     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:20     33s] [NR-eGR] Read 2253 nets ( ignored 0 )
[07/04 04:54:20     33s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:20     33s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:20     33s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:20     33s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:20     33s] (I)      Number of ignored nets                =      0
[07/04 04:54:20     33s] (I)      Number of connected nets              =      0
[07/04 04:54:20     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:20     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:20     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:20     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:20     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:20     33s] (I)      Ndr track 0 does not exist
[07/04 04:54:20     33s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:20     33s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:20     33s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:20     33s] (I)      Site width          :   380  (dbu)
[07/04 04:54:20     33s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:20     33s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:20     33s] (I)      GCell width         : 19600  (dbu)
[07/04 04:54:20     33s] (I)      GCell height        : 19600  (dbu)
[07/04 04:54:20     33s] (I)      Grid                :    21    21    10
[07/04 04:54:20     33s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:20     33s] (I)      Vertical capacity   :     0 19600     0 19600     0 19600     0 19600     0 19600
[07/04 04:54:20     33s] (I)      Horizontal capacity :     0     0 19600     0 19600     0 19600     0 19600     0
[07/04 04:54:20     33s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:20     33s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:20     33s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:20     33s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:20     33s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:20     33s] (I)      Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00 11.67 11.67  6.12  5.83
[07/04 04:54:20     33s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:20     33s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:20     33s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:20     33s] (I)      --------------------------------------------------------
[07/04 04:54:20     33s] 
[07/04 04:54:20     33s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:20     33s] [NR-eGR] Rule id: 0  Nets: 2253
[07/04 04:54:20     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:20     33s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:20     33s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:20     33s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:20     33s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:20     33s] [NR-eGR] ========================================
[07/04 04:54:20     33s] [NR-eGR] 
[07/04 04:54:20     33s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:20     33s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:20     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:20     33s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:20     33s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:20     33s] (I)      |     2 |   22113 |     7024 |        31.76% |
[07/04 04:54:20     33s] (I)      |     3 |   30009 |     2484 |         8.28% |
[07/04 04:54:20     33s] (I)      |     4 |   14994 |     4912 |        32.76% |
[07/04 04:54:20     33s] (I)      |     5 |   14994 |     2484 |        16.57% |
[07/04 04:54:20     33s] (I)      |     6 |   14994 |     5104 |        34.04% |
[07/04 04:54:20     33s] (I)      |     7 |    4998 |     2455 |        49.12% |
[07/04 04:54:20     33s] (I)      |     8 |    4977 |     2252 |        45.25% |
[07/04 04:54:20     33s] (I)      |     9 |    2625 |     1267 |        48.27% |
[07/04 04:54:20     33s] (I)      |    10 |    2478 |      546 |        22.03% |
[07/04 04:54:20     33s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:20     33s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1885.35 MB )
[07/04 04:54:20     33s] (I)      Reset routing kernel
[07/04 04:54:20     33s] (I)      numLocalWires=7898  numGlobalNetBranches=1854  numLocalNetBranches=2112
[07/04 04:54:20     33s] (I)      totalPins=8041  totalGlobalPin=2526 (31.41%)
[07/04 04:54:20     33s] (I)      total 2D Cap : 98392 = (46839 H, 51553 V)
[07/04 04:54:20     33s] (I)      
[07/04 04:54:20     33s] (I)      ============  Phase 1a Route ============
[07/04 04:54:20     33s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/04 04:54:20     33s] (I)      Usage: 2372 = (1292 H, 1080 V) = (2.76% H, 2.09% V) = (1.266e+04um H, 1.058e+04um V)
[07/04 04:54:20     33s] (I)      
[07/04 04:54:20     33s] (I)      ============  Phase 1b Route ============
[07/04 04:54:20     33s] (I)      Usage: 2372 = (1292 H, 1080 V) = (2.76% H, 2.09% V) = (1.266e+04um H, 1.058e+04um V)
[07/04 04:54:20     33s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/04 04:54:20     33s] 
[07/04 04:54:20     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:20     33s] <CMD> psp::embedded_egr_term_
[07/04 04:54:20     33s] Finished Early Global Route rough congestion estimation: mem = 1885.4M
[07/04 04:54:20     33s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.036, REAL:0.036, MEM:1885.4M, EPOCH TIME: 1720068860.352572
[07/04 04:54:20     33s] earlyGlobalRoute rough estimation gcell size 7 row height
[07/04 04:54:20     33s] OPERPROF: Starting CDPad at level 1, MEM:1885.4M, EPOCH TIME: 1720068860.352693
[07/04 04:54:20     33s] CDPadU 0.369 -> 0.369. R=0.193, N=2189, GS=9.800
[07/04 04:54:20     33s] OPERPROF: Finished CDPad at level 1, CPU:0.011, REAL:0.011, MEM:1885.4M, EPOCH TIME: 1720068860.363634
[07/04 04:54:20     33s] OPERPROF: Starting npMain at level 1, MEM:1885.4M, EPOCH TIME: 1720068860.364101
[07/04 04:54:20     33s] OPERPROF:   Starting npPlace at level 2, MEM:1885.4M, EPOCH TIME: 1720068860.378410
[07/04 04:54:20     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.015, REAL:0.015, MEM:1888.6M, EPOCH TIME: 1720068860.393901
[07/04 04:54:20     33s] OPERPROF: Finished npMain at level 1, CPU:0.033, REAL:0.033, MEM:1888.6M, EPOCH TIME: 1720068860.397190
[07/04 04:54:20     33s] Global placement CDP skipped at cutLevel 7.
[07/04 04:54:20     33s] Iteration  7: Total net bbox = 2.275e+04 (1.29e+04 9.87e+03)
[07/04 04:54:20     33s]               Est.  stn bbox = 3.138e+04 (1.77e+04 1.37e+04)
[07/04 04:54:20     33s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1888.6M
[07/04 04:54:21     34s] 
[07/04 04:54:21     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:21     34s] TLC MultiMap info (StdDelay):
[07/04 04:54:21     34s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:21     34s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:21     34s]  Setting StdDelay to: 10.2ps
[07/04 04:54:21     34s] 
[07/04 04:54:21     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:21     34s] nrCritNet: 0.00% ( 0 / 2286 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[07/04 04:54:21     34s] nrCritNet: 0.00% ( 0 / 2286 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[07/04 04:54:21     34s] Iteration  8: Total net bbox = 2.275e+04 (1.29e+04 9.87e+03)
[07/04 04:54:21     34s]               Est.  stn bbox = 3.138e+04 (1.77e+04 1.37e+04)
[07/04 04:54:21     34s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1888.6M
[07/04 04:54:21     34s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1888.6M, EPOCH TIME: 1720068861.970185
[07/04 04:54:21     34s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:21     34s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1888.6M, EPOCH TIME: 1720068861.970359
[07/04 04:54:21     34s] OPERPROF: Starting npMain at level 1, MEM:1888.6M, EPOCH TIME: 1720068861.970584
[07/04 04:54:21     34s] OPERPROF:   Starting npPlace at level 2, MEM:1888.6M, EPOCH TIME: 1720068861.980560
[07/04 04:54:22     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.628, REAL:0.612, MEM:1888.6M, EPOCH TIME: 1720068862.592669
[07/04 04:54:22     35s] OPERPROF: Finished npMain at level 1, CPU:0.641, REAL:0.625, MEM:1888.6M, EPOCH TIME: 1720068862.595442
[07/04 04:54:22     35s] Legalizing MH Cells... 0 / 0 (level 5)
[07/04 04:54:22     35s] No instances found in the vector
[07/04 04:54:22     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1888.6M, DRC: 0)
[07/04 04:54:22     35s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:22     35s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1888.6M, EPOCH TIME: 1720068862.595799
[07/04 04:54:22     35s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:22     35s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1888.6M, EPOCH TIME: 1720068862.596029
[07/04 04:54:22     35s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1888.6M, EPOCH TIME: 1720068862.596100
[07/04 04:54:22     35s] Starting Early Global Route rough congestion estimation: mem = 1888.6M
[07/04 04:54:22     35s] <CMD> psp::embedded_egr_init_
[07/04 04:54:22     35s] (I)      ==================== Layers =====================
[07/04 04:54:22     35s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:22     35s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:22     35s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:22     35s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:22     35s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:22     35s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:22     35s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:22     35s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:22     35s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:22     35s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:22     35s] (I)      Started Import and model ( Curr Mem: 1888.56 MB )
[07/04 04:54:22     35s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:22     35s] (I)      == Non-default Options ==
[07/04 04:54:22     35s] (I)      Print mode                                         : 2
[07/04 04:54:22     35s] (I)      Stop if highly congested                           : false
[07/04 04:54:22     35s] (I)      Maximum routing layer                              : 10
[07/04 04:54:22     35s] (I)      Assign partition pins                              : false
[07/04 04:54:22     35s] (I)      Support large GCell                                : true
[07/04 04:54:22     35s] (I)      Number of threads                                  : 1
[07/04 04:54:22     35s] (I)      Number of rows per GCell                           : 4
[07/04 04:54:22     35s] (I)      Max num rows per GCell                             : 32
[07/04 04:54:22     35s] (I)      Method to set GCell size                           : row
[07/04 04:54:22     35s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:22     35s] (I)      Use row-based GCell size
[07/04 04:54:22     35s] (I)      Use row-based GCell align
[07/04 04:54:22     35s] (I)      layer 0 area = 0
[07/04 04:54:22     35s] (I)      layer 1 area = 0
[07/04 04:54:22     35s] (I)      layer 2 area = 0
[07/04 04:54:22     35s] (I)      layer 3 area = 0
[07/04 04:54:22     35s] (I)      layer 4 area = 0
[07/04 04:54:22     35s] (I)      layer 5 area = 0
[07/04 04:54:22     35s] (I)      layer 6 area = 0
[07/04 04:54:22     35s] (I)      layer 7 area = 0
[07/04 04:54:22     35s] (I)      layer 8 area = 0
[07/04 04:54:22     35s] (I)      layer 9 area = 0
[07/04 04:54:22     35s] (I)      GCell unit size   : 2800
[07/04 04:54:22     35s] (I)      GCell multiplier  : 4
[07/04 04:54:22     35s] (I)      GCell row height  : 2800
[07/04 04:54:22     35s] (I)      Actual row height : 2800
[07/04 04:54:22     35s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:22     35s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:22     35s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:22     35s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:22     35s] (I)      ============== Default via ===============
[07/04 04:54:22     35s] (I)      +---+------------------+-----------------+
[07/04 04:54:22     35s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:22     35s] (I)      +---+------------------+-----------------+
[07/04 04:54:22     35s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:22     35s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:22     35s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:22     35s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:22     35s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:22     35s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:22     35s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:22     35s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:22     35s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:22     35s] (I)      +---+------------------+-----------------+
[07/04 04:54:22     35s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:22     35s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:22     35s] [NR-eGR] Read 0 other shapes
[07/04 04:54:22     35s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:22     35s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:22     35s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:22     35s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:22     35s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:22     35s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:22     35s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:22     35s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:22     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:22     35s] [NR-eGR] Read 2286 nets ( ignored 0 )
[07/04 04:54:22     35s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:22     35s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:22     35s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:22     35s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:22     35s] (I)      Number of ignored nets                =      0
[07/04 04:54:22     35s] (I)      Number of connected nets              =      0
[07/04 04:54:22     35s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:22     35s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:22     35s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:22     35s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:22     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:22     35s] (I)      Ndr track 0 does not exist
[07/04 04:54:22     35s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:22     35s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:22     35s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:22     35s] (I)      Site width          :   380  (dbu)
[07/04 04:54:22     35s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:22     35s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:22     35s] (I)      GCell width         : 11200  (dbu)
[07/04 04:54:22     35s] (I)      GCell height        : 11200  (dbu)
[07/04 04:54:22     35s] (I)      Grid                :    36    36    10
[07/04 04:54:22     35s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:22     35s] (I)      Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[07/04 04:54:22     35s] (I)      Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[07/04 04:54:22     35s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:22     35s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:22     35s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:22     35s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:22     35s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:22     35s] (I)      Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[07/04 04:54:22     35s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:22     35s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:22     35s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:22     35s] (I)      --------------------------------------------------------
[07/04 04:54:22     35s] 
[07/04 04:54:22     35s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:22     35s] [NR-eGR] Rule id: 0  Nets: 2286
[07/04 04:54:22     35s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:22     35s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:22     35s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:22     35s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:22     35s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:22     35s] [NR-eGR] ========================================
[07/04 04:54:22     35s] [NR-eGR] 
[07/04 04:54:22     35s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:22     35s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:22     35s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:22     35s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:22     35s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:22     35s] (I)      |     2 |   37908 |    12072 |        31.85% |
[07/04 04:54:22     35s] (I)      |     3 |   51444 |     3132 |         6.09% |
[07/04 04:54:22     35s] (I)      |     4 |   25704 |     8442 |        32.84% |
[07/04 04:54:22     35s] (I)      |     5 |   25704 |     3132 |        12.18% |
[07/04 04:54:22     35s] (I)      |     6 |   25704 |     8773 |        34.13% |
[07/04 04:54:22     35s] (I)      |     7 |    8568 |     3065 |        35.77% |
[07/04 04:54:22     35s] (I)      |     8 |    8532 |     3906 |        45.78% |
[07/04 04:54:22     35s] (I)      |     9 |    4500 |     2000 |        44.44% |
[07/04 04:54:22     35s] (I)      |    10 |    4248 |      952 |        22.41% |
[07/04 04:54:22     35s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:22     35s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1888.56 MB )
[07/04 04:54:22     35s] (I)      Reset routing kernel
[07/04 04:54:22     35s] (I)      numLocalWires=5706  numGlobalNetBranches=1624  numLocalNetBranches=1239
[07/04 04:54:22     35s] (I)      totalPins=8173  totalGlobalPin=4238 (51.85%)
[07/04 04:54:22     35s] (I)      total 2D Cap : 169206 = (81257 H, 87949 V)
[07/04 04:54:22     35s] (I)      
[07/04 04:54:22     35s] (I)      ============  Phase 1a Route ============
[07/04 04:54:22     35s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/04 04:54:22     35s] (I)      Usage: 5595 = (3084 H, 2511 V) = (3.80% H, 2.86% V) = (1.727e+04um H, 1.406e+04um V)
[07/04 04:54:22     35s] (I)      
[07/04 04:54:22     35s] (I)      ============  Phase 1b Route ============
[07/04 04:54:22     35s] (I)      Usage: 5595 = (3084 H, 2511 V) = (3.80% H, 2.86% V) = (1.727e+04um H, 1.406e+04um V)
[07/04 04:54:22     35s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/04 04:54:22     35s] 
[07/04 04:54:22     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:22     35s] <CMD> psp::embedded_egr_term_
[07/04 04:54:22     35s] Finished Early Global Route rough congestion estimation: mem = 1888.6M
[07/04 04:54:22     35s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.022, REAL:0.022, MEM:1888.6M, EPOCH TIME: 1720068862.618318
[07/04 04:54:22     35s] earlyGlobalRoute rough estimation gcell size 4 row height
[07/04 04:54:22     35s] OPERPROF: Starting CDPad at level 1, MEM:1888.6M, EPOCH TIME: 1720068862.618393
[07/04 04:54:22     35s] CDPadU 0.369 -> 0.368. R=0.193, N=2189, GS=5.600
[07/04 04:54:22     35s] OPERPROF: Finished CDPad at level 1, CPU:0.009, REAL:0.009, MEM:1888.6M, EPOCH TIME: 1720068862.627398
[07/04 04:54:22     35s] OPERPROF: Starting npMain at level 1, MEM:1888.6M, EPOCH TIME: 1720068862.627657
[07/04 04:54:22     35s] OPERPROF:   Starting npPlace at level 2, MEM:1888.6M, EPOCH TIME: 1720068862.636889
[07/04 04:54:22     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.012, REAL:0.012, MEM:1888.6M, EPOCH TIME: 1720068862.648927
[07/04 04:54:22     35s] OPERPROF: Finished npMain at level 1, CPU:0.023, REAL:0.023, MEM:1888.6M, EPOCH TIME: 1720068862.650984
[07/04 04:54:22     35s] Global placement CDP skipped at cutLevel 9.
[07/04 04:54:22     35s] Iteration  9: Total net bbox = 2.418e+04 (1.36e+04 1.05e+04)
[07/04 04:54:22     35s]               Est.  stn bbox = 3.303e+04 (1.86e+04 1.45e+04)
[07/04 04:54:22     35s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1888.6M
[07/04 04:54:23     36s] nrCritNet: 0.00% ( 0 / 2286 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[07/04 04:54:23     36s] nrCritNet: 0.00% ( 0 / 2286 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[07/04 04:54:23     36s] Iteration 10: Total net bbox = 2.418e+04 (1.36e+04 1.05e+04)
[07/04 04:54:23     36s]               Est.  stn bbox = 3.303e+04 (1.86e+04 1.45e+04)
[07/04 04:54:23     36s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1888.6M
[07/04 04:54:23     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1888.6M, EPOCH TIME: 1720068863.907353
[07/04 04:54:23     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:23     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1888.6M, EPOCH TIME: 1720068863.907518
[07/04 04:54:23     36s] Legalizing MH Cells... 0 / 0 (level 8)
[07/04 04:54:23     36s] No instances found in the vector
[07/04 04:54:23     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1888.6M, DRC: 0)
[07/04 04:54:23     36s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:23     36s] OPERPROF: Starting npMain at level 1, MEM:1888.6M, EPOCH TIME: 1720068863.907713
[07/04 04:54:23     36s] OPERPROF:   Starting npPlace at level 2, MEM:1888.6M, EPOCH TIME: 1720068863.920948
[07/04 04:54:25     38s] GP RA stats: MHOnly 0 nrInst 2189 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/04 04:54:26     39s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1906.6M, EPOCH TIME: 1720068866.064680
[07/04 04:54:26     39s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1906.6M, EPOCH TIME: 1720068866.064762
[07/04 04:54:26     39s] OPERPROF:   Finished npPlace at level 2, CPU:2.161, REAL:2.144, MEM:1906.6M, EPOCH TIME: 1720068866.065023
[07/04 04:54:26     39s] OPERPROF: Finished npMain at level 1, CPU:2.177, REAL:2.160, MEM:1890.6M, EPOCH TIME: 1720068866.067586
[07/04 04:54:26     39s] Iteration 11: Total net bbox = 2.672e+04 (1.44e+04 1.23e+04)
[07/04 04:54:26     39s]               Est.  stn bbox = 3.541e+04 (1.92e+04 1.62e+04)
[07/04 04:54:26     39s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 1890.6M
[07/04 04:54:26     39s] [adp] clock
[07/04 04:54:26     39s] [adp] weight, nr nets, wire length
[07/04 04:54:26     39s] [adp]      0        1  279.672500
[07/04 04:54:26     39s] [adp] data
[07/04 04:54:26     39s] [adp] weight, nr nets, wire length
[07/04 04:54:26     39s] [adp]      0     2285  26489.796500
[07/04 04:54:26     39s] [adp] 0.000000|0.000000|0.000000
[07/04 04:54:26     39s] Iteration 12: Total net bbox = 2.672e+04 (1.44e+04 1.23e+04)
[07/04 04:54:26     39s]               Est.  stn bbox = 3.541e+04 (1.92e+04 1.62e+04)
[07/04 04:54:26     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.6M
[07/04 04:54:26     39s] *** cost = 2.672e+04 (1.44e+04 1.23e+04) (cpu for global=0:00:08.1) real=0:00:09.0***
[07/04 04:54:26     39s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[07/04 04:54:26     39s] <CMD> reset_path_group
[07/04 04:54:26     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:26     39s] Saved padding area to DB
[07/04 04:54:26     39s] All LLGs are deleted
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1890.6M, EPOCH TIME: 1720068866.105398
[07/04 04:54:26     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.105476
[07/04 04:54:26     39s] Solver runtime cpu: 0:00:04.6 real: 0:00:04.5
[07/04 04:54:26     39s] Core Placement runtime cpu: 0:00:04.8 real: 0:00:07.0
[07/04 04:54:26     39s] <CMD> scanReorder
[07/04 04:54:26     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/04 04:54:26     39s] Type 'man IMPSP-9025' for more detail.
[07/04 04:54:26     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1890.6M, EPOCH TIME: 1720068866.106278
[07/04 04:54:26     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1890.6M, EPOCH TIME: 1720068866.106358
[07/04 04:54:26     39s] Processing tracks to init pin-track alignment.
[07/04 04:54:26     39s] z: 2, totalTracks: 1
[07/04 04:54:26     39s] z: 4, totalTracks: 1
[07/04 04:54:26     39s] z: 6, totalTracks: 1
[07/04 04:54:26     39s] z: 8, totalTracks: 1
[07/04 04:54:26     39s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:26     39s] All LLGs are deleted
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1890.6M, EPOCH TIME: 1720068866.108183
[07/04 04:54:26     39s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.108237
[07/04 04:54:26     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1890.6M, EPOCH TIME: 1720068866.108717
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1890.6M, EPOCH TIME: 1720068866.109067
[07/04 04:54:26     39s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:26     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:26     39s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1890.6M, EPOCH TIME: 1720068866.112781
[07/04 04:54:26     39s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:26     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:26     39s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:1890.6M, EPOCH TIME: 1720068866.113678
[07/04 04:54:26     39s] Fast DP-INIT is on for default
[07/04 04:54:26     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:26     39s] Atter site array init, number of instance map data is 0.
[07/04 04:54:26     39s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1890.6M, EPOCH TIME: 1720068866.114982
[07/04 04:54:26     39s] 
[07/04 04:54:26     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:26     39s] OPERPROF:       Starting CMU at level 4, MEM:1890.6M, EPOCH TIME: 1720068866.115744
[07/04 04:54:26     39s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.116210
[07/04 04:54:26     39s] 
[07/04 04:54:26     39s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:26     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1890.6M, EPOCH TIME: 1720068866.116663
[07/04 04:54:26     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1890.6M, EPOCH TIME: 1720068866.116710
[07/04 04:54:26     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.116917
[07/04 04:54:26     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1890.6MB).
[07/04 04:54:26     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1890.6M, EPOCH TIME: 1720068866.120316
[07/04 04:54:26     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1890.6M, EPOCH TIME: 1720068866.120383
[07/04 04:54:26     39s] TDRefine: refinePlace mode is spiral
[07/04 04:54:26     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.1
[07/04 04:54:26     39s] OPERPROF: Starting RefinePlace at level 1, MEM:1890.6M, EPOCH TIME: 1720068866.120528
[07/04 04:54:26     39s] *** Starting refinePlace (0:00:39.1 mem=1890.6M) ***
[07/04 04:54:26     39s] Total net bbox length = 2.674e+04 (1.453e+04 1.220e+04) (ext = 5.740e+03)
[07/04 04:54:26     39s] 
[07/04 04:54:26     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:26     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:26     39s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:26     39s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:26     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1890.6M, EPOCH TIME: 1720068866.132099
[07/04 04:54:26     39s] Starting refinePlace ...
[07/04 04:54:26     39s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:26     39s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:26     39s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1890.6M, EPOCH TIME: 1720068866.148308
[07/04 04:54:26     39s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:54:26     39s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1890.6M, EPOCH TIME: 1720068866.148412
[07/04 04:54:26     39s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.148537
[07/04 04:54:26     39s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1890.6M, EPOCH TIME: 1720068866.148596
[07/04 04:54:26     39s] DDP markSite nrRow 107 nrJob 107
[07/04 04:54:26     39s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1890.6M, EPOCH TIME: 1720068866.148848
[07/04 04:54:26     39s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1890.6M, EPOCH TIME: 1720068866.148915
[07/04 04:54:26     39s]   Spread Effort: high, standalone mode, useDDP on.
[07/04 04:54:26     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1890.6MB) @(0:00:39.2 - 0:00:39.2).
[07/04 04:54:26     39s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:26     39s] wireLenOptFixPriorityInst 0 inst fixed
[07/04 04:54:26     39s] Placement tweakage begins.
[07/04 04:54:26     39s] wire length = 3.581e+04
[07/04 04:54:26     39s] wire length = 3.484e+04
[07/04 04:54:26     39s] Placement tweakage ends.
[07/04 04:54:26     39s] Move report: tweak moves 109 insts, mean move: 2.92 um, max move: 6.72 um 
[07/04 04:54:26     39s] 	Max move on inst (dp/rf/U306): (68.91, 109.28) --> (64.76, 111.86)
[07/04 04:54:26     39s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1890.6MB) @(0:00:39.2 - 0:00:39.4).
[07/04 04:54:26     39s] 
[07/04 04:54:26     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:26     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:26     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:26     39s] Move report: legalization moves 2189 insts, mean move: 0.12 um, max move: 2.07 um spiral
[07/04 04:54:26     39s] 	Max move on inst (dp/rf/U617): (89.83, 42.37) --> (91.39, 41.86)
[07/04 04:54:26     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:26     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:26     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1861.6MB) @(0:00:39.4 - 0:00:39.5).
[07/04 04:54:26     39s] Move report: Detail placement moves 2189 insts, mean move: 0.26 um, max move: 6.88 um 
[07/04 04:54:26     39s] 	Max move on inst (dp/rf/U306): (68.91, 109.28) --> (64.60, 111.86)
[07/04 04:54:26     39s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1861.6MB
[07/04 04:54:26     39s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:26     39s]   maximum (X+Y) =         6.88 um
[07/04 04:54:26     39s]   inst (dp/rf/U306) with max move: (68.9055, 109.285) -> (64.6, 111.86)
[07/04 04:54:26     39s]   mean    (X+Y) =         0.26 um
[07/04 04:54:26     39s] Summary Report:
[07/04 04:54:26     39s] Instances move: 2189 (out of 2189 movable)
[07/04 04:54:26     39s] Instances flipped: 0
[07/04 04:54:26     39s] Mean displacement: 0.26 um
[07/04 04:54:26     39s] Max displacement: 6.88 um (Instance: dp/rf/U306) (68.9055, 109.285) -> (64.6, 111.86)
[07/04 04:54:26     39s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[07/04 04:54:26     39s] Total instances moved : 2189
[07/04 04:54:26     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.298, REAL:0.327, MEM:1861.6M, EPOCH TIME: 1720068866.459121
[07/04 04:54:26     39s] Total net bbox length = 2.599e+04 (1.383e+04 1.216e+04) (ext = 5.746e+03)
[07/04 04:54:26     39s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1861.6MB
[07/04 04:54:26     39s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1861.6MB) @(0:00:39.1 - 0:00:39.5).
[07/04 04:54:26     39s] *** Finished refinePlace (0:00:39.5 mem=1861.6M) ***
[07/04 04:54:26     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.1
[07/04 04:54:26     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.340, MEM:1861.6M, EPOCH TIME: 1720068866.460081
[07/04 04:54:26     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1861.6M, EPOCH TIME: 1720068866.460115
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2189).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] All LLGs are deleted
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1861.6M, EPOCH TIME: 1720068866.461597
[07/04 04:54:26     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1861.6M, EPOCH TIME: 1720068866.461642
[07/04 04:54:26     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1856.6M, EPOCH TIME: 1720068866.462980
[07/04 04:54:26     39s] *** End of Placement (cpu=0:00:09.6, real=0:00:11.0, mem=1856.6M) ***
[07/04 04:54:26     39s] Processing tracks to init pin-track alignment.
[07/04 04:54:26     39s] z: 2, totalTracks: 1
[07/04 04:54:26     39s] z: 4, totalTracks: 1
[07/04 04:54:26     39s] z: 6, totalTracks: 1
[07/04 04:54:26     39s] z: 8, totalTracks: 1
[07/04 04:54:26     39s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:26     39s] All LLGs are deleted
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1856.6M, EPOCH TIME: 1720068866.465116
[07/04 04:54:26     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1856.6M, EPOCH TIME: 1720068866.465167
[07/04 04:54:26     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1856.6M, EPOCH TIME: 1720068866.465517
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1856.6M, EPOCH TIME: 1720068866.465667
[07/04 04:54:26     39s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:26     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:26     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1856.6M, EPOCH TIME: 1720068866.468407
[07/04 04:54:26     39s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:26     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:26     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1856.6M, EPOCH TIME: 1720068866.469057
[07/04 04:54:26     39s] Fast DP-INIT is on for default
[07/04 04:54:26     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:26     39s] Atter site array init, number of instance map data is 0.
[07/04 04:54:26     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1856.6M, EPOCH TIME: 1720068866.470032
[07/04 04:54:26     39s] 
[07/04 04:54:26     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:26     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1856.6M, EPOCH TIME: 1720068866.470720
[07/04 04:54:26     39s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1856.6M, EPOCH TIME: 1720068866.471314
[07/04 04:54:26     39s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1856.6M, EPOCH TIME: 1720068866.471738
[07/04 04:54:26     39s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1872.6M, EPOCH TIME: 1720068866.472927
[07/04 04:54:26     39s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[07/04 04:54:26     39s] Density distribution unevenness ratio = 46.063%
[07/04 04:54:26     39s] Density distribution unevenness ratio (U70) = 0.000%
[07/04 04:54:26     39s] Density distribution unevenness ratio (U80) = 0.000%
[07/04 04:54:26     39s] Density distribution unevenness ratio (U90) = 0.000%
[07/04 04:54:26     39s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.002, REAL:0.002, MEM:1872.6M, EPOCH TIME: 1720068866.473023
[07/04 04:54:26     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1872.6M, EPOCH TIME: 1720068866.473050
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] All LLGs are deleted
[07/04 04:54:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:26     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1872.6M, EPOCH TIME: 1720068866.474060
[07/04 04:54:26     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1872.6M, EPOCH TIME: 1720068866.474107
[07/04 04:54:26     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1872.6M, EPOCH TIME: 1720068866.474337
[07/04 04:54:26     39s] *** Free Virtual Timing Model ...(mem=1872.6M)
[07/04 04:54:26     39s] Starting IO pin assignment...
[07/04 04:54:26     39s] The design is not routed. Using placement based method for pin assignment.
[07/04 04:54:26     39s] Completed IO pin assignment.
[07/04 04:54:26     39s] <CMD> setDelayCalMode -engine aae
[07/04 04:54:26     39s] <CMD> all_setup_analysis_views
[07/04 04:54:26     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:26     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/04 04:54:26     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/04 04:54:26     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/04 04:54:26     39s] <CMD> get_ccopt_clock_trees *
[07/04 04:54:26     39s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[07/04 04:54:26     39s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[07/04 04:54:26     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/04 04:54:26     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/04 04:54:26     39s] <CMD> getPlaceMode -quiet -timingEffort
[07/04 04:54:26     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/04 04:54:26     39s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/04 04:54:26     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/04 04:54:26     39s] **INFO: Enable pre-place timing setting for timing analysis
[07/04 04:54:26     39s] Set Using Default Delay Limit as 101.
[07/04 04:54:26     39s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/04 04:54:26     39s] <CMD> set delaycal_use_default_delay_limit 101
[07/04 04:54:26     39s] Set Default Net Delay as 0 ps.
[07/04 04:54:26     39s] <CMD> set delaycal_default_net_delay 0
[07/04 04:54:26     39s] Set Default Net Load as 0 pF. 
[07/04 04:54:26     39s] <CMD> set delaycal_default_net_load 0
[07/04 04:54:26     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/04 04:54:26     39s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/04 04:54:26     39s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/04 04:54:26     39s] <CMD> getAnalysisMode -checkType -quiet
[07/04 04:54:26     39s] <CMD> buildTimingGraph
[07/04 04:54:26     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/04 04:54:26     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/04 04:54:26     39s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/04 04:54:26     39s] **INFO: Analyzing IO path groups for slack adjustment
[07/04 04:54:26     39s] <CMD> get_global timing_enable_path_group_priority
[07/04 04:54:26     39s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/04 04:54:26     39s] <CMD> set_global timing_enable_path_group_priority false
[07/04 04:54:26     39s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/04 04:54:26     39s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/04 04:54:26     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:26     39s] <CMD> group_path -name in2reg_tmp.3111826 -from {0x82 0x85} -to 0x86 -ignore_source_of_trigger_arc
[07/04 04:54:26     39s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/04 04:54:26     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:26     39s] <CMD> group_path -name in2out_tmp.3111826 -from {0x89 0x8c} -to 0x8d -ignore_source_of_trigger_arc
[07/04 04:54:26     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:26     39s] <CMD> group_path -name reg2reg_tmp.3111826 -from 0x8f -to 0x90
[07/04 04:54:26     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/04 04:54:26     39s] <CMD> group_path -name reg2out_tmp.3111826 -from 0x93 -to 0x94
[07/04 04:54:26     39s] <CMD> setPathGroupOptions reg2reg_tmp.3111826 -effortLevel high
[07/04 04:54:26     39s] Effort level <high> specified for reg2reg_tmp.3111826 path_group
[07/04 04:54:26     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:26     39s] #################################################################################
[07/04 04:54:26     39s] # Design Stage: PreRoute
[07/04 04:54:26     39s] # Design Name: mips32
[07/04 04:54:26     39s] # Design Mode: 45nm
[07/04 04:54:26     39s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:26     39s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:26     39s] # Signoff Settings: SI Off 
[07/04 04:54:26     39s] #################################################################################
[07/04 04:54:26     39s] Calculate delays in Single mode...
[07/04 04:54:26     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1863.1M, InitMEM = 1863.1M)
[07/04 04:54:26     39s] Start delay calculation (fullDC) (1 T). (MEM=1863.11)
[07/04 04:54:26     39s] End AAE Lib Interpolated Model. (MEM=1874.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:27     40s] Total number of fetched objects 2707
[07/04 04:54:27     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:27     40s] End delay calculation. (MEM=1922.32 CPU=0:00:00.4 REAL=0:00:01.0)
[07/04 04:54:27     40s] End delay calculation (fullDC). (MEM=1922.32 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:54:27     40s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1922.3M) ***
[07/04 04:54:27     40s] <CMD> reset_path_group -name reg2out_tmp.3111826
[07/04 04:54:27     40s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:27     40s] <CMD> reset_path_group -name in2reg_tmp.3111826
[07/04 04:54:27     40s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:27     40s] <CMD> reset_path_group -name in2out_tmp.3111826
[07/04 04:54:27     40s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:27     40s] <CMD> reset_path_group -name reg2reg_tmp.3111826
[07/04 04:54:27     40s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/04 04:54:27     40s] **INFO: Disable pre-place timing setting for timing analysis
[07/04 04:54:27     40s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/04 04:54:27     40s] Set Using Default Delay Limit as 1000.
[07/04 04:54:27     40s] <CMD> set delaycal_use_default_delay_limit 1000
[07/04 04:54:27     40s] Set Default Net Delay as 1000 ps.
[07/04 04:54:27     40s] <CMD> set delaycal_default_net_delay 1000ps
[07/04 04:54:27     40s] Set Default Net Load as 0.5 pF. 
[07/04 04:54:27     40s] <CMD> set delaycal_default_net_load 0.5pf
[07/04 04:54:27     40s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/04 04:54:27     40s] <CMD> all_setup_analysis_views
[07/04 04:54:27     40s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[07/04 04:54:27     40s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -improveWithPsp
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[07/04 04:54:27     40s] <CMD> getPlaceMode -congRepair -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -fp -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[07/04 04:54:27     40s] <CMD> getPlaceMode -user -congRepairMaxIter
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/04 04:54:27     40s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[07/04 04:54:27     40s] <CMD> setPlaceMode -congRepairMaxIter 1
[07/04 04:54:27     40s] <CMD> getPlaceMode -quickCTS -quiet
[07/04 04:54:27     40s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/04 04:54:27     40s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[07/04 04:54:27     40s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[07/04 04:54:27     40s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/04 04:54:27     40s] <CMD> congRepair
[07/04 04:54:27     40s] Info: Disable timing driven in postCTS congRepair.
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Starting congRepair ...
[07/04 04:54:27     40s] User Input Parameters:
[07/04 04:54:27     40s] - Congestion Driven    : On
[07/04 04:54:27     40s] - Timing Driven        : Off
[07/04 04:54:27     40s] - Area-Violation Based : On
[07/04 04:54:27     40s] - Start Rollback Level : -5
[07/04 04:54:27     40s] - Legalized            : On
[07/04 04:54:27     40s] - Window Based         : Off
[07/04 04:54:27     40s] - eDen incr mode       : Off
[07/04 04:54:27     40s] - Small incr mode      : Off
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1912.8M, EPOCH TIME: 1720068867.436085
[07/04 04:54:27     40s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1912.8M, EPOCH TIME: 1720068867.442050
[07/04 04:54:27     40s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1912.8M, EPOCH TIME: 1720068867.442120
[07/04 04:54:27     40s] Starting Early Global Route congestion estimation: mem = 1912.8M
[07/04 04:54:27     40s] (I)      ==================== Layers =====================
[07/04 04:54:27     40s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:27     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:27     40s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:27     40s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:27     40s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:27     40s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:27     40s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:27     40s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:27     40s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:27     40s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:27     40s] (I)      Started Import and model ( Curr Mem: 1912.80 MB )
[07/04 04:54:27     40s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:27     40s] (I)      == Non-default Options ==
[07/04 04:54:27     40s] (I)      Maximum routing layer                              : 10
[07/04 04:54:27     40s] (I)      Number of threads                                  : 1
[07/04 04:54:27     40s] (I)      Use non-blocking free Dbs wires                    : false
[07/04 04:54:27     40s] (I)      Method to set GCell size                           : row
[07/04 04:54:27     40s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:27     40s] (I)      Use row-based GCell size
[07/04 04:54:27     40s] (I)      Use row-based GCell align
[07/04 04:54:27     40s] (I)      layer 0 area = 0
[07/04 04:54:27     40s] (I)      layer 1 area = 0
[07/04 04:54:27     40s] (I)      layer 2 area = 0
[07/04 04:54:27     40s] (I)      layer 3 area = 0
[07/04 04:54:27     40s] (I)      layer 4 area = 0
[07/04 04:54:27     40s] (I)      layer 5 area = 0
[07/04 04:54:27     40s] (I)      layer 6 area = 0
[07/04 04:54:27     40s] (I)      layer 7 area = 0
[07/04 04:54:27     40s] (I)      layer 8 area = 0
[07/04 04:54:27     40s] (I)      layer 9 area = 0
[07/04 04:54:27     40s] (I)      GCell unit size   : 2800
[07/04 04:54:27     40s] (I)      GCell multiplier  : 1
[07/04 04:54:27     40s] (I)      GCell row height  : 2800
[07/04 04:54:27     40s] (I)      Actual row height : 2800
[07/04 04:54:27     40s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:27     40s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:27     40s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:27     40s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:27     40s] (I)      ============== Default via ===============
[07/04 04:54:27     40s] (I)      +---+------------------+-----------------+
[07/04 04:54:27     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:27     40s] (I)      +---+------------------+-----------------+
[07/04 04:54:27     40s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:27     40s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:27     40s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:27     40s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:27     40s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:27     40s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:27     40s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:27     40s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:27     40s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:27     40s] (I)      +---+------------------+-----------------+
[07/04 04:54:27     40s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:27     40s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:27     40s] [NR-eGR] Read 0 other shapes
[07/04 04:54:27     40s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:27     40s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:27     40s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:27     40s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:27     40s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:27     40s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:27     40s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:27     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:27     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:27     40s] [NR-eGR] Read 2286 nets ( ignored 0 )
[07/04 04:54:27     40s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:27     40s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:27     40s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:27     40s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:27     40s] (I)      Number of ignored nets                =      0
[07/04 04:54:27     40s] (I)      Number of connected nets              =      0
[07/04 04:54:27     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:27     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:27     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:27     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:27     40s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:27     40s] (I)      Ndr track 0 does not exist
[07/04 04:54:27     40s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:27     40s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:27     40s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:27     40s] (I)      Site width          :   380  (dbu)
[07/04 04:54:27     40s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:27     40s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:27     40s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:27     40s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:27     40s] (I)      Grid                :   142   142    10
[07/04 04:54:27     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:27     40s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:27     40s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:27     40s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:27     40s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:27     40s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:27     40s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:27     40s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:27     40s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:27     40s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:27     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:27     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:27     40s] (I)      --------------------------------------------------------
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:27     40s] [NR-eGR] Rule id: 0  Nets: 2286
[07/04 04:54:27     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:27     40s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:27     40s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:27     40s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:27     40s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:27     40s] [NR-eGR] ========================================
[07/04 04:54:27     40s] [NR-eGR] 
[07/04 04:54:27     40s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:27     40s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:27     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:27     40s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:27     40s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:27     40s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:27     40s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:27     40s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:27     40s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:27     40s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:27     40s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:27     40s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:27     40s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:27     40s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:27     40s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:27     40s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1912.80 MB )
[07/04 04:54:27     40s] (I)      Reset routing kernel
[07/04 04:54:27     40s] (I)      Started Global Routing ( Curr Mem: 1912.80 MB )
[07/04 04:54:27     40s] (I)      totalPins=8174  totalGlobalPin=8163 (99.87%)
[07/04 04:54:27     40s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:27     40s] [NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 10]
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1a Route ============
[07/04 04:54:27     40s] (I)      Usage: 24115 = (12962 H, 11153 V) = (3.99% H, 3.28% V) = (1.815e+04um H, 1.561e+04um V)
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1b Route ============
[07/04 04:54:27     40s] (I)      Usage: 24115 = (12962 H, 11153 V) = (3.99% H, 3.28% V) = (1.815e+04um H, 1.561e+04um V)
[07/04 04:54:27     40s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.376100e+04um
[07/04 04:54:27     40s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:27     40s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1c Route ============
[07/04 04:54:27     40s] (I)      Usage: 24115 = (12962 H, 11153 V) = (3.99% H, 3.28% V) = (1.815e+04um H, 1.561e+04um V)
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1d Route ============
[07/04 04:54:27     40s] (I)      Usage: 24115 = (12962 H, 11153 V) = (3.99% H, 3.28% V) = (1.815e+04um H, 1.561e+04um V)
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1e Route ============
[07/04 04:54:27     40s] (I)      Usage: 24115 = (12962 H, 11153 V) = (3.99% H, 3.28% V) = (1.815e+04um H, 1.561e+04um V)
[07/04 04:54:27     40s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.376100e+04um
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] (I)      ============  Phase 1l Route ============
[07/04 04:54:27     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:27     40s] (I)      Layer  2:     134249      9363         6           0      147531    ( 0.00%) 
[07/04 04:54:27     40s] (I)      Layer  3:     194359     13386         1           0      200220    ( 0.00%) 
[07/04 04:54:27     40s] (I)      Layer  4:      89733      4545         3           0      100110    ( 0.00%) 
[07/04 04:54:27     40s] (I)      Layer  5:      93427       816         0           0      100110    ( 0.00%) 
[07/04 04:54:27     40s] (I)      Layer  6:      86691       911         0           0      100110    ( 0.00%) 
[07/04 04:54:27     40s] (I)      Layer  7:      25778         2         0        4020       29350    (12.05%) 
[07/04 04:54:27     40s] (I)      Layer  8:      18117         2         0       14448       18922    (43.30%) 
[07/04 04:54:27     40s] (I)      Layer  9:      10303        10         1        8381        9138    (47.84%) 
[07/04 04:54:27     40s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:27     40s] (I)      Total:        665571     29035        11       32771      716250    ( 4.38%) 
[07/04 04:54:27     40s] (I)      
[07/04 04:54:27     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:27     40s] [NR-eGR]                        OverCon            
[07/04 04:54:27     40s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:27     40s] [NR-eGR]        Layer               (1)    OverCon
[07/04 04:54:27     40s] [NR-eGR] ----------------------------------------------
[07/04 04:54:27     40s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[07/04 04:54:27     40s] [NR-eGR]  metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal4 ( 4)         3( 0.01%)   ( 0.01%) 
[07/04 04:54:27     40s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:27     40s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:27     40s] [NR-eGR] ----------------------------------------------
[07/04 04:54:27     40s] [NR-eGR]        Total        11( 0.01%)   ( 0.01%) 
[07/04 04:54:27     40s] [NR-eGR] 
[07/04 04:54:27     40s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1920.80 MB )
[07/04 04:54:27     40s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:27     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:27     40s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1920.8M
[07/04 04:54:27     40s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.076, REAL:0.076, MEM:1920.8M, EPOCH TIME: 1720068867.517783
[07/04 04:54:27     40s] OPERPROF: Starting HotSpotCal at level 1, MEM:1920.8M, EPOCH TIME: 1720068867.517821
[07/04 04:54:27     40s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:27     40s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:27     40s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:27     40s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:27     40s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:27     40s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:27     40s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:27     40s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1936.8M, EPOCH TIME: 1720068867.519152
[07/04 04:54:27     40s] Skipped repairing congestion.
[07/04 04:54:27     40s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1936.8M, EPOCH TIME: 1720068867.519225
[07/04 04:54:27     40s] Starting Early Global Route wiring: mem = 1936.8M
[07/04 04:54:27     40s] (I)      ============= Track Assignment ============
[07/04 04:54:27     40s] (I)      Started Track Assignment (1T) ( Curr Mem: 1936.80 MB )
[07/04 04:54:27     40s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:27     40s] (I)      Run Multi-thread track assignment
[07/04 04:54:27     40s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1936.80 MB )
[07/04 04:54:27     40s] (I)      Started Export ( Curr Mem: 1936.80 MB )
[07/04 04:54:27     40s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:27     40s] [NR-eGR] ------------------------------------
[07/04 04:54:27     40s] [NR-eGR]  metal1   (1H)             0   8074 
[07/04 04:54:27     40s] [NR-eGR]  metal2   (2V)          9517  10425 
[07/04 04:54:27     40s] [NR-eGR]  metal3   (3H)         17687   3504 
[07/04 04:54:27     40s] [NR-eGR]  metal4   (4V)          6035    265 
[07/04 04:54:27     40s] [NR-eGR]  metal5   (5H)          1055    235 
[07/04 04:54:27     40s] [NR-eGR]  metal6   (6V)          1285      5 
[07/04 04:54:27     40s] [NR-eGR]  metal7   (7H)             1      2 
[07/04 04:54:27     40s] [NR-eGR]  metal8   (8V)             3      2 
[07/04 04:54:27     40s] [NR-eGR]  metal9   (9H)            39      0 
[07/04 04:54:27     40s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:27     40s] [NR-eGR] ------------------------------------
[07/04 04:54:27     40s] [NR-eGR]           Total        35623  22512 
[07/04 04:54:27     40s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:27     40s] [NR-eGR] Total half perimeter of net bounding box: 25968um
[07/04 04:54:27     40s] [NR-eGR] Total length: 35623um, number of vias: 22512
[07/04 04:54:27     40s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:27     40s] [NR-eGR] Total eGR-routed clock nets wire length: 1509um, number of vias: 1354
[07/04 04:54:27     40s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:27     40s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1936.80 MB )
[07/04 04:54:27     40s] Early Global Route wiring runtime: 0.05 seconds, mem = 1936.8M
[07/04 04:54:27     40s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.049, REAL:0.049, MEM:1936.8M, EPOCH TIME: 1720068867.567858
[07/04 04:54:27     40s] Tdgp not successfully inited but do clear! skip clearing
[07/04 04:54:27     40s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/04 04:54:27     40s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/04 04:54:27     40s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/04 04:54:27     40s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -congRepairMaxIter
[07/04 04:54:27     40s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/04 04:54:27     40s] <CMD> all_setup_analysis_views
[07/04 04:54:27     40s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:27     40s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/04 04:54:27     40s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/04 04:54:27     40s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -timingEffort
[07/04 04:54:27     40s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[07/04 04:54:27     40s] *** Finishing placeDesign default flow ***
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/04 04:54:27     40s] **placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 1880.8M **
[07/04 04:54:27     40s] <CMD> getPlaceMode -trimView -quiet
[07/04 04:54:27     40s] <CMD> getOptMode -quiet -viewOptPolishing
[07/04 04:54:27     40s] <CMD> getOptMode -quiet -fastViewOpt
[07/04 04:54:27     40s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[07/04 04:54:27     40s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[07/04 04:54:27     40s] Tdgp not successfully inited but do clear! skip clearing
[07/04 04:54:27     40s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[07/04 04:54:27     40s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:27     40s] <CMD> setExtractRCMode -engine preRoute
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -ignoreScan
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -repairPlace
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/04 04:54:27     40s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[07/04 04:54:27     40s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[07/04 04:54:27     40s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -clusterMode
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/04 04:54:27     40s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/04 04:54:27     40s] <CMD> setPlaceMode -reset -expHiddenFastMode
[07/04 04:54:27     40s] <CMD> getPlaceMode -tcg2Pass -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/04 04:54:27     40s] <CMD> getPlaceMode -fp -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -fastfp -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -doRPlace -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[07/04 04:54:27     40s] <CMD> getPlaceMode -quickCTS -quiet
[07/04 04:54:27     40s] <CMD> set spgFlowInInitialPlace 0
[07/04 04:54:27     40s] <CMD> getPlaceMode -user -maxRouteLayer
[07/04 04:54:27     40s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[07/04 04:54:27     40s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/04 04:54:27     40s] <CMD> getDesignMode -quiet -flowEffort
[07/04 04:54:27     40s] <CMD> report_message -end_cmd
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:54:27     40s] Severity  ID               Count  Summary                                  
[07/04 04:54:27     40s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/04 04:54:27     40s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/04 04:54:27     40s] *** Message Summary: 3 warning(s), 0 error(s)
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] <CMD> um::create_snapshot -name final -auto min
[07/04 04:54:27     40s] <CMD> um::pop_snapshot_stack
[07/04 04:54:27     40s] <CMD> um::create_snapshot -name place_design
[07/04 04:54:27     40s] *** placeDesign #1 [finish] : cpu/real = 0:00:12.6/0:00:13.7 (0.9), totSession cpu/real = 0:00:40.6/0:00:42.9 (0.9), mem = 1880.8M
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] =============================================================================================
[07/04 04:54:27     40s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/04 04:54:27     40s] =============================================================================================
[07/04 04:54:27     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:27     40s] [ TimingUpdate           ]     10   0:00:00.6  (   4.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:27     40s] [ FullDelayCalc          ]      7   0:00:03.0  (  21.6 % )     0:00:03.0 /  0:00:02.9    1.0
[07/04 04:54:27     40s] [ MISC                   ]          0:00:10.1  (  73.8 % )     0:00:10.1 /  0:00:09.1    0.9
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s]  placeDesign #1 TOTAL               0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:12.6    0.9
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/04 04:54:27     40s] <CMD> optDesign -preCTS
[07/04 04:54:27     40s] Executing: place_opt_design -opt
[07/04 04:54:27     40s] **INFO: User settings:
[07/04 04:54:27     40s] setDesignMode -process                    45
[07/04 04:54:27     40s] setExtractRCMode -coupling_c_th           0.1
[07/04 04:54:27     40s] setExtractRCMode -engine                  preRoute
[07/04 04:54:27     40s] setExtractRCMode -relative_c_th           1
[07/04 04:54:27     40s] setExtractRCMode -total_c_th              0
[07/04 04:54:27     40s] setDelayCalMode -engine                   aae
[07/04 04:54:27     40s] setDelayCalMode -ignoreNetLoad            false
[07/04 04:54:27     40s] setPlaceMode -place_global_place_io_pins  true
[07/04 04:54:27     40s] setAnalysisMode -analysisType             single
[07/04 04:54:27     40s] setAnalysisMode -clkSrcPath               true
[07/04 04:54:27     40s] setAnalysisMode -clockPropagation         sdcControl
[07/04 04:54:27     40s] setAnalysisMode -virtualIPO               false
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:40.6/0:00:43.0 (0.9), mem = 1880.8M
[07/04 04:54:27     40s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/04 04:54:27     40s] *** Starting GigaPlace ***
[07/04 04:54:27     40s] #optDebug: fT-E <X 2 3 1 0>
[07/04 04:54:27     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.8M, EPOCH TIME: 1720068867.621616
[07/04 04:54:27     40s] Processing tracks to init pin-track alignment.
[07/04 04:54:27     40s] z: 2, totalTracks: 1
[07/04 04:54:27     40s] z: 4, totalTracks: 1
[07/04 04:54:27     40s] z: 6, totalTracks: 1
[07/04 04:54:27     40s] z: 8, totalTracks: 1
[07/04 04:54:27     40s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:27     40s] All LLGs are deleted
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.623139
[07/04 04:54:27     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1720068867.623220
[07/04 04:54:27     40s] # Building mips32 llgBox search-tree.
[07/04 04:54:27     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.3M, EPOCH TIME: 1720068867.623598
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1880.3M, EPOCH TIME: 1720068867.623785
[07/04 04:54:27     40s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:27     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:27     40s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1880.3M, EPOCH TIME: 1720068867.626076
[07/04 04:54:27     40s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:27     40s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/04 04:54:27     40s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1880.3M, EPOCH TIME: 1720068867.626849
[07/04 04:54:27     40s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:54:27     40s] SiteArray: use 548,864 bytes
[07/04 04:54:27     40s] SiteArray: current memory after site array memory allocation 1880.8M
[07/04 04:54:27     40s] SiteArray: FP blocked sites are writable
[07/04 04:54:27     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:27     40s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1880.8M, EPOCH TIME: 1720068867.627796
[07/04 04:54:27     40s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.004, REAL:0.004, MEM:1880.8M, EPOCH TIME: 1720068867.632075
[07/04 04:54:27     40s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:54:27     40s] Atter site array init, number of instance map data is 0.
[07/04 04:54:27     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:1880.8M, EPOCH TIME: 1720068867.632705
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:27     40s] OPERPROF:     Starting CMU at level 3, MEM:1880.8M, EPOCH TIME: 1720068867.633345
[07/04 04:54:27     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.633740
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:27     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1880.8M, EPOCH TIME: 1720068867.634064
[07/04 04:54:27     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.634105
[07/04 04:54:27     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.634288
[07/04 04:54:27     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1880.8MB).
[07/04 04:54:27     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:1880.8M, EPOCH TIME: 1720068867.635266
[07/04 04:54:27     40s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1880.8M, EPOCH TIME: 1720068867.635289
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] All LLGs are deleted
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.639435
[07/04 04:54:27     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.639486
[07/04 04:54:27     40s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1880.8M, EPOCH TIME: 1720068867.639710
[07/04 04:54:27     40s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.6/0:00:43.0 (0.9), mem = 1880.8M
[07/04 04:54:27     40s] VSMManager cleared!
[07/04 04:54:27     40s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.6/0:00:43.0 (0.9), mem = 1880.8M
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] =============================================================================================
[07/04 04:54:27     40s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/04 04:54:27     40s] =============================================================================================
[07/04 04:54:27     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:27     40s] ---------------------------------------------------------------------------------------------
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Enable CTE adjustment.
[07/04 04:54:27     40s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1498.0M, totSessionCpu=0:00:41 **
[07/04 04:54:27     40s] Info: 1 threads available for lower-level modules during optimization.
[07/04 04:54:27     40s] GigaOpt running with 1 threads.
[07/04 04:54:27     40s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.6/0:00:43.0 (0.9), mem = 1880.8M
[07/04 04:54:27     40s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/04 04:54:27     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.8M, EPOCH TIME: 1720068867.655611
[07/04 04:54:27     40s] Processing tracks to init pin-track alignment.
[07/04 04:54:27     40s] z: 2, totalTracks: 1
[07/04 04:54:27     40s] z: 4, totalTracks: 1
[07/04 04:54:27     40s] z: 6, totalTracks: 1
[07/04 04:54:27     40s] z: 8, totalTracks: 1
[07/04 04:54:27     40s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:27     40s] All LLGs are deleted
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.657001
[07/04 04:54:27     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.657047
[07/04 04:54:27     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.657417
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1880.8M, EPOCH TIME: 1720068867.657607
[07/04 04:54:27     40s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:27     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:27     40s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1880.8M, EPOCH TIME: 1720068867.659859
[07/04 04:54:27     40s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:27     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:27     40s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1880.8M, EPOCH TIME: 1720068867.660475
[07/04 04:54:27     40s] Fast DP-INIT is on for default
[07/04 04:54:27     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:27     40s] Atter site array init, number of instance map data is 0.
[07/04 04:54:27     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1880.8M, EPOCH TIME: 1720068867.661388
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:27     40s] OPERPROF:     Starting CMU at level 3, MEM:1880.8M, EPOCH TIME: 1720068867.661887
[07/04 04:54:27     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.662014
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:27     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1880.8M, EPOCH TIME: 1720068867.662324
[07/04 04:54:27     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1880.8M, EPOCH TIME: 1720068867.662352
[07/04 04:54:27     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1720068867.662504
[07/04 04:54:27     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1880.8MB).
[07/04 04:54:27     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1880.8M, EPOCH TIME: 1720068867.663454
[07/04 04:54:27     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.8M, EPOCH TIME: 1720068867.663486
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:27     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1880.8M, EPOCH TIME: 1720068867.667806
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Trim Metal Layers:
[07/04 04:54:27     40s] LayerId::1 widthSet size::1
[07/04 04:54:27     40s] LayerId::2 widthSet size::1
[07/04 04:54:27     40s] LayerId::3 widthSet size::1
[07/04 04:54:27     40s] LayerId::4 widthSet size::1
[07/04 04:54:27     40s] LayerId::5 widthSet size::1
[07/04 04:54:27     40s] LayerId::6 widthSet size::1
[07/04 04:54:27     40s] LayerId::7 widthSet size::1
[07/04 04:54:27     40s] LayerId::8 widthSet size::1
[07/04 04:54:27     40s] LayerId::9 widthSet size::1
[07/04 04:54:27     40s] LayerId::10 widthSet size::1
[07/04 04:54:27     40s] Updating RC grid for preRoute extraction ...
[07/04 04:54:27     40s] eee: pegSigSF::1.070000
[07/04 04:54:27     40s] Initializing multi-corner resistance tables ...
[07/04 04:54:27     40s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:27     40s] eee: l::2 avDens::0.107505 usedTrk::681.239390 availTrk::6336.842105 sigTrk::681.239390
[07/04 04:54:27     40s] eee: l::3 avDens::0.137300 usedTrk::1276.891819 availTrk::9300.000000 sigTrk::1276.891819
[07/04 04:54:27     40s] eee: l::4 avDens::0.094965 usedTrk::432.089821 availTrk::4550.000000 sigTrk::432.089821
[07/04 04:54:27     40s] eee: l::5 avDens::0.025829 usedTrk::77.488214 availTrk::3000.000000 sigTrk::77.488214
[07/04 04:54:27     40s] eee: l::6 avDens::0.039919 usedTrk::91.813429 availTrk::2300.000000 sigTrk::91.813429
[07/04 04:54:27     40s] eee: l::7 avDens::0.003161 usedTrk::0.105357 availTrk::33.333333 sigTrk::0.105357
[07/04 04:54:27     40s] eee: l::8 avDens::0.088653 usedTrk::175.829357 availTrk::1983.333333 sigTrk::175.829357
[07/04 04:54:27     40s] eee: l::9 avDens::0.190473 usedTrk::126.664680 availTrk::665.000000 sigTrk::126.664680
[07/04 04:54:27     40s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:27     40s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:27     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266868 uaWl=1.000000 uaWlH=0.236328 aWlH=0.000000 lMod=0 pMax=0.839000 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] Creating Lib Analyzer ...
[07/04 04:54:27     40s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:27     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:27     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:27     40s] 
[07/04 04:54:27     40s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:27     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.9 mem=1886.8M
[07/04 04:54:27     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.9 mem=1886.8M
[07/04 04:54:27     40s] Creating Lib Analyzer, finished. 
[07/04 04:54:27     40s] AAE DB initialization (MEM=1858.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/04 04:54:27     40s] #optDebug: fT-S <1 2 3 1 0>
[07/04 04:54:27     40s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/04 04:54:27     40s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/04 04:54:27     40s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1501.6M, totSessionCpu=0:00:41 **
[07/04 04:54:27     40s] *** optDesign -preCTS ***
[07/04 04:54:27     40s] DRC Margin: user margin 0.0; extra margin 0.2
[07/04 04:54:27     40s] Setup Target Slack: user slack 0; extra slack 0.0
[07/04 04:54:27     40s] Hold Target Slack: user slack 0
[07/04 04:54:27     41s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/04 04:54:27     41s] Type 'man IMPOPT-3195' for more detail.
[07/04 04:54:28     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.2M, EPOCH TIME: 1720068868.000163
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:28     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1858.2M, EPOCH TIME: 1720068868.005122
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] Multi-VT timing optimization disabled based on library information.
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:28     41s] Deleting Lib Analyzer.
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:28     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:28     41s] Summary for sequential cells identification: 
[07/04 04:54:28     41s]   Identified SBFF number: 16
[07/04 04:54:28     41s]   Identified MBFF number: 0
[07/04 04:54:28     41s]   Identified SB Latch number: 0
[07/04 04:54:28     41s]   Identified MB Latch number: 0
[07/04 04:54:28     41s]   Not identified SBFF number: 0
[07/04 04:54:28     41s]   Not identified MBFF number: 0
[07/04 04:54:28     41s]   Not identified SB Latch number: 0
[07/04 04:54:28     41s]   Not identified MB Latch number: 0
[07/04 04:54:28     41s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:28     41s]  Visiting view : default
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:28     41s]  Visiting view : default
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:28     41s] TLC MultiMap info (StdDelay):
[07/04 04:54:28     41s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:28     41s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:28     41s]  Setting StdDelay to: 10.2ps
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] Creating Lib Analyzer ...
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:28     41s] Summary for sequential cells identification: 
[07/04 04:54:28     41s]   Identified SBFF number: 16
[07/04 04:54:28     41s]   Identified MBFF number: 0
[07/04 04:54:28     41s]   Identified SB Latch number: 0
[07/04 04:54:28     41s]   Identified MB Latch number: 0
[07/04 04:54:28     41s]   Not identified SBFF number: 0
[07/04 04:54:28     41s]   Not identified MBFF number: 0
[07/04 04:54:28     41s]   Not identified SB Latch number: 0
[07/04 04:54:28     41s]   Not identified MB Latch number: 0
[07/04 04:54:28     41s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:28     41s]  Visiting view : default
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:28     41s]  Visiting view : default
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:28     41s] TLC MultiMap info (StdDelay):
[07/04 04:54:28     41s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:28     41s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:28     41s]  Setting StdDelay to: 10.2ps
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:28     41s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:28     41s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:28     41s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:28     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.2 mem=1858.2M
[07/04 04:54:28     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.2 mem=1858.2M
[07/04 04:54:28     41s] Creating Lib Analyzer, finished. 
[07/04 04:54:28     41s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1858.2M, EPOCH TIME: 1720068868.238143
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] All LLGs are deleted
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1858.2M, EPOCH TIME: 1720068868.238219
[07/04 04:54:28     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1858.2M, EPOCH TIME: 1720068868.238260
[07/04 04:54:28     41s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1858.2M, EPOCH TIME: 1720068868.238344
[07/04 04:54:28     41s] {MMLU 0 0 2290}
[07/04 04:54:28     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.2 mem=1858.2M
[07/04 04:54:28     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.2 mem=1858.2M
[07/04 04:54:28     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      ==================== Layers =====================
[07/04 04:54:28     41s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:28     41s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:28     41s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:28     41s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:28     41s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:28     41s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:28     41s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:28     41s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:28     41s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:28     41s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:28     41s] (I)      Started Import and model ( Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:28     41s] (I)      Number of ignored instance 0
[07/04 04:54:28     41s] (I)      Number of inbound cells 0
[07/04 04:54:28     41s] (I)      Number of opened ILM blockages 0
[07/04 04:54:28     41s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/04 04:54:28     41s] (I)      numMoveCells=2189, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[07/04 04:54:28     41s] (I)      cell height: 2800, count: 2189
[07/04 04:54:28     41s] (I)      Number of nets = 2286 ( 4 ignored )
[07/04 04:54:28     41s] (I)      Read rows... (mem=1858.2M)
[07/04 04:54:28     41s] (I)      rowRegion is not equal to core box, resetting core box
[07/04 04:54:28     41s] (I)      rowRegion : (50160, 50120) - (349980, 349720)
[07/04 04:54:28     41s] (I)      coreBox   : (50160, 50120) - (349980, 350000)
[07/04 04:54:28     41s] (I)      Done Read rows (cpu=0.000s, mem=1858.2M)
[07/04 04:54:28     41s] (I)      Identified Clock instances: Flop 452, Clock buffer/inverter 0, Gate 0, Logic 0
[07/04 04:54:28     41s] (I)      Read module constraints... (mem=1858.2M)
[07/04 04:54:28     41s] (I)      Done Read module constraints (cpu=0.000s, mem=1858.2M)
[07/04 04:54:28     41s] (I)      == Non-default Options ==
[07/04 04:54:28     41s] (I)      Maximum routing layer                              : 10
[07/04 04:54:28     41s] (I)      Buffering-aware routing                            : true
[07/04 04:54:28     41s] (I)      Spread congestion away from blockages              : true
[07/04 04:54:28     41s] (I)      Number of threads                                  : 1
[07/04 04:54:28     41s] (I)      Overflow penalty cost                              : 10
[07/04 04:54:28     41s] (I)      Punch through distance                             : 3939.630000
[07/04 04:54:28     41s] (I)      Source-to-sink ratio                               : 0.300000
[07/04 04:54:28     41s] (I)      Method to set GCell size                           : row
[07/04 04:54:28     41s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:28     41s] (I)      Use row-based GCell size
[07/04 04:54:28     41s] (I)      Use row-based GCell align
[07/04 04:54:28     41s] (I)      layer 0 area = 0
[07/04 04:54:28     41s] (I)      layer 1 area = 0
[07/04 04:54:28     41s] (I)      layer 2 area = 0
[07/04 04:54:28     41s] (I)      layer 3 area = 0
[07/04 04:54:28     41s] (I)      layer 4 area = 0
[07/04 04:54:28     41s] (I)      layer 5 area = 0
[07/04 04:54:28     41s] (I)      layer 6 area = 0
[07/04 04:54:28     41s] (I)      layer 7 area = 0
[07/04 04:54:28     41s] (I)      layer 8 area = 0
[07/04 04:54:28     41s] (I)      layer 9 area = 0
[07/04 04:54:28     41s] (I)      GCell unit size   : 2800
[07/04 04:54:28     41s] (I)      GCell multiplier  : 1
[07/04 04:54:28     41s] (I)      GCell row height  : 2800
[07/04 04:54:28     41s] (I)      Actual row height : 2800
[07/04 04:54:28     41s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:28     41s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:28     41s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:28     41s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:28     41s] (I)      ============== Default via ===============
[07/04 04:54:28     41s] (I)      +---+------------------+-----------------+
[07/04 04:54:28     41s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:28     41s] (I)      +---+------------------+-----------------+
[07/04 04:54:28     41s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:28     41s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:28     41s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:28     41s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:28     41s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:28     41s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:28     41s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:28     41s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:28     41s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:28     41s] (I)      +---+------------------+-----------------+
[07/04 04:54:28     41s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:28     41s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:28     41s] [NR-eGR] Read 0 other shapes
[07/04 04:54:28     41s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:28     41s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:28     41s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:28     41s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:28     41s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:28     41s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:28     41s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:28     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:28     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:28     41s] [NR-eGR] Read 2286 nets ( ignored 0 )
[07/04 04:54:28     41s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:28     41s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:28     41s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:28     41s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:28     41s] (I)      Number of ignored nets                =      0
[07/04 04:54:28     41s] (I)      Number of connected nets              =      0
[07/04 04:54:28     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:28     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:28     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:28     41s] (I)      Constructing bin map
[07/04 04:54:28     41s] (I)      Initialize bin information with width=5600 height=5600
[07/04 04:54:28     41s] (I)      Done constructing bin map
[07/04 04:54:28     41s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:28     41s] (I)      Ndr track 0 does not exist
[07/04 04:54:28     41s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:28     41s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:28     41s] (I)      Core area           : (50160, 50120) - (349980, 349720)
[07/04 04:54:28     41s] (I)      Site width          :   380  (dbu)
[07/04 04:54:28     41s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:28     41s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:28     41s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:28     41s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:28     41s] (I)      Grid                :   142   142    10
[07/04 04:54:28     41s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:28     41s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:28     41s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:28     41s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:28     41s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:28     41s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:28     41s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:28     41s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:28     41s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:28     41s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:28     41s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:28     41s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:28     41s] (I)      --------------------------------------------------------
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:28     41s] [NR-eGR] Rule id: 0  Nets: 2286
[07/04 04:54:28     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:28     41s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:28     41s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:28     41s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:28     41s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:28     41s] [NR-eGR] ========================================
[07/04 04:54:28     41s] [NR-eGR] 
[07/04 04:54:28     41s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:28     41s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:28     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:28     41s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:28     41s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:28     41s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:28     41s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:28     41s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:28     41s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:28     41s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:28     41s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:28     41s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:28     41s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:28     41s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:28     41s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:28     41s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      Reset routing kernel
[07/04 04:54:28     41s] (I)      Started Global Routing ( Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      totalPins=8174  totalGlobalPin=8163 (99.87%)
[07/04 04:54:28     41s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:28     41s] (I)      #blocked areas for congestion spreading : 0
[07/04 04:54:28     41s] [NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 10]
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1a Route ============
[07/04 04:54:28     41s] (I)      Usage: 24723 = (13267 H, 11456 V) = (4.08% H, 3.37% V) = (1.857e+04um H, 1.604e+04um V)
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1b Route ============
[07/04 04:54:28     41s] (I)      Usage: 24723 = (13267 H, 11456 V) = (4.08% H, 3.37% V) = (1.857e+04um H, 1.604e+04um V)
[07/04 04:54:28     41s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.461220e+04um
[07/04 04:54:28     41s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[07/04 04:54:28     41s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1c Route ============
[07/04 04:54:28     41s] (I)      Usage: 24723 = (13267 H, 11456 V) = (4.08% H, 3.37% V) = (1.857e+04um H, 1.604e+04um V)
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1d Route ============
[07/04 04:54:28     41s] (I)      Usage: 24723 = (13267 H, 11456 V) = (4.08% H, 3.37% V) = (1.857e+04um H, 1.604e+04um V)
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1e Route ============
[07/04 04:54:28     41s] (I)      Usage: 24723 = (13267 H, 11456 V) = (4.08% H, 3.37% V) = (1.857e+04um H, 1.604e+04um V)
[07/04 04:54:28     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.461220e+04um
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] (I)      ============  Phase 1l Route ============
[07/04 04:54:28     41s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:28     41s] (I)      Layer  2:     134249      9810        10           0      147531    ( 0.00%) 
[07/04 04:54:28     41s] (I)      Layer  3:     194359     13637         1           0      200220    ( 0.00%) 
[07/04 04:54:28     41s] (I)      Layer  4:      89733      4375         2           0      100110    ( 0.00%) 
[07/04 04:54:28     41s] (I)      Layer  5:      93427       842         0           0      100110    ( 0.00%) 
[07/04 04:54:28     41s] (I)      Layer  6:      86691       932         0           0      100110    ( 0.00%) 
[07/04 04:54:28     41s] (I)      Layer  7:      25778         6         0        4020       29350    (12.05%) 
[07/04 04:54:28     41s] (I)      Layer  8:      18117         5         0       14448       18922    (43.30%) 
[07/04 04:54:28     41s] (I)      Layer  9:      10303        10         1        8381        9138    (47.84%) 
[07/04 04:54:28     41s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:28     41s] (I)      Total:        665571     29617        14       32771      716250    ( 4.38%) 
[07/04 04:54:28     41s] (I)      
[07/04 04:54:28     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:28     41s] [NR-eGR]                        OverCon            
[07/04 04:54:28     41s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:28     41s] [NR-eGR]        Layer               (1)    OverCon
[07/04 04:54:28     41s] [NR-eGR] ----------------------------------------------
[07/04 04:54:28     41s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal2 ( 2)        10( 0.05%)   ( 0.05%) 
[07/04 04:54:28     41s] [NR-eGR]  metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal4 ( 4)         2( 0.01%)   ( 0.01%) 
[07/04 04:54:28     41s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:28     41s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:28     41s] [NR-eGR] ----------------------------------------------
[07/04 04:54:28     41s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[07/04 04:54:28     41s] [NR-eGR] 
[07/04 04:54:28     41s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:28     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:28     41s] (I)      ============= Track Assignment ============
[07/04 04:54:28     41s] (I)      Started Track Assignment (1T) ( Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:28     41s] (I)      Run Multi-thread track assignment
[07/04 04:54:28     41s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      Started Export ( Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:28     41s] [NR-eGR] ------------------------------------
[07/04 04:54:28     41s] [NR-eGR]  metal1   (1H)             0   8074 
[07/04 04:54:28     41s] [NR-eGR]  metal2   (2V)         10185  10475 
[07/04 04:54:28     41s] [NR-eGR]  metal3   (3H)         18070   3432 
[07/04 04:54:28     41s] [NR-eGR]  metal4   (4V)          5822    261 
[07/04 04:54:28     41s] [NR-eGR]  metal5   (5H)          1095    234 
[07/04 04:54:28     41s] [NR-eGR]  metal6   (6V)          1307     10 
[07/04 04:54:28     41s] [NR-eGR]  metal7   (7H)             4      5 
[07/04 04:54:28     41s] [NR-eGR]  metal8   (8V)             8      2 
[07/04 04:54:28     41s] [NR-eGR]  metal9   (9H)            39      0 
[07/04 04:54:28     41s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:28     41s] [NR-eGR] ------------------------------------
[07/04 04:54:28     41s] [NR-eGR]           Total        36530  22493 
[07/04 04:54:28     41s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:28     41s] [NR-eGR] Total half perimeter of net bounding box: 25968um
[07/04 04:54:28     41s] [NR-eGR] Total length: 36530um, number of vias: 22493
[07/04 04:54:28     41s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:28     41s] [NR-eGR] Total eGR-routed clock nets wire length: 1641um, number of vias: 1362
[07/04 04:54:28     41s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:28     41s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1858.20 MB )
[07/04 04:54:28     41s] (I)      ===================================== Runtime Summary ======================================
[07/04 04:54:28     41s] (I)       Step                                             %     Start    Finish      Real       CPU 
[07/04 04:54:28     41s] (I)      --------------------------------------------------------------------------------------------
[07/04 04:54:28     41s] (I)       Early Global Route kernel                  100.00%  7.92 sec  8.08 sec  0.15 sec  0.15 sec 
[07/04 04:54:28     41s] (I)       +-Import and model                          21.36%  7.93 sec  7.96 sec  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)       | +-Create place DB                          4.78%  7.93 sec  7.93 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | +-Import place data                      4.74%  7.93 sec  7.93 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read instances and placement         0.97%  7.93 sec  7.93 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read nets                            3.13%  7.93 sec  7.93 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Create route DB                         12.35%  7.93 sec  7.95 sec  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)       | | +-Import route data (1T)                12.12%  7.93 sec  7.95 sec  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read blockages ( Layer 2-10 )        2.02%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read routing blockages             0.00%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read instance blockages            0.38%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read PG blockages                  1.20%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read clock blockages               0.02%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read other blockages               0.02%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read halo blockages                0.02%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Read boundary cut boxes            0.00%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read blackboxes                      0.01%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read prerouted                       0.11%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read unlegalized nets                0.15%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Read nets                            0.57%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Set up via pillars                   0.01%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Initialize 3D grid graph             0.09%  7.94 sec  7.94 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Model blockage capacity              6.77%  7.94 sec  7.95 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Initialize 3D capacity             6.04%  7.94 sec  7.95 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | +-Read aux data                            0.51%  7.95 sec  7.95 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Others data preparation                  0.16%  7.95 sec  7.95 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Create route kernel                      3.20%  7.95 sec  7.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Global Routing                            38.19%  7.96 sec  8.02 sec  0.06 sec  0.06 sec 
[07/04 04:54:28     41s] (I)       | +-Initialization                           1.47%  7.96 sec  7.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Net group 1                             32.71%  7.96 sec  8.01 sec  0.05 sec  0.05 sec 
[07/04 04:54:28     41s] (I)       | | +-Generate topology                      2.37%  7.96 sec  7.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1a                               4.78%  7.97 sec  7.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | | +-Pattern routing (1T)                 4.14%  7.97 sec  7.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | | +-Add via demand to 2D                 0.47%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1b                               0.12%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1c                               0.02%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1d                               0.02%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1e                               0.28%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | +-Route legalization                   0.13%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | | | +-Legalize Reach Aware Violations    0.08%  7.98 sec  7.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | | +-Phase 1l                              21.65%  7.98 sec  8.01 sec  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)       | | | +-Layer assignment (1T)               19.94%  7.98 sec  8.01 sec  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)       | +-Clean cong LA                            0.00%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Export 3D cong map                         2.68%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Export 2D cong map                       0.20%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Extract Global 3D Wires                    0.33%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Track Assignment (1T)                     19.57%  8.02 sec  8.05 sec  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)       | +-Initialization                           0.06%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Track Assignment Kernel                 19.22%  8.02 sec  8.05 sec  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)       | +-Free Memory                              0.00%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Export                                    15.12%  8.05 sec  8.08 sec  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)       | +-Export DB wires                          8.08%  8.05 sec  8.07 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | +-Export all nets                        6.24%  8.05 sec  8.06 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | | +-Set wire vias                          1.44%  8.06 sec  8.07 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Report wirelength                        3.88%  8.07 sec  8.07 sec  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)       | +-Update net boxes                         2.98%  8.07 sec  8.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       | +-Update timing                            0.00%  8.08 sec  8.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)       +-Postprocess design                         0.03%  8.08 sec  8.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)      ====================== Summary by functions ======================
[07/04 04:54:28     41s] (I)       Lv  Step                                   %      Real       CPU 
[07/04 04:54:28     41s] (I)      ------------------------------------------------------------------
[07/04 04:54:28     41s] (I)        0  Early Global Route kernel        100.00%  0.15 sec  0.15 sec 
[07/04 04:54:28     41s] (I)        1  Global Routing                    38.19%  0.06 sec  0.06 sec 
[07/04 04:54:28     41s] (I)        1  Import and model                  21.36%  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)        1  Track Assignment (1T)             19.57%  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)        1  Export                            15.12%  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)        1  Export 3D cong map                 2.68%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        1  Extract Global 3D Wires            0.33%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        1  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Net group 1                       32.71%  0.05 sec  0.05 sec 
[07/04 04:54:28     41s] (I)        2  Track Assignment Kernel           19.22%  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)        2  Create route DB                   12.35%  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)        2  Export DB wires                    8.08%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        2  Create place DB                    4.78%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        2  Report wirelength                  3.88%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        2  Create route kernel                3.20%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Update net boxes                   2.98%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Initialization                     1.53%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Read aux data                      0.51%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Others data preparation            0.16%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1l                          21.65%  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)        3  Import route data (1T)            12.12%  0.02 sec  0.02 sec 
[07/04 04:54:28     41s] (I)        3  Export all nets                    6.24%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1a                           4.78%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        3  Import place data                  4.74%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        3  Generate topology                  2.37%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Set wire vias                      1.44%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1e                           0.28%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1b                           0.12%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Layer assignment (1T)             19.94%  0.03 sec  0.03 sec 
[07/04 04:54:28     41s] (I)        4  Model blockage capacity            6.77%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        4  Pattern routing (1T)               4.14%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        4  Read nets                          3.70%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        4  Read blockages ( Layer 2-10 )      2.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Read instances and placement       0.97%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Add via demand to 2D               0.47%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Read unlegalized nets              0.15%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Route legalization                 0.13%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Initialize 3D capacity             6.04%  0.01 sec  0.01 sec 
[07/04 04:54:28     41s] (I)        5  Read PG blockages                  1.20%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read instance blockages            0.38%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Legalize Reach Aware Violations    0.08%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[07/04 04:54:28     41s] Extraction called for design 'mips32' of instances=2189 and nets=2404 using extraction engine 'preRoute' .
[07/04 04:54:28     41s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:28     41s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:28     41s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:28     41s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:28     41s] RCMode: PreRoute
[07/04 04:54:28     41s]       RC Corner Indexes            0   
[07/04 04:54:28     41s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:28     41s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:28     41s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:28     41s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:28     41s] Shrink Factor                : 1.00000
[07/04 04:54:28     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s] Trim Metal Layers:
[07/04 04:54:28     41s] LayerId::1 widthSet size::1
[07/04 04:54:28     41s] LayerId::2 widthSet size::1
[07/04 04:54:28     41s] LayerId::3 widthSet size::1
[07/04 04:54:28     41s] LayerId::4 widthSet size::1
[07/04 04:54:28     41s] LayerId::5 widthSet size::1
[07/04 04:54:28     41s] LayerId::6 widthSet size::1
[07/04 04:54:28     41s] LayerId::7 widthSet size::1
[07/04 04:54:28     41s] LayerId::8 widthSet size::1
[07/04 04:54:28     41s] LayerId::9 widthSet size::1
[07/04 04:54:28     41s] LayerId::10 widthSet size::1
[07/04 04:54:28     41s] Updating RC grid for preRoute extraction ...
[07/04 04:54:28     41s] eee: pegSigSF::1.070000
[07/04 04:54:28     41s] Initializing multi-corner resistance tables ...
[07/04 04:54:28     41s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:28     41s] eee: l::2 avDens::0.115033 usedTrk::728.948857 availTrk::6336.842105 sigTrk::728.948857
[07/04 04:54:28     41s] eee: l::3 avDens::0.143400 usedTrk::1304.939746 availTrk::9100.000000 sigTrk::1304.939746
[07/04 04:54:28     41s] eee: l::4 avDens::0.099079 usedTrk::416.132215 availTrk::4200.000000 sigTrk::416.132215
[07/04 04:54:28     41s] eee: l::5 avDens::0.027007 usedTrk::79.669822 availTrk::2950.000000 sigTrk::79.669822
[07/04 04:54:28     41s] eee: l::6 avDens::0.036902 usedTrk::94.098964 availTrk::2550.000000 sigTrk::94.098964
[07/04 04:54:28     41s] eee: l::7 avDens::0.003735 usedTrk::0.311214 availTrk::83.333333 sigTrk::0.311214
[07/04 04:54:28     41s] eee: l::8 avDens::0.088812 usedTrk::176.144357 availTrk::1983.333333 sigTrk::176.144357
[07/04 04:54:28     41s] eee: l::9 avDens::0.190473 usedTrk::126.664680 availTrk::665.000000 sigTrk::126.664680
[07/04 04:54:28     41s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:28     41s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:28     41s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.275373 uaWl=1.000000 uaWlH=0.226514 aWlH=0.000000 lMod=0 pMax=0.837000 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:28     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1858.203M)
[07/04 04:54:28     41s] All LLGs are deleted
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1858.2M, EPOCH TIME: 1720068868.468801
[07/04 04:54:28     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1858.2M, EPOCH TIME: 1720068868.468867
[07/04 04:54:28     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.2M, EPOCH TIME: 1720068868.469449
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1858.2M, EPOCH TIME: 1720068868.469765
[07/04 04:54:28     41s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:28     41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:28     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1858.2M, EPOCH TIME: 1720068868.474105
[07/04 04:54:28     41s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:28     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:28     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1858.2M, EPOCH TIME: 1720068868.475589
[07/04 04:54:28     41s] Fast DP-INIT is on for default
[07/04 04:54:28     41s] Atter site array init, number of instance map data is 0.
[07/04 04:54:28     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1858.2M, EPOCH TIME: 1720068868.477239
[07/04 04:54:28     41s] 
[07/04 04:54:28     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:28     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1858.2M, EPOCH TIME: 1720068868.478574
[07/04 04:54:28     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:28     41s] Starting delay calculation for Setup views
[07/04 04:54:28     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:28     41s] #################################################################################
[07/04 04:54:28     41s] # Design Stage: PreRoute
[07/04 04:54:28     41s] # Design Name: mips32
[07/04 04:54:28     41s] # Design Mode: 45nm
[07/04 04:54:28     41s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:28     41s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:28     41s] # Signoff Settings: SI Off 
[07/04 04:54:28     41s] #################################################################################
[07/04 04:54:28     41s] Calculate delays in Single mode...
[07/04 04:54:28     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1860.2M, InitMEM = 1860.2M)
[07/04 04:54:28     41s] Start delay calculation (fullDC) (1 T). (MEM=1860.22)
[07/04 04:54:28     41s] siFlow : Timing analysis mode is single, using late cdB files
[07/04 04:54:28     41s] Start AAE Lib Loading. (MEM=1871.73)
[07/04 04:54:28     41s] End AAE Lib Loading. (MEM=1890.81 CPU=0:00:00.0 Real=0:00:00.0)
[07/04 04:54:28     41s] End AAE Lib Interpolated Model. (MEM=1890.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:29     42s] Total number of fetched objects 2707
[07/04 04:54:29     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:29     42s] End delay calculation. (MEM=1937.58 CPU=0:00:00.6 REAL=0:00:01.0)
[07/04 04:54:29     42s] End delay calculation (fullDC). (MEM=1937.58 CPU=0:00:00.8 REAL=0:00:01.0)
[07/04 04:54:29     42s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1937.6M) ***
[07/04 04:54:29     42s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:42.6 mem=1929.6M)
[07/04 04:54:29     42s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.040  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   518   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     47 (47)      |   -0.137   |     47 (47)      |
|   max_tran     |    80 (1871)     |   -1.285   |    80 (1883)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.6M, EPOCH TIME: 1720068869.710071
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:29     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1945.6M, EPOCH TIME: 1720068869.716168
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] Density: 17.764%
------------------------------------------------------------------

[07/04 04:54:29     42s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1535.4M, totSessionCpu=0:00:43 **
[07/04 04:54:29     42s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:00:42.7/0:00:45.1 (0.9), mem = 1900.6M
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] =============================================================================================
[07/04 04:54:29     42s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/04 04:54:29     42s] =============================================================================================
[07/04 04:54:29     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:01.3 /  0:00:01.2    1.0
[07/04 04:54:29     42s] [ DrvReport              ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    1.0
[07/04 04:54:29     42s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  21.4 % )     0:00:00.4 /  0:00:00.5    1.0
[07/04 04:54:29     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:29     42s] [ ExtractRC              ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.0
[07/04 04:54:29     42s] [ TimingUpdate           ]      1   0:00:00.2  (  11.1 % )     0:00:01.2 /  0:00:01.1    1.0
[07/04 04:54:29     42s] [ FullDelayCalc          ]      1   0:00:00.9  (  45.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/04 04:54:29     42s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] [ MISC                   ]          0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.1    1.0
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s]  InitOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/04 04:54:29     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:29     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=1900.6M
[07/04 04:54:29     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.6M, EPOCH TIME: 1720068869.723166
[07/04 04:54:29     42s] Processing tracks to init pin-track alignment.
[07/04 04:54:29     42s] z: 2, totalTracks: 1
[07/04 04:54:29     42s] z: 4, totalTracks: 1
[07/04 04:54:29     42s] z: 6, totalTracks: 1
[07/04 04:54:29     42s] z: 8, totalTracks: 1
[07/04 04:54:29     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:29     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.6M, EPOCH TIME: 1720068869.725613
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:29     42s] OPERPROF:     Starting CMU at level 3, MEM:1900.6M, EPOCH TIME: 1720068869.731439
[07/04 04:54:29     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1900.6M, EPOCH TIME: 1720068869.731672
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:29     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1900.6M, EPOCH TIME: 1720068869.732171
[07/04 04:54:29     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1900.6M, EPOCH TIME: 1720068869.732210
[07/04 04:54:29     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1900.6M, EPOCH TIME: 1720068869.732398
[07/04 04:54:29     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1900.6MB).
[07/04 04:54:29     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1900.6M, EPOCH TIME: 1720068869.732935
[07/04 04:54:29     42s] TotalInstCnt at PhyDesignMc Initialization: 2189
[07/04 04:54:29     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=1900.6M
[07/04 04:54:29     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1900.6M, EPOCH TIME: 1720068869.736967
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:1900.6M, EPOCH TIME: 1720068869.744542
[07/04 04:54:29     42s] TotalInstCnt at PhyDesignMc Destruction: 2189
[07/04 04:54:29     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:29     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=1900.6M
[07/04 04:54:29     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.6M, EPOCH TIME: 1720068869.744955
[07/04 04:54:29     42s] Processing tracks to init pin-track alignment.
[07/04 04:54:29     42s] z: 2, totalTracks: 1
[07/04 04:54:29     42s] z: 4, totalTracks: 1
[07/04 04:54:29     42s] z: 6, totalTracks: 1
[07/04 04:54:29     42s] z: 8, totalTracks: 1
[07/04 04:54:29     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:29     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.6M, EPOCH TIME: 1720068869.747326
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:29     42s] OPERPROF:     Starting CMU at level 3, MEM:1900.6M, EPOCH TIME: 1720068869.753136
[07/04 04:54:29     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1900.6M, EPOCH TIME: 1720068869.753366
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:29     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1900.6M, EPOCH TIME: 1720068869.753860
[07/04 04:54:29     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1900.6M, EPOCH TIME: 1720068869.753899
[07/04 04:54:29     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1900.6M, EPOCH TIME: 1720068869.754085
[07/04 04:54:29     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1900.6MB).
[07/04 04:54:29     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1900.6M, EPOCH TIME: 1720068869.754607
[07/04 04:54:29     42s] TotalInstCnt at PhyDesignMc Initialization: 2189
[07/04 04:54:29     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=1900.6M
[07/04 04:54:29     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1900.6M, EPOCH TIME: 1720068869.758369
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:29     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:1900.6M, EPOCH TIME: 1720068869.765961
[07/04 04:54:29     42s] TotalInstCnt at PhyDesignMc Destruction: 2189
[07/04 04:54:29     42s] *** Starting optimizing excluded clock nets MEM= 1900.6M) ***
[07/04 04:54:29     42s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1900.6M) ***
[07/04 04:54:29     42s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/04 04:54:29     42s] Begin: GigaOpt Route Type Constraints Refinement
[07/04 04:54:29     42s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.7/0:00:45.1 (0.9), mem = 1900.6M
[07/04 04:54:29     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.1
[07/04 04:54:29     42s] ### Creating RouteCongInterface, started
[07/04 04:54:29     42s] ### Creating TopoMgr, started
[07/04 04:54:29     42s] ### Creating TopoMgr, finished
[07/04 04:54:29     42s] #optDebug: Start CG creation (mem=1900.6M)
[07/04 04:54:29     42s]  ...initializing CG  maxDriveDist 346.364000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 34.636000 
[07/04 04:54:29     42s] (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgPrt (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgEgp (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgPbk (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgNrb(cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgObs (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgCon (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s]  ...processing cgPdm (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2080.3M)
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] #optDebug: {0, 1.000}
[07/04 04:54:29     42s] ### Creating RouteCongInterface, finished
[07/04 04:54:29     42s] Updated routing constraints on 0 nets.
[07/04 04:54:29     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.1
[07/04 04:54:29     42s] Bottom Preferred Layer:
[07/04 04:54:29     42s]     None
[07/04 04:54:29     42s] Via Pillar Rule:
[07/04 04:54:29     42s]     None
[07/04 04:54:29     42s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:42.9/0:00:45.3 (0.9), mem = 2080.3M
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] =============================================================================================
[07/04 04:54:29     42s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/04 04:54:29     42s] =============================================================================================
[07/04 04:54:29     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  95.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:29     42s] [ MISC                   ]          0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:29     42s] ---------------------------------------------------------------------------------------------
[07/04 04:54:29     42s] 
[07/04 04:54:29     42s] End: GigaOpt Route Type Constraints Refinement
[07/04 04:54:29     42s] The useful skew maximum allowed delay is: 0.3
[07/04 04:54:30     43s] Deleting Lib Analyzer.
[07/04 04:54:30     43s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.1/0:00:45.4 (0.9), mem = 2080.3M
[07/04 04:54:30     43s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:30     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.1 mem=2080.3M
[07/04 04:54:30     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.1 mem=2080.3M
[07/04 04:54:30     43s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:54:30     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.2
[07/04 04:54:30     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:30     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.1 mem=2080.3M
[07/04 04:54:30     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2080.3M, EPOCH TIME: 1720068870.141450
[07/04 04:54:30     43s] Processing tracks to init pin-track alignment.
[07/04 04:54:30     43s] z: 2, totalTracks: 1
[07/04 04:54:30     43s] z: 4, totalTracks: 1
[07/04 04:54:30     43s] z: 6, totalTracks: 1
[07/04 04:54:30     43s] z: 8, totalTracks: 1
[07/04 04:54:30     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:30     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2080.3M, EPOCH TIME: 1720068870.143820
[07/04 04:54:30     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:30     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:30     43s] OPERPROF:     Starting CMU at level 3, MEM:2080.3M, EPOCH TIME: 1720068870.149235
[07/04 04:54:30     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2080.3M, EPOCH TIME: 1720068870.149463
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:30     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2080.3M, EPOCH TIME: 1720068870.149919
[07/04 04:54:30     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2080.3M, EPOCH TIME: 1720068870.149965
[07/04 04:54:30     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2080.3M, EPOCH TIME: 1720068870.150171
[07/04 04:54:30     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2080.3MB).
[07/04 04:54:30     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2080.3M, EPOCH TIME: 1720068870.150695
[07/04 04:54:30     43s] TotalInstCnt at PhyDesignMc Initialization: 2189
[07/04 04:54:30     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.1 mem=2080.3M
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] Footprint cell information for calculating maxBufDist
[07/04 04:54:30     43s] *info: There are 9 candidate Buffer cells
[07/04 04:54:30     43s] *info: There are 6 candidate Inverter cells
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] #optDebug: Start CG creation (mem=2080.3M)
[07/04 04:54:30     43s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[07/04 04:54:30     43s] (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgPrt (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgEgp (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgPbk (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgNrb(cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgObs (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgCon (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s]  ...processing cgPdm (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2097.5M)
[07/04 04:54:30     43s] ### Creating RouteCongInterface, started
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] Creating Lib Analyzer ...
[07/04 04:54:30     43s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:30     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:30     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:30     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.7 mem=2097.5M
[07/04 04:54:30     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.7 mem=2097.5M
[07/04 04:54:30     43s] Creating Lib Analyzer, finished. 
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] #optDebug: {0, 1.000}
[07/04 04:54:30     43s] ### Creating RouteCongInterface, finished
[07/04 04:54:30     43s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:30     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2116.5M, EPOCH TIME: 1720068870.825813
[07/04 04:54:30     43s] Found 0 hard placement blockage before merging.
[07/04 04:54:30     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2116.5M, EPOCH TIME: 1720068870.825931
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] Netlist preparation processing... 
[07/04 04:54:30     43s] Removed 30 instances
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] =======================================================================
[07/04 04:54:30     43s]                 Simplify Netlist Deleted Flops Summary
[07/04 04:54:30     43s] =======================================================================
[07/04 04:54:30     43s] *summary: 4 instances (flops) removed.
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] *info: Marking 0 isolation instances dont touch
[07/04 04:54:30     43s] *info: Marking 0 level shifter instances dont touch
[07/04 04:54:30     43s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:30     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2132.5M, EPOCH TIME: 1720068870.910688
[07/04 04:54:30     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2189).
[07/04 04:54:30     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:30     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:30     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:30     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2016.5M, EPOCH TIME: 1720068870.918838
[07/04 04:54:30     43s] TotalInstCnt at PhyDesignMc Destruction: 2159
[07/04 04:54:30     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.2
[07/04 04:54:30     43s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:43.9/0:00:46.3 (0.9), mem = 2016.5M
[07/04 04:54:30     43s] 
[07/04 04:54:30     43s] =============================================================================================
[07/04 04:54:30     43s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/04 04:54:30     43s] =============================================================================================
[07/04 04:54:30     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:30     43s] ---------------------------------------------------------------------------------------------
[07/04 04:54:30     43s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  33.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:30     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:30     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:54:30     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:30     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:30     43s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  36.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:30     43s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:30     43s] [ IncrDelayCalc          ]      4   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:30     43s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:30     43s] [ MISC                   ]          0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:30     43s] ---------------------------------------------------------------------------------------------
[07/04 04:54:30     43s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/04 04:54:30     43s] ---------------------------------------------------------------------------------------------
[07/04 04:54:30     43s] 
[07/04 04:54:31     43s] Deleting Lib Analyzer.
[07/04 04:54:31     43s] Begin: GigaOpt high fanout net optimization
[07/04 04:54:31     43s] GigaOpt HFN: use maxLocalDensity 1.2
[07/04 04:54:31     43s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/04 04:54:31     43s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.0/0:00:46.3 (0.9), mem = 2016.5M
[07/04 04:54:31     43s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:31     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.3
[07/04 04:54:31     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:31     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.0 mem=2016.5M
[07/04 04:54:31     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:54:31     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.5M, EPOCH TIME: 1720068871.010169
[07/04 04:54:31     43s] Processing tracks to init pin-track alignment.
[07/04 04:54:31     43s] z: 2, totalTracks: 1
[07/04 04:54:31     43s] z: 4, totalTracks: 1
[07/04 04:54:31     43s] z: 6, totalTracks: 1
[07/04 04:54:31     43s] z: 8, totalTracks: 1
[07/04 04:54:31     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:31     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.5M, EPOCH TIME: 1720068871.012785
[07/04 04:54:31     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     43s] 
[07/04 04:54:31     43s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:31     43s] OPERPROF:     Starting CMU at level 3, MEM:2016.5M, EPOCH TIME: 1720068871.018741
[07/04 04:54:31     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2016.5M, EPOCH TIME: 1720068871.018961
[07/04 04:54:31     43s] 
[07/04 04:54:31     43s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:31     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.007, MEM:2016.5M, EPOCH TIME: 1720068871.019444
[07/04 04:54:31     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.5M, EPOCH TIME: 1720068871.019491
[07/04 04:54:31     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.5M, EPOCH TIME: 1720068871.019747
[07/04 04:54:31     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.5MB).
[07/04 04:54:31     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2016.5M, EPOCH TIME: 1720068871.020338
[07/04 04:54:31     43s] TotalInstCnt at PhyDesignMc Initialization: 2159
[07/04 04:54:31     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.0 mem=2016.5M
[07/04 04:54:31     43s] ### Creating RouteCongInterface, started
[07/04 04:54:31     43s] 
[07/04 04:54:31     43s] Creating Lib Analyzer ...
[07/04 04:54:31     44s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:31     44s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:31     44s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:31     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.3 mem=2016.5M
[07/04 04:54:31     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.3 mem=2016.5M
[07/04 04:54:31     44s] Creating Lib Analyzer, finished. 
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] #optDebug: {0, 1.000}
[07/04 04:54:31     44s] ### Creating RouteCongInterface, finished
[07/04 04:54:31     44s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:31     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:31     44s] Total-nets :: 2256, Stn-nets :: 8, ratio :: 0.35461 %, Total-len 36438, Stn-len 2578.88
[07/04 04:54:31     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2054.7M, EPOCH TIME: 1720068871.508053
[07/04 04:54:31     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2016.7M, EPOCH TIME: 1720068871.516153
[07/04 04:54:31     44s] TotalInstCnt at PhyDesignMc Destruction: 2159
[07/04 04:54:31     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.3
[07/04 04:54:31     44s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:44.5/0:00:46.9 (0.9), mem = 2016.7M
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] =============================================================================================
[07/04 04:54:31     44s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/04 04:54:31     44s] =============================================================================================
[07/04 04:54:31     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:31     44s] ---------------------------------------------------------------------------------------------
[07/04 04:54:31     44s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  57.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:31     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:31     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:54:31     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:31     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:31     44s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:31     44s] [ MISC                   ]          0:00:00.2  (  33.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:31     44s] ---------------------------------------------------------------------------------------------
[07/04 04:54:31     44s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:54:31     44s] ---------------------------------------------------------------------------------------------
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/04 04:54:31     44s] End: GigaOpt high fanout net optimization
[07/04 04:54:31     44s] Begin: GigaOpt DRV Optimization
[07/04 04:54:31     44s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/04 04:54:31     44s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.5/0:00:46.9 (0.9), mem = 2016.7M
[07/04 04:54:31     44s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:31     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.4
[07/04 04:54:31     44s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:31     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.5 mem=2016.7M
[07/04 04:54:31     44s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:54:31     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.7M, EPOCH TIME: 1720068871.524116
[07/04 04:54:31     44s] Processing tracks to init pin-track alignment.
[07/04 04:54:31     44s] z: 2, totalTracks: 1
[07/04 04:54:31     44s] z: 4, totalTracks: 1
[07/04 04:54:31     44s] z: 6, totalTracks: 1
[07/04 04:54:31     44s] z: 8, totalTracks: 1
[07/04 04:54:31     44s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:31     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.7M, EPOCH TIME: 1720068871.526699
[07/04 04:54:31     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:31     44s] OPERPROF:     Starting CMU at level 3, MEM:2016.7M, EPOCH TIME: 1720068871.532697
[07/04 04:54:31     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1720068871.532932
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:31     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2016.7M, EPOCH TIME: 1720068871.533448
[07/04 04:54:31     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.7M, EPOCH TIME: 1720068871.533497
[07/04 04:54:31     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1720068871.533702
[07/04 04:54:31     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.7MB).
[07/04 04:54:31     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2016.7M, EPOCH TIME: 1720068871.534256
[07/04 04:54:31     44s] TotalInstCnt at PhyDesignMc Initialization: 2159
[07/04 04:54:31     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.5 mem=2016.7M
[07/04 04:54:31     44s] ### Creating RouteCongInterface, started
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:54:31     44s] 
[07/04 04:54:31     44s] #optDebug: {0, 1.000}
[07/04 04:54:31     44s] ### Creating RouteCongInterface, finished
[07/04 04:54:31     44s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:31     44s] [GPS-DRV] Optimizer parameters ============================= 
[07/04 04:54:31     44s] [GPS-DRV] maxDensity (design): 0.95
[07/04 04:54:31     44s] [GPS-DRV] maxLocalDensity: 1.2
[07/04 04:54:31     44s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[07/04 04:54:31     44s] [GPS-DRV] All active and enabled setup views
[07/04 04:54:31     44s] [GPS-DRV]     default
[07/04 04:54:31     44s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:54:31     44s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:54:31     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/04 04:54:31     44s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/04 04:54:31     44s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/04 04:54:31     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2073.9M, EPOCH TIME: 1720068871.719292
[07/04 04:54:31     44s] Found 0 hard placement blockage before merging.
[07/04 04:54:31     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2073.9M, EPOCH TIME: 1720068871.719389
[07/04 04:54:31     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:31     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/04 04:54:31     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:31     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/04 04:54:31     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:31     44s] Info: violation cost 4169.279785 (cap = 80.183907, tran = 4089.095459, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:31     44s] |    76|  1867|    -1.18|    59|    59|    -0.13|     0|     0|     0|     0|     4.18|     0.00|       0|       0|       0| 17.54%|          |         |
[07/04 04:54:31     44s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[07/04 04:54:32     45s] Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[07/04 04:54:33     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:33     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.00|     0.00|      36|      16|      24| 17.79%| 0:00:02.0|  2111.5M|
[07/04 04:54:33     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:33     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.00|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2111.5M|
[07/04 04:54:33     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:33     46s] Bottom Preferred Layer:
[07/04 04:54:33     46s] +---------------+------------+----------+
[07/04 04:54:33     46s] |     Layer     |   OPT_LA   |   Rule   |
[07/04 04:54:33     46s] +---------------+------------+----------+
[07/04 04:54:33     46s] | metal4 (z=4)  |          4 | default  |
[07/04 04:54:33     46s] +---------------+------------+----------+
[07/04 04:54:33     46s] Via Pillar Rule:
[07/04 04:54:33     46s]     None
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] *** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2111.5M) ***
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:33     46s] Total-nets :: 2308, Stn-nets :: 8, ratio :: 0.34662 %, Total-len 36374.7, Stn-len 2515.58
[07/04 04:54:33     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2092.4M, EPOCH TIME: 1720068873.466956
[07/04 04:54:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[07/04 04:54:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:33     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2030.4M, EPOCH TIME: 1720068873.475304
[07/04 04:54:33     46s] TotalInstCnt at PhyDesignMc Destruction: 2211
[07/04 04:54:33     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.4
[07/04 04:54:33     46s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:00:46.4/0:00:48.8 (1.0), mem = 2030.4M
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] =============================================================================================
[07/04 04:54:33     46s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/04 04:54:33     46s] =============================================================================================
[07/04 04:54:33     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:33     46s] ---------------------------------------------------------------------------------------------
[07/04 04:54:33     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:33     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:33     46s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:54:33     46s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:33     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:54:33     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:33     46s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/04 04:54:33     46s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[07/04 04:54:33     46s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:33     46s] [ OptEval                ]      3   0:00:00.6  (  30.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:33     46s] [ OptCommit              ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.7
[07/04 04:54:33     46s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[07/04 04:54:33     46s] [ IncrDelayCalc          ]     60   0:00:00.9  (  44.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/04 04:54:33     46s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:54:33     46s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:33     46s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:33     46s] [ MISC                   ]          0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:33     46s] ---------------------------------------------------------------------------------------------
[07/04 04:54:33     46s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[07/04 04:54:33     46s] ---------------------------------------------------------------------------------------------
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] End: GigaOpt DRV Optimization
[07/04 04:54:33     46s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/04 04:54:33     46s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1642.7M, totSessionCpu=0:00:46 **
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] Active setup views:
[07/04 04:54:33     46s]  default
[07/04 04:54:33     46s]   Dominating endpoints: 0
[07/04 04:54:33     46s]   Dominating TNS: -0.000
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:54:33     46s] Deleting Lib Analyzer.
[07/04 04:54:33     46s] Begin: GigaOpt Global Optimization
[07/04 04:54:33     46s] *info: use new DP (enabled)
[07/04 04:54:33     46s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/04 04:54:33     46s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:33     46s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.5/0:00:48.9 (1.0), mem = 2068.6M
[07/04 04:54:33     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.5
[07/04 04:54:33     46s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:33     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.5 mem=2068.6M
[07/04 04:54:33     46s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:54:33     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.6M, EPOCH TIME: 1720068873.529971
[07/04 04:54:33     46s] Processing tracks to init pin-track alignment.
[07/04 04:54:33     46s] z: 2, totalTracks: 1
[07/04 04:54:33     46s] z: 4, totalTracks: 1
[07/04 04:54:33     46s] z: 6, totalTracks: 1
[07/04 04:54:33     46s] z: 8, totalTracks: 1
[07/04 04:54:33     46s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:33     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.6M, EPOCH TIME: 1720068873.532511
[07/04 04:54:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:33     46s] OPERPROF:     Starting CMU at level 3, MEM:2068.6M, EPOCH TIME: 1720068873.538000
[07/04 04:54:33     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1720068873.538414
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:33     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2068.6M, EPOCH TIME: 1720068873.538886
[07/04 04:54:33     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.6M, EPOCH TIME: 1720068873.538933
[07/04 04:54:33     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1720068873.539152
[07/04 04:54:33     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2068.6MB).
[07/04 04:54:33     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2068.6M, EPOCH TIME: 1720068873.539681
[07/04 04:54:33     46s] TotalInstCnt at PhyDesignMc Initialization: 2211
[07/04 04:54:33     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.5 mem=2068.6M
[07/04 04:54:33     46s] ### Creating RouteCongInterface, started
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] Creating Lib Analyzer ...
[07/04 04:54:33     46s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:33     46s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:33     46s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:33     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.8 mem=2068.6M
[07/04 04:54:33     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.8 mem=2068.6M
[07/04 04:54:33     46s] Creating Lib Analyzer, finished. 
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:33     46s] 
[07/04 04:54:33     46s] #optDebug: {0, 1.000}
[07/04 04:54:33     46s] ### Creating RouteCongInterface, finished
[07/04 04:54:33     46s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:33     46s] *info: 1 clock net excluded
[07/04 04:54:33     46s] *info: 63 no-driver nets excluded.
[07/04 04:54:33     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2106.8M, EPOCH TIME: 1720068873.958851
[07/04 04:54:33     46s] Found 0 hard placement blockage before merging.
[07/04 04:54:33     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2106.8M, EPOCH TIME: 1720068873.958963
[07/04 04:54:34     47s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:54:34     47s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:34     47s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[07/04 04:54:34     47s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:34     47s] |   0.000|   0.000|   17.79%|   0:00:00.0| 2106.8M|   default|       NA| NA                     |
[07/04 04:54:34     47s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2106.8M) ***
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2106.8M) ***
[07/04 04:54:34     47s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:34     47s] Bottom Preferred Layer:
[07/04 04:54:34     47s] +---------------+------------+----------+
[07/04 04:54:34     47s] |     Layer     |   OPT_LA   |   Rule   |
[07/04 04:54:34     47s] +---------------+------------+----------+
[07/04 04:54:34     47s] | metal4 (z=4)  |          4 | default  |
[07/04 04:54:34     47s] +---------------+------------+----------+
[07/04 04:54:34     47s] Via Pillar Rule:
[07/04 04:54:34     47s]     None
[07/04 04:54:34     47s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:54:34     47s] Total-nets :: 2308, Stn-nets :: 8, ratio :: 0.34662 %, Total-len 36374.7, Stn-len 2515.58
[07/04 04:54:34     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.7M, EPOCH TIME: 1720068874.089314
[07/04 04:54:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[07/04 04:54:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:34     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2033.7M, EPOCH TIME: 1720068874.095508
[07/04 04:54:34     47s] TotalInstCnt at PhyDesignMc Destruction: 2211
[07/04 04:54:34     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.5
[07/04 04:54:34     47s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:47.0/0:00:49.4 (1.0), mem = 2033.7M
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] =============================================================================================
[07/04 04:54:34     47s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/04 04:54:34     47s] =============================================================================================
[07/04 04:54:34     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:34     47s] ---------------------------------------------------------------------------------------------
[07/04 04:54:34     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/04 04:54:34     47s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  49.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:34     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:34     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:54:34     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:34     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:34     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:34     47s] [ TransformInit          ]      1   0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:34     47s] [ MISC                   ]          0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:34     47s] ---------------------------------------------------------------------------------------------
[07/04 04:54:34     47s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:34     47s] ---------------------------------------------------------------------------------------------
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] End: GigaOpt Global Optimization
[07/04 04:54:34     47s] *** Timing Is met
[07/04 04:54:34     47s] *** Check timing (0:00:00.0)
[07/04 04:54:34     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:54:34     47s] Deleting Lib Analyzer.
[07/04 04:54:34     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/04 04:54:34     47s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:34     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.0 mem=2033.7M
[07/04 04:54:34     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.0 mem=2033.7M
[07/04 04:54:34     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:54:34     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:34     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.0 mem=2090.9M
[07/04 04:54:34     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.9M, EPOCH TIME: 1720068874.114527
[07/04 04:54:34     47s] Processing tracks to init pin-track alignment.
[07/04 04:54:34     47s] z: 2, totalTracks: 1
[07/04 04:54:34     47s] z: 4, totalTracks: 1
[07/04 04:54:34     47s] z: 6, totalTracks: 1
[07/04 04:54:34     47s] z: 8, totalTracks: 1
[07/04 04:54:34     47s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:34     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.9M, EPOCH TIME: 1720068874.117222
[07/04 04:54:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:34     47s] OPERPROF:     Starting CMU at level 3, MEM:2090.9M, EPOCH TIME: 1720068874.121522
[07/04 04:54:34     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2090.9M, EPOCH TIME: 1720068874.121717
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:34     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2090.9M, EPOCH TIME: 1720068874.122164
[07/04 04:54:34     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2090.9M, EPOCH TIME: 1720068874.122205
[07/04 04:54:34     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2090.9M, EPOCH TIME: 1720068874.122436
[07/04 04:54:34     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2090.9MB).
[07/04 04:54:34     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2090.9M, EPOCH TIME: 1720068874.122921
[07/04 04:54:34     47s] TotalInstCnt at PhyDesignMc Initialization: 2211
[07/04 04:54:34     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.1 mem=2090.9M
[07/04 04:54:34     47s] Begin: Area Reclaim Optimization
[07/04 04:54:34     47s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.1/0:00:49.5 (1.0), mem = 2090.9M
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] Creating Lib Analyzer ...
[07/04 04:54:34     47s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:34     47s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:34     47s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:34     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.3 mem=2092.9M
[07/04 04:54:34     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.3 mem=2092.9M
[07/04 04:54:34     47s] Creating Lib Analyzer, finished. 
[07/04 04:54:34     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.6
[07/04 04:54:34     47s] ### Creating RouteCongInterface, started
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:34     47s] 
[07/04 04:54:34     47s] #optDebug: {0, 1.000}
[07/04 04:54:34     47s] ### Creating RouteCongInterface, finished
[07/04 04:54:34     47s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:34     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2092.9M, EPOCH TIME: 1720068874.423433
[07/04 04:54:34     47s] Found 0 hard placement blockage before merging.
[07/04 04:54:34     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2092.9M, EPOCH TIME: 1720068874.423529
[07/04 04:54:34     47s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.79
[07/04 04:54:34     47s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:34     47s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/04 04:54:34     47s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:34     47s] |   17.79%|        -|   0.000|   0.000|   0:00:00.0| 2092.9M|
[07/04 04:54:35     48s] |   17.76%|       21|   0.000|   0.000|   0:00:01.0| 2123.0M|
[07/04 04:54:36     49s] |   17.75%|        2|   0.000|   0.000|   0:00:01.0| 2123.0M|
[07/04 04:54:36     49s] |   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] |   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] |   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[07/04 04:54:36     49s] |   17.75%|        4|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] |   17.73%|        3|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] |   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[07/04 04:54:36     49s] |   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2123.0M|
[07/04 04:54:36     49s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:36     49s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 17.73
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s] ** Summary: Restruct = 26 Buffer Deletion = 3 Declone = 0 Resize = 0 **
[07/04 04:54:36     49s] --------------------------------------------------------------
[07/04 04:54:36     49s] |                                   | Total     | Sequential |
[07/04 04:54:36     49s] --------------------------------------------------------------
[07/04 04:54:36     49s] | Num insts resized                 |       0  |       0    |
[07/04 04:54:36     49s] | Num insts undone                  |       0  |       0    |
[07/04 04:54:36     49s] | Num insts Downsized               |       0  |       0    |
[07/04 04:54:36     49s] | Num insts Samesized               |       0  |       0    |
[07/04 04:54:36     49s] | Num insts Upsized                 |       0  |       0    |
[07/04 04:54:36     49s] | Num multiple commits+uncommits    |       0  |       -    |
[07/04 04:54:36     49s] --------------------------------------------------------------
[07/04 04:54:36     49s] Bottom Preferred Layer:
[07/04 04:54:36     49s]     None
[07/04 04:54:36     49s] Via Pillar Rule:
[07/04 04:54:36     49s]     None
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/04 04:54:36     49s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:02.0) **
[07/04 04:54:36     49s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:36     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.6
[07/04 04:54:36     49s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:00:49.9/0:00:52.3 (1.0), mem = 2123.0M
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s] =============================================================================================
[07/04 04:54:36     49s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/04 04:54:36     49s] =============================================================================================
[07/04 04:54:36     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:36     49s] ---------------------------------------------------------------------------------------------
[07/04 04:54:36     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[07/04 04:54:36     49s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:36     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:36     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:36     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:36     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:36     49s] [ OptimizationStep       ]      1   0:00:00.1  (   2.0 % )     0:00:02.5 /  0:00:02.5    1.0
[07/04 04:54:36     49s] [ OptSingleIteration     ]      9   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:02.4    1.0
[07/04 04:54:36     49s] [ OptGetWeight           ]    401   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:36     49s] [ OptEval                ]    401   0:00:01.9  (  66.4 % )     0:00:01.9 /  0:00:01.8    1.0
[07/04 04:54:36     49s] [ OptCommit              ]    401   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:54:36     49s] [ PostCommitDelayUpdate  ]    401   0:00:00.0  (   0.9 % )     0:00:00.4 /  0:00:00.5    1.0
[07/04 04:54:36     49s] [ IncrDelayCalc          ]     87   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:54:36     49s] [ IncrTimingUpdate       ]     27   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.5
[07/04 04:54:36     49s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.2
[07/04 04:54:36     49s] ---------------------------------------------------------------------------------------------
[07/04 04:54:36     49s]  AreaOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[07/04 04:54:36     49s] ---------------------------------------------------------------------------------------------
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s] Executing incremental physical updates
[07/04 04:54:36     49s] Executing incremental physical updates
[07/04 04:54:36     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2103.9M, EPOCH TIME: 1720068876.947765
[07/04 04:54:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[07/04 04:54:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2039.9M, EPOCH TIME: 1720068876.953321
[07/04 04:54:36     49s] TotalInstCnt at PhyDesignMc Destruction: 2208
[07/04 04:54:36     49s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2039.95M, totSessionCpu=0:00:50).
[07/04 04:54:36     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.9M, EPOCH TIME: 1720068876.984350
[07/04 04:54:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:36     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2039.9M, EPOCH TIME: 1720068876.988859
[07/04 04:54:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:36     49s] **INFO: Flow update: Design is easy to close.
[07/04 04:54:36     49s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.9/0:00:52.3 (1.0), mem = 2039.9M
[07/04 04:54:36     49s] 
[07/04 04:54:36     49s] *** Start incrementalPlace ***
[07/04 04:54:36     49s] User Input Parameters:
[07/04 04:54:36     49s] - Congestion Driven    : On
[07/04 04:54:36     49s] - Timing Driven        : On
[07/04 04:54:36     49s] - Area-Violation Based : On
[07/04 04:54:36     49s] - Start Rollback Level : -5
[07/04 04:54:36     49s] - Legalized            : On
[07/04 04:54:36     49s] - Window Based         : Off
[07/04 04:54:36     49s] - eDen incr mode       : Off
[07/04 04:54:36     49s] - Small incr mode      : Off
[07/04 04:54:36     49s] 
[07/04 04:54:37     49s] no activity file in design. spp won't run.
[07/04 04:54:37     49s] Effort level <high> specified for reg2reg path_group
[07/04 04:54:37     50s] No Views given, use default active views for adaptive view pruning
[07/04 04:54:37     50s] SKP will enable view:
[07/04 04:54:37     50s]   default
[07/04 04:54:37     50s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2041.9M, EPOCH TIME: 1720068877.073604
[07/04 04:54:37     50s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2041.9M, EPOCH TIME: 1720068877.076069
[07/04 04:54:37     50s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2041.9M, EPOCH TIME: 1720068877.076114
[07/04 04:54:37     50s] Starting Early Global Route congestion estimation: mem = 2041.9M
[07/04 04:54:37     50s] (I)      ==================== Layers =====================
[07/04 04:54:37     50s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:37     50s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:37     50s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:37     50s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:37     50s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:37     50s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:37     50s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:37     50s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:37     50s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:37     50s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:37     50s] (I)      Started Import and model ( Curr Mem: 2041.95 MB )
[07/04 04:54:37     50s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:37     50s] (I)      == Non-default Options ==
[07/04 04:54:37     50s] (I)      Maximum routing layer                              : 10
[07/04 04:54:37     50s] (I)      Number of threads                                  : 1
[07/04 04:54:37     50s] (I)      Use non-blocking free Dbs wires                    : false
[07/04 04:54:37     50s] (I)      Method to set GCell size                           : row
[07/04 04:54:37     50s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:37     50s] (I)      Use row-based GCell size
[07/04 04:54:37     50s] (I)      Use row-based GCell align
[07/04 04:54:37     50s] (I)      layer 0 area = 0
[07/04 04:54:37     50s] (I)      layer 1 area = 0
[07/04 04:54:37     50s] (I)      layer 2 area = 0
[07/04 04:54:37     50s] (I)      layer 3 area = 0
[07/04 04:54:37     50s] (I)      layer 4 area = 0
[07/04 04:54:37     50s] (I)      layer 5 area = 0
[07/04 04:54:37     50s] (I)      layer 6 area = 0
[07/04 04:54:37     50s] (I)      layer 7 area = 0
[07/04 04:54:37     50s] (I)      layer 8 area = 0
[07/04 04:54:37     50s] (I)      layer 9 area = 0
[07/04 04:54:37     50s] (I)      GCell unit size   : 2800
[07/04 04:54:37     50s] (I)      GCell multiplier  : 1
[07/04 04:54:37     50s] (I)      GCell row height  : 2800
[07/04 04:54:37     50s] (I)      Actual row height : 2800
[07/04 04:54:37     50s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:37     50s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:37     50s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:37     50s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:37     50s] (I)      ============== Default via ===============
[07/04 04:54:37     50s] (I)      +---+------------------+-----------------+
[07/04 04:54:37     50s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:37     50s] (I)      +---+------------------+-----------------+
[07/04 04:54:37     50s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:37     50s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:37     50s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:37     50s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:37     50s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:37     50s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:37     50s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:37     50s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:37     50s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:37     50s] (I)      +---+------------------+-----------------+
[07/04 04:54:37     50s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:37     50s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:37     50s] [NR-eGR] Read 0 other shapes
[07/04 04:54:37     50s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:37     50s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:37     50s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:37     50s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:37     50s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:37     50s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:37     50s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:37     50s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:37     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:37     50s] [NR-eGR] Read 2305 nets ( ignored 0 )
[07/04 04:54:37     50s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:37     50s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:37     50s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:37     50s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:37     50s] (I)      Number of ignored nets                =      0
[07/04 04:54:37     50s] (I)      Number of connected nets              =      0
[07/04 04:54:37     50s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:37     50s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:37     50s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:37     50s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:37     50s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:37     50s] (I)      Ndr track 0 does not exist
[07/04 04:54:37     50s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:37     50s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:37     50s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:37     50s] (I)      Site width          :   380  (dbu)
[07/04 04:54:37     50s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:37     50s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:37     50s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:37     50s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:37     50s] (I)      Grid                :   142   142    10
[07/04 04:54:37     50s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:37     50s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:37     50s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:37     50s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:37     50s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:37     50s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:37     50s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:37     50s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:37     50s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:37     50s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:37     50s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:37     50s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:37     50s] (I)      --------------------------------------------------------
[07/04 04:54:37     50s] 
[07/04 04:54:37     50s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:37     50s] [NR-eGR] Rule id: 0  Nets: 2305
[07/04 04:54:37     50s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:37     50s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:37     50s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:37     50s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:37     50s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:37     50s] [NR-eGR] ========================================
[07/04 04:54:37     50s] [NR-eGR] 
[07/04 04:54:37     50s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:37     50s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:37     50s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:37     50s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:37     50s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:37     50s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:37     50s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:37     50s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:37     50s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:37     50s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:37     50s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:37     50s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:37     50s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:37     50s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:37     50s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:37     50s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2041.95 MB )
[07/04 04:54:37     50s] (I)      Reset routing kernel
[07/04 04:54:37     50s] (I)      Started Global Routing ( Curr Mem: 2041.95 MB )
[07/04 04:54:37     50s] (I)      totalPins=8152  totalGlobalPin=8066 (98.95%)
[07/04 04:54:37     50s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:37     50s] [NR-eGR] Layer group 1: route 2305 net(s) in layer range [2, 10]
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1a Route ============
[07/04 04:54:37     50s] (I)      Usage: 24059 = (12915 H, 11144 V) = (3.97% H, 3.28% V) = (1.808e+04um H, 1.560e+04um V)
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1b Route ============
[07/04 04:54:37     50s] (I)      Usage: 24059 = (12915 H, 11144 V) = (3.97% H, 3.28% V) = (1.808e+04um H, 1.560e+04um V)
[07/04 04:54:37     50s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.368260e+04um
[07/04 04:54:37     50s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:37     50s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1c Route ============
[07/04 04:54:37     50s] (I)      Usage: 24059 = (12915 H, 11144 V) = (3.97% H, 3.28% V) = (1.808e+04um H, 1.560e+04um V)
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1d Route ============
[07/04 04:54:37     50s] (I)      Usage: 24059 = (12915 H, 11144 V) = (3.97% H, 3.28% V) = (1.808e+04um H, 1.560e+04um V)
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1e Route ============
[07/04 04:54:37     50s] (I)      Usage: 24059 = (12915 H, 11144 V) = (3.97% H, 3.28% V) = (1.808e+04um H, 1.560e+04um V)
[07/04 04:54:37     50s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.368260e+04um
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] (I)      ============  Phase 1l Route ============
[07/04 04:54:37     50s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:37     50s] (I)      Layer  2:     134249      9173        11           0      147531    ( 0.00%) 
[07/04 04:54:37     50s] (I)      Layer  3:     194359     13383         1           0      200220    ( 0.00%) 
[07/04 04:54:37     50s] (I)      Layer  4:      89733      4729         2           0      100110    ( 0.00%) 
[07/04 04:54:37     50s] (I)      Layer  5:      93427       782         0           0      100110    ( 0.00%) 
[07/04 04:54:37     50s] (I)      Layer  6:      86691       934         0           0      100110    ( 0.00%) 
[07/04 04:54:37     50s] (I)      Layer  7:      25778         5         0        4020       29350    (12.05%) 
[07/04 04:54:37     50s] (I)      Layer  8:      18117        14         0       14448       18922    (43.30%) 
[07/04 04:54:37     50s] (I)      Layer  9:      10303        10         1        8381        9138    (47.84%) 
[07/04 04:54:37     50s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:37     50s] (I)      Total:        665571     29030        15       32771      716250    ( 4.38%) 
[07/04 04:54:37     50s] (I)      
[07/04 04:54:37     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:37     50s] [NR-eGR]                        OverCon            
[07/04 04:54:37     50s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:37     50s] [NR-eGR]        Layer             (1-2)    OverCon
[07/04 04:54:37     50s] [NR-eGR] ----------------------------------------------
[07/04 04:54:37     50s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal2 ( 2)        10( 0.05%)   ( 0.05%) 
[07/04 04:54:37     50s] [NR-eGR]  metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal4 ( 4)         2( 0.01%)   ( 0.01%) 
[07/04 04:54:37     50s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:37     50s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:37     50s] [NR-eGR] ----------------------------------------------
[07/04 04:54:37     50s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[07/04 04:54:37     50s] [NR-eGR] 
[07/04 04:54:37     50s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2042.95 MB )
[07/04 04:54:37     50s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:37     50s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:37     50s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2042.9M
[07/04 04:54:37     50s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.068, REAL:0.068, MEM:2042.9M, EPOCH TIME: 1720068877.143961
[07/04 04:54:37     50s] OPERPROF: Starting HotSpotCal at level 1, MEM:2042.9M, EPOCH TIME: 1720068877.144001
[07/04 04:54:37     50s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:37     50s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:37     50s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:37     50s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:37     50s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:37     50s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:37     50s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:37     50s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2042.9M, EPOCH TIME: 1720068877.145431
[07/04 04:54:37     50s] 
[07/04 04:54:37     50s] === incrementalPlace Internal Loop 1 ===
[07/04 04:54:37     50s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/04 04:54:37     50s] OPERPROF: Starting IPInitSPData at level 1, MEM:2042.9M, EPOCH TIME: 1720068877.146073
[07/04 04:54:37     50s] Processing tracks to init pin-track alignment.
[07/04 04:54:37     50s] z: 2, totalTracks: 1
[07/04 04:54:37     50s] z: 4, totalTracks: 1
[07/04 04:54:37     50s] z: 6, totalTracks: 1
[07/04 04:54:37     50s] z: 8, totalTracks: 1
[07/04 04:54:37     50s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:37     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2042.9M, EPOCH TIME: 1720068877.147925
[07/04 04:54:37     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:37     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:37     50s] 
[07/04 04:54:37     50s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:37     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2042.9M, EPOCH TIME: 1720068877.151787
[07/04 04:54:37     50s] OPERPROF:   Starting post-place ADS at level 2, MEM:2042.9M, EPOCH TIME: 1720068877.151827
[07/04 04:54:37     50s] ADSU 0.177 -> 0.177. site 84423.000 -> 84423.000. GS 11.200
[07/04 04:54:37     50s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.007, REAL:0.007, MEM:2042.9M, EPOCH TIME: 1720068877.158672
[07/04 04:54:37     50s] OPERPROF:   Starting spMPad at level 2, MEM:2042.9M, EPOCH TIME: 1720068877.159004
[07/04 04:54:37     50s] OPERPROF:     Starting spContextMPad at level 3, MEM:2042.9M, EPOCH TIME: 1720068877.159172
[07/04 04:54:37     50s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1720068877.159211
[07/04 04:54:37     50s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2042.9M, EPOCH TIME: 1720068877.160120
[07/04 04:54:37     50s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2042.9M, EPOCH TIME: 1720068877.161083
[07/04 04:54:37     50s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1720068877.161175
[07/04 04:54:37     50s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2042.9M, EPOCH TIME: 1720068877.161420
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] [spp] 0
[07/04 04:54:37     50s] [adp] 0:1:1:3
[07/04 04:54:37     50s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1720068877.161830
[07/04 04:54:37     50s] SP #FI/SF FL/PI 0/0 2208/0
[07/04 04:54:37     50s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.016, REAL:0.016, MEM:2042.9M, EPOCH TIME: 1720068877.162106
[07/04 04:54:37     50s] PP off. flexM 0
[07/04 04:54:37     50s] OPERPROF: Starting CDPad at level 1, MEM:2042.9M, EPOCH TIME: 1720068877.164725
[07/04 04:54:37     50s] 3DP is on.
[07/04 04:54:37     50s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/04 04:54:37     50s] design sh 0.137. rd 0.200
[07/04 04:54:37     50s] design sh 0.137. rd 0.200
[07/04 04:54:37     50s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/04 04:54:37     50s] design sh 0.108. rd 0.200
[07/04 04:54:37     50s] CDPadU 0.380 -> 0.273. R=0.177, N=2208, GS=1.400
[07/04 04:54:37     50s] OPERPROF: Finished CDPad at level 1, CPU:0.117, REAL:0.117, MEM:2042.9M, EPOCH TIME: 1720068877.281417
[07/04 04:54:37     50s] OPERPROF: Starting InitSKP at level 1, MEM:2042.9M, EPOCH TIME: 1720068877.281478
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[07/04 04:54:37     50s] OPERPROF: Finished InitSKP at level 1, CPU:0.224, REAL:0.224, MEM:2043.9M, EPOCH TIME: 1720068877.505180
[07/04 04:54:37     50s] NP #FI/FS/SF FL/PI: 0/0/0 2208/0
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] 
[07/04 04:54:37     50s] AB Est...
[07/04 04:54:37     50s] OPERPROF: Starting npPlace at level 1, MEM:2043.9M, EPOCH TIME: 1720068877.510371
[07/04 04:54:37     50s] OPERPROF: Finished npPlace at level 1, CPU:0.012, REAL:0.014, MEM:2033.6M, EPOCH TIME: 1720068877.524215
[07/04 04:54:37     50s] Iteration  4: Skipped, with CDP Off
[07/04 04:54:37     50s] 
[07/04 04:54:37     50s] AB Est...
[07/04 04:54:37     50s] OPERPROF: Starting npPlace at level 1, MEM:2033.6M, EPOCH TIME: 1720068877.532379
[07/04 04:54:37     50s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2033.6M, EPOCH TIME: 1720068877.541961
[07/04 04:54:37     50s] Iteration  5: Skipped, with CDP Off
[07/04 04:54:37     50s] OPERPROF: Starting npPlace at level 1, MEM:2033.6M, EPOCH TIME: 1720068877.559814
[07/04 04:54:37     50s] Iteration  6: Total net bbox = 2.160e+04 (1.23e+04 9.28e+03)
[07/04 04:54:37     50s]               Est.  stn bbox = 2.929e+04 (1.68e+04 1.25e+04)
[07/04 04:54:37     50s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2074.3M
[07/04 04:54:37     50s] OPERPROF: Finished npPlace at level 1, CPU:0.312, REAL:0.380, MEM:2074.3M, EPOCH TIME: 1720068877.939517
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] NP #FI/FS/SF FL/PI: 0/0/0 2208/0
[07/04 04:54:37     50s] no activity file in design. spp won't run.
[07/04 04:54:37     50s] OPERPROF: Starting npPlace at level 1, MEM:2058.3M, EPOCH TIME: 1720068877.977622
[07/04 04:54:38     51s] Iteration  7: Total net bbox = 2.188e+04 (1.25e+04 9.40e+03)
[07/04 04:54:38     51s]               Est.  stn bbox = 2.894e+04 (1.66e+04 1.24e+04)
[07/04 04:54:38     51s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2054.3M
[07/04 04:54:38     51s] OPERPROF: Finished npPlace at level 1, CPU:0.338, REAL:0.359, MEM:2054.3M, EPOCH TIME: 1720068878.337071
[07/04 04:54:38     51s] Legalizing MH Cells... 0 / 0 (level 5)
[07/04 04:54:38     51s] No instances found in the vector
[07/04 04:54:38     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2054.3M, DRC: 0)
[07/04 04:54:38     51s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:38     51s] no activity file in design. spp won't run.
[07/04 04:54:38     51s] NP #FI/FS/SF FL/PI: 0/0/0 2208/0
[07/04 04:54:38     51s] no activity file in design. spp won't run.
[07/04 04:54:38     51s] OPERPROF: Starting npPlace at level 1, MEM:2054.3M, EPOCH TIME: 1720068878.365399
[07/04 04:54:38     51s] Iteration  8: Total net bbox = 2.241e+04 (1.27e+04 9.74e+03)
[07/04 04:54:38     51s]               Est.  stn bbox = 2.950e+04 (1.68e+04 1.27e+04)
[07/04 04:54:38     51s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2052.3M
[07/04 04:54:38     51s] OPERPROF: Finished npPlace at level 1, CPU:0.518, REAL:0.521, MEM:2052.3M, EPOCH TIME: 1720068878.886727
[07/04 04:54:38     51s] Legalizing MH Cells... 0 / 0 (level 6)
[07/04 04:54:38     51s] No instances found in the vector
[07/04 04:54:38     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2052.3M, DRC: 0)
[07/04 04:54:38     51s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:38     51s] no activity file in design. spp won't run.
[07/04 04:54:38     51s] NP #FI/FS/SF FL/PI: 0/0/0 2208/0
[07/04 04:54:38     51s] no activity file in design. spp won't run.
[07/04 04:54:38     51s] OPERPROF: Starting npPlace at level 1, MEM:2052.3M, EPOCH TIME: 1720068878.910585
[07/04 04:54:39     52s] Iteration  9: Total net bbox = 2.457e+04 (1.36e+04 1.09e+04)
[07/04 04:54:39     52s]               Est.  stn bbox = 3.172e+04 (1.77e+04 1.40e+04)
[07/04 04:54:39     52s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2052.3M
[07/04 04:54:39     52s] OPERPROF: Finished npPlace at level 1, CPU:0.973, REAL:1.050, MEM:2052.3M, EPOCH TIME: 1720068879.960188
[07/04 04:54:39     52s] Legalizing MH Cells... 0 / 0 (level 7)
[07/04 04:54:39     52s] No instances found in the vector
[07/04 04:54:39     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2052.3M, DRC: 0)
[07/04 04:54:39     52s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:39     52s] no activity file in design. spp won't run.
[07/04 04:54:39     52s] NP #FI/FS/SF FL/PI: 0/0/0 2208/0
[07/04 04:54:39     52s] no activity file in design. spp won't run.
[07/04 04:54:39     52s] OPERPROF: Starting npPlace at level 1, MEM:2052.3M, EPOCH TIME: 1720068879.982474
[07/04 04:54:39     52s] GP RA stats: MHOnly 0 nrInst 2208 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/04 04:54:40     53s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2068.3M, EPOCH TIME: 1720068880.510953
[07/04 04:54:40     53s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2068.3M, EPOCH TIME: 1720068880.511021
[07/04 04:54:40     53s] Iteration 10: Total net bbox = 2.411e+04 (1.33e+04 1.08e+04)
[07/04 04:54:40     53s]               Est.  stn bbox = 3.110e+04 (1.72e+04 1.39e+04)
[07/04 04:54:40     53s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2068.3M
[07/04 04:54:40     53s] OPERPROF: Finished npPlace at level 1, CPU:0.531, REAL:0.529, MEM:2068.3M, EPOCH TIME: 1720068880.511762
[07/04 04:54:40     53s] Legalizing MH Cells... 0 / 0 (level 8)
[07/04 04:54:40     53s] No instances found in the vector
[07/04 04:54:40     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2052.3M, DRC: 0)
[07/04 04:54:40     53s] 0 (out of 0) MH cells were successfully legalized.
[07/04 04:54:40     53s] Move report: Timing Driven Placement moves 2208 insts, mean move: 9.23 um, max move: 30.99 um 
[07/04 04:54:40     53s] 	Max move on inst (dp/rf/FE_OFC34_n832): (92.72, 57.26) --> (88.33, 83.86)
[07/04 04:54:40     53s] no activity file in design. spp won't run.
[07/04 04:54:40     53s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2052.3M, EPOCH TIME: 1720068880.521388
[07/04 04:54:40     53s] Saved padding area to DB
[07/04 04:54:40     53s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2052.3M, EPOCH TIME: 1720068880.521684
[07/04 04:54:40     53s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2052.3M, EPOCH TIME: 1720068880.522831
[07/04 04:54:40     53s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2052.3M, EPOCH TIME: 1720068880.523782
[07/04 04:54:40     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/04 04:54:40     53s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2052.3M, EPOCH TIME: 1720068880.524327
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2052.3M, EPOCH TIME: 1720068880.524685
[07/04 04:54:40     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.524739
[07/04 04:54:40     53s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2052.3M, EPOCH TIME: 1720068880.524975
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] Finished Incremental Placement (cpu=0:00:03.2, real=0:00:03.0, mem=2052.3M)
[07/04 04:54:40     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/04 04:54:40     53s] Type 'man IMPSP-9025' for more detail.
[07/04 04:54:40     53s] CongRepair sets shifter mode to gplace
[07/04 04:54:40     53s] TDRefine: refinePlace mode is spiral
[07/04 04:54:40     53s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2052.3M, EPOCH TIME: 1720068880.526488
[07/04 04:54:40     53s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2052.3M, EPOCH TIME: 1720068880.526534
[07/04 04:54:40     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2052.3M, EPOCH TIME: 1720068880.526589
[07/04 04:54:40     53s] Processing tracks to init pin-track alignment.
[07/04 04:54:40     53s] z: 2, totalTracks: 1
[07/04 04:54:40     53s] z: 4, totalTracks: 1
[07/04 04:54:40     53s] z: 6, totalTracks: 1
[07/04 04:54:40     53s] z: 8, totalTracks: 1
[07/04 04:54:40     53s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:40     53s] All LLGs are deleted
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2052.3M, EPOCH TIME: 1720068880.528579
[07/04 04:54:40     53s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.528633
[07/04 04:54:40     53s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2052.3M, EPOCH TIME: 1720068880.529195
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2052.3M, EPOCH TIME: 1720068880.529496
[07/04 04:54:40     53s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:40     53s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:40     53s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2052.3M, EPOCH TIME: 1720068880.533424
[07/04 04:54:40     53s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:40     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:40     53s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2052.3M, EPOCH TIME: 1720068880.534283
[07/04 04:54:40     53s] Fast DP-INIT is on for default
[07/04 04:54:40     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:40     53s] Atter site array init, number of instance map data is 0.
[07/04 04:54:40     53s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.006, REAL:0.006, MEM:2052.3M, EPOCH TIME: 1720068880.535925
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:40     53s] OPERPROF:         Starting CMU at level 5, MEM:2052.3M, EPOCH TIME: 1720068880.536760
[07/04 04:54:40     53s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.536963
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:40     53s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2052.3M, EPOCH TIME: 1720068880.537450
[07/04 04:54:40     53s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2052.3M, EPOCH TIME: 1720068880.537490
[07/04 04:54:40     53s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.537669
[07/04 04:54:40     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2052.3MB).
[07/04 04:54:40     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:2052.3M, EPOCH TIME: 1720068880.538194
[07/04 04:54:40     53s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.012, REAL:0.012, MEM:2052.3M, EPOCH TIME: 1720068880.538227
[07/04 04:54:40     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.2
[07/04 04:54:40     53s] OPERPROF:   Starting RefinePlace at level 2, MEM:2052.3M, EPOCH TIME: 1720068880.538281
[07/04 04:54:40     53s] *** Starting refinePlace (0:00:53.3 mem=2052.3M) ***
[07/04 04:54:40     53s] Total net bbox length = 2.463e+04 (1.367e+04 1.095e+04) (ext = 6.092e+03)
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:40     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:40     53s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:40     53s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:40     53s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2052.3M, EPOCH TIME: 1720068880.544385
[07/04 04:54:40     53s] Starting refinePlace ...
[07/04 04:54:40     53s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:40     53s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:40     53s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2052.3M, EPOCH TIME: 1720068880.552825
[07/04 04:54:40     53s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:54:40     53s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2052.3M, EPOCH TIME: 1720068880.552884
[07/04 04:54:40     53s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.552984
[07/04 04:54:40     53s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2052.3M, EPOCH TIME: 1720068880.553021
[07/04 04:54:40     53s] DDP markSite nrRow 107 nrJob 107
[07/04 04:54:40     53s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.553282
[07/04 04:54:40     53s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:2052.3M, EPOCH TIME: 1720068880.553317
[07/04 04:54:40     53s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/04 04:54:40     53s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2052.3M, EPOCH TIME: 1720068880.555019
[07/04 04:54:40     53s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2052.3M, EPOCH TIME: 1720068880.555058
[07/04 04:54:40     53s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:2052.3M, EPOCH TIME: 1720068880.556582
[07/04 04:54:40     53s] ** Cut row section cpu time 0:00:00.0.
[07/04 04:54:40     53s]  ** Cut row section real time 0:00:00.0.
[07/04 04:54:40     53s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:2052.3M, EPOCH TIME: 1720068880.556666
[07/04 04:54:40     53s]   Spread Effort: high, pre-route mode, useDDP on.
[07/04 04:54:40     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2052.3MB) @(0:00:53.3 - 0:00:53.3).
[07/04 04:54:40     53s] Move report: preRPlace moves 2208 insts, mean move: 0.10 um, max move: 2.09 um 
[07/04 04:54:40     53s] 	Max move on inst (dp/ir/U72): (41.18, 80.21) --> (41.04, 78.26)
[07/04 04:54:40     53s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[07/04 04:54:40     53s] wireLenOptFixPriorityInst 0 inst fixed
[07/04 04:54:40     53s] Placement tweakage begins.
[07/04 04:54:40     53s] wire length = 3.172e+04
[07/04 04:54:40     53s] wire length = 3.090e+04
[07/04 04:54:40     53s] Placement tweakage ends.
[07/04 04:54:40     53s] Move report: tweak moves 244 insts, mean move: 1.48 um, max move: 12.35 um 
[07/04 04:54:40     53s] 	Max move on inst (dp/adrmux/U24): (116.28, 95.06) --> (103.93, 95.06)
[07/04 04:54:40     53s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2052.3MB) @(0:00:53.3 - 0:00:53.5).
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:40     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:40     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:40     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:54:40     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:40     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:40     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2020.3MB) @(0:00:53.5 - 0:00:53.6).
[07/04 04:54:40     53s] Move report: Detail placement moves 2208 insts, mean move: 0.25 um, max move: 12.44 um 
[07/04 04:54:40     53s] 	Max move on inst (dp/adrmux/U24): (116.37, 95.06) --> (103.93, 95.06)
[07/04 04:54:40     53s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2020.3MB
[07/04 04:54:40     53s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:40     53s]   maximum (X+Y) =        12.44 um
[07/04 04:54:40     53s]   inst (dp/adrmux/U24) with max move: (116.37, 95.061) -> (103.93, 95.06)
[07/04 04:54:40     53s]   mean    (X+Y) =         0.25 um
[07/04 04:54:40     53s] Summary Report:
[07/04 04:54:40     53s] Instances move: 2208 (out of 2208 movable)
[07/04 04:54:40     53s] Instances flipped: 0
[07/04 04:54:40     53s] Mean displacement: 0.25 um
[07/04 04:54:40     53s] Max displacement: 12.44 um (Instance: dp/adrmux/U24) (116.37, 95.061) -> (103.93, 95.06)
[07/04 04:54:40     53s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[07/04 04:54:40     53s] Total instances moved : 2208
[07/04 04:54:40     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.261, REAL:0.265, MEM:2020.3M, EPOCH TIME: 1720068880.809815
[07/04 04:54:40     53s] Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
[07/04 04:54:40     53s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2020.3MB
[07/04 04:54:40     53s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2020.3MB) @(0:00:53.3 - 0:00:53.6).
[07/04 04:54:40     53s] *** Finished refinePlace (0:00:53.6 mem=2020.3M) ***
[07/04 04:54:40     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.2
[07/04 04:54:40     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.269, REAL:0.273, MEM:2020.3M, EPOCH TIME: 1720068880.810867
[07/04 04:54:40     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2020.3M, EPOCH TIME: 1720068880.810911
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.006, REAL:0.006, MEM:2020.3M, EPOCH TIME: 1720068880.816484
[07/04 04:54:40     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.286, REAL:0.290, MEM:2020.3M, EPOCH TIME: 1720068880.816534
[07/04 04:54:40     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2020.3M, EPOCH TIME: 1720068880.816932
[07/04 04:54:40     53s] Starting Early Global Route congestion estimation: mem = 2020.3M
[07/04 04:54:40     53s] (I)      ==================== Layers =====================
[07/04 04:54:40     53s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:40     53s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:40     53s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:40     53s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:40     53s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:40     53s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:40     53s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:40     53s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:40     53s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:40     53s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:40     53s] (I)      Started Import and model ( Curr Mem: 2020.33 MB )
[07/04 04:54:40     53s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:40     53s] (I)      == Non-default Options ==
[07/04 04:54:40     53s] (I)      Maximum routing layer                              : 10
[07/04 04:54:40     53s] (I)      Number of threads                                  : 1
[07/04 04:54:40     53s] (I)      Use non-blocking free Dbs wires                    : false
[07/04 04:54:40     53s] (I)      Method to set GCell size                           : row
[07/04 04:54:40     53s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:40     53s] (I)      Use row-based GCell size
[07/04 04:54:40     53s] (I)      Use row-based GCell align
[07/04 04:54:40     53s] (I)      layer 0 area = 0
[07/04 04:54:40     53s] (I)      layer 1 area = 0
[07/04 04:54:40     53s] (I)      layer 2 area = 0
[07/04 04:54:40     53s] (I)      layer 3 area = 0
[07/04 04:54:40     53s] (I)      layer 4 area = 0
[07/04 04:54:40     53s] (I)      layer 5 area = 0
[07/04 04:54:40     53s] (I)      layer 6 area = 0
[07/04 04:54:40     53s] (I)      layer 7 area = 0
[07/04 04:54:40     53s] (I)      layer 8 area = 0
[07/04 04:54:40     53s] (I)      layer 9 area = 0
[07/04 04:54:40     53s] (I)      GCell unit size   : 2800
[07/04 04:54:40     53s] (I)      GCell multiplier  : 1
[07/04 04:54:40     53s] (I)      GCell row height  : 2800
[07/04 04:54:40     53s] (I)      Actual row height : 2800
[07/04 04:54:40     53s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:40     53s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:40     53s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:40     53s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:40     53s] (I)      ============== Default via ===============
[07/04 04:54:40     53s] (I)      +---+------------------+-----------------+
[07/04 04:54:40     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:40     53s] (I)      +---+------------------+-----------------+
[07/04 04:54:40     53s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:40     53s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:40     53s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:40     53s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:40     53s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:40     53s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:40     53s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:40     53s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:40     53s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:40     53s] (I)      +---+------------------+-----------------+
[07/04 04:54:40     53s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:40     53s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:40     53s] [NR-eGR] Read 0 other shapes
[07/04 04:54:40     53s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:40     53s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:40     53s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:40     53s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:40     53s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:40     53s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:40     53s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:40     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:40     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:40     53s] [NR-eGR] Read 2305 nets ( ignored 0 )
[07/04 04:54:40     53s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:40     53s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:40     53s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:40     53s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:40     53s] (I)      Number of ignored nets                =      0
[07/04 04:54:40     53s] (I)      Number of connected nets              =      0
[07/04 04:54:40     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:40     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:40     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:40     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:40     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:40     53s] (I)      Ndr track 0 does not exist
[07/04 04:54:40     53s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:40     53s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:40     53s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:40     53s] (I)      Site width          :   380  (dbu)
[07/04 04:54:40     53s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:40     53s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:40     53s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:40     53s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:40     53s] (I)      Grid                :   142   142    10
[07/04 04:54:40     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:40     53s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:40     53s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:40     53s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:40     53s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:40     53s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:40     53s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:40     53s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:40     53s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:40     53s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:40     53s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:40     53s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:40     53s] (I)      --------------------------------------------------------
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:40     53s] [NR-eGR] Rule id: 0  Nets: 2305
[07/04 04:54:40     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:40     53s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:40     53s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:40     53s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:40     53s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:40     53s] [NR-eGR] ========================================
[07/04 04:54:40     53s] [NR-eGR] 
[07/04 04:54:40     53s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:40     53s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:40     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:40     53s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:40     53s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:40     53s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:40     53s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:40     53s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:40     53s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:40     53s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:40     53s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:40     53s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:40     53s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:40     53s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:40     53s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:40     53s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2020.33 MB )
[07/04 04:54:40     53s] (I)      Reset routing kernel
[07/04 04:54:40     53s] (I)      Started Global Routing ( Curr Mem: 2020.33 MB )
[07/04 04:54:40     53s] (I)      totalPins=8152  totalGlobalPin=7910 (97.03%)
[07/04 04:54:40     53s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:40     53s] [NR-eGR] Layer group 1: route 2305 net(s) in layer range [2, 10]
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1a Route ============
[07/04 04:54:40     53s] (I)      Usage: 21350 = (11451 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1b Route ============
[07/04 04:54:40     53s] (I)      Usage: 21350 = (11451 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:40     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.989000e+04um
[07/04 04:54:40     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:40     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1c Route ============
[07/04 04:54:40     53s] (I)      Usage: 21350 = (11451 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1d Route ============
[07/04 04:54:40     53s] (I)      Usage: 21350 = (11451 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1e Route ============
[07/04 04:54:40     53s] (I)      Usage: 21350 = (11451 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:40     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.989000e+04um
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] (I)      ============  Phase 1l Route ============
[07/04 04:54:40     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:40     53s] (I)      Layer  2:     134249      8355         6           0      147531    ( 0.00%) 
[07/04 04:54:40     53s] (I)      Layer  3:     194359     11233         0           0      200220    ( 0.00%) 
[07/04 04:54:40     53s] (I)      Layer  4:      89733      4372         2           0      100110    ( 0.00%) 
[07/04 04:54:40     53s] (I)      Layer  5:      93427      1455         0           0      100110    ( 0.00%) 
[07/04 04:54:40     53s] (I)      Layer  6:      86691       982         0           0      100110    ( 0.00%) 
[07/04 04:54:40     53s] (I)      Layer  7:      25778         9         0        4020       29350    (12.05%) 
[07/04 04:54:40     53s] (I)      Layer  8:      18117         8         0       14448       18922    (43.30%) 
[07/04 04:54:40     53s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:54:40     53s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:40     53s] (I)      Total:        665571     26415         9       32771      716250    ( 4.38%) 
[07/04 04:54:40     53s] (I)      
[07/04 04:54:40     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:40     53s] [NR-eGR]                        OverCon            
[07/04 04:54:40     53s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:40     53s] [NR-eGR]        Layer               (1)    OverCon
[07/04 04:54:40     53s] [NR-eGR] ----------------------------------------------
[07/04 04:54:40     53s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[07/04 04:54:40     53s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal4 ( 4)         2( 0.01%)   ( 0.01%) 
[07/04 04:54:40     53s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:40     53s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:40     53s] [NR-eGR] ----------------------------------------------
[07/04 04:54:40     53s] [NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[07/04 04:54:40     53s] [NR-eGR] 
[07/04 04:54:40     53s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2028.33 MB )
[07/04 04:54:40     53s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:40     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:40     53s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2028.3M
[07/04 04:54:40     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.069, REAL:0.069, MEM:2028.3M, EPOCH TIME: 1720068880.886350
[07/04 04:54:40     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:2028.3M, EPOCH TIME: 1720068880.886390
[07/04 04:54:40     53s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:40     53s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:40     53s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:40     53s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:40     53s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:40     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:40     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:40     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2044.3M, EPOCH TIME: 1720068880.887620
[07/04 04:54:40     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2044.3M, EPOCH TIME: 1720068880.887908
[07/04 04:54:40     53s] Starting Early Global Route wiring: mem = 2044.3M
[07/04 04:54:40     53s] (I)      ============= Track Assignment ============
[07/04 04:54:40     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 2044.33 MB )
[07/04 04:54:40     53s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:40     53s] (I)      Run Multi-thread track assignment
[07/04 04:54:40     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2044.33 MB )
[07/04 04:54:40     53s] (I)      Started Export ( Curr Mem: 2044.33 MB )
[07/04 04:54:40     53s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:40     53s] [NR-eGR] ------------------------------------
[07/04 04:54:40     53s] [NR-eGR]  metal1   (1H)             0   8052 
[07/04 04:54:40     53s] [NR-eGR]  metal2   (2V)          8098  10127 
[07/04 04:54:40     53s] [NR-eGR]  metal3   (3H)         14617   3285 
[07/04 04:54:40     53s] [NR-eGR]  metal4   (4V)          5793    378 
[07/04 04:54:40     53s] [NR-eGR]  metal5   (5H)          1943    280 
[07/04 04:54:40     53s] [NR-eGR]  metal6   (6V)          1376     11 
[07/04 04:54:40     53s] [NR-eGR]  metal7   (7H)             6      5 
[07/04 04:54:40     53s] [NR-eGR]  metal8   (8V)            11      1 
[07/04 04:54:40     53s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:40     53s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:40     53s] [NR-eGR] ------------------------------------
[07/04 04:54:40     53s] [NR-eGR]           Total        31871  22139 
[07/04 04:54:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:40     53s] [NR-eGR] Total half perimeter of net bounding box: 24027um
[07/04 04:54:40     53s] [NR-eGR] Total length: 31871um, number of vias: 22139
[07/04 04:54:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:40     53s] [NR-eGR] Total eGR-routed clock nets wire length: 1422um, number of vias: 1308
[07/04 04:54:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:40     53s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2044.33 MB )
[07/04 04:54:40     53s] Early Global Route wiring runtime: 0.06 seconds, mem = 2044.3M
[07/04 04:54:40     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.058, REAL:0.059, MEM:2044.3M, EPOCH TIME: 1720068880.946793
[07/04 04:54:40     53s] 0 delay mode for cte disabled.
[07/04 04:54:40     53s] SKP cleared!
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] *** Finished incrementalPlace (cpu=0:00:03.8, real=0:00:04.0)***
[07/04 04:54:40     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2044.3M, EPOCH TIME: 1720068880.958112
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] All LLGs are deleted
[07/04 04:54:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:40     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.3M, EPOCH TIME: 1720068880.958218
[07/04 04:54:40     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1720068880.958255
[07/04 04:54:40     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2044.3M, EPOCH TIME: 1720068880.959026
[07/04 04:54:40     53s] Start to check current routing status for nets...
[07/04 04:54:40     53s] All nets are already routed correctly.
[07/04 04:54:40     53s] End to check current routing status for nets (mem=2044.3M)
[07/04 04:54:40     53s] Extraction called for design 'mips32' of instances=2208 and nets=2454 using extraction engine 'preRoute' .
[07/04 04:54:40     53s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:40     53s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:40     53s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:40     53s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:40     53s] RCMode: PreRoute
[07/04 04:54:40     53s]       RC Corner Indexes            0   
[07/04 04:54:40     53s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:40     53s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:40     53s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:40     53s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:40     53s] Shrink Factor                : 1.00000
[07/04 04:54:40     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:40     53s] 
[07/04 04:54:40     53s] Trim Metal Layers:
[07/04 04:54:40     53s] LayerId::1 widthSet size::1
[07/04 04:54:40     53s] LayerId::2 widthSet size::1
[07/04 04:54:40     53s] LayerId::3 widthSet size::1
[07/04 04:54:40     53s] LayerId::4 widthSet size::1
[07/04 04:54:40     53s] LayerId::5 widthSet size::1
[07/04 04:54:40     53s] LayerId::6 widthSet size::1
[07/04 04:54:40     53s] LayerId::7 widthSet size::1
[07/04 04:54:40     53s] LayerId::8 widthSet size::1
[07/04 04:54:40     53s] LayerId::9 widthSet size::1
[07/04 04:54:40     53s] LayerId::10 widthSet size::1
[07/04 04:54:40     53s] Updating RC grid for preRoute extraction ...
[07/04 04:54:40     53s] eee: pegSigSF::1.070000
[07/04 04:54:40     53s] Initializing multi-corner resistance tables ...
[07/04 04:54:40     53s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:40     53s] eee: l::2 avDens::0.115731 usedTrk::579.873323 availTrk::5010.526316 sigTrk::579.873323
[07/04 04:54:40     53s] eee: l::3 avDens::0.127249 usedTrk::1056.163459 availTrk::8300.000000 sigTrk::1056.163459
[07/04 04:54:40     53s] eee: l::4 avDens::0.111058 usedTrk::416.468965 availTrk::3750.000000 sigTrk::416.468965
[07/04 04:54:40     53s] eee: l::5 avDens::0.042662 usedTrk::142.917715 availTrk::3350.000000 sigTrk::142.917715
[07/04 04:54:40     53s] eee: l::6 avDens::0.036463 usedTrk::98.450679 availTrk::2700.000000 sigTrk::98.450679
[07/04 04:54:40     53s] eee: l::7 avDens::0.006945 usedTrk::0.463000 availTrk::66.666667 sigTrk::0.463000
[07/04 04:54:40     53s] eee: l::8 avDens::0.086725 usedTrk::176.340786 availTrk::2033.333333 sigTrk::176.340786
[07/04 04:54:40     53s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:40     53s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:40     53s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:40     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265393 uaWl=1.000000 uaWlH=0.287271 aWlH=0.000000 lMod=0 pMax=0.850100 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:40     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2044.328M)
[07/04 04:54:41     53s] Compute RC Scale Done ...
[07/04 04:54:41     53s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1639.9M, totSessionCpu=0:00:54 **
[07/04 04:54:41     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:41     53s] #################################################################################
[07/04 04:54:41     53s] # Design Stage: PreRoute
[07/04 04:54:41     53s] # Design Name: mips32
[07/04 04:54:41     53s] # Design Mode: 45nm
[07/04 04:54:41     53s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:41     53s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:41     53s] # Signoff Settings: SI Off 
[07/04 04:54:41     53s] #################################################################################
[07/04 04:54:41     53s] Calculate delays in Single mode...
[07/04 04:54:41     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2038.4M, InitMEM = 2038.4M)
[07/04 04:54:41     53s] Start delay calculation (fullDC) (1 T). (MEM=2038.42)
[07/04 04:54:41     54s] End AAE Lib Interpolated Model. (MEM=2049.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:41     54s] Total number of fetched objects 2722
[07/04 04:54:41     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:41     54s] End delay calculation. (MEM=2065.63 CPU=0:00:00.4 REAL=0:00:00.0)
[07/04 04:54:41     54s] End delay calculation (fullDC). (MEM=2065.63 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:54:41     54s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2065.6M) ***
[07/04 04:54:41     54s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.9 (1.0), totSession cpu/real = 0:00:54.7/0:00:57.2 (1.0), mem = 2065.6M
[07/04 04:54:41     54s] 
[07/04 04:54:41     54s] =============================================================================================
[07/04 04:54:41     54s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/04 04:54:41     54s] =============================================================================================
[07/04 04:54:41     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:41     54s] ---------------------------------------------------------------------------------------------
[07/04 04:54:41     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:41     54s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:41     54s] [ TimingUpdate           ]      4   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:41     54s] [ FullDelayCalc          ]      1   0:00:00.6  (  12.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:41     54s] [ MISC                   ]          0:00:04.1  (  83.8 % )     0:00:04.1 /  0:00:03.9    1.0
[07/04 04:54:41     54s] ---------------------------------------------------------------------------------------------
[07/04 04:54:41     54s]  IncrReplace #1 TOTAL               0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.7    1.0
[07/04 04:54:41     54s] ---------------------------------------------------------------------------------------------
[07/04 04:54:41     54s] 
[07/04 04:54:42     54s] *** Timing Is met
[07/04 04:54:42     54s] *** Check timing (0:00:00.0)
[07/04 04:54:42     54s] *** Timing Is met
[07/04 04:54:42     54s] *** Check timing (0:00:00.0)
[07/04 04:54:42     54s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/04 04:54:42     54s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:42     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.8 mem=2081.6M
[07/04 04:54:42     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.8 mem=2081.6M
[07/04 04:54:42     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:42     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.8 mem=2100.7M
[07/04 04:54:42     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2100.7M, EPOCH TIME: 1720068882.084355
[07/04 04:54:42     54s] Processing tracks to init pin-track alignment.
[07/04 04:54:42     54s] z: 2, totalTracks: 1
[07/04 04:54:42     54s] z: 4, totalTracks: 1
[07/04 04:54:42     54s] z: 6, totalTracks: 1
[07/04 04:54:42     54s] z: 8, totalTracks: 1
[07/04 04:54:42     54s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:42     54s] All LLGs are deleted
[07/04 04:54:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2100.7M, EPOCH TIME: 1720068882.086544
[07/04 04:54:42     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1720068882.086623
[07/04 04:54:42     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2100.7M, EPOCH TIME: 1720068882.087163
[07/04 04:54:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2100.7M, EPOCH TIME: 1720068882.087502
[07/04 04:54:42     54s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:42     54s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:42     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2100.7M, EPOCH TIME: 1720068882.091615
[07/04 04:54:42     54s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:42     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:42     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2100.7M, EPOCH TIME: 1720068882.092651
[07/04 04:54:42     54s] Fast DP-INIT is on for default
[07/04 04:54:42     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:42     54s] Atter site array init, number of instance map data is 0.
[07/04 04:54:42     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2100.7M, EPOCH TIME: 1720068882.094458
[07/04 04:54:42     54s] 
[07/04 04:54:42     54s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:42     54s] OPERPROF:     Starting CMU at level 3, MEM:2100.7M, EPOCH TIME: 1720068882.095398
[07/04 04:54:42     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2100.7M, EPOCH TIME: 1720068882.095630
[07/04 04:54:42     54s] 
[07/04 04:54:42     54s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:42     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2100.7M, EPOCH TIME: 1720068882.096166
[07/04 04:54:42     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2100.7M, EPOCH TIME: 1720068882.096213
[07/04 04:54:42     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2116.7M, EPOCH TIME: 1720068882.097499
[07/04 04:54:42     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2116.7MB).
[07/04 04:54:42     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.014, MEM:2116.7M, EPOCH TIME: 1720068882.098096
[07/04 04:54:42     54s] TotalInstCnt at PhyDesignMc Initialization: 2208
[07/04 04:54:42     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=2116.7M
[07/04 04:54:42     54s] Begin: Area Reclaim Optimization
[07/04 04:54:42     54s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.9/0:00:57.5 (1.0), mem = 2116.7M
[07/04 04:54:42     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.7
[07/04 04:54:42     54s] ### Creating RouteCongInterface, started
[07/04 04:54:42     54s] 
[07/04 04:54:42     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:42     54s] 
[07/04 04:54:42     54s] #optDebug: {0, 1.000}
[07/04 04:54:42     54s] ### Creating RouteCongInterface, finished
[07/04 04:54:42     54s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:42     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.9 mem=2116.7M
[07/04 04:54:42     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.9 mem=2116.7M
[07/04 04:54:42     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2116.7M, EPOCH TIME: 1720068882.204203
[07/04 04:54:42     54s] Found 0 hard placement blockage before merging.
[07/04 04:54:42     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2116.7M, EPOCH TIME: 1720068882.204326
[07/04 04:54:42     54s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.73
[07/04 04:54:42     54s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:42     54s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/04 04:54:42     54s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:42     54s] |   17.73%|        -|   0.000|   0.000|   0:00:00.0| 2116.7M|
[07/04 04:54:42     54s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[07/04 04:54:42     55s] |   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2116.7M|
[07/04 04:54:42     55s] |   17.71%|        6|   0.000|   0.000|   0:00:00.0| 2135.8M|
[07/04 04:54:42     55s] |   17.71%|        2|   0.000|   0.000|   0:00:00.0| 2143.8M|
[07/04 04:54:42     55s] |   17.71%|        0|   0.000|   0.000|   0:00:00.0| 2143.8M|
[07/04 04:54:42     55s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[07/04 04:54:42     55s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[07/04 04:54:42     55s] |   17.71%|        0|   0.000|   0.000|   0:00:00.0| 2143.8M|
[07/04 04:54:42     55s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:42     55s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 17.71
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 0 Resize = 2 **
[07/04 04:54:42     55s] --------------------------------------------------------------
[07/04 04:54:42     55s] |                                   | Total     | Sequential |
[07/04 04:54:42     55s] --------------------------------------------------------------
[07/04 04:54:42     55s] | Num insts resized                 |       2  |       0    |
[07/04 04:54:42     55s] | Num insts undone                  |       0  |       0    |
[07/04 04:54:42     55s] | Num insts Downsized               |       2  |       0    |
[07/04 04:54:42     55s] | Num insts Samesized               |       0  |       0    |
[07/04 04:54:42     55s] | Num insts Upsized                 |       0  |       0    |
[07/04 04:54:42     55s] | Num multiple commits+uncommits    |       0  |       -    |
[07/04 04:54:42     55s] --------------------------------------------------------------
[07/04 04:54:42     55s] Bottom Preferred Layer:
[07/04 04:54:42     55s]     None
[07/04 04:54:42     55s] Via Pillar Rule:
[07/04 04:54:42     55s]     None
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] Number of times islegalLocAvaiable called = 3 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[07/04 04:54:42     55s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[07/04 04:54:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2143.8M, EPOCH TIME: 1720068882.574257
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2202).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2140.8M, EPOCH TIME: 1720068882.581201
[07/04 04:54:42     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2140.8M, EPOCH TIME: 1720068882.582224
[07/04 04:54:42     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2140.8M, EPOCH TIME: 1720068882.582283
[07/04 04:54:42     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2140.8M, EPOCH TIME: 1720068882.583736
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:42     55s] OPERPROF:       Starting CMU at level 4, MEM:2140.8M, EPOCH TIME: 1720068882.587078
[07/04 04:54:42     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1720068882.587240
[07/04 04:54:42     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2140.8M, EPOCH TIME: 1720068882.587565
[07/04 04:54:42     55s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2140.8M, EPOCH TIME: 1720068882.587595
[07/04 04:54:42     55s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1720068882.587889
[07/04 04:54:42     55s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2140.8M, EPOCH TIME: 1720068882.588427
[07/04 04:54:42     55s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1720068882.588518
[07/04 04:54:42     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2140.8M, EPOCH TIME: 1720068882.588583
[07/04 04:54:42     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2140.8M, EPOCH TIME: 1720068882.588617
[07/04 04:54:42     55s] TDRefine: refinePlace mode is spiral
[07/04 04:54:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.3
[07/04 04:54:42     55s] OPERPROF: Starting RefinePlace at level 1, MEM:2140.8M, EPOCH TIME: 1720068882.588678
[07/04 04:54:42     55s] *** Starting refinePlace (0:00:55.3 mem=2140.8M) ***
[07/04 04:54:42     55s] Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:42     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:42     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:42     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:42     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2140.8M, EPOCH TIME: 1720068882.595405
[07/04 04:54:42     55s] Starting refinePlace ...
[07/04 04:54:42     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:42     55s] One DDP V2 for no tweak run.
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:42     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:54:42     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:42     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:42     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2124.8MB) @(0:00:55.3 - 0:00:55.5).
[07/04 04:54:42     55s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:42     55s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2124.8MB
[07/04 04:54:42     55s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:42     55s]   maximum (X+Y) =         0.00 um
[07/04 04:54:42     55s]   mean    (X+Y) =         0.00 um
[07/04 04:54:42     55s] Summary Report:
[07/04 04:54:42     55s] Instances move: 0 (out of 2202 movable)
[07/04 04:54:42     55s] Instances flipped: 0
[07/04 04:54:42     55s] Mean displacement: 0.00 um
[07/04 04:54:42     55s] Max displacement: 0.00 um 
[07/04 04:54:42     55s] Total instances moved : 0
[07/04 04:54:42     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.153, REAL:0.080, MEM:2124.8M, EPOCH TIME: 1720068882.675484
[07/04 04:54:42     55s] Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
[07/04 04:54:42     55s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2124.8MB
[07/04 04:54:42     55s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2124.8MB) @(0:00:55.3 - 0:00:55.5).
[07/04 04:54:42     55s] *** Finished refinePlace (0:00:55.5 mem=2124.8M) ***
[07/04 04:54:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.3
[07/04 04:54:42     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.161, REAL:0.088, MEM:2124.8M, EPOCH TIME: 1720068882.676568
[07/04 04:54:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.8M, EPOCH TIME: 1720068882.686212
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2202).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2124.8M, EPOCH TIME: 1720068882.692452
[07/04 04:54:42     55s] *** maximum move = 0.00 um ***
[07/04 04:54:42     55s] *** Finished re-routing un-routed nets (2124.8M) ***
[07/04 04:54:42     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2124.8M, EPOCH TIME: 1720068882.697479
[07/04 04:54:42     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2124.8M, EPOCH TIME: 1720068882.699148
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:42     55s] OPERPROF:     Starting CMU at level 3, MEM:2124.8M, EPOCH TIME: 1720068882.702545
[07/04 04:54:42     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2124.8M, EPOCH TIME: 1720068882.702734
[07/04 04:54:42     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2124.8M, EPOCH TIME: 1720068882.703076
[07/04 04:54:42     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2124.8M, EPOCH TIME: 1720068882.703107
[07/04 04:54:42     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1720068882.703441
[07/04 04:54:42     55s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2140.8M, EPOCH TIME: 1720068882.703722
[07/04 04:54:42     55s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1720068882.703784
[07/04 04:54:42     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2140.8M, EPOCH TIME: 1720068882.703827
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2140.8M) ***
[07/04 04:54:42     55s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.7
[07/04 04:54:42     55s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.1), totSession cpu/real = 0:00:55.5/0:00:58.1 (1.0), mem = 2140.8M
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] =============================================================================================
[07/04 04:54:42     55s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/04 04:54:42     55s] =============================================================================================
[07/04 04:54:42     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:42     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:42     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:42     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/04 04:54:42     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ OptimizationStep       ]      1   0:00:00.0  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:42     55s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:42     55s] [ OptGetWeight           ]    178   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ OptEval                ]    178   0:00:00.1  (  22.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:42     55s] [ OptCommit              ]    178   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ PostCommitDelayUpdate  ]    178   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:42     55s] [ IncrDelayCalc          ]     13   0:00:00.1  (  15.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:42     55s] [ RefinePlace            ]      1   0:00:00.1  (  23.3 % )     0:00:00.1 /  0:00:00.2    1.5
[07/04 04:54:42     55s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:42     55s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/04 04:54:42     55s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:42     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:42     55s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[07/04 04:54:42     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.7M, EPOCH TIME: 1720068882.717061
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2060.7M, EPOCH TIME: 1720068882.721735
[07/04 04:54:42     55s] TotalInstCnt at PhyDesignMc Destruction: 2202
[07/04 04:54:42     55s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2060.71M, totSessionCpu=0:00:56).
[07/04 04:54:42     55s] **INFO: Flow update: Design timing is met.
[07/04 04:54:42     55s] OPTC: user 20.0
[07/04 04:54:42     55s] Begin: GigaOpt postEco DRV Optimization
[07/04 04:54:42     55s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/04 04:54:42     55s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:55.6/0:00:58.1 (1.0), mem = 2060.7M
[07/04 04:54:42     55s] Info: 1 clock net  excluded from IPO operation.
[07/04 04:54:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.8
[07/04 04:54:42     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:42     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.6 mem=2060.7M
[07/04 04:54:42     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.7M, EPOCH TIME: 1720068882.760346
[07/04 04:54:42     55s] Processing tracks to init pin-track alignment.
[07/04 04:54:42     55s] z: 2, totalTracks: 1
[07/04 04:54:42     55s] z: 4, totalTracks: 1
[07/04 04:54:42     55s] z: 6, totalTracks: 1
[07/04 04:54:42     55s] z: 8, totalTracks: 1
[07/04 04:54:42     55s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:42     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.7M, EPOCH TIME: 1720068882.762652
[07/04 04:54:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:42     55s] OPERPROF:     Starting CMU at level 3, MEM:2060.7M, EPOCH TIME: 1720068882.766756
[07/04 04:54:42     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2060.7M, EPOCH TIME: 1720068882.766940
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:42     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2060.7M, EPOCH TIME: 1720068882.767363
[07/04 04:54:42     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2060.7M, EPOCH TIME: 1720068882.767398
[07/04 04:54:42     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2060.7M, EPOCH TIME: 1720068882.767603
[07/04 04:54:42     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2060.7MB).
[07/04 04:54:42     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2060.7M, EPOCH TIME: 1720068882.767988
[07/04 04:54:42     55s] TotalInstCnt at PhyDesignMc Initialization: 2202
[07/04 04:54:42     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.6 mem=2060.7M
[07/04 04:54:42     55s] ### Creating RouteCongInterface, started
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:54:42     55s] 
[07/04 04:54:42     55s] #optDebug: {0, 1.000}
[07/04 04:54:42     55s] ### Creating RouteCongInterface, finished
[07/04 04:54:42     55s] {MG  {4 0 1.3 0.137204}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:42     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.6 mem=2060.7M
[07/04 04:54:42     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.6 mem=2060.7M
[07/04 04:54:42     55s] [GPS-DRV] Optimizer parameters ============================= 
[07/04 04:54:42     55s] [GPS-DRV] maxDensity (design): 0.95
[07/04 04:54:42     55s] [GPS-DRV] maxLocalDensity: 0.98
[07/04 04:54:42     55s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[07/04 04:54:42     55s] [GPS-DRV] All active and enabled setup views
[07/04 04:54:42     55s] [GPS-DRV]     default
[07/04 04:54:42     55s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:54:42     55s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:54:42     55s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/04 04:54:42     55s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/04 04:54:42     55s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/04 04:54:42     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2117.9M, EPOCH TIME: 1720068882.925258
[07/04 04:54:42     55s] Found 0 hard placement blockage before merging.
[07/04 04:54:42     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1720068882.925341
[07/04 04:54:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:42     55s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/04 04:54:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:42     55s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/04 04:54:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:42     55s] Info: violation cost 0.181360 (cap = 0.000000, tran = 0.181360, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:42     55s] |     2|    44|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.71%|          |         |
[07/04 04:54:43     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:43     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       2|       0|       1| 17.72%| 0:00:01.0|  2145.0M|
[07/04 04:54:43     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:43     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.72%| 0:00:00.0|  2145.0M|
[07/04 04:54:43     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:54:43     55s] Bottom Preferred Layer:
[07/04 04:54:43     55s]     None
[07/04 04:54:43     55s] Via Pillar Rule:
[07/04 04:54:43     55s]     None
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2145.0M) ***
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:43     55s] Total-nets :: 2301, Stn-nets :: 8, ratio :: 0.347675 %, Total-len 31836.2, Stn-len 607.51
[07/04 04:54:43     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.0M, EPOCH TIME: 1720068883.087804
[07/04 04:54:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2204).
[07/04 04:54:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2063.0M, EPOCH TIME: 1720068883.093382
[07/04 04:54:43     55s] TotalInstCnt at PhyDesignMc Destruction: 2204
[07/04 04:54:43     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.8
[07/04 04:54:43     55s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:55.9/0:00:58.4 (1.0), mem = 2063.0M
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] =============================================================================================
[07/04 04:54:43     55s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/04 04:54:43     55s] =============================================================================================
[07/04 04:54:43     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:43     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:43     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:54:43     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:43     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:43     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:43     55s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:43     55s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ OptEval                ]      1   0:00:00.1  (  20.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:43     55s] [ OptCommit              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:43     55s] [ IncrDelayCalc          ]      6   0:00:00.0  (  12.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:43     55s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:54:43     55s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:43     55s] [ MISC                   ]          0:00:00.1  (  43.1 % )     0:00:00.1 /  0:00:00.2    1.0
[07/04 04:54:43     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:43     55s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:43     55s] ---------------------------------------------------------------------------------------------
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] End: GigaOpt postEco DRV Optimization
[07/04 04:54:43     55s] **INFO: Flow update: Design timing is met.
[07/04 04:54:43     55s] Running refinePlace -preserveRouting true -hardFence false
[07/04 04:54:43     55s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2063.0M, EPOCH TIME: 1720068883.097149
[07/04 04:54:43     55s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2063.0M, EPOCH TIME: 1720068883.097196
[07/04 04:54:43     55s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2063.0M, EPOCH TIME: 1720068883.097245
[07/04 04:54:43     55s] Processing tracks to init pin-track alignment.
[07/04 04:54:43     55s] z: 2, totalTracks: 1
[07/04 04:54:43     55s] z: 4, totalTracks: 1
[07/04 04:54:43     55s] z: 6, totalTracks: 1
[07/04 04:54:43     55s] z: 8, totalTracks: 1
[07/04 04:54:43     55s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:43     55s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2063.0M, EPOCH TIME: 1720068883.099671
[07/04 04:54:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:43     55s] OPERPROF:         Starting CMU at level 5, MEM:2063.0M, EPOCH TIME: 1720068883.103955
[07/04 04:54:43     55s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1720068883.104161
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:43     55s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2063.0M, EPOCH TIME: 1720068883.104614
[07/04 04:54:43     55s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2063.0M, EPOCH TIME: 1720068883.104658
[07/04 04:54:43     55s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1720068883.104900
[07/04 04:54:43     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.0MB).
[07/04 04:54:43     55s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2063.0M, EPOCH TIME: 1720068883.105418
[07/04 04:54:43     55s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2063.0M, EPOCH TIME: 1720068883.105444
[07/04 04:54:43     55s] TDRefine: refinePlace mode is spiral
[07/04 04:54:43     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.4
[07/04 04:54:43     55s] OPERPROF:   Starting RefinePlace at level 2, MEM:2063.0M, EPOCH TIME: 1720068883.105496
[07/04 04:54:43     55s] *** Starting refinePlace (0:00:55.9 mem=2063.0M) ***
[07/04 04:54:43     55s] Total net bbox length = 2.412e+04 (1.307e+04 1.105e+04) (ext = 6.102e+03)
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:43     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:43     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] Starting Small incrNP...
[07/04 04:54:43     55s] User Input Parameters:
[07/04 04:54:43     55s] - Congestion Driven    : Off
[07/04 04:54:43     55s] - Timing Driven        : Off
[07/04 04:54:43     55s] - Area-Violation Based : Off
[07/04 04:54:43     55s] - Start Rollback Level : -5
[07/04 04:54:43     55s] - Legalized            : On
[07/04 04:54:43     55s] - Window Based         : Off
[07/04 04:54:43     55s] - eDen incr mode       : Off
[07/04 04:54:43     55s] - Small incr mode      : On
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2063.0M, EPOCH TIME: 1720068883.109795
[07/04 04:54:43     55s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2063.0M, EPOCH TIME: 1720068883.110275
[07/04 04:54:43     55s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2063.0M, EPOCH TIME: 1720068883.111154
[07/04 04:54:43     55s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[07/04 04:54:43     55s] Density distribution unevenness ratio = 62.994%
[07/04 04:54:43     55s] Density distribution unevenness ratio (U70) = 0.000%
[07/04 04:54:43     55s] Density distribution unevenness ratio (U80) = 0.000%
[07/04 04:54:43     55s] Density distribution unevenness ratio (U90) = 0.000%
[07/04 04:54:43     55s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:2063.0M, EPOCH TIME: 1720068883.111218
[07/04 04:54:43     55s] cost 0.683784, thresh 1.000000
[07/04 04:54:43     55s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2063.0M)
[07/04 04:54:43     55s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:43     55s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2063.0M, EPOCH TIME: 1720068883.111385
[07/04 04:54:43     55s] Starting refinePlace ...
[07/04 04:54:43     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:43     55s] One DDP V2 for no tweak run.
[07/04 04:54:43     55s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:43     55s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2063.0M, EPOCH TIME: 1720068883.117023
[07/04 04:54:43     55s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:54:43     55s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2063.0M, EPOCH TIME: 1720068883.117086
[07/04 04:54:43     55s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1720068883.117210
[07/04 04:54:43     55s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2063.0M, EPOCH TIME: 1720068883.117243
[07/04 04:54:43     55s] DDP markSite nrRow 107 nrJob 107
[07/04 04:54:43     55s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1720068883.117476
[07/04 04:54:43     55s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1720068883.117521
[07/04 04:54:43     55s]   Spread Effort: high, pre-route mode, useDDP on.
[07/04 04:54:43     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2063.0MB) @(0:00:55.9 - 0:00:55.9).
[07/04 04:54:43     55s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:43     55s] wireLenOptFixPriorityInst 0 inst fixed
[07/04 04:54:43     55s] 
[07/04 04:54:43     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:43     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:43     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:43     56s] Move report: legalization moves 2 insts, mean move: 0.29 um, max move: 0.38 um spiral
[07/04 04:54:43     56s] 	Max move on inst (dp/rf/U561): (79.04, 107.66) --> (79.42, 107.66)
[07/04 04:54:43     56s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:43     56s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:43     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2031.0MB) @(0:00:55.9 - 0:00:56.0).
[07/04 04:54:43     56s] Move report: Detail placement moves 2 insts, mean move: 0.29 um, max move: 0.38 um 
[07/04 04:54:43     56s] 	Max move on inst (dp/rf/U561): (79.04, 107.66) --> (79.42, 107.66)
[07/04 04:54:43     56s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2031.0MB
[07/04 04:54:43     56s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:43     56s]   maximum (X+Y) =         0.38 um
[07/04 04:54:43     56s]   inst (dp/rf/U561) with max move: (79.04, 107.66) -> (79.42, 107.66)
[07/04 04:54:43     56s]   mean    (X+Y) =         0.29 um
[07/04 04:54:43     56s] Summary Report:
[07/04 04:54:43     56s] Instances move: 2 (out of 2204 movable)
[07/04 04:54:43     56s] Instances flipped: 0
[07/04 04:54:43     56s] Mean displacement: 0.29 um
[07/04 04:54:43     56s] Max displacement: 0.38 um (Instance: dp/rf/U561) (79.04, 107.66) -> (79.42, 107.66)
[07/04 04:54:43     56s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[07/04 04:54:43     56s] Total instances moved : 2
[07/04 04:54:43     56s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.071, REAL:0.080, MEM:2031.0M, EPOCH TIME: 1720068883.191302
[07/04 04:54:43     56s] Total net bbox length = 2.412e+04 (1.306e+04 1.105e+04) (ext = 6.102e+03)
[07/04 04:54:43     56s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2031.0MB
[07/04 04:54:43     56s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2031.0MB) @(0:00:55.9 - 0:00:56.0).
[07/04 04:54:43     56s] *** Finished refinePlace (0:00:56.0 mem=2031.0M) ***
[07/04 04:54:43     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.4
[07/04 04:54:43     56s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.078, REAL:0.087, MEM:2031.0M, EPOCH TIME: 1720068883.192326
[07/04 04:54:43     56s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2031.0M, EPOCH TIME: 1720068883.192357
[07/04 04:54:43     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2204).
[07/04 04:54:43     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:43     56s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.007, MEM:2031.0M, EPOCH TIME: 1720068883.198867
[07/04 04:54:43     56s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.093, REAL:0.102, MEM:2031.0M, EPOCH TIME: 1720068883.198930
[07/04 04:54:43     56s] **INFO: Flow update: Design timing is met.
[07/04 04:54:43     56s] **INFO: Flow update: Design timing is met.
[07/04 04:54:43     56s] **INFO: Flow update: Design timing is met.
[07/04 04:54:43     56s] Register exp ratio and priority group on 0 nets on 2301 nets : 
[07/04 04:54:43     56s] 
[07/04 04:54:43     56s] Active setup views:
[07/04 04:54:43     56s]  default
[07/04 04:54:43     56s]   Dominating endpoints: 0
[07/04 04:54:43     56s]   Dominating TNS: -0.000
[07/04 04:54:43     56s] 
[07/04 04:54:43     56s] Extraction called for design 'mips32' of instances=2204 and nets=2450 using extraction engine 'preRoute' .
[07/04 04:54:43     56s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:43     56s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:43     56s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:43     56s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:43     56s] RCMode: PreRoute
[07/04 04:54:43     56s]       RC Corner Indexes            0   
[07/04 04:54:43     56s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:43     56s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:43     56s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:43     56s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:43     56s] Shrink Factor                : 1.00000
[07/04 04:54:43     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:43     56s] RC Grid backup saved.
[07/04 04:54:43     56s] 
[07/04 04:54:43     56s] Trim Metal Layers:
[07/04 04:54:43     56s] LayerId::1 widthSet size::1
[07/04 04:54:43     56s] LayerId::2 widthSet size::1
[07/04 04:54:43     56s] LayerId::3 widthSet size::1
[07/04 04:54:43     56s] LayerId::4 widthSet size::1
[07/04 04:54:43     56s] LayerId::5 widthSet size::1
[07/04 04:54:43     56s] LayerId::6 widthSet size::1
[07/04 04:54:43     56s] LayerId::7 widthSet size::1
[07/04 04:54:43     56s] LayerId::8 widthSet size::1
[07/04 04:54:43     56s] LayerId::9 widthSet size::1
[07/04 04:54:43     56s] LayerId::10 widthSet size::1
[07/04 04:54:43     56s] Skipped RC grid update for preRoute extraction.
[07/04 04:54:43     56s] eee: pegSigSF::1.070000
[07/04 04:54:43     56s] Initializing multi-corner resistance tables ...
[07/04 04:54:43     56s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:43     56s] eee: l::2 avDens::0.115731 usedTrk::579.873323 availTrk::5010.526316 sigTrk::579.873323
[07/04 04:54:43     56s] eee: l::3 avDens::0.127249 usedTrk::1056.163459 availTrk::8300.000000 sigTrk::1056.163459
[07/04 04:54:43     56s] eee: l::4 avDens::0.111058 usedTrk::416.468965 availTrk::3750.000000 sigTrk::416.468965
[07/04 04:54:43     56s] eee: l::5 avDens::0.042662 usedTrk::142.917715 availTrk::3350.000000 sigTrk::142.917715
[07/04 04:54:43     56s] eee: l::6 avDens::0.036463 usedTrk::98.450679 availTrk::2700.000000 sigTrk::98.450679
[07/04 04:54:43     56s] eee: l::7 avDens::0.006945 usedTrk::0.463000 availTrk::66.666667 sigTrk::0.463000
[07/04 04:54:43     56s] eee: l::8 avDens::0.086725 usedTrk::176.340786 availTrk::2033.333333 sigTrk::176.340786
[07/04 04:54:43     56s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:43     56s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:43     56s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:43     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265393 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850100 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:43     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2091.609M)
[07/04 04:54:43     56s] Skewing Data Summary (End_of_FINAL)
[07/04 04:54:43     56s] --------------------------------------------------
[07/04 04:54:43     56s]  Total skewed count:0
[07/04 04:54:43     56s] --------------------------------------------------
[07/04 04:54:43     56s] Starting delay calculation for Setup views
[07/04 04:54:43     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:43     56s] #################################################################################
[07/04 04:54:43     56s] # Design Stage: PreRoute
[07/04 04:54:43     56s] # Design Name: mips32
[07/04 04:54:43     56s] # Design Mode: 45nm
[07/04 04:54:43     56s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:43     56s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:43     56s] # Signoff Settings: SI Off 
[07/04 04:54:43     56s] #################################################################################
[07/04 04:54:43     56s] Calculate delays in Single mode...
[07/04 04:54:43     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.6M, InitMEM = 2081.6M)
[07/04 04:54:43     56s] Start delay calculation (fullDC) (1 T). (MEM=2081.61)
[07/04 04:54:43     56s] End AAE Lib Interpolated Model. (MEM=2093.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:44     56s] Total number of fetched objects 2718
[07/04 04:54:44     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:44     56s] End delay calculation. (MEM=2080.2 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:54:44     56s] End delay calculation (fullDC). (MEM=2080.2 CPU=0:00:00.6 REAL=0:00:01.0)
[07/04 04:54:44     56s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2080.2M) ***
[07/04 04:54:44     57s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:57.1 mem=2080.2M)
[07/04 04:54:44     57s] OPTC: user 20.0
[07/04 04:54:44     57s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2080.20 MB )
[07/04 04:54:44     57s] (I)      ==================== Layers =====================
[07/04 04:54:44     57s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:44     57s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:44     57s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:44     57s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:44     57s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:44     57s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:44     57s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:44     57s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:44     57s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:44     57s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:44     57s] (I)      Started Import and model ( Curr Mem: 2080.20 MB )
[07/04 04:54:44     57s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:44     57s] (I)      == Non-default Options ==
[07/04 04:54:44     57s] (I)      Build term to term wires                           : false
[07/04 04:54:44     57s] (I)      Maximum routing layer                              : 10
[07/04 04:54:44     57s] (I)      Number of threads                                  : 1
[07/04 04:54:44     57s] (I)      Method to set GCell size                           : row
[07/04 04:54:44     57s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:44     57s] (I)      Use row-based GCell size
[07/04 04:54:44     57s] (I)      Use row-based GCell align
[07/04 04:54:44     57s] (I)      layer 0 area = 0
[07/04 04:54:44     57s] (I)      layer 1 area = 0
[07/04 04:54:44     57s] (I)      layer 2 area = 0
[07/04 04:54:44     57s] (I)      layer 3 area = 0
[07/04 04:54:44     57s] (I)      layer 4 area = 0
[07/04 04:54:44     57s] (I)      layer 5 area = 0
[07/04 04:54:44     57s] (I)      layer 6 area = 0
[07/04 04:54:44     57s] (I)      layer 7 area = 0
[07/04 04:54:44     57s] (I)      layer 8 area = 0
[07/04 04:54:44     57s] (I)      layer 9 area = 0
[07/04 04:54:44     57s] (I)      GCell unit size   : 2800
[07/04 04:54:44     57s] (I)      GCell multiplier  : 1
[07/04 04:54:44     57s] (I)      GCell row height  : 2800
[07/04 04:54:44     57s] (I)      Actual row height : 2800
[07/04 04:54:44     57s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:44     57s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:44     57s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:44     57s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:44     57s] (I)      ============== Default via ===============
[07/04 04:54:44     57s] (I)      +---+------------------+-----------------+
[07/04 04:54:44     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:44     57s] (I)      +---+------------------+-----------------+
[07/04 04:54:44     57s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:44     57s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:44     57s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:44     57s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:44     57s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:44     57s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:44     57s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:44     57s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:44     57s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:44     57s] (I)      +---+------------------+-----------------+
[07/04 04:54:44     57s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:44     57s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:44     57s] [NR-eGR] Read 0 other shapes
[07/04 04:54:44     57s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:44     57s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:44     57s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:44     57s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:44     57s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:44     57s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:44     57s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:44     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:44     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:44     57s] [NR-eGR] Read 2301 nets ( ignored 0 )
[07/04 04:54:44     57s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:44     57s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:44     57s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:44     57s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:44     57s] (I)      Number of ignored nets                =      0
[07/04 04:54:44     57s] (I)      Number of connected nets              =      0
[07/04 04:54:44     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:44     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:44     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:44     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:44     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:44     57s] (I)      Ndr track 0 does not exist
[07/04 04:54:44     57s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:44     57s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:44     57s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:44     57s] (I)      Site width          :   380  (dbu)
[07/04 04:54:44     57s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:44     57s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:44     57s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:44     57s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:44     57s] (I)      Grid                :   142   142    10
[07/04 04:54:44     57s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:44     57s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:44     57s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:44     57s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:44     57s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:44     57s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:44     57s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:44     57s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:44     57s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:44     57s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:44     57s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:44     57s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:44     57s] (I)      --------------------------------------------------------
[07/04 04:54:44     57s] 
[07/04 04:54:44     57s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:44     57s] [NR-eGR] Rule id: 0  Nets: 2301
[07/04 04:54:44     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:44     57s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:44     57s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:44     57s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:44     57s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:44     57s] [NR-eGR] ========================================
[07/04 04:54:44     57s] [NR-eGR] 
[07/04 04:54:44     57s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:44     57s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:44     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:44     57s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:44     57s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:44     57s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:44     57s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:44     57s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:44     57s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:44     57s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:44     57s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:44     57s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:44     57s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:44     57s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:44     57s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:44     57s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2080.20 MB )
[07/04 04:54:44     57s] (I)      Reset routing kernel
[07/04 04:54:44     57s] (I)      Started Global Routing ( Curr Mem: 2080.20 MB )
[07/04 04:54:44     57s] (I)      totalPins=8144  totalGlobalPin=7900 (97.00%)
[07/04 04:54:44     57s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:44     57s] [NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1a Route ============
[07/04 04:54:44     57s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1b Route ============
[07/04 04:54:44     57s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:44     57s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[07/04 04:54:44     57s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:44     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1c Route ============
[07/04 04:54:44     57s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1d Route ============
[07/04 04:54:44     57s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1e Route ============
[07/04 04:54:44     57s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:44     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] (I)      ============  Phase 1l Route ============
[07/04 04:54:44     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:44     57s] (I)      Layer  2:     134249      8367         6           0      147531    ( 0.00%) 
[07/04 04:54:44     57s] (I)      Layer  3:     194359     11181         0           0      200220    ( 0.00%) 
[07/04 04:54:44     57s] (I)      Layer  4:      89733      4391         3           0      100110    ( 0.00%) 
[07/04 04:54:44     57s] (I)      Layer  5:      93427      1497         0           0      100110    ( 0.00%) 
[07/04 04:54:44     57s] (I)      Layer  6:      86691       947         0           0      100110    ( 0.00%) 
[07/04 04:54:44     57s] (I)      Layer  7:      25778         9         0        4020       29350    (12.05%) 
[07/04 04:54:44     57s] (I)      Layer  8:      18117         8         0       14448       18922    (43.30%) 
[07/04 04:54:44     57s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:54:44     57s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:44     57s] (I)      Total:        665571     26401        10       32771      716250    ( 4.38%) 
[07/04 04:54:44     57s] (I)      
[07/04 04:54:44     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:44     57s] [NR-eGR]                        OverCon            
[07/04 04:54:44     57s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:44     57s] [NR-eGR]        Layer               (1)    OverCon
[07/04 04:54:44     57s] [NR-eGR] ----------------------------------------------
[07/04 04:54:44     57s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[07/04 04:54:44     57s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal4 ( 4)         3( 0.01%)   ( 0.01%) 
[07/04 04:54:44     57s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:44     57s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:44     57s] [NR-eGR] ----------------------------------------------
[07/04 04:54:44     57s] [NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[07/04 04:54:44     57s] [NR-eGR] 
[07/04 04:54:44     57s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2088.20 MB )
[07/04 04:54:44     57s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:44     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:44     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2088.20 MB )
[07/04 04:54:44     57s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:54:44     57s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:54:44     57s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:54:44     57s] (I)       Early Global Route kernel              100.00%  23.95 sec  24.07 sec  0.11 sec  0.11 sec 
[07/04 04:54:44     57s] (I)       +-Import and model                      28.48%  23.96 sec  23.99 sec  0.03 sec  0.03 sec 
[07/04 04:54:44     57s] (I)       | +-Create place DB                      6.22%  23.96 sec  23.96 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | | +-Import place data                  6.16%  23.96 sec  23.96 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read instances and placement     1.97%  23.96 sec  23.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read nets                        4.05%  23.96 sec  23.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | +-Create route DB                     17.39%  23.96 sec  23.98 sec  0.02 sec  0.02 sec 
[07/04 04:54:44     57s] (I)       | | +-Import route data (1T)            17.13%  23.96 sec  23.98 sec  0.02 sec  0.02 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.59%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read routing blockages         0.00%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read instance blockages        0.51%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read PG blockages              1.51%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read clock blockages           0.02%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read other blockages           0.02%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read halo blockages            0.03%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Read boundary cut boxes        0.00%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read blackboxes                  0.02%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read prerouted                   0.77%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read unlegalized nets            0.22%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Read nets                        0.78%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Set up via pillars               0.02%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Initialize 3D grid graph         0.25%  23.97 sec  23.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Model blockage capacity          9.28%  23.97 sec  23.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | | | | +-Initialize 3D capacity         8.33%  23.97 sec  23.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | +-Read aux data                        0.00%  23.98 sec  23.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | +-Others data preparation              0.22%  23.98 sec  23.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | +-Create route kernel                  4.16%  23.98 sec  23.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       +-Global Routing                        61.98%  23.99 sec  24.06 sec  0.07 sec  0.07 sec 
[07/04 04:54:44     57s] (I)       | +-Initialization                       1.43%  23.99 sec  23.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | +-Net group 1                         54.82%  23.99 sec  24.05 sec  0.06 sec  0.06 sec 
[07/04 04:54:44     57s] (I)       | | +-Generate topology                  2.52%  23.99 sec  23.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1a                           7.12%  24.00 sec  24.01 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | | | +-Pattern routing (1T)             5.78%  24.00 sec  24.00 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | | | +-Add via demand to 2D             0.95%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1b                           0.20%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1c                           0.02%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1d                           0.02%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1e                           0.20%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | | +-Route legalization               0.00%  24.01 sec  24.01 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       | | +-Phase 1l                          41.28%  24.01 sec  24.05 sec  0.05 sec  0.05 sec 
[07/04 04:54:44     57s] (I)       | | | +-Layer assignment (1T)           39.14%  24.01 sec  24.05 sec  0.04 sec  0.04 sec 
[07/04 04:54:44     57s] (I)       | +-Clean cong LA                        0.00%  24.05 sec  24.05 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)       +-Export 3D cong map                     5.26%  24.06 sec  24.07 sec  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)       | +-Export 2D cong map                   0.53%  24.07 sec  24.07 sec  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)      ===================== Summary by functions =====================
[07/04 04:54:44     57s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:54:44     57s] (I)      ----------------------------------------------------------------
[07/04 04:54:44     57s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.11 sec 
[07/04 04:54:44     57s] (I)        1  Global Routing                  61.98%  0.07 sec  0.07 sec 
[07/04 04:54:44     57s] (I)        1  Import and model                28.48%  0.03 sec  0.03 sec 
[07/04 04:54:44     57s] (I)        1  Export 3D cong map               5.26%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        2  Net group 1                     54.82%  0.06 sec  0.06 sec 
[07/04 04:54:44     57s] (I)        2  Create route DB                 17.39%  0.02 sec  0.02 sec 
[07/04 04:54:44     57s] (I)        2  Create place DB                  6.22%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        2  Create route kernel              4.16%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        2  Initialization                   1.43%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        2  Export 2D cong map               0.53%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1l                        41.28%  0.05 sec  0.05 sec 
[07/04 04:54:44     57s] (I)        3  Import route data (1T)          17.13%  0.02 sec  0.02 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1a                         7.12%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        3  Import place data                6.16%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        3  Generate topology                2.52%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1b                         0.20%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1e                         0.20%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Layer assignment (1T)           39.14%  0.04 sec  0.04 sec 
[07/04 04:54:44     57s] (I)        4  Model blockage capacity          9.28%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        4  Pattern routing (1T)             5.78%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        4  Read nets                        4.84%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        4  Read blockages ( Layer 2-10 )    2.59%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Read instances and placement     1.97%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Add via demand to 2D             0.95%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Read prerouted                   0.77%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Initialize 3D grid graph         0.25%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Read unlegalized nets            0.22%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Initialize 3D capacity           8.33%  0.01 sec  0.01 sec 
[07/04 04:54:44     57s] (I)        5  Read PG blockages                1.51%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read instance blockages          0.51%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:54:44     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2088.2M, EPOCH TIME: 1720068884.401019
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:44     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:44     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2104.2M, EPOCH TIME: 1720068884.402828
[07/04 04:54:44     57s] [hotspot] Hotspot report including placement blocked areas
[07/04 04:54:44     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2104.2M, EPOCH TIME: 1720068884.402997
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:44     57s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:44     57s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:44     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:44     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2104.2M, EPOCH TIME: 1720068884.404646
[07/04 04:54:44     57s] Reported timing to dir ./timingReports
[07/04 04:54:44     57s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1671.9M, totSessionCpu=0:00:57 **
[07/04 04:54:44     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.2M, EPOCH TIME: 1720068884.412435
[07/04 04:54:44     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:44     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:44     57s] 
[07/04 04:54:44     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:44     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2048.2M, EPOCH TIME: 1720068884.423022
[07/04 04:54:44     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:44     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.066  |  6.066  |  9.275  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.4M, EPOCH TIME: 1720068885.882056
[07/04 04:54:45     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:45     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2048.4M, EPOCH TIME: 1720068885.888325
[07/04 04:54:45     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] Density: 17.717%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/04 04:54:45     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.4M, EPOCH TIME: 1720068885.893116
[07/04 04:54:45     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:45     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2048.4M, EPOCH TIME: 1720068885.899516
[07/04 04:54:45     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1675.3M, totSessionCpu=0:00:58 **
[07/04 04:54:45     57s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/04 04:54:45     57s] Type 'man IMPOPT-3195' for more detail.
[07/04 04:54:45     57s] *** Finished optDesign ***
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.2 real=0:00:20.4)
[07/04 04:54:45     57s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/04 04:54:45     57s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:54:45     57s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.6 real=0:00:03.5)
[07/04 04:54:45     57s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.9 real=0:00:04.1)
[07/04 04:54:45     57s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.5)
[07/04 04:54:45     57s] Deleting Lib Analyzer.
[07/04 04:54:45     57s] clean pInstBBox. size 0
[07/04 04:54:45     57s] All LLGs are deleted
[07/04 04:54:45     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:45     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.4M, EPOCH TIME: 1720068885.944700
[07/04 04:54:45     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2048.4M, EPOCH TIME: 1720068885.944763
[07/04 04:54:45     57s] Info: pop threads available for lower-level modules during optimization.
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:45     57s] Disable CTE adjustment.
[07/04 04:54:45     57s] #optDebug: fT-D <X 1 0 0 0>
[07/04 04:54:45     57s] VSMManager cleared!
[07/04 04:54:45     57s] **place_opt_design ... cpu = 0:00:17, real = 0:00:18, mem = 1960.4M **
[07/04 04:54:45     57s] *** Finished GigaPlace ***
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:54:45     57s] Severity  ID               Count  Summary                                  
[07/04 04:54:45     57s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[07/04 04:54:45     57s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[07/04 04:54:45     57s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/04 04:54:45     57s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/04 04:54:45     57s] *** Message Summary: 15 warning(s), 0 error(s)
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] *** place_opt_design #1 [finish] : cpu/real = 0:00:17.2/0:00:18.4 (0.9), totSession cpu/real = 0:00:57.8/0:01:01.3 (0.9), mem = 1960.4M
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] =============================================================================================
[07/04 04:54:45     57s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/04 04:54:45     57s] =============================================================================================
[07/04 04:54:45     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:45     57s] ---------------------------------------------------------------------------------------------
[07/04 04:54:45     57s] [ InitOpt                ]      1   0:00:00.6  (   3.3 % )     0:00:02.1 /  0:00:02.0    1.0
[07/04 04:54:45     57s] [ GlobalOpt              ]      1   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:45     57s] [ DrvOpt                 ]      3   0:00:02.8  (  15.3 % )     0:00:02.8 /  0:00:02.8    1.0
[07/04 04:54:45     57s] [ SimplifyNetlist        ]      1   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[07/04 04:54:45     57s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:45     57s] [ AreaOpt                ]      2   0:00:03.3  (  17.8 % )     0:00:03.4 /  0:00:03.5    1.0
[07/04 04:54:45     57s] [ ViewPruning            ]      8   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:45     57s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.4 % )     0:00:02.7 /  0:00:01.7    0.6
[07/04 04:54:45     57s] [ DrvReport              ]      2   0:00:01.2  (   6.3 % )     0:00:01.2 /  0:00:00.1    0.1
[07/04 04:54:45     57s] [ CongRefineRouteType    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:45     57s] [ SlackTraversorInit     ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[07/04 04:54:45     57s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:45     57s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[07/04 04:54:45     57s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/04 04:54:45     57s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:54:45     57s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:45     57s] [ IncrReplace            ]      1   0:00:04.1  (  22.4 % )     0:00:04.9 /  0:00:04.7    1.0
[07/04 04:54:45     57s] [ RefinePlace            ]      2   0:00:00.2  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.3
[07/04 04:54:45     57s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[07/04 04:54:45     57s] [ ExtractRC              ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:45     57s] [ TimingUpdate           ]     28   0:00:00.7  (   3.6 % )     0:00:02.2 /  0:00:02.2    1.0
[07/04 04:54:45     57s] [ FullDelayCalc          ]      3   0:00:02.2  (  11.8 % )     0:00:02.2 /  0:00:02.1    1.0
[07/04 04:54:45     57s] [ TimingReport           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:45     57s] [ GenerateReports        ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:45     57s] [ MISC                   ]          0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    0.9
[07/04 04:54:45     57s] ---------------------------------------------------------------------------------------------
[07/04 04:54:45     57s]  place_opt_design #1 TOTAL          0:00:18.4  ( 100.0 % )     0:00:18.4 /  0:00:17.2    0.9
[07/04 04:54:45     57s] ---------------------------------------------------------------------------------------------
[07/04 04:54:45     57s] 
[07/04 04:54:45     57s] <CMD> set_ccopt_property buffer_cells {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[07/04 04:54:45     57s] <CMD> ccopt_design
[07/04 04:54:45     57s] #% Begin ccopt_design (date=07/04 04:54:45, mem=1575.7M)
[07/04 04:54:46     57s] Turning off fast DC mode.
[07/04 04:54:46     57s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:57.9/0:01:01.4 (0.9), mem = 1950.9M
[07/04 04:54:46     57s] Runtime...
[07/04 04:54:46     57s] **INFO: User's settings:
[07/04 04:54:46     57s] setNanoRouteMode -extractThirdPartyCompatible  false
[07/04 04:54:46     57s] setNanoRouteMode -grouteExpTdStdDelay          10.2
[07/04 04:54:46     57s] setDesignMode -process                         45
[07/04 04:54:46     57s] setExtractRCMode -coupling_c_th                0.1
[07/04 04:54:46     57s] setExtractRCMode -engine                       preRoute
[07/04 04:54:46     57s] setExtractRCMode -relative_c_th                1
[07/04 04:54:46     57s] setExtractRCMode -total_c_th                   0
[07/04 04:54:46     57s] setDelayCalMode -enable_high_fanout            true
[07/04 04:54:46     57s] setDelayCalMode -engine                        aae
[07/04 04:54:46     57s] setDelayCalMode -ignoreNetLoad                 false
[07/04 04:54:46     57s] setDelayCalMode -socv_accuracy_mode            low
[07/04 04:54:46     57s] setOptMode -activeHoldViews                    { default }
[07/04 04:54:46     57s] setOptMode -activeSetupViews                   { default }
[07/04 04:54:46     57s] setOptMode -autoSetupViews                     { default}
[07/04 04:54:46     57s] setOptMode -autoTDGRSetupViews                 { default}
[07/04 04:54:46     57s] setOptMode -drcMargin                          0
[07/04 04:54:46     57s] setOptMode -fixDrc                             true
[07/04 04:54:46     57s] setOptMode -optimizeFF                         true
[07/04 04:54:46     57s] setOptMode -preserveAllSequential              true
[07/04 04:54:46     57s] setOptMode -setupTargetSlack                   0
[07/04 04:54:46     57s] setPlaceMode -place_global_place_io_pins       true
[07/04 04:54:46     57s] 
[07/04 04:54:46     57s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[07/04 04:54:46     57s] (ccopt_design): create_ccopt_clock_tree_spec
[07/04 04:54:46     57s] Creating clock tree spec for modes (timing configs): default
[07/04 04:54:46     57s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/04 04:54:46     57s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:54:46     57s] 
[07/04 04:54:46     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:46     57s] Summary for sequential cells identification: 
[07/04 04:54:46     57s]   Identified SBFF number: 16
[07/04 04:54:46     57s]   Identified MBFF number: 0
[07/04 04:54:46     57s]   Identified SB Latch number: 0
[07/04 04:54:46     57s]   Identified MB Latch number: 0
[07/04 04:54:46     57s]   Not identified SBFF number: 0
[07/04 04:54:46     57s]   Not identified MBFF number: 0
[07/04 04:54:46     57s]   Not identified SB Latch number: 0
[07/04 04:54:46     57s]   Not identified MB Latch number: 0
[07/04 04:54:46     57s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:46     57s]  Visiting view : default
[07/04 04:54:46     57s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:46     57s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:46     57s]  Visiting view : default
[07/04 04:54:46     57s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:46     57s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:46     57s] TLC MultiMap info (StdDelay):
[07/04 04:54:46     57s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:46     57s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:46     57s]  Setting StdDelay to: 10.2ps
[07/04 04:54:46     57s] 
[07/04 04:54:46     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:46     57s] Reset timing graph...
[07/04 04:54:46     57s] Ignoring AAE DB Resetting ...
[07/04 04:54:46     57s] Reset timing graph done.
[07/04 04:54:46     57s] Ignoring AAE DB Resetting ...
[07/04 04:54:46     58s] Analyzing clock structure...
[07/04 04:54:46     58s] Analyzing clock structure done.
[07/04 04:54:46     58s] Reset timing graph...
[07/04 04:54:46     58s] Ignoring AAE DB Resetting ...
[07/04 04:54:46     58s] Reset timing graph done.
[07/04 04:54:46     58s] Extracting original clock gating for clk...
[07/04 04:54:46     58s]   clock_tree clk contains 448 sinks and 0 clock gates.
[07/04 04:54:46     58s] Extracting original clock gating for clk done.
[07/04 04:54:46     58s] The skew group clk/default was created. It contains 448 sinks and 1 sources.
[07/04 04:54:46     58s] Checking clock tree convergence...
[07/04 04:54:46     58s] Checking clock tree convergence done.
[07/04 04:54:46     58s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/04 04:54:46     58s] Set place::cacheFPlanSiteMark to 1
[07/04 04:54:46     58s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[07/04 04:54:46     58s] Using CCOpt effort standard.
[07/04 04:54:46     58s] CCOpt::Phase::Initialization...
[07/04 04:54:46     58s] Check Prerequisites...
[07/04 04:54:46     58s] Leaving CCOpt scope - CheckPlace...
[07/04 04:54:46     58s] OPERPROF: Starting checkPlace at level 1, MEM:1950.9M, EPOCH TIME: 1720068886.338902
[07/04 04:54:46     58s] Processing tracks to init pin-track alignment.
[07/04 04:54:46     58s] z: 2, totalTracks: 1
[07/04 04:54:46     58s] z: 4, totalTracks: 1
[07/04 04:54:46     58s] z: 6, totalTracks: 1
[07/04 04:54:46     58s] z: 8, totalTracks: 1
[07/04 04:54:46     58s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:46     58s] All LLGs are deleted
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.9M, EPOCH TIME: 1720068886.341089
[07/04 04:54:46     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.9M, EPOCH TIME: 1720068886.341167
[07/04 04:54:46     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1950.9M, EPOCH TIME: 1720068886.341298
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1950.9M, EPOCH TIME: 1720068886.341631
[07/04 04:54:46     58s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:46     58s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:46     58s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1950.9M, EPOCH TIME: 1720068886.341779
[07/04 04:54:46     58s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:54:46     58s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:54:46     58s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1950.9M, EPOCH TIME: 1720068886.342638
[07/04 04:54:46     58s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:54:46     58s] SiteArray: use 548,864 bytes
[07/04 04:54:46     58s] SiteArray: current memory after site array memory allocation 1950.9M
[07/04 04:54:46     58s] SiteArray: FP blocked sites are writable
[07/04 04:54:46     58s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:54:46     58s] Atter site array init, number of instance map data is 0.
[07/04 04:54:46     58s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:1950.9M, EPOCH TIME: 1720068886.344727
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:46     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1950.9M, EPOCH TIME: 1720068886.345462
[07/04 04:54:46     58s] Begin checking placement ... (start mem=1950.9M, init mem=1950.9M)
[07/04 04:54:46     58s] Begin checking exclusive groups violation ...
[07/04 04:54:46     58s] There are 0 groups to check, max #box is 0, total #box is 0
[07/04 04:54:46     58s] Finished checking exclusive groups violations. Found 0 Vio.
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Running CheckPlace using 1 thread in normal mode...
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] ...checkPlace normal is done!
[07/04 04:54:46     58s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1950.9M, EPOCH TIME: 1720068886.370075
[07/04 04:54:46     58s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:1950.9M, EPOCH TIME: 1720068886.372070
[07/04 04:54:46     58s] *info: Placed = 2204          
[07/04 04:54:46     58s] *info: Unplaced = 0           
[07/04 04:54:46     58s] Placement Density:17.72%(3979/22457)
[07/04 04:54:46     58s] Placement Density (including fixed std cells):17.72%(3979/22457)
[07/04 04:54:46     58s] All LLGs are deleted
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2204).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.9M, EPOCH TIME: 1720068886.373170
[07/04 04:54:46     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.9M, EPOCH TIME: 1720068886.373244
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1950.9M)
[07/04 04:54:46     58s] OPERPROF: Finished checkPlace at level 1, CPU:0.035, REAL:0.035, MEM:1950.9M, EPOCH TIME: 1720068886.373603
[07/04 04:54:46     58s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] Innovus will update I/O latencies
[07/04 04:54:46     58s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] Info: 1 threads available for lower-level modules during optimization.
[07/04 04:54:46     58s] Executing ccopt post-processing.
[07/04 04:54:46     58s] Synthesizing clock trees with CCOpt...
[07/04 04:54:46     58s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:58.2/0:01:01.7 (0.9), mem = 1950.9M
[07/04 04:54:46     58s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/04 04:54:46     58s] CCOpt::Phase::PreparingToBalance...
[07/04 04:54:46     58s] Leaving CCOpt scope - Initializing power interface...
[07/04 04:54:46     58s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Positive (advancing) pin insertion delays
[07/04 04:54:46     58s] =========================================
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Found 0 advancing pin insertion delay (0.000% of 448 clock tree sinks)
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Negative (delaying) pin insertion delays
[07/04 04:54:46     58s] ========================================
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Found 0 delaying pin insertion delay (0.000% of 448 clock tree sinks)
[07/04 04:54:46     58s] Notify start of optimization...
[07/04 04:54:46     58s] Notify start of optimization done.
[07/04 04:54:46     58s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/04 04:54:46     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1950.9M, EPOCH TIME: 1720068886.380299
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] All LLGs are deleted
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.9M, EPOCH TIME: 1720068886.380381
[07/04 04:54:46     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.9M, EPOCH TIME: 1720068886.380416
[07/04 04:54:46     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1942.9M, EPOCH TIME: 1720068886.381372
[07/04 04:54:46     58s] ### Creating LA Mngr. totSessionCpu=0:00:58.2 mem=1942.9M
[07/04 04:54:46     58s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.2 mem=1942.9M
[07/04 04:54:46     58s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      ==================== Layers =====================
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:46     58s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:46     58s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      Started Import and model ( Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:46     58s] (I)      == Non-default Options ==
[07/04 04:54:46     58s] (I)      Maximum routing layer                              : 10
[07/04 04:54:46     58s] (I)      Number of threads                                  : 1
[07/04 04:54:46     58s] (I)      Method to set GCell size                           : row
[07/04 04:54:46     58s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:46     58s] (I)      Use row-based GCell size
[07/04 04:54:46     58s] (I)      Use row-based GCell align
[07/04 04:54:46     58s] (I)      layer 0 area = 0
[07/04 04:54:46     58s] (I)      layer 1 area = 0
[07/04 04:54:46     58s] (I)      layer 2 area = 0
[07/04 04:54:46     58s] (I)      layer 3 area = 0
[07/04 04:54:46     58s] (I)      layer 4 area = 0
[07/04 04:54:46     58s] (I)      layer 5 area = 0
[07/04 04:54:46     58s] (I)      layer 6 area = 0
[07/04 04:54:46     58s] (I)      layer 7 area = 0
[07/04 04:54:46     58s] (I)      layer 8 area = 0
[07/04 04:54:46     58s] (I)      layer 9 area = 0
[07/04 04:54:46     58s] (I)      GCell unit size   : 2800
[07/04 04:54:46     58s] (I)      GCell multiplier  : 1
[07/04 04:54:46     58s] (I)      GCell row height  : 2800
[07/04 04:54:46     58s] (I)      Actual row height : 2800
[07/04 04:54:46     58s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:46     58s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:46     58s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:46     58s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:46     58s] (I)      ============== Default via ===============
[07/04 04:54:46     58s] (I)      +---+------------------+-----------------+
[07/04 04:54:46     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:46     58s] (I)      +---+------------------+-----------------+
[07/04 04:54:46     58s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:46     58s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:46     58s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:46     58s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:46     58s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:46     58s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:46     58s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:46     58s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:46     58s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:46     58s] (I)      +---+------------------+-----------------+
[07/04 04:54:46     58s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:46     58s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:46     58s] [NR-eGR] Read 0 other shapes
[07/04 04:54:46     58s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:46     58s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:46     58s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:46     58s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:46     58s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:46     58s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:46     58s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:46     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:46     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:46     58s] [NR-eGR] Read 2301 nets ( ignored 0 )
[07/04 04:54:46     58s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:46     58s] (I)      Read Num Blocks=10766  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:46     58s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:46     58s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:46     58s] (I)      Number of ignored nets                =      0
[07/04 04:54:46     58s] (I)      Number of connected nets              =      0
[07/04 04:54:46     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/04 04:54:46     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:46     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:46     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:46     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/04 04:54:46     58s] (I)      Ndr track 0 does not exist
[07/04 04:54:46     58s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:46     58s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:46     58s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:46     58s] (I)      Site width          :   380  (dbu)
[07/04 04:54:46     58s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:46     58s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:46     58s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:46     58s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:46     58s] (I)      Grid                :   142   142    10
[07/04 04:54:46     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:46     58s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:46     58s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:46     58s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:46     58s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:46     58s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:46     58s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:46     58s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:46     58s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:46     58s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:46     58s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:46     58s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:46     58s] (I)      --------------------------------------------------------
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:46     58s] [NR-eGR] Rule id: 0  Nets: 2301
[07/04 04:54:46     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:46     58s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:46     58s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:46     58s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:46     58s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:46     58s] [NR-eGR] ========================================
[07/04 04:54:46     58s] [NR-eGR] 
[07/04 04:54:46     58s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:46     58s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:46     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:46     58s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:46     58s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:46     58s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:46     58s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:46     58s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:46     58s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:46     58s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:46     58s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:46     58s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:46     58s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:46     58s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:46     58s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:46     58s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      Reset routing kernel
[07/04 04:54:46     58s] (I)      Started Global Routing ( Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      totalPins=8144  totalGlobalPin=7900 (97.00%)
[07/04 04:54:46     58s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:46     58s] [NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1a Route ============
[07/04 04:54:46     58s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1b Route ============
[07/04 04:54:46     58s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:46     58s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[07/04 04:54:46     58s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:46     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1c Route ============
[07/04 04:54:46     58s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1d Route ============
[07/04 04:54:46     58s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1e Route ============
[07/04 04:54:46     58s] (I)      Usage: 21347 = (11448 H, 9899 V) = (3.52% H, 2.91% V) = (1.603e+04um H, 1.386e+04um V)
[07/04 04:54:46     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] (I)      ============  Phase 1l Route ============
[07/04 04:54:46     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:46     58s] (I)      Layer  2:     134249      8367         6           0      147531    ( 0.00%) 
[07/04 04:54:46     58s] (I)      Layer  3:     194359     11181         0           0      200220    ( 0.00%) 
[07/04 04:54:46     58s] (I)      Layer  4:      89733      4391         3           0      100110    ( 0.00%) 
[07/04 04:54:46     58s] (I)      Layer  5:      93427      1497         0           0      100110    ( 0.00%) 
[07/04 04:54:46     58s] (I)      Layer  6:      86691       947         0           0      100110    ( 0.00%) 
[07/04 04:54:46     58s] (I)      Layer  7:      25778         9         0        4020       29350    (12.05%) 
[07/04 04:54:46     58s] (I)      Layer  8:      18117         8         0       14448       18922    (43.30%) 
[07/04 04:54:46     58s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:54:46     58s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:46     58s] (I)      Total:        665571     26401        10       32771      716250    ( 4.38%) 
[07/04 04:54:46     58s] (I)      
[07/04 04:54:46     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:46     58s] [NR-eGR]                        OverCon            
[07/04 04:54:46     58s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:46     58s] [NR-eGR]        Layer               (1)    OverCon
[07/04 04:54:46     58s] [NR-eGR] ----------------------------------------------
[07/04 04:54:46     58s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[07/04 04:54:46     58s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal4 ( 4)         3( 0.01%)   ( 0.01%) 
[07/04 04:54:46     58s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:46     58s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:46     58s] [NR-eGR] ----------------------------------------------
[07/04 04:54:46     58s] [NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[07/04 04:54:46     58s] [NR-eGR] 
[07/04 04:54:46     58s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:46     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:46     58s] (I)      ============= Track Assignment ============
[07/04 04:54:46     58s] (I)      Started Track Assignment (1T) ( Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:46     58s] (I)      Run Multi-thread track assignment
[07/04 04:54:46     58s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      Started Export ( Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:46     58s] [NR-eGR] ------------------------------------
[07/04 04:54:46     58s] [NR-eGR]  metal1   (1H)             0   8044 
[07/04 04:54:46     58s] [NR-eGR]  metal2   (2V)          8105  10111 
[07/04 04:54:46     58s] [NR-eGR]  metal3   (3H)         14545   3282 
[07/04 04:54:46     58s] [NR-eGR]  metal4   (4V)          5826    381 
[07/04 04:54:46     58s] [NR-eGR]  metal5   (5H)          2009    272 
[07/04 04:54:46     58s] [NR-eGR]  metal6   (6V)          1326     11 
[07/04 04:54:46     58s] [NR-eGR]  metal7   (7H)             6      5 
[07/04 04:54:46     58s] [NR-eGR]  metal8   (8V)            11      1 
[07/04 04:54:46     58s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:46     58s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:46     58s] [NR-eGR] ------------------------------------
[07/04 04:54:46     58s] [NR-eGR]           Total        31854  22107 
[07/04 04:54:46     58s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:46     58s] [NR-eGR] Total half perimeter of net bounding box: 24119um
[07/04 04:54:46     58s] [NR-eGR] Total length: 31854um, number of vias: 22107
[07/04 04:54:46     58s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:46     58s] [NR-eGR] Total eGR-routed clock nets wire length: 1421um, number of vias: 1310
[07/04 04:54:46     58s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:46     58s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] Saved RC grid cleaned up.
[07/04 04:54:46     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1942.85 MB )
[07/04 04:54:46     58s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:54:46     58s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:54:46     58s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:54:46     58s] (I)       Early Global Route kernel              100.00%  26.06 sec  26.21 sec  0.15 sec  0.15 sec 
[07/04 04:54:46     58s] (I)       +-Import and model                      17.72%  26.07 sec  26.09 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | +-Create place DB                      4.44%  26.07 sec  26.07 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | +-Import place data                  4.39%  26.07 sec  26.07 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read instances and placement     1.50%  26.07 sec  26.07 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read nets                        2.78%  26.07 sec  26.07 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Create route DB                      9.89%  26.07 sec  26.09 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | +-Import route data (1T)             9.69%  26.08 sec  26.09 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.86%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read routing blockages         0.00%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read instance blockages        0.26%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read PG blockages              1.24%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read clock blockages           0.01%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read other blockages           0.01%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read halo blockages            0.03%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Read boundary cut boxes        0.00%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read blackboxes                  0.01%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read prerouted                   0.08%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read unlegalized nets            0.13%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Read nets                        0.41%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Set up via pillars               0.01%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Initialize 3D grid graph         0.12%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Model blockage capacity          5.08%  26.08 sec  26.09 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | | | +-Initialize 3D capacity         4.52%  26.08 sec  26.09 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | +-Read aux data                        0.00%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Others data preparation              0.20%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Create route kernel                  2.82%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Global Routing                        34.15%  26.09 sec  26.15 sec  0.05 sec  0.05 sec 
[07/04 04:54:46     58s] (I)       | +-Initialization                       1.24%  26.09 sec  26.10 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Net group 1                         28.53%  26.10 sec  26.14 sec  0.04 sec  0.04 sec 
[07/04 04:54:46     58s] (I)       | | +-Generate topology                  1.59%  26.10 sec  26.10 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1a                           4.64%  26.10 sec  26.11 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | | +-Pattern routing (1T)             4.03%  26.10 sec  26.11 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | | +-Add via demand to 2D             0.43%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1b                           0.10%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1c                           0.01%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1d                           0.01%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1e                           0.13%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | | +-Route legalization               0.00%  26.11 sec  26.11 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | | +-Phase 1l                          19.36%  26.11 sec  26.14 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | | | +-Layer assignment (1T)           16.90%  26.11 sec  26.14 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | +-Clean cong LA                        0.00%  26.14 sec  26.14 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Export 3D cong map                     3.98%  26.15 sec  26.15 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | +-Export 2D cong map                   0.38%  26.15 sec  26.15 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Extract Global 3D Wires                0.38%  26.15 sec  26.15 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Track Assignment (1T)                 20.69%  26.15 sec  26.18 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | +-Initialization                       0.07%  26.15 sec  26.15 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Track Assignment Kernel             20.21%  26.15 sec  26.18 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | +-Free Memory                          0.01%  26.18 sec  26.18 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Export                                19.28%  26.18 sec  26.21 sec  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)       | +-Export DB wires                     10.40%  26.18 sec  26.20 sec  0.02 sec  0.02 sec 
[07/04 04:54:46     58s] (I)       | | +-Export all nets                    8.07%  26.18 sec  26.20 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | | +-Set wire vias                      1.74%  26.20 sec  26.20 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       | +-Report wirelength                    4.10%  26.20 sec  26.21 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | +-Update net boxes                     4.55%  26.21 sec  26.21 sec  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)       | +-Update timing                        0.00%  26.21 sec  26.21 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)       +-Postprocess design                     0.04%  26.21 sec  26.21 sec  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)      ===================== Summary by functions =====================
[07/04 04:54:46     58s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:54:46     58s] (I)      ----------------------------------------------------------------
[07/04 04:54:46     58s] (I)        0  Early Global Route kernel      100.00%  0.15 sec  0.15 sec 
[07/04 04:54:46     58s] (I)        1  Global Routing                  34.15%  0.05 sec  0.05 sec 
[07/04 04:54:46     58s] (I)        1  Track Assignment (1T)           20.69%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        1  Export                          19.28%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        1  Import and model                17.72%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        1  Export 3D cong map               3.98%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        1  Extract Global 3D Wires          0.38%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Net group 1                     28.53%  0.04 sec  0.04 sec 
[07/04 04:54:46     58s] (I)        2  Track Assignment Kernel         20.21%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        2  Export DB wires                 10.40%  0.02 sec  0.02 sec 
[07/04 04:54:46     58s] (I)        2  Create route DB                  9.89%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        2  Update net boxes                 4.55%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        2  Create place DB                  4.44%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        2  Report wirelength                4.10%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        2  Create route kernel              2.82%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Initialization                   1.31%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Export 2D cong map               0.38%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Others data preparation          0.20%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1l                        19.36%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        3  Import route data (1T)           9.69%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        3  Export all nets                  8.07%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1a                         4.64%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        3  Import place data                4.39%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        3  Set wire vias                    1.74%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Generate topology                1.59%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1e                         0.13%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Layer assignment (1T)           16.90%  0.03 sec  0.03 sec 
[07/04 04:54:46     58s] (I)        4  Model blockage capacity          5.08%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        4  Pattern routing (1T)             4.03%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        4  Read nets                        3.19%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Read blockages ( Layer 2-10 )    1.86%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Read instances and placement     1.50%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Add via demand to 2D             0.43%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Read unlegalized nets            0.13%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Initialize 3D capacity           4.52%  0.01 sec  0.01 sec 
[07/04 04:54:46     58s] (I)        5  Read PG blockages                1.24%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read instance blockages          0.26%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:46     58s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:46     58s] Legalization setup...
[07/04 04:54:46     58s] Using cell based legalization.
[07/04 04:54:46     58s] Initializing placement interface...
[07/04 04:54:46     58s]   Use check_library -place or consult logv if problems occur.
[07/04 04:54:46     58s]   Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:46     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1942.9M, EPOCH TIME: 1720068886.548335
[07/04 04:54:46     58s] Processing tracks to init pin-track alignment.
[07/04 04:54:46     58s] z: 2, totalTracks: 1
[07/04 04:54:46     58s] z: 4, totalTracks: 1
[07/04 04:54:46     58s] z: 6, totalTracks: 1
[07/04 04:54:46     58s] z: 8, totalTracks: 1
[07/04 04:54:46     58s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:46     58s] All LLGs are deleted
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1942.9M, EPOCH TIME: 1720068886.550467
[07/04 04:54:46     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1942.9M, EPOCH TIME: 1720068886.550542
[07/04 04:54:46     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1942.9M, EPOCH TIME: 1720068886.551091
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1942.9M, EPOCH TIME: 1720068886.551403
[07/04 04:54:46     58s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:46     58s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:46     58s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1942.9M, EPOCH TIME: 1720068886.555600
[07/04 04:54:46     58s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:54:46     58s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:54:46     58s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1942.9M, EPOCH TIME: 1720068886.556511
[07/04 04:54:46     58s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:54:46     58s] SiteArray: use 548,864 bytes
[07/04 04:54:46     58s] SiteArray: current memory after site array memory allocation 1942.9M
[07/04 04:54:46     58s] SiteArray: FP blocked sites are writable
[07/04 04:54:46     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:46     58s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1942.9M, EPOCH TIME: 1720068886.558206
[07/04 04:54:46     58s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:1942.9M, EPOCH TIME: 1720068886.566129
[07/04 04:54:46     58s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:54:46     58s] Atter site array init, number of instance map data is 0.
[07/04 04:54:46     58s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:1942.9M, EPOCH TIME: 1720068886.566837
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:46     58s] OPERPROF:     Starting CMU at level 3, MEM:1942.9M, EPOCH TIME: 1720068886.567776
[07/04 04:54:46     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1942.9M, EPOCH TIME: 1720068886.568384
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:46     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1942.9M, EPOCH TIME: 1720068886.568880
[07/04 04:54:46     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1942.9M, EPOCH TIME: 1720068886.568923
[07/04 04:54:46     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1942.9M, EPOCH TIME: 1720068886.569100
[07/04 04:54:46     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1942.9MB).
[07/04 04:54:46     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:1942.9M, EPOCH TIME: 1720068886.570962
[07/04 04:54:46     58s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] Initializing placement interface done.
[07/04 04:54:46     58s] Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:46     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1942.9M, EPOCH TIME: 1720068886.571156
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:1940.9M, EPOCH TIME: 1720068886.579495
[07/04 04:54:46     58s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:46     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.9M, EPOCH TIME: 1720068886.582833
[07/04 04:54:46     58s] Processing tracks to init pin-track alignment.
[07/04 04:54:46     58s] z: 2, totalTracks: 1
[07/04 04:54:46     58s] z: 4, totalTracks: 1
[07/04 04:54:46     58s] z: 6, totalTracks: 1
[07/04 04:54:46     58s] z: 8, totalTracks: 1
[07/04 04:54:46     58s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:46     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.9M, EPOCH TIME: 1720068886.585164
[07/04 04:54:46     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:46     58s] OPERPROF:     Starting CMU at level 3, MEM:1940.9M, EPOCH TIME: 1720068886.590992
[07/04 04:54:46     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1940.9M, EPOCH TIME: 1720068886.591596
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:46     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1940.9M, EPOCH TIME: 1720068886.592100
[07/04 04:54:46     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.9M, EPOCH TIME: 1720068886.592143
[07/04 04:54:46     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1940.9M, EPOCH TIME: 1720068886.592325
[07/04 04:54:46     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1940.9MB).
[07/04 04:54:46     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1940.9M, EPOCH TIME: 1720068886.592874
[07/04 04:54:46     58s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:46     58s] (I)      Load db... (mem=1940.9M)
[07/04 04:54:46     58s] (I)      Read data from FE... (mem=1940.9M)
[07/04 04:54:46     58s] (I)      Number of ignored instance 0
[07/04 04:54:46     58s] (I)      Number of inbound cells 0
[07/04 04:54:46     58s] (I)      Number of opened ILM blockages 0
[07/04 04:54:46     58s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/04 04:54:46     58s] (I)      numMoveCells=2204, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[07/04 04:54:46     58s] (I)      cell height: 2800, count: 2204
[07/04 04:54:46     58s] (I)      Read rows... (mem=1940.9M)
[07/04 04:54:46     58s] (I)      rowRegion is not equal to core box, resetting core box
[07/04 04:54:46     58s] (I)      rowRegion : (50160, 50120) - (349980, 349720)
[07/04 04:54:46     58s] (I)      coreBox   : (50160, 50120) - (349980, 350000)
[07/04 04:54:46     58s] (I)      Done Read rows (cpu=0.000s, mem=1940.9M)
[07/04 04:54:46     58s] (I)      Done Read data from FE (cpu=0.003s, mem=1940.9M)
[07/04 04:54:46     58s] (I)      Done Load db (cpu=0.003s, mem=1940.9M)
[07/04 04:54:46     58s] (I)      Constructing placeable region... (mem=1940.9M)
[07/04 04:54:46     58s] (I)      Constructing bin map
[07/04 04:54:46     58s] (I)      Initialize bin information with width=28000 height=28000
[07/04 04:54:46     58s] (I)      Done constructing bin map
[07/04 04:54:46     58s] (I)      Compute region effective width... (mem=1940.9M)
[07/04 04:54:46     58s] (I)      Done Compute region effective width (cpu=0.000s, mem=1940.9M)
[07/04 04:54:46     58s] (I)      Done Constructing placeable region (cpu=0.001s, mem=1940.9M)
[07/04 04:54:46     58s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:46     58s] Validating CTS configuration...
[07/04 04:54:46     58s] Checking module port directions...
[07/04 04:54:46     58s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:46     58s] Non-default CCOpt properties:
[07/04 04:54:46     58s]   Public non-default CCOpt properties:
[07/04 04:54:46     58s]     buffer_cells is set for at least one object
[07/04 04:54:46     58s]     cts_merge_clock_gates is set for at least one object
[07/04 04:54:46     58s]     cts_merge_clock_logic is set for at least one object
[07/04 04:54:46     58s]     route_type is set for at least one object
[07/04 04:54:46     58s]   No private non-default CCOpt properties
[07/04 04:54:46     58s] Route type trimming info:
[07/04 04:54:46     58s]   No route type modifications were made.
[07/04 04:54:46     58s] 
[07/04 04:54:46     58s] Trim Metal Layers:
[07/04 04:54:46     58s] LayerId::1 widthSet size::1
[07/04 04:54:46     58s] LayerId::2 widthSet size::1
[07/04 04:54:46     58s] LayerId::3 widthSet size::1
[07/04 04:54:46     58s] LayerId::4 widthSet size::1
[07/04 04:54:46     58s] LayerId::5 widthSet size::1
[07/04 04:54:46     58s] LayerId::6 widthSet size::1
[07/04 04:54:46     58s] LayerId::7 widthSet size::1
[07/04 04:54:46     58s] LayerId::8 widthSet size::1
[07/04 04:54:46     58s] LayerId::9 widthSet size::1
[07/04 04:54:46     58s] LayerId::10 widthSet size::1
[07/04 04:54:46     58s] Updating RC grid for preRoute extraction ...
[07/04 04:54:46     58s] eee: pegSigSF::1.070000
[07/04 04:54:46     58s] Initializing multi-corner resistance tables ...
[07/04 04:54:46     58s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:46     58s] eee: l::2 avDens::0.115823 usedTrk::580.332249 availTrk::5010.526316 sigTrk::580.332249
[07/04 04:54:46     58s] eee: l::3 avDens::0.126626 usedTrk::1050.997031 availTrk::8300.000000 sigTrk::1050.997031
[07/04 04:54:46     58s] eee: l::4 avDens::0.111687 usedTrk::418.826465 availTrk::3750.000000 sigTrk::418.826465
[07/04 04:54:46     58s] eee: l::5 avDens::0.044067 usedTrk::147.624857 availTrk::3350.000000 sigTrk::147.624857
[07/04 04:54:46     58s] eee: l::6 avDens::0.037212 usedTrk::94.890679 availTrk::2550.000000 sigTrk::94.890679
[07/04 04:54:46     58s] eee: l::7 avDens::0.006945 usedTrk::0.463000 availTrk::66.666667 sigTrk::0.463000
[07/04 04:54:46     58s] eee: l::8 avDens::0.086725 usedTrk::176.340786 availTrk::2033.333333 sigTrk::176.340786
[07/04 04:54:46     58s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:46     58s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:46     58s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:46     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267494 uaWl=1.000000 uaWlH=0.288963 aWlH=0.000000 lMod=0 pMax=0.850500 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:46     58s] End AAE Lib Interpolated Model. (MEM=1940.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 9.6e-05
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000133
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000162
[07/04 04:54:46     58s] (I)      Initializing Steiner engine. 
[07/04 04:54:46     58s] (I)      ==================== Layers =====================
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:46     58s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:46     58s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:46     58s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:46     58s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:46     58s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[07/04 04:54:46     58s] Library trimming buffers in power domain auto-default and half-corner default:both.late removed 0 of 3 cells
[07/04 04:54:46     58s] Original list had 3 cells:
[07/04 04:54:46     58s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:54:46     58s] Library trimming was not able to trim any cells:
[07/04 04:54:46     58s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000249
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000291
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000327
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000362
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000396
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000431
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000463
[07/04 04:54:46     58s] Accumulated time to calculate placeable region: 0.000495
[07/04 04:54:47     58s] Clock tree balancer configuration for clock_tree clk:
[07/04 04:54:47     58s] Non-default CCOpt properties:
[07/04 04:54:47     58s]   Public non-default CCOpt properties:
[07/04 04:54:47     58s]     cts_merge_clock_gates: true (default: false)
[07/04 04:54:47     58s]     cts_merge_clock_logic: true (default: false)
[07/04 04:54:47     58s]     route_type (leaf): default_route_type_leaf (default: default)
[07/04 04:54:47     58s]     route_type (top): default_route_type_nonleaf (default: default)
[07/04 04:54:47     58s]     route_type (trunk): default_route_type_nonleaf (default: default)
[07/04 04:54:47     58s]   No private non-default CCOpt properties
[07/04 04:54:47     58s] For power domain auto-default:
[07/04 04:54:47     58s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:54:47     58s]   Inverters:   
[07/04 04:54:47     58s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[07/04 04:54:47     58s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[07/04 04:54:47     58s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 22456.518um^2
[07/04 04:54:47     58s] Top Routing info:
[07/04 04:54:47     58s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] Trunk Routing info:
[07/04 04:54:47     58s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] Leaf Routing info:
[07/04 04:54:47     58s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] For timing_corner default:both, late and power domain auto-default:
[07/04 04:54:47     58s]   Slew time target (leaf):    0.043ns
[07/04 04:54:47     58s]   Slew time target (trunk):   0.043ns
[07/04 04:54:47     58s]   Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
[07/04 04:54:47     58s]   Buffer unit delay: 0.041ns
[07/04 04:54:47     58s]   Buffer max distance: 272.787um
[07/04 04:54:47     58s] Fastest wire driving cells and distances:
[07/04 04:54:47     58s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=272.787um, saturatedSlew=0.036ns, speed=3282.635um per ns, cellArea=4.876um^2 per 1000um}
[07/04 04:54:47     58s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=407.273um, saturatedSlew=0.037ns, speed=4978.887um per ns, cellArea=18.941um^2 per 1000um}
[07/04 04:54:47     58s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=411.636um, saturatedSlew=0.037ns, speed=5158.346um per ns, cellArea=16.801um^2 per 1000um}
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Logic Sizing Table:
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] ----------------------------------------------------------
[07/04 04:54:47     58s] Cell    Instance count    Source    Eligible library cells
[07/04 04:54:47     58s] ----------------------------------------------------------
[07/04 04:54:47     58s]   (empty table)
[07/04 04:54:47     58s] ----------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Clock tree balancer configuration for skew_group clk/default:
[07/04 04:54:47     58s]   Sources:                     pin clk
[07/04 04:54:47     58s]   Total number of sinks:       448
[07/04 04:54:47     58s]   Delay constrained sinks:     448
[07/04 04:54:47     58s]   Constrains:                  default
[07/04 04:54:47     58s]   Non-leaf sinks:              0
[07/04 04:54:47     58s]   Ignore pins:                 0
[07/04 04:54:47     58s]  Timing corner default:both.late:
[07/04 04:54:47     58s]   Skew target:                 0.041ns
[07/04 04:54:47     58s] Primary reporting skew groups are:
[07/04 04:54:47     58s] skew_group clk/default with 448 clock sinks
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Clock DAG stats initial state:
[07/04 04:54:47     58s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/04 04:54:47     58s]   sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:47     58s]   misc counts      : r=1, pp=0
[07/04 04:54:47     58s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/04 04:54:47     58s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/04 04:54:47     58s] Clock DAG hash initial state: 8480122104527076011 12363583181473676255
[07/04 04:54:47     58s] CTS services accumulated run-time stats initial state:
[07/04 04:54:47     58s]   delay calculator: calls=2699, total_wall_time=0.123s, mean_wall_time=0.046ms
[07/04 04:54:47     58s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/04 04:54:47     58s]   steiner router: calls=1441, total_wall_time=0.011s, mean_wall_time=0.007ms
[07/04 04:54:47     58s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Layer information for route type default_route_type_leaf:
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:54:47     58s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] metal1     N            H          5.429         0.162         0.881
[07/04 04:54:47     58s] metal2     N            V          3.571         0.143         0.511
[07/04 04:54:47     58s] metal3     Y            H          3.571         0.165         0.588
[07/04 04:54:47     58s] metal4     Y            V          1.500         0.171         0.256
[07/04 04:54:47     58s] metal5     N            H          1.500         0.171         0.256
[07/04 04:54:47     58s] metal6     N            V          1.500         0.171         0.256
[07/04 04:54:47     58s] metal7     N            H          0.188         0.196         0.037
[07/04 04:54:47     58s] metal8     N            V          0.188         0.196         0.037
[07/04 04:54:47     58s] metal9     N            H          0.037         0.265         0.010
[07/04 04:54:47     58s] metal10    N            V          0.037         0.216         0.008
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Layer information for route type default_route_type_nonleaf:
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:54:47     58s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] metal1     N            H          5.429         0.249         1.353
[07/04 04:54:47     58s] metal2     N            V          3.571         0.220         0.786
[07/04 04:54:47     58s] metal3     Y            H          3.571         0.251         0.896
[07/04 04:54:47     58s] metal4     Y            V          1.500         0.255         0.383
[07/04 04:54:47     58s] metal5     N            H          1.500         0.255         0.383
[07/04 04:54:47     58s] metal6     N            V          1.500         0.255         0.383
[07/04 04:54:47     58s] metal7     N            H          0.188         0.269         0.050
[07/04 04:54:47     58s] metal8     N            V          0.188         0.269         0.050
[07/04 04:54:47     58s] metal9     N            H          0.037         0.341         0.013
[07/04 04:54:47     58s] metal10    N            V          0.037         0.326         0.012
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:54:47     58s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Layer information for route type default_route_type_nonleaf:
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:54:47     58s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] metal1     N            H          5.429         0.162         0.881
[07/04 04:54:47     58s] metal2     N            V          3.571         0.143         0.511
[07/04 04:54:47     58s] metal3     Y            H          3.571         0.165         0.588
[07/04 04:54:47     58s] metal4     Y            V          1.500         0.171         0.256
[07/04 04:54:47     58s] metal5     N            H          1.500         0.171         0.256
[07/04 04:54:47     58s] metal6     N            V          1.500         0.171         0.256
[07/04 04:54:47     58s] metal7     N            H          0.188         0.196         0.037
[07/04 04:54:47     58s] metal8     N            V          0.188         0.196         0.037
[07/04 04:54:47     58s] metal9     N            H          0.037         0.265         0.010
[07/04 04:54:47     58s] metal10    N            V          0.037         0.216         0.008
[07/04 04:54:47     58s] ----------------------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Via selection for estimated routes (rule default):
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] ---------------------------------------------------------------------
[07/04 04:54:47     58s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[07/04 04:54:47     58s] Range                         (Ohm)    (fF)     (fs)     Only
[07/04 04:54:47     58s] ---------------------------------------------------------------------
[07/04 04:54:47     58s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[07/04 04:54:47     58s] ---------------------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] No ideal or dont_touch nets found in the clock tree
[07/04 04:54:47     58s] No dont_touch hnets found in the clock tree
[07/04 04:54:47     58s] No dont_touch hpins found in the clock network.
[07/04 04:54:47     58s] Checking for illegal sizes of clock logic instances...
[07/04 04:54:47     58s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Filtering reasons for cell type: inverter
[07/04 04:54:47     58s] =========================================
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     58s] Clock trees    Power domain    Reason                         Library cells
[07/04 04:54:47     58s] -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     58s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[07/04 04:54:47     58s] -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/04 04:54:47     58s] CCOpt configuration status: all checks passed.
[07/04 04:54:47     58s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/04 04:54:47     58s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/04 04:54:47     58s]   No exclusion drivers are needed.
[07/04 04:54:47     58s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/04 04:54:47     58s] Antenna diode management...
[07/04 04:54:47     58s]   Found 0 antenna diodes in the clock trees.
[07/04 04:54:47     58s]   
[07/04 04:54:47     58s] Antenna diode management done.
[07/04 04:54:47     58s] Adding driver cells for primary IOs...
[07/04 04:54:47     58s]   
[07/04 04:54:47     58s]   ----------------------------------------------------------------------------------------------
[07/04 04:54:47     58s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/04 04:54:47     58s]   ----------------------------------------------------------------------------------------------
[07/04 04:54:47     58s]     (empty table)
[07/04 04:54:47     58s]   ----------------------------------------------------------------------------------------------
[07/04 04:54:47     58s]   
[07/04 04:54:47     58s]   
[07/04 04:54:47     58s] Adding driver cells for primary IOs done.
[07/04 04:54:47     58s] Adding driver cell for primary IO roots...
[07/04 04:54:47     58s] Adding driver cell for primary IO roots done.
[07/04 04:54:47     58s] Maximizing clock DAG abstraction...
[07/04 04:54:47     58s]   Removing clock DAG drivers
[07/04 04:54:47     58s] Maximizing clock DAG abstraction done.
[07/04 04:54:47     58s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/04 04:54:47     58s] Synthesizing clock trees...
[07/04 04:54:47     58s]   Preparing To Balance...
[07/04 04:54:47     58s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:47     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1993.1M, EPOCH TIME: 1720068887.125156
[07/04 04:54:47     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1993.1M, EPOCH TIME: 1720068887.129842
[07/04 04:54:47     58s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s]   Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:47     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1983.6M, EPOCH TIME: 1720068887.130078
[07/04 04:54:47     58s] Processing tracks to init pin-track alignment.
[07/04 04:54:47     58s] z: 2, totalTracks: 1
[07/04 04:54:47     58s] z: 4, totalTracks: 1
[07/04 04:54:47     58s] z: 6, totalTracks: 1
[07/04 04:54:47     58s] z: 8, totalTracks: 1
[07/04 04:54:47     58s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:47     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1983.6M, EPOCH TIME: 1720068887.131987
[07/04 04:54:47     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:47     58s] OPERPROF:     Starting CMU at level 3, MEM:1983.6M, EPOCH TIME: 1720068887.136091
[07/04 04:54:47     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1983.6M, EPOCH TIME: 1720068887.136481
[07/04 04:54:47     58s] 
[07/04 04:54:47     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:47     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1983.6M, EPOCH TIME: 1720068887.136858
[07/04 04:54:47     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1983.6M, EPOCH TIME: 1720068887.136890
[07/04 04:54:47     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1983.6M, EPOCH TIME: 1720068887.137109
[07/04 04:54:47     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1983.6MB).
[07/04 04:54:47     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1983.6M, EPOCH TIME: 1720068887.137618
[07/04 04:54:47     58s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s]   Merging duplicate siblings in DAG...
[07/04 04:54:47     58s]     Clock DAG stats before merging:
[07/04 04:54:47     58s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/04 04:54:47     58s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:47     58s]       misc counts      : r=1, pp=0
[07/04 04:54:47     58s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/04 04:54:47     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/04 04:54:47     58s]     Clock DAG hash before merging: 8480122104527076011 12363583181473676255
[07/04 04:54:47     58s]     CTS services accumulated run-time stats before merging:
[07/04 04:54:47     58s]       delay calculator: calls=2699, total_wall_time=0.123s, mean_wall_time=0.046ms
[07/04 04:54:47     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/04 04:54:47     58s]       steiner router: calls=1441, total_wall_time=0.011s, mean_wall_time=0.007ms
[07/04 04:54:47     58s]     Resynthesising clock tree into netlist...
[07/04 04:54:47     58s]       Reset timing graph...
[07/04 04:54:47     58s] Ignoring AAE DB Resetting ...
[07/04 04:54:47     58s]       Reset timing graph done.
[07/04 04:54:47     58s]     Resynthesising clock tree into netlist done.
[07/04 04:54:47     58s]     Merging duplicate clock dag driver clones in DAG...
[07/04 04:54:47     58s]     Merging duplicate clock dag driver clones in DAG done.
[07/04 04:54:47     58s]     
[07/04 04:54:47     58s]     Disconnecting clock tree from netlist...
[07/04 04:54:47     58s]     Disconnecting clock tree from netlist done.
[07/04 04:54:47     58s]   Merging duplicate siblings in DAG done.
[07/04 04:54:47     58s]   Applying movement limits...
[07/04 04:54:47     58s]   Applying movement limits done.
[07/04 04:54:47     58s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s]   CCOpt::Phase::Construction...
[07/04 04:54:47     58s]   Stage::Clustering...
[07/04 04:54:47     58s]   Clustering...
[07/04 04:54:47     58s]     Clock DAG hash before 'Clustering': 8480122104527076011 12363583181473676255
[07/04 04:54:47     58s]     CTS services accumulated run-time stats before 'Clustering':
[07/04 04:54:47     58s]       delay calculator: calls=2699, total_wall_time=0.123s, mean_wall_time=0.046ms
[07/04 04:54:47     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/04 04:54:47     58s]       steiner router: calls=1441, total_wall_time=0.011s, mean_wall_time=0.007ms
[07/04 04:54:47     58s]     Initialize for clustering...
[07/04 04:54:47     58s]     Clock DAG stats before clustering:
[07/04 04:54:47     58s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/04 04:54:47     58s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:47     58s]       misc counts      : r=1, pp=0
[07/04 04:54:47     58s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/04 04:54:47     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/04 04:54:47     58s]     Clock DAG hash before clustering: 8480122104527076011 12363583181473676255
[07/04 04:54:47     58s]     CTS services accumulated run-time stats before clustering:
[07/04 04:54:47     58s]       delay calculator: calls=2699, total_wall_time=0.123s, mean_wall_time=0.046ms
[07/04 04:54:47     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/04 04:54:47     58s]       steiner router: calls=1441, total_wall_time=0.011s, mean_wall_time=0.007ms
[07/04 04:54:47     58s]     Computing max distances from locked parents...
[07/04 04:54:47     58s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/04 04:54:47     58s]     Computing max distances from locked parents done.
[07/04 04:54:47     58s]     Computing optimal clock node locations...
[07/04 04:54:47     58s]     : ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:47     58s]     Optimal path computation stats:
[07/04 04:54:47     58s]       Successful          : 0
[07/04 04:54:47     58s]       Unsuccessful        : 0
[07/04 04:54:47     58s]       Immovable           : 140226387247105
[07/04 04:54:47     58s]       lockedParentLocation: 0
[07/04 04:54:47     58s]       Region hash         : e4d0d11cb7a6f7ec
[07/04 04:54:47     58s]     Unsuccessful details:
[07/04 04:54:47     58s]     
[07/04 04:54:47     58s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s] End AAE Lib Interpolated Model. (MEM=1983.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:47     58s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     58s]     Bottom-up phase...
[07/04 04:54:47     58s]     Clustering bottom-up starting from leaves...
[07/04 04:54:47     58s]       Clustering clock_tree clk...
[07/04 04:54:47     59s]       Clustering clock_tree clk done.
[07/04 04:54:47     59s]     Clustering bottom-up starting from leaves done.
[07/04 04:54:47     59s]     Rebuilding the clock tree after clustering...
[07/04 04:54:47     59s]     Rebuilding the clock tree after clustering done.
[07/04 04:54:47     59s]     Clock DAG stats after bottom-up phase:
[07/04 04:54:47     59s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:47     59s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:47     59s]       misc counts      : r=1, pp=0
[07/04 04:54:47     59s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:47     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=671.720um, total=671.720um
[07/04 04:54:47     59s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/04 04:54:47     59s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:47     59s]     Clock DAG hash after bottom-up phase: 860867013861546328 7059010984658849531
[07/04 04:54:47     59s]     CTS services accumulated run-time stats after bottom-up phase:
[07/04 04:54:47     59s]       delay calculator: calls=2803, total_wall_time=0.162s, mean_wall_time=0.058ms
[07/04 04:54:47     59s]       legalizer: calls=118, total_wall_time=0.003s, mean_wall_time=0.027ms
[07/04 04:54:47     59s]       steiner router: calls=1543, total_wall_time=0.048s, mean_wall_time=0.031ms
[07/04 04:54:47     59s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:54:47     59s]     Legalizing clock trees...
[07/04 04:54:47     59s]     Resynthesising clock tree into netlist...
[07/04 04:54:47     59s]       Reset timing graph...
[07/04 04:54:47     59s] Ignoring AAE DB Resetting ...
[07/04 04:54:47     59s]       Reset timing graph done.
[07/04 04:54:47     59s]     Resynthesising clock tree into netlist done.
[07/04 04:54:47     59s]     Commiting net attributes....
[07/04 04:54:47     59s]     Commiting net attributes. done.
[07/04 04:54:47     59s]     Leaving CCOpt scope - ClockRefiner...
[07/04 04:54:47     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1983.6M, EPOCH TIME: 1720068887.585249
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1945.6M, EPOCH TIME: 1720068887.589881
[07/04 04:54:47     59s]     Assigned high priority to 462 instances.
[07/04 04:54:47     59s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/04 04:54:47     59s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/04 04:54:47     59s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1945.6M, EPOCH TIME: 1720068887.591920
[07/04 04:54:47     59s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1945.6M, EPOCH TIME: 1720068887.591976
[07/04 04:54:47     59s] Processing tracks to init pin-track alignment.
[07/04 04:54:47     59s] z: 2, totalTracks: 1
[07/04 04:54:47     59s] z: 4, totalTracks: 1
[07/04 04:54:47     59s] z: 6, totalTracks: 1
[07/04 04:54:47     59s] z: 8, totalTracks: 1
[07/04 04:54:47     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:47     59s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1945.6M, EPOCH TIME: 1720068887.593647
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:47     59s] OPERPROF:       Starting CMU at level 4, MEM:1945.6M, EPOCH TIME: 1720068887.597168
[07/04 04:54:47     59s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1720068887.597625
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:47     59s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1945.6M, EPOCH TIME: 1720068887.597974
[07/04 04:54:47     59s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1945.6M, EPOCH TIME: 1720068887.598009
[07/04 04:54:47     59s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1720068887.598199
[07/04 04:54:47     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1945.6MB).
[07/04 04:54:47     59s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1945.6M, EPOCH TIME: 1720068887.598675
[07/04 04:54:47     59s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:1945.6M, EPOCH TIME: 1720068887.598712
[07/04 04:54:47     59s] TDRefine: refinePlace mode is spiral
[07/04 04:54:47     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.5
[07/04 04:54:47     59s] OPERPROF: Starting RefinePlace at level 1, MEM:1945.6M, EPOCH TIME: 1720068887.598771
[07/04 04:54:47     59s] *** Starting refinePlace (0:00:59.4 mem=1945.6M) ***
[07/04 04:54:47     59s] Total net bbox length = 2.475e+04 (1.337e+04 1.138e+04) (ext = 6.102e+03)
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:47     59s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:47     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:47     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:47     59s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1945.6M, EPOCH TIME: 1720068887.604051
[07/04 04:54:47     59s] Starting refinePlace ...
[07/04 04:54:47     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:47     59s] One DDP V2 for no tweak run.
[07/04 04:54:47     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:47     59s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1945.6M, EPOCH TIME: 1720068887.610868
[07/04 04:54:47     59s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:54:47     59s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1945.6M, EPOCH TIME: 1720068887.610921
[07/04 04:54:47     59s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1720068887.611019
[07/04 04:54:47     59s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1945.6M, EPOCH TIME: 1720068887.611055
[07/04 04:54:47     59s] DDP markSite nrRow 107 nrJob 107
[07/04 04:54:47     59s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1720068887.611286
[07/04 04:54:47     59s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1720068887.611318
[07/04 04:54:47     59s]   Spread Effort: high, standalone mode, useDDP on.
[07/04 04:54:47     59s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1945.6MB) @(0:00:59.4 - 0:00:59.5).
[07/04 04:54:47     59s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:47     59s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:47     59s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:47     59s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:47     59s] Move report: legalization moves 32 insts, mean move: 1.23 um, max move: 2.80 um spiral
[07/04 04:54:47     59s] 	Max move on inst (dp/rf/RAM_reg[4][13]): (117.99, 43.26) --> (117.99, 40.46)
[07/04 04:54:47     59s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:47     59s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:47     59s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1924.6MB) @(0:00:59.5 - 0:00:59.5).
[07/04 04:54:47     59s] Move report: Detail placement moves 32 insts, mean move: 1.23 um, max move: 2.80 um 
[07/04 04:54:47     59s] 	Max move on inst (dp/rf/RAM_reg[4][13]): (117.99, 43.26) --> (117.99, 40.46)
[07/04 04:54:47     59s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1924.6MB
[07/04 04:54:47     59s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:47     59s]   maximum (X+Y) =         2.80 um
[07/04 04:54:47     59s]   inst (dp/rf/RAM_reg[4][13]) with max move: (117.99, 43.26) -> (117.99, 40.46)
[07/04 04:54:47     59s]   mean    (X+Y) =         1.23 um
[07/04 04:54:47     59s] Summary Report:
[07/04 04:54:47     59s] Instances move: 32 (out of 2218 movable)
[07/04 04:54:47     59s] Instances flipped: 0
[07/04 04:54:47     59s] Mean displacement: 1.23 um
[07/04 04:54:47     59s] Max displacement: 2.80 um (Instance: dp/rf/RAM_reg[4][13]) (117.99, 43.26) -> (117.99, 40.46)
[07/04 04:54:47     59s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[07/04 04:54:47     59s] Total instances moved : 32
[07/04 04:54:47     59s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.076, REAL:0.075, MEM:1924.6M, EPOCH TIME: 1720068887.678672
[07/04 04:54:47     59s] Total net bbox length = 2.479e+04 (1.338e+04 1.141e+04) (ext = 6.103e+03)
[07/04 04:54:47     59s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1924.6MB
[07/04 04:54:47     59s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1924.6MB) @(0:00:59.4 - 0:00:59.5).
[07/04 04:54:47     59s] *** Finished refinePlace (0:00:59.5 mem=1924.6M) ***
[07/04 04:54:47     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.5
[07/04 04:54:47     59s] OPERPROF: Finished RefinePlace at level 1, CPU:0.082, REAL:0.081, MEM:1924.6M, EPOCH TIME: 1720068887.679416
[07/04 04:54:47     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1924.6M, EPOCH TIME: 1720068887.679460
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1921.6M, EPOCH TIME: 1720068887.685630
[07/04 04:54:47     59s]     ClockRefiner summary
[07/04 04:54:47     59s]     All clock instances: Moved 12, flipped 8 and cell swapped 0 (out of a total of 462).
[07/04 04:54:47     59s]     The largest move was 2.8 um for dp/rf/RAM_reg[4][13].
[07/04 04:54:47     59s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 14).
[07/04 04:54:47     59s]     Clock sinks: Moved 12, flipped 8 and cell swapped 0 (out of a total of 448).
[07/04 04:54:47     59s]     The largest move was 2.8 um for dp/rf/RAM_reg[4][13].
[07/04 04:54:47     59s]     Revert refine place priority changes on 0 instances.
[07/04 04:54:47     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1921.6M, EPOCH TIME: 1720068887.689455
[07/04 04:54:47     59s] Processing tracks to init pin-track alignment.
[07/04 04:54:47     59s] z: 2, totalTracks: 1
[07/04 04:54:47     59s] z: 4, totalTracks: 1
[07/04 04:54:47     59s] z: 6, totalTracks: 1
[07/04 04:54:47     59s] z: 8, totalTracks: 1
[07/04 04:54:47     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:47     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.6M, EPOCH TIME: 1720068887.691725
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:47     59s] OPERPROF:     Starting CMU at level 3, MEM:1921.6M, EPOCH TIME: 1720068887.695572
[07/04 04:54:47     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1921.6M, EPOCH TIME: 1720068887.695953
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:47     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1921.6M, EPOCH TIME: 1720068887.696324
[07/04 04:54:47     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1921.6M, EPOCH TIME: 1720068887.696357
[07/04 04:54:47     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.6M, EPOCH TIME: 1720068887.696760
[07/04 04:54:47     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.6MB).
[07/04 04:54:47     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1937.6M, EPOCH TIME: 1720068887.697078
[07/04 04:54:47     59s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:47     59s]     Disconnecting clock tree from netlist...
[07/04 04:54:47     59s]     Disconnecting clock tree from netlist done.
[07/04 04:54:47     59s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:47     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1937.6M, EPOCH TIME: 1720068887.698082
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1937.6M, EPOCH TIME: 1720068887.703077
[07/04 04:54:47     59s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     59s]     Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:47     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1937.6M, EPOCH TIME: 1720068887.703279
[07/04 04:54:47     59s] Processing tracks to init pin-track alignment.
[07/04 04:54:47     59s] z: 2, totalTracks: 1
[07/04 04:54:47     59s] z: 4, totalTracks: 1
[07/04 04:54:47     59s] z: 6, totalTracks: 1
[07/04 04:54:47     59s] z: 8, totalTracks: 1
[07/04 04:54:47     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:47     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1937.6M, EPOCH TIME: 1720068887.705490
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:47     59s] OPERPROF:     Starting CMU at level 3, MEM:1937.6M, EPOCH TIME: 1720068887.712273
[07/04 04:54:47     59s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1937.6M, EPOCH TIME: 1720068887.712916
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:47     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1937.6M, EPOCH TIME: 1720068887.713453
[07/04 04:54:47     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1937.6M, EPOCH TIME: 1720068887.713499
[07/04 04:54:47     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.6M, EPOCH TIME: 1720068887.713747
[07/04 04:54:47     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.6MB).
[07/04 04:54:47     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:1937.6M, EPOCH TIME: 1720068887.714317
[07/04 04:54:47     59s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     59s]     Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:47     59s] End AAE Lib Interpolated Model. (MEM=1937.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:47     59s]     Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     Clock tree legalization - Histogram:
[07/04 04:54:47     59s]     ====================================
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     --------------------------------
[07/04 04:54:47     59s]     Movement (um)    Number of cells
[07/04 04:54:47     59s]     --------------------------------
[07/04 04:54:47     59s]       (empty table)
[07/04 04:54:47     59s]     --------------------------------
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     Clock tree legalization - There are no Movements:
[07/04 04:54:47     59s]     =================================================
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     ---------------------------------------------
[07/04 04:54:47     59s]     Movement (um)    Desired     Achieved    Node
[07/04 04:54:47     59s]                      location    location    
[07/04 04:54:47     59s]     ---------------------------------------------
[07/04 04:54:47     59s]       (empty table)
[07/04 04:54:47     59s]     ---------------------------------------------
[07/04 04:54:47     59s]     
[07/04 04:54:47     59s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:47     59s]     Clock DAG stats after 'Clustering':
[07/04 04:54:47     59s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:47     59s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:47     59s]       misc counts      : r=1, pp=0
[07/04 04:54:47     59s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:47     59s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:47     59s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:47     59s]       wire capacitance : top=0.000fF, trunk=33.294fF, leaf=154.085fF, total=187.379fF
[07/04 04:54:47     59s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:47     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:47     59s]     Clock DAG net violations after 'Clustering': none
[07/04 04:54:47     59s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/04 04:54:47     59s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:47     59s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:47     59s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/04 04:54:47     59s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:47     59s]     Clock DAG hash after 'Clustering': 11418853441039214265 10705739123396916506
[07/04 04:54:47     59s]     CTS services accumulated run-time stats after 'Clustering':
[07/04 04:54:47     59s]       delay calculator: calls=2818, total_wall_time=0.166s, mean_wall_time=0.059ms
[07/04 04:54:47     59s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:47     59s]       steiner router: calls=1558, total_wall_time=0.053s, mean_wall_time=0.034ms
[07/04 04:54:47     59s]     Primary reporting skew groups after 'Clustering':
[07/04 04:54:47     59s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:47     59s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:47     59s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:47     59s]     Skew group summary after 'Clustering':
[07/04 04:54:47     59s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:47     59s]     Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:47     59s]   Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Post-Clustering Statistics Report
[07/04 04:54:47     59s]   =================================
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Fanout Statistics:
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/04 04:54:47     59s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   Trunk         2       7.500       1        14        9.192      {1 <= 3, 1 <= 15}
[07/04 04:54:47     59s]   Leaf         14      32.000      30        34        1.414      {2 <= 30, 4 <= 31, 3 <= 32, 2 <= 33, 3 <= 34}
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Clustering Failure Statistics:
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   ----------------------------------------------
[07/04 04:54:47     59s]   Net Type    Clusters    Clusters    Transition
[07/04 04:54:47     59s]               Tried       Failed      Failures
[07/04 04:54:47     59s]   ----------------------------------------------
[07/04 04:54:47     59s]   Leaf           62          46           46
[07/04 04:54:47     59s]   ----------------------------------------------
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Clustering Partition Statistics:
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[07/04 04:54:47     59s]               Fraction    Fraction    Count        Size       Size    Size    Size
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   Leaf         0.000       1.000          1        448.000    448     448       0.000
[07/04 04:54:47     59s]   -------------------------------------------------------------------------------------
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Longest 5 runtime clustering solutions:
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   -----------------------------------------------------------------------------
[07/04 04:54:47     59s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[07/04 04:54:47     59s]   -----------------------------------------------------------------------------
[07/04 04:54:47     59s]   411826.790     448         0                  0          clk           clk
[07/04 04:54:47     59s]   -----------------------------------------------------------------------------
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Bottom-up runtime statistics:
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   -----------------------------------------------------------
[07/04 04:54:47     59s]   Mean          Min           Max           Std. Dev    Count
[07/04 04:54:47     59s]   -----------------------------------------------------------
[07/04 04:54:47     59s]   411826.790    411826.790    411826.790     0.000         1
[07/04 04:54:47     59s]   -----------------------------------------------------------
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   
[07/04 04:54:47     59s]   Looking for fanout violations...
[07/04 04:54:47     59s]   Looking for fanout violations done.
[07/04 04:54:47     59s]   CongRepair After Initial Clustering...
[07/04 04:54:47     59s]   Reset timing graph...
[07/04 04:54:47     59s] Ignoring AAE DB Resetting ...
[07/04 04:54:47     59s]   Reset timing graph done.
[07/04 04:54:47     59s]   Leaving CCOpt scope - Early Global Route...
[07/04 04:54:47     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1975.8M, EPOCH TIME: 1720068887.779771
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:448).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] All LLGs are deleted
[07/04 04:54:47     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:47     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1975.8M, EPOCH TIME: 1720068887.787382
[07/04 04:54:47     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1975.8M, EPOCH TIME: 1720068887.787470
[07/04 04:54:47     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:1937.8M, EPOCH TIME: 1720068887.787905
[07/04 04:54:47     59s]   Clock implementation routing...
[07/04 04:54:47     59s] Net route status summary:
[07/04 04:54:47     59s]   Clock:        15 (unrouted=15, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:47     59s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:47     59s]     Routing using eGR only...
[07/04 04:54:47     59s]       Early Global Route - eGR only step...
[07/04 04:54:47     59s] (ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
[07/04 04:54:47     59s] (ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
[07/04 04:54:47     59s] (ccopt eGR): Start to route 15 all nets
[07/04 04:54:47     59s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      ==================== Layers =====================
[07/04 04:54:47     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:47     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:47     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:47     59s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:47     59s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:47     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:47     59s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:47     59s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:47     59s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:47     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:47     59s] (I)      Started Import and model ( Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:47     59s] (I)      == Non-default Options ==
[07/04 04:54:47     59s] (I)      Clean congestion better                            : true
[07/04 04:54:47     59s] (I)      Estimate vias on DPT layer                         : true
[07/04 04:54:47     59s] (I)      Clean congestion layer assignment rounds           : 3
[07/04 04:54:47     59s] (I)      Layer constraints as soft constraints              : true
[07/04 04:54:47     59s] (I)      Soft top layer                                     : true
[07/04 04:54:47     59s] (I)      Skip prospective layer relax nets                  : true
[07/04 04:54:47     59s] (I)      Better NDR handling                                : true
[07/04 04:54:47     59s] (I)      Improved NDR modeling in LA                        : true
[07/04 04:54:47     59s] (I)      Routing cost fix for NDR handling                  : true
[07/04 04:54:47     59s] (I)      Block tracks for preroutes                         : true
[07/04 04:54:47     59s] (I)      Assign IRoute by net group key                     : true
[07/04 04:54:47     59s] (I)      Block unroutable channels                          : true
[07/04 04:54:47     59s] (I)      Block unroutable channels 3D                       : true
[07/04 04:54:47     59s] (I)      Bound layer relaxed segment wl                     : true
[07/04 04:54:47     59s] (I)      Blocked pin reach length threshold                 : 2
[07/04 04:54:47     59s] (I)      Check blockage within NDR space in TA              : true
[07/04 04:54:47     59s] (I)      Skip must join for term with via pillar            : true
[07/04 04:54:47     59s] (I)      Model find APA for IO pin                          : true
[07/04 04:54:47     59s] (I)      On pin location for off pin term                   : true
[07/04 04:54:47     59s] (I)      Handle EOL spacing                                 : true
[07/04 04:54:47     59s] (I)      Merge PG vias by gap                               : true
[07/04 04:54:47     59s] (I)      Maximum routing layer                              : 10
[07/04 04:54:47     59s] (I)      Route selected nets only                           : true
[07/04 04:54:47     59s] (I)      Refine MST                                         : true
[07/04 04:54:47     59s] (I)      Honor PRL                                          : true
[07/04 04:54:47     59s] (I)      Strong congestion aware                            : true
[07/04 04:54:47     59s] (I)      Improved initial location for IRoutes              : true
[07/04 04:54:47     59s] (I)      Multi panel TA                                     : true
[07/04 04:54:47     59s] (I)      Penalize wire overlap                              : true
[07/04 04:54:47     59s] (I)      Expand small instance blockage                     : true
[07/04 04:54:47     59s] (I)      Reduce via in TA                                   : true
[07/04 04:54:47     59s] (I)      SS-aware routing                                   : true
[07/04 04:54:47     59s] (I)      Improve tree edge sharing                          : true
[07/04 04:54:47     59s] (I)      Improve 2D via estimation                          : true
[07/04 04:54:47     59s] (I)      Refine Steiner tree                                : true
[07/04 04:54:47     59s] (I)      Build spine tree                                   : true
[07/04 04:54:47     59s] (I)      Model pass through capacity                        : true
[07/04 04:54:47     59s] (I)      Extend blockages by a half GCell                   : true
[07/04 04:54:47     59s] (I)      Consider pin shapes                                : true
[07/04 04:54:47     59s] (I)      Consider pin shapes for all nodes                  : true
[07/04 04:54:47     59s] (I)      Consider NR APA                                    : true
[07/04 04:54:47     59s] (I)      Consider IO pin shape                              : true
[07/04 04:54:47     59s] (I)      Fix pin connection bug                             : true
[07/04 04:54:47     59s] (I)      Consider layer RC for local wires                  : true
[07/04 04:54:47     59s] (I)      Route to clock mesh pin                            : true
[07/04 04:54:47     59s] (I)      LA-aware pin escape length                         : 2
[07/04 04:54:47     59s] (I)      Connect multiple ports                             : true
[07/04 04:54:47     59s] (I)      Split for must join                                : true
[07/04 04:54:47     59s] (I)      Number of threads                                  : 1
[07/04 04:54:47     59s] (I)      Routing effort level                               : 10000
[07/04 04:54:47     59s] (I)      Prefer layer length threshold                      : 8
[07/04 04:54:47     59s] (I)      Overflow penalty cost                              : 10
[07/04 04:54:47     59s] (I)      A-star cost                                        : 0.300000
[07/04 04:54:47     59s] (I)      Misalignment cost                                  : 10.000000
[07/04 04:54:47     59s] (I)      Threshold for short IRoute                         : 6
[07/04 04:54:47     59s] (I)      Via cost during post routing                       : 1.000000
[07/04 04:54:47     59s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/04 04:54:47     59s] (I)      Source-to-sink ratio                               : 0.300000
[07/04 04:54:47     59s] (I)      Scenic ratio bound                                 : 3.000000
[07/04 04:54:47     59s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/04 04:54:47     59s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/04 04:54:47     59s] (I)      PG-aware similar topology routing                  : true
[07/04 04:54:47     59s] (I)      Maze routing via cost fix                          : true
[07/04 04:54:47     59s] (I)      Apply PRL on PG terms                              : true
[07/04 04:54:47     59s] (I)      Apply PRL on obs objects                           : true
[07/04 04:54:47     59s] (I)      Handle range-type spacing rules                    : true
[07/04 04:54:47     59s] (I)      PG gap threshold multiplier                        : 10.000000
[07/04 04:54:47     59s] (I)      Parallel spacing query fix                         : true
[07/04 04:54:47     59s] (I)      Force source to root IR                            : true
[07/04 04:54:47     59s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/04 04:54:47     59s] (I)      Do not relax to DPT layer                          : true
[07/04 04:54:47     59s] (I)      No DPT in post routing                             : true
[07/04 04:54:47     59s] (I)      Modeling PG via merging fix                        : true
[07/04 04:54:47     59s] (I)      Shield aware TA                                    : true
[07/04 04:54:47     59s] (I)      Strong shield aware TA                             : true
[07/04 04:54:47     59s] (I)      Overflow calculation fix in LA                     : true
[07/04 04:54:47     59s] (I)      Post routing fix                                   : true
[07/04 04:54:47     59s] (I)      Strong post routing                                : true
[07/04 04:54:47     59s] (I)      NDR via pillar fix                                 : true
[07/04 04:54:47     59s] (I)      Violation on path threshold                        : 1
[07/04 04:54:47     59s] (I)      Pass through capacity modeling                     : true
[07/04 04:54:47     59s] (I)      Select the non-relaxed segments in post routing stage : true
[07/04 04:54:47     59s] (I)      Select term pin box for io pin                     : true
[07/04 04:54:47     59s] (I)      Penalize NDR sharing                               : true
[07/04 04:54:47     59s] (I)      Enable special modeling                            : false
[07/04 04:54:47     59s] (I)      Keep fixed segments                                : true
[07/04 04:54:47     59s] (I)      Reorder net groups by key                          : true
[07/04 04:54:47     59s] (I)      Increase net scenic ratio                          : true
[07/04 04:54:47     59s] (I)      Method to set GCell size                           : row
[07/04 04:54:47     59s] (I)      Connect multiple ports and must join fix           : true
[07/04 04:54:47     59s] (I)      Avoid high resistance layers                       : true
[07/04 04:54:47     59s] (I)      Model find APA for IO pin fix                      : true
[07/04 04:54:47     59s] (I)      Avoid connecting non-metal layers                  : true
[07/04 04:54:47     59s] (I)      Use track pitch for NDR                            : true
[07/04 04:54:47     59s] (I)      Enable layer relax to lower layer                  : true
[07/04 04:54:47     59s] (I)      Enable layer relax to upper layer                  : true
[07/04 04:54:47     59s] (I)      Top layer relaxation fix                           : true
[07/04 04:54:47     59s] (I)      Handle non-default track width                     : false
[07/04 04:54:47     59s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:47     59s] (I)      Use row-based GCell size
[07/04 04:54:47     59s] (I)      Use row-based GCell align
[07/04 04:54:47     59s] (I)      layer 0 area = 0
[07/04 04:54:47     59s] (I)      layer 1 area = 0
[07/04 04:54:47     59s] (I)      layer 2 area = 0
[07/04 04:54:47     59s] (I)      layer 3 area = 0
[07/04 04:54:47     59s] (I)      layer 4 area = 0
[07/04 04:54:47     59s] (I)      layer 5 area = 0
[07/04 04:54:47     59s] (I)      layer 6 area = 0
[07/04 04:54:47     59s] (I)      layer 7 area = 0
[07/04 04:54:47     59s] (I)      layer 8 area = 0
[07/04 04:54:47     59s] (I)      layer 9 area = 0
[07/04 04:54:47     59s] (I)      GCell unit size   : 2800
[07/04 04:54:47     59s] (I)      GCell multiplier  : 1
[07/04 04:54:47     59s] (I)      GCell row height  : 2800
[07/04 04:54:47     59s] (I)      Actual row height : 2800
[07/04 04:54:47     59s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:47     59s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:47     59s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:47     59s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:47     59s] (I)      ============== Default via ===============
[07/04 04:54:47     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:47     59s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:47     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:47     59s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:47     59s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:47     59s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:47     59s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:47     59s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:47     59s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:47     59s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:47     59s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:47     59s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:47     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:47     59s] [NR-eGR] Read 25354 PG shapes
[07/04 04:54:47     59s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:47     59s] [NR-eGR] Read 0 other shapes
[07/04 04:54:47     59s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:47     59s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:47     59s] [NR-eGR] #PG Blockages       : 25354
[07/04 04:54:47     59s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:47     59s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:47     59s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:47     59s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:47     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:47     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:47     59s] [NR-eGR] Read 2315 nets ( ignored 2300 )
[07/04 04:54:47     59s] [NR-eGR] Connected 0 must-join pins/ports
[07/04 04:54:47     59s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:47     59s] (I)      Read Num Blocks=25354  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:47     59s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 2 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 4 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 6 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 7 (V) : #blockages 3502 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 8 (H) : #blockages 2480 : #preroutes 0
[07/04 04:54:47     59s] (I)      Layer 9 (V) : #blockages 1228 : #preroutes 0
[07/04 04:54:47     59s] (I)      Moved 1 terms for better access 
[07/04 04:54:47     59s] (I)      Number of ignored nets                =      0
[07/04 04:54:47     59s] (I)      Number of connected nets              =      0
[07/04 04:54:47     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:54:47     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:47     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:47     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:47     59s] [NR-eGR] There are 15 clock nets ( 15 with NDR ).
[07/04 04:54:47     59s] (I)      Ndr track 0 does not exist
[07/04 04:54:47     59s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:47     59s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:47     59s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:47     59s] (I)      Site width          :   380  (dbu)
[07/04 04:54:47     59s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:47     59s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:47     59s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:47     59s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:47     59s] (I)      Grid                :   142   142    10
[07/04 04:54:47     59s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:47     59s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:47     59s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:47     59s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:47     59s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:47     59s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:47     59s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:47     59s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:47     59s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:47     59s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:47     59s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:47     59s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:47     59s] (I)      --------------------------------------------------------
[07/04 04:54:47     59s] 
[07/04 04:54:47     59s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:47     59s] [NR-eGR] Rule id: 0  Nets: 15
[07/04 04:54:47     59s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/04 04:54:47     59s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[07/04 04:54:47     59s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[07/04 04:54:47     59s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[07/04 04:54:47     59s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[07/04 04:54:47     59s] [NR-eGR] ========================================
[07/04 04:54:47     59s] [NR-eGR] 
[07/04 04:54:47     59s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:47     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:47     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:47     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:47     59s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:47     59s] (I)      |     2 |  149526 |    46764 |        31.27% |
[07/04 04:54:47     59s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:47     59s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:47     59s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:47     59s] (I)      |     6 |  101388 |    33156 |        32.70% |
[07/04 04:54:47     59s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:47     59s] (I)      |     8 |   33654 |    15192 |        45.14% |
[07/04 04:54:47     59s] (I)      |     9 |   17750 |     7499 |        42.25% |
[07/04 04:54:47     59s] (I)      |    10 |   16756 |     3827 |        22.84% |
[07/04 04:54:47     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:47     59s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      Reset routing kernel
[07/04 04:54:47     59s] (I)      Started Global Routing ( Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      totalPins=477  totalGlobalPin=477 (100.00%)
[07/04 04:54:47     59s] (I)      total 2D Cap : 274714 = (195142 H, 79572 V)
[07/04 04:54:47     59s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:47     59s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 33
[07/04 04:54:47     59s] (I)      Usage: 1219 = (595 H, 624 V) = (0.30% H, 0.78% V) = (8.330e+02um H, 8.736e+02um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:47     59s] (I)      Usage: 1219 = (595 H, 624 V) = (0.30% H, 0.78% V) = (8.330e+02um H, 8.736e+02um V)
[07/04 04:54:47     59s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706600e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:47     59s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:47     59s] (I)      Usage: 1219 = (595 H, 624 V) = (0.30% H, 0.78% V) = (8.330e+02um H, 8.736e+02um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:47     59s] (I)      Usage: 1223 = (599 H, 624 V) = (0.31% H, 0.78% V) = (8.386e+02um H, 8.736e+02um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:47     59s] (I)      Usage: 1223 = (599 H, 624 V) = (0.31% H, 0.78% V) = (8.386e+02um H, 8.736e+02um V)
[07/04 04:54:47     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.712200e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1f Route ============
[07/04 04:54:47     59s] (I)      Usage: 1231 = (608 H, 623 V) = (0.31% H, 0.78% V) = (8.512e+02um H, 8.722e+02um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1g Route ============
[07/04 04:54:47     59s] (I)      Usage: 1091 = (536 H, 555 V) = (0.27% H, 0.70% V) = (7.504e+02um H, 7.770e+02um V)
[07/04 04:54:47     59s] (I)      #Nets         : 15
[07/04 04:54:47     59s] (I)      #Relaxed nets : 10
[07/04 04:54:47     59s] (I)      Wire length   : 491
[07/04 04:54:47     59s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1h Route ============
[07/04 04:54:47     59s] (I)      Usage: 1091 = (536 H, 555 V) = (0.27% H, 0.70% V) = (7.504e+02um H, 7.770e+02um V)
[07/04 04:54:47     59s] (I)      total 2D Cap : 448546 = (289186 H, 159360 V)
[07/04 04:54:47     59s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.549400e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.549400e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1f Route ============
[07/04 04:54:47     59s] (I)      Usage: 1821 = (902 H, 919 V) = (0.31% H, 0.58% V) = (1.263e+03um H, 1.287e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1g Route ============
[07/04 04:54:47     59s] (I)      Usage: 1722 = (851 H, 871 V) = (0.29% H, 0.55% V) = (1.191e+03um H, 1.219e+03um V)
[07/04 04:54:47     59s] (I)      #Nets         : 10
[07/04 04:54:47     59s] (I)      #Relaxed nets : 9
[07/04 04:54:47     59s] (I)      Wire length   : 60
[07/04 04:54:47     59s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1h Route ============
[07/04 04:54:47     59s] (I)      Usage: 1722 = (851 H, 871 V) = (0.29% H, 0.55% V) = (1.191e+03um H, 1.219e+03um V)
[07/04 04:54:47     59s] (I)      total 2D Cap : 492391 = (314558 H, 177833 V)
[07/04 04:54:47     59s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.348800e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.348800e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1f Route ============
[07/04 04:54:47     59s] (I)      Usage: 2392 = (1190 H, 1202 V) = (0.38% H, 0.68% V) = (1.666e+03um H, 1.683e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1g Route ============
[07/04 04:54:47     59s] (I)      Usage: 2293 = (1139 H, 1154 V) = (0.36% H, 0.65% V) = (1.595e+03um H, 1.616e+03um V)
[07/04 04:54:47     59s] (I)      #Nets         : 9
[07/04 04:54:47     59s] (I)      #Relaxed nets : 9
[07/04 04:54:47     59s] (I)      Wire length   : 0
[07/04 04:54:47     59s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1h Route ============
[07/04 04:54:47     59s] (I)      Usage: 2293 = (1139 H, 1154 V) = (0.36% H, 0.65% V) = (1.595e+03um H, 1.616e+03um V)
[07/04 04:54:47     59s] (I)      total 2D Cap : 521403 = (324809 H, 196594 V)
[07/04 04:54:47     59s] [NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:47     59s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[07/04 04:54:47     59s] (I)      Usage: 2929 = (1441 H, 1488 V) = (0.44% H, 0.76% V) = (2.017e+03um H, 2.083e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:47     59s] (I)      Usage: 2929 = (1441 H, 1488 V) = (0.44% H, 0.76% V) = (2.017e+03um H, 2.083e+03um V)
[07/04 04:54:47     59s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.100600e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:47     59s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:47     59s] (I)      Usage: 2929 = (1441 H, 1488 V) = (0.44% H, 0.76% V) = (2.017e+03um H, 2.083e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:47     59s] (I)      Usage: 2954 = (1460 H, 1494 V) = (0.45% H, 0.76% V) = (2.044e+03um H, 2.092e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:47     59s] (I)      Usage: 2954 = (1460 H, 1494 V) = (0.45% H, 0.76% V) = (2.044e+03um H, 2.092e+03um V)
[07/04 04:54:47     59s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.135600e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1f Route ============
[07/04 04:54:47     59s] (I)      Usage: 2966 = (1475 H, 1491 V) = (0.45% H, 0.76% V) = (2.065e+03um H, 2.087e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1g Route ============
[07/04 04:54:47     59s] (I)      Usage: 2873 = (1430 H, 1443 V) = (0.44% H, 0.73% V) = (2.002e+03um H, 2.020e+03um V)
[07/04 04:54:47     59s] (I)      #Nets         : 9
[07/04 04:54:47     59s] (I)      #Relaxed nets : 9
[07/04 04:54:47     59s] (I)      Wire length   : 0
[07/04 04:54:47     59s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1h Route ============
[07/04 04:54:47     59s] (I)      Usage: 2873 = (1430 H, 1443 V) = (0.44% H, 0.73% V) = (2.002e+03um H, 2.020e+03um V)
[07/04 04:54:47     59s] (I)      total 2D Cap : 650139 = (324809 H, 325330 V)
[07/04 04:54:47     59s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:47     59s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 26
[07/04 04:54:47     59s] (I)      Usage: 4097 = (2028 H, 2069 V) = (0.62% H, 0.64% V) = (2.839e+03um H, 2.897e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:47     59s] (I)      Usage: 4097 = (2028 H, 2069 V) = (0.62% H, 0.64% V) = (2.839e+03um H, 2.897e+03um V)
[07/04 04:54:47     59s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.735800e+03um
[07/04 04:54:47     59s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:47     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:47     59s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:47     59s] (I)      Usage: 4097 = (2028 H, 2069 V) = (0.62% H, 0.64% V) = (2.839e+03um H, 2.897e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:47     59s] (I)      Usage: 4111 = (2048 H, 2063 V) = (0.63% H, 0.63% V) = (2.867e+03um H, 2.888e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:47     59s] (I)      Usage: 4111 = (2048 H, 2063 V) = (0.63% H, 0.63% V) = (2.867e+03um H, 2.888e+03um V)
[07/04 04:54:47     59s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.755400e+03um
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1f Route ============
[07/04 04:54:47     59s] (I)      Usage: 4122 = (2061 H, 2061 V) = (0.63% H, 0.63% V) = (2.885e+03um H, 2.885e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1g Route ============
[07/04 04:54:47     59s] (I)      Usage: 4119 = (2058 H, 2061 V) = (0.63% H, 0.63% V) = (2.881e+03um H, 2.885e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] (I)      ============  Phase 1h Route ============
[07/04 04:54:47     59s] (I)      Usage: 4119 = (2061 H, 2058 V) = (0.63% H, 0.63% V) = (2.885e+03um H, 2.881e+03um V)
[07/04 04:54:47     59s] (I)      
[07/04 04:54:47     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:47     59s] [NR-eGR]                        OverCon            
[07/04 04:54:47     59s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:47     59s] [NR-eGR]        Layer             (1-0)    OverCon
[07/04 04:54:47     59s] [NR-eGR] ----------------------------------------------
[07/04 04:54:47     59s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR] ----------------------------------------------
[07/04 04:54:47     59s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/04 04:54:47     59s] [NR-eGR] 
[07/04 04:54:47     59s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      total 2D Cap : 671046 = (326213 H, 344833 V)
[07/04 04:54:47     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:47     59s] (I)      ============= Track Assignment ============
[07/04 04:54:47     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:47     59s] (I)      Run Multi-thread track assignment
[07/04 04:54:47     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      Started Export ( Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:47     59s] [NR-eGR] ------------------------------------
[07/04 04:54:47     59s] [NR-eGR]  metal1   (1H)             0   8072 
[07/04 04:54:47     59s] [NR-eGR]  metal2   (2V)          7768   9923 
[07/04 04:54:47     59s] [NR-eGR]  metal3   (3H)         14715   3447 
[07/04 04:54:47     59s] [NR-eGR]  metal4   (4V)          6330    391 
[07/04 04:54:47     59s] [NR-eGR]  metal5   (5H)          2028    272 
[07/04 04:54:47     59s] [NR-eGR]  metal6   (6V)          1326     11 
[07/04 04:54:47     59s] [NR-eGR]  metal7   (7H)             6      5 
[07/04 04:54:47     59s] [NR-eGR]  metal8   (8V)            11      1 
[07/04 04:54:47     59s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:47     59s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:47     59s] [NR-eGR] ------------------------------------
[07/04 04:54:47     59s] [NR-eGR]           Total        32211  22122 
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] [NR-eGR] Total half perimeter of net bounding box: 24786um
[07/04 04:54:47     59s] [NR-eGR] Total length: 32211um, number of vias: 22122
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] [NR-eGR] Total eGR-routed clock nets wire length: 1778um, number of vias: 1325
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] [NR-eGR] Report for selected net(s) only.
[07/04 04:54:47     59s] [NR-eGR]                  Length (um)  Vias 
[07/04 04:54:47     59s] [NR-eGR] -----------------------------------
[07/04 04:54:47     59s] [NR-eGR]  metal1   (1H)             0   476 
[07/04 04:54:47     59s] [NR-eGR]  metal2   (2V)           309   530 
[07/04 04:54:47     59s] [NR-eGR]  metal3   (3H)           836   309 
[07/04 04:54:47     59s] [NR-eGR]  metal4   (4V)           613    10 
[07/04 04:54:47     59s] [NR-eGR]  metal5   (5H)            19     0 
[07/04 04:54:47     59s] [NR-eGR]  metal6   (6V)             0     0 
[07/04 04:54:47     59s] [NR-eGR]  metal7   (7H)             0     0 
[07/04 04:54:47     59s] [NR-eGR]  metal8   (8V)             0     0 
[07/04 04:54:47     59s] [NR-eGR]  metal9   (9H)             0     0 
[07/04 04:54:47     59s] [NR-eGR]  metal10  (10V)            0     0 
[07/04 04:54:47     59s] [NR-eGR] -----------------------------------
[07/04 04:54:47     59s] [NR-eGR]           Total         1778  1325 
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] [NR-eGR] Total half perimeter of net bounding box: 857um
[07/04 04:54:47     59s] [NR-eGR] Total length: 1778um, number of vias: 1325
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] [NR-eGR] Total routed clock nets wire length: 1778um, number of vias: 1325
[07/04 04:54:47     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:47     59s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:47     59s] (I)      ======================================= Runtime Summary =======================================
[07/04 04:54:47     59s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/04 04:54:47     59s] (I)      -----------------------------------------------------------------------------------------------
[07/04 04:54:47     59s] (I)       Early Global Route kernel                   100.00%  27.50 sec  27.66 sec  0.16 sec  0.16 sec 
[07/04 04:54:47     59s] (I)       +-Import and model                           25.41%  27.51 sec  27.55 sec  0.04 sec  0.04 sec 
[07/04 04:54:47     59s] (I)       | +-Create place DB                           4.48%  27.51 sec  27.51 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Import place data                       4.43%  27.51 sec  27.51 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read instances and placement          1.50%  27.51 sec  27.51 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read nets                             2.83%  27.51 sec  27.51 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Create route DB                          17.37%  27.51 sec  27.54 sec  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)       | | +-Import route data (1T)                 16.48%  27.52 sec  27.54 sec  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.83%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read routing blockages              0.00%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read instance blockages             0.39%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read PG blockages                   2.04%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read clock blockages                0.01%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read other blockages                0.01%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read halo blockages                 0.02%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Read boundary cut boxes             0.00%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read blackboxes                       0.01%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read prerouted                        0.50%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read unlegalized nets                 0.16%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Read nets                             0.05%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Set up via pillars                    0.00%  27.52 sec  27.52 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Initialize 3D grid graph              0.99%  27.52 sec  27.53 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Model blockage capacity               9.84%  27.53 sec  27.54 sec  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Initialize 3D capacity              8.82%  27.53 sec  27.54 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Move terms for access (1T)            0.13%  27.54 sec  27.54 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Read aux data                             0.00%  27.54 sec  27.54 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Others data preparation                   0.06%  27.54 sec  27.54 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Create route kernel                       3.12%  27.54 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Global Routing                             53.54%  27.55 sec  27.63 sec  0.09 sec  0.09 sec 
[07/04 04:54:47     59s] (I)       | +-Initialization                            0.07%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Net group 1                              18.55%  27.55 sec  27.58 sec  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)       | | +-Generate topology                       1.47%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1a                                0.91%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern routing (1T)                  0.29%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.26%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1b                                0.57%  27.55 sec  27.56 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Monotonic routing (1T)                0.33%  27.55 sec  27.55 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1c                                0.47%  27.56 sec  27.56 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Two level Routing                     0.41%  27.56 sec  27.56 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  27.56 sec  27.56 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Strong)          0.10%  27.56 sec  27.56 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1d                                6.14%  27.56 sec  27.57 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Detoured routing (1T)                 6.01%  27.56 sec  27.57 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1e                                0.35%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Route legalization                    0.12%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Legalize Blockage Violations        0.06%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1f                                1.20%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Congestion clean                      1.10%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1g                                3.26%  27.57 sec  27.57 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          3.14%  27.57 sec  27.57 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1h                                1.53%  27.57 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          1.45%  27.57 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Layer assignment (1T)                   0.49%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Net group 2                               4.81%  27.58 sec  27.59 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Generate topology                       0.78%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1a                                0.41%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern routing (1T)                  0.20%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1b                                0.13%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1c                                0.02%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1d                                0.01%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1e                                0.18%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Route legalization                    0.06%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Legalize Blockage Violations        0.02%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1f                                0.01%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1g                                1.04%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.96%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1h                                0.27%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.23%  27.58 sec  27.58 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Layer assignment (1T)                   0.27%  27.58 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Net group 3                               4.62%  27.59 sec  27.59 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Generate topology                       0.72%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1a                                0.70%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern routing (1T)                  0.50%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1b                                0.11%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1c                                0.01%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1d                                0.01%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1e                                0.18%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Route legalization                    0.07%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Legalize Blockage Violations        0.03%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1f                                0.02%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1g                                0.75%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.69%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1h                                0.08%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.04%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Net group 4                              10.97%  27.59 sec  27.61 sec  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)       | | +-Generate topology                       0.72%  27.59 sec  27.59 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1a                                0.49%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern routing (1T)                  0.19%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1b                                0.34%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Monotonic routing (1T)                0.19%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1c                                0.31%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Two level Routing                     0.27%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1d                                4.92%  27.60 sec  27.61 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Detoured routing (1T)                 4.84%  27.60 sec  27.61 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1e                                0.20%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Route legalization                    0.05%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Legalize Blockage Violations        0.01%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1f                                0.42%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Congestion clean                      0.37%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1g                                0.59%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.55%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1h                                0.08%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.04%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Net group 5                              11.90%  27.61 sec  27.63 sec  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)       | | +-Generate topology                       0.00%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1a                                0.54%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern routing (1T)                  0.17%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Add via demand to 2D                  0.12%  27.61 sec  27.61 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1b                                0.29%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Monotonic routing (1T)                0.15%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1c                                0.31%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Two level Routing                     0.27%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1d                                4.67%  27.62 sec  27.62 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | | +-Detoured routing (1T)                 4.60%  27.62 sec  27.62 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1e                                0.12%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Route legalization                    0.03%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | | +-Legalize Blockage Violations        0.00%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1f                                0.62%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Congestion clean                      0.57%  27.62 sec  27.62 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1g                                0.25%  27.62 sec  27.63 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.21%  27.62 sec  27.63 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Phase 1h                                0.46%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | | +-Post Routing                          0.40%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Layer assignment (1T)                   0.59%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Export 3D cong map                          2.89%  27.63 sec  27.64 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Export 2D cong map                        0.21%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Extract Global 3D Wires                     0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Track Assignment (1T)                       5.92%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | +-Initialization                            0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Track Assignment Kernel                   5.75%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | +-Free Memory                               0.00%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Export                                      8.98%  27.65 sec  27.66 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | +-Export DB wires                           0.56%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Export all nets                         0.42%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | | +-Set wire vias                           0.06%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       | +-Report wirelength                         4.29%  27.65 sec  27.66 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | +-Update net boxes                          3.97%  27.66 sec  27.66 sec  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)       | +-Update timing                             0.00%  27.66 sec  27.66 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)       +-Postprocess design                          0.03%  27.66 sec  27.66 sec  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)      ======================= Summary by functions ========================
[07/04 04:54:47     59s] (I)       Lv  Step                                      %      Real       CPU 
[07/04 04:54:47     59s] (I)      ---------------------------------------------------------------------
[07/04 04:54:47     59s] (I)        0  Early Global Route kernel           100.00%  0.16 sec  0.16 sec 
[07/04 04:54:47     59s] (I)        1  Global Routing                       53.54%  0.09 sec  0.09 sec 
[07/04 04:54:47     59s] (I)        1  Import and model                     25.41%  0.04 sec  0.04 sec 
[07/04 04:54:47     59s] (I)        1  Export                                8.98%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        1  Track Assignment (1T)                 5.92%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        1  Export 3D cong map                    2.89%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Net group 1                          18.55%  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)        2  Create route DB                      17.37%  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)        2  Net group 5                          11.90%  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)        2  Net group 4                          10.97%  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)        2  Track Assignment Kernel               5.75%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Net group 2                           4.81%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Net group 3                           4.62%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Create place DB                       4.48%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Report wirelength                     4.29%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Update net boxes                      3.97%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        2  Create route kernel                   3.12%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Export DB wires                       0.56%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Import route data (1T)               16.48%  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1d                             15.75%  0.03 sec  0.03 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1g                              5.88%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        3  Import place data                     4.43%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        3  Generate topology                     3.69%  0.01 sec  0.01 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1a                              3.04%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1h                              2.43%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1f                              2.26%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1b                              1.44%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Layer assignment (1T)                 1.34%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1c                              1.12%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Phase 1e                              1.03%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Export all nets                       0.42%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        3  Set wire vias                         0.06%  0.00 sec  0.00 sec 
[07/04 04:54:47     59s] (I)        4  Detoured routing (1T)                15.45%  0.02 sec  0.02 sec 
[07/04 04:54:47     59s] (I)        4  Model blockage capacity               9.84%  0.02 sec  0.02 sec 
[07/04 04:54:48     59s] (I)        4  Post Routing                          7.72%  0.01 sec  0.01 sec 
[07/04 04:54:48     59s] (I)        4  Read nets                             2.88%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Read blockages ( Layer 2-10 )         2.83%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Congestion clean                      2.04%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Read instances and placement          1.50%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Pattern routing (1T)                  1.36%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Initialize 3D grid graph              0.99%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Two level Routing                     0.95%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Monotonic routing (1T)                0.67%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Pattern Routing Avoiding Blockages    0.52%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Read prerouted                        0.50%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Route legalization                    0.32%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Move terms for access (1T)            0.13%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Add via demand to 2D                  0.12%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Initialize 3D capacity                8.82%  0.01 sec  0.01 sec 
[07/04 04:54:48     59s] (I)        5  Read PG blockages                     2.04%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Two Level Routing (Strong)            0.23%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Two Level Routing (Regular)           0.20%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Legalize Blockage Violations          0.12%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:48     59s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:48     59s]     Routing using eGR only done.
[07/04 04:54:48     59s] Net route status summary:
[07/04 04:54:48     59s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:48     59s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] CCOPT: Done with clock implementation routing.
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s]   Clock implementation routing done.
[07/04 04:54:48     59s]   Fixed 15 wires.
[07/04 04:54:48     59s]   CCOpt: Starting congestion repair using flow wrapper...
[07/04 04:54:48     59s]     Congestion Repair...
[07/04 04:54:48     59s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:59.8/0:01:03.4 (0.9), mem = 1937.8M
[07/04 04:54:48     59s] Info: Disable timing driven in postCTS congRepair.
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] Starting congRepair ...
[07/04 04:54:48     59s] User Input Parameters:
[07/04 04:54:48     59s] - Congestion Driven    : On
[07/04 04:54:48     59s] - Timing Driven        : Off
[07/04 04:54:48     59s] - Area-Violation Based : On
[07/04 04:54:48     59s] - Start Rollback Level : -5
[07/04 04:54:48     59s] - Legalized            : On
[07/04 04:54:48     59s] - Window Based         : Off
[07/04 04:54:48     59s] - eDen incr mode       : Off
[07/04 04:54:48     59s] - Small incr mode      : Off
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1937.8M, EPOCH TIME: 1720068888.022222
[07/04 04:54:48     59s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1937.8M, EPOCH TIME: 1720068888.024844
[07/04 04:54:48     59s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1937.8M, EPOCH TIME: 1720068888.024894
[07/04 04:54:48     59s] Starting Early Global Route congestion estimation: mem = 1937.8M
[07/04 04:54:48     59s] (I)      ==================== Layers =====================
[07/04 04:54:48     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:48     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:48     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:48     59s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:48     59s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:48     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:48     59s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:48     59s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:48     59s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:48     59s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:48     59s] (I)      Started Import and model ( Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:48     59s] (I)      == Non-default Options ==
[07/04 04:54:48     59s] (I)      Maximum routing layer                              : 10
[07/04 04:54:48     59s] (I)      Number of threads                                  : 1
[07/04 04:54:48     59s] (I)      Use non-blocking free Dbs wires                    : false
[07/04 04:54:48     59s] (I)      Method to set GCell size                           : row
[07/04 04:54:48     59s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:48     59s] (I)      Use row-based GCell size
[07/04 04:54:48     59s] (I)      Use row-based GCell align
[07/04 04:54:48     59s] (I)      layer 0 area = 0
[07/04 04:54:48     59s] (I)      layer 1 area = 0
[07/04 04:54:48     59s] (I)      layer 2 area = 0
[07/04 04:54:48     59s] (I)      layer 3 area = 0
[07/04 04:54:48     59s] (I)      layer 4 area = 0
[07/04 04:54:48     59s] (I)      layer 5 area = 0
[07/04 04:54:48     59s] (I)      layer 6 area = 0
[07/04 04:54:48     59s] (I)      layer 7 area = 0
[07/04 04:54:48     59s] (I)      layer 8 area = 0
[07/04 04:54:48     59s] (I)      layer 9 area = 0
[07/04 04:54:48     59s] (I)      GCell unit size   : 2800
[07/04 04:54:48     59s] (I)      GCell multiplier  : 1
[07/04 04:54:48     59s] (I)      GCell row height  : 2800
[07/04 04:54:48     59s] (I)      Actual row height : 2800
[07/04 04:54:48     59s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:48     59s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:48     59s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:48     59s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:48     59s] (I)      ============== Default via ===============
[07/04 04:54:48     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:48     59s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:48     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:48     59s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:48     59s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:48     59s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:48     59s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:48     59s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:48     59s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:48     59s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:48     59s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:48     59s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:48     59s] (I)      +---+------------------+-----------------+
[07/04 04:54:48     59s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:48     59s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:48     59s] [NR-eGR] Read 0 other shapes
[07/04 04:54:48     59s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:48     59s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:48     59s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:48     59s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:48     59s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:48     59s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:48     59s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:48     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:48     59s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1752
[07/04 04:54:48     59s] [NR-eGR] Read 2315 nets ( ignored 15 )
[07/04 04:54:48     59s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:48     59s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1752  Num CS=0
[07/04 04:54:48     59s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 1044
[07/04 04:54:48     59s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 590
[07/04 04:54:48     59s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:54:48     59s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 5
[07/04 04:54:48     59s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:48     59s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:48     59s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:48     59s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:48     59s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:48     59s] (I)      Number of ignored nets                =     15
[07/04 04:54:48     59s] (I)      Number of connected nets              =      0
[07/04 04:54:48     59s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:54:48     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:48     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:48     59s] (I)      Ndr track 0 does not exist
[07/04 04:54:48     59s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:48     59s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:48     59s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:48     59s] (I)      Site width          :   380  (dbu)
[07/04 04:54:48     59s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:48     59s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:48     59s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:48     59s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:48     59s] (I)      Grid                :   142   142    10
[07/04 04:54:48     59s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:48     59s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:48     59s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:48     59s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:48     59s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:48     59s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:48     59s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:48     59s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:48     59s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:48     59s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:48     59s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:48     59s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:48     59s] (I)      --------------------------------------------------------
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:48     59s] [NR-eGR] Rule id: 1  Nets: 2300
[07/04 04:54:48     59s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:48     59s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:48     59s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:48     59s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:48     59s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:48     59s] [NR-eGR] ========================================
[07/04 04:54:48     59s] [NR-eGR] 
[07/04 04:54:48     59s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:48     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:48     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:48     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:48     59s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:48     59s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:48     59s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:48     59s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:48     59s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:48     59s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:48     59s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:48     59s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:48     59s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:48     59s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:48     59s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:48     59s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      Reset routing kernel
[07/04 04:54:48     59s] (I)      Started Global Routing ( Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      totalPins=7695  totalGlobalPin=7450 (96.82%)
[07/04 04:54:48     59s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:48     59s] [NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1a Route ============
[07/04 04:54:48     59s] (I)      Usage: 20452 = (11013 H, 9439 V) = (3.39% H, 2.77% V) = (1.542e+04um H, 1.321e+04um V)
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1b Route ============
[07/04 04:54:48     59s] (I)      Usage: 20452 = (11013 H, 9439 V) = (3.39% H, 2.77% V) = (1.542e+04um H, 1.321e+04um V)
[07/04 04:54:48     59s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[07/04 04:54:48     59s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[07/04 04:54:48     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1c Route ============
[07/04 04:54:48     59s] (I)      Usage: 20452 = (11013 H, 9439 V) = (3.39% H, 2.77% V) = (1.542e+04um H, 1.321e+04um V)
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1d Route ============
[07/04 04:54:48     59s] (I)      Usage: 20452 = (11013 H, 9439 V) = (3.39% H, 2.77% V) = (1.542e+04um H, 1.321e+04um V)
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1e Route ============
[07/04 04:54:48     59s] (I)      Usage: 20452 = (11013 H, 9439 V) = (3.39% H, 2.77% V) = (1.542e+04um H, 1.321e+04um V)
[07/04 04:54:48     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] (I)      ============  Phase 1l Route ============
[07/04 04:54:48     59s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:48     59s] (I)      Layer  2:     134249      8842         7           0      147531    ( 0.00%) 
[07/04 04:54:48     59s] (I)      Layer  3:     194359     12634         0           0      200220    ( 0.00%) 
[07/04 04:54:48     59s] (I)      Layer  4:      89733      5242         2           0      100110    ( 0.00%) 
[07/04 04:54:48     59s] (I)      Layer  5:      93427      1638         0           0      100110    ( 0.00%) 
[07/04 04:54:48     59s] (I)      Layer  6:      86691      1320         0           0      100110    ( 0.00%) 
[07/04 04:54:48     59s] (I)      Layer  7:      25778        11         0        4020       29350    (12.05%) 
[07/04 04:54:48     59s] (I)      Layer  8:      18117        25         0       14448       18922    (43.30%) 
[07/04 04:54:48     59s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:54:48     59s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:48     59s] (I)      Total:        665571     29713        10       32771      716250    ( 4.38%) 
[07/04 04:54:48     59s] (I)      
[07/04 04:54:48     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:48     59s] [NR-eGR]                        OverCon            
[07/04 04:54:48     59s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:48     59s] [NR-eGR]        Layer             (1-2)    OverCon
[07/04 04:54:48     59s] [NR-eGR] ----------------------------------------------
[07/04 04:54:48     59s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[07/04 04:54:48     59s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal4 ( 4)         2( 0.01%)   ( 0.01%) 
[07/04 04:54:48     59s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:48     59s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:48     59s] [NR-eGR] ----------------------------------------------
[07/04 04:54:48     59s] [NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[07/04 04:54:48     59s] [NR-eGR] 
[07/04 04:54:48     59s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:48     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:48     59s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1937.8M
[07/04 04:54:48     59s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.061, REAL:0.061, MEM:1937.8M, EPOCH TIME: 1720068888.085995
[07/04 04:54:48     59s] OPERPROF: Starting HotSpotCal at level 1, MEM:1937.8M, EPOCH TIME: 1720068888.086033
[07/04 04:54:48     59s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:48     59s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:54:48     59s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:48     59s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:54:48     59s] [hotspot] +------------+---------------+---------------+
[07/04 04:54:48     59s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:54:48     59s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:54:48     59s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1937.8M, EPOCH TIME: 1720068888.087026
[07/04 04:54:48     59s] Skipped repairing congestion.
[07/04 04:54:48     59s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1937.8M, EPOCH TIME: 1720068888.087082
[07/04 04:54:48     59s] Starting Early Global Route wiring: mem = 1937.8M
[07/04 04:54:48     59s] (I)      ============= Track Assignment ============
[07/04 04:54:48     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:48     59s] (I)      Run Multi-thread track assignment
[07/04 04:54:48     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] (I)      Started Export ( Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:48     59s] [NR-eGR] ------------------------------------
[07/04 04:54:48     59s] [NR-eGR]  metal1   (1H)             0   8072 
[07/04 04:54:48     59s] [NR-eGR]  metal2   (2V)          8010   9896 
[07/04 04:54:48     59s] [NR-eGR]  metal3   (3H)         14689   3491 
[07/04 04:54:48     59s] [NR-eGR]  metal4   (4V)          5612    588 
[07/04 04:54:48     59s] [NR-eGR]  metal5   (5H)          2075    442 
[07/04 04:54:48     59s] [NR-eGR]  metal6   (6V)          1856     13 
[07/04 04:54:48     59s] [NR-eGR]  metal7   (7H)             7      7 
[07/04 04:54:48     59s] [NR-eGR]  metal8   (8V)            33      1 
[07/04 04:54:48     59s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:48     59s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:48     59s] [NR-eGR] ------------------------------------
[07/04 04:54:48     59s] [NR-eGR]           Total        32310  22510 
[07/04 04:54:48     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:48     59s] [NR-eGR] Total half perimeter of net bounding box: 24786um
[07/04 04:54:48     59s] [NR-eGR] Total length: 32310um, number of vias: 22510
[07/04 04:54:48     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:48     59s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/04 04:54:48     59s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:48     59s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.78 MB )
[07/04 04:54:48     59s] Early Global Route wiring runtime: 0.04 seconds, mem = 1937.8M
[07/04 04:54:48     59s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.044, REAL:0.044, MEM:1937.8M, EPOCH TIME: 1720068888.131038
[07/04 04:54:48     59s] Tdgp not successfully inited but do clear! skip clearing
[07/04 04:54:48     59s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/04 04:54:48     59s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:00.0/0:01:03.5 (0.9), mem = 1937.8M
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] =============================================================================================
[07/04 04:54:48     59s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[07/04 04:54:48     59s] =============================================================================================
[07/04 04:54:48     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:48     59s] ---------------------------------------------------------------------------------------------
[07/04 04:54:48     59s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:48     59s] ---------------------------------------------------------------------------------------------
[07/04 04:54:48     59s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:48     59s] ---------------------------------------------------------------------------------------------
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     59s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/04 04:54:48     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1937.8M, EPOCH TIME: 1720068888.138940
[07/04 04:54:48     59s] Processing tracks to init pin-track alignment.
[07/04 04:54:48     59s] z: 2, totalTracks: 1
[07/04 04:54:48     59s] z: 4, totalTracks: 1
[07/04 04:54:48     59s] z: 6, totalTracks: 1
[07/04 04:54:48     59s] z: 8, totalTracks: 1
[07/04 04:54:48     59s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:48     59s] All LLGs are deleted
[07/04 04:54:48     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:48     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:48     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1937.8M, EPOCH TIME: 1720068888.140137
[07/04 04:54:48     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1720068888.140186
[07/04 04:54:48     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1937.8M, EPOCH TIME: 1720068888.140574
[07/04 04:54:48     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:48     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:48     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1937.8M, EPOCH TIME: 1720068888.140777
[07/04 04:54:48     59s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:48     59s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:48     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1937.8M, EPOCH TIME: 1720068888.143026
[07/04 04:54:48     59s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:48     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:48     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1937.8M, EPOCH TIME: 1720068888.143774
[07/04 04:54:48     59s] Fast DP-INIT is on for default
[07/04 04:54:48     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:48     59s] Atter site array init, number of instance map data is 0.
[07/04 04:54:48     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1937.8M, EPOCH TIME: 1720068888.144728
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:48     59s] OPERPROF:     Starting CMU at level 3, MEM:1937.8M, EPOCH TIME: 1720068888.145810
[07/04 04:54:48     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1720068888.146154
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:48     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1937.8M, EPOCH TIME: 1720068888.146490
[07/04 04:54:48     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1937.8M, EPOCH TIME: 1720068888.146521
[07/04 04:54:48     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1720068888.146701
[07/04 04:54:48     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.8MB).
[07/04 04:54:48     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1937.8M, EPOCH TIME: 1720068888.146994
[07/04 04:54:48     59s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:54:48     59s]   Leaving CCOpt scope - extractRC...
[07/04 04:54:48     59s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/04 04:54:48     59s] Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
[07/04 04:54:48     59s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:48     59s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:48     59s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:48     59s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:48     59s] RCMode: PreRoute
[07/04 04:54:48     59s]       RC Corner Indexes            0   
[07/04 04:54:48     59s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:48     59s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:48     59s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:48     59s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:48     59s] Shrink Factor                : 1.00000
[07/04 04:54:48     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:48     59s] 
[07/04 04:54:48     59s] Trim Metal Layers:
[07/04 04:54:48     59s] LayerId::1 widthSet size::1
[07/04 04:54:48     59s] LayerId::2 widthSet size::1
[07/04 04:54:48     59s] LayerId::3 widthSet size::1
[07/04 04:54:48     59s] LayerId::4 widthSet size::1
[07/04 04:54:48     59s] LayerId::5 widthSet size::1
[07/04 04:54:48     59s] LayerId::6 widthSet size::1
[07/04 04:54:48     59s] LayerId::7 widthSet size::1
[07/04 04:54:48     59s] LayerId::8 widthSet size::1
[07/04 04:54:48     59s] LayerId::9 widthSet size::1
[07/04 04:54:48     59s] LayerId::10 widthSet size::1
[07/04 04:54:48     59s] Updating RC grid for preRoute extraction ...
[07/04 04:54:48     59s] eee: pegSigSF::1.070000
[07/04 04:54:48     59s] Initializing multi-corner resistance tables ...
[07/04 04:54:48     59s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:48     59s] eee: l::2 avDens::0.114615 usedTrk::574.281786 availTrk::5010.526316 sigTrk::574.281786
[07/04 04:54:48     59s] eee: l::3 avDens::0.129612 usedTrk::1062.821754 availTrk::8200.000000 sigTrk::1062.821754
[07/04 04:54:48     59s] eee: l::4 avDens::0.116639 usedTrk::402.404820 availTrk::3450.000000 sigTrk::402.404820
[07/04 04:54:48     59s] eee: l::5 avDens::0.046472 usedTrk::151.034501 availTrk::3250.000000 sigTrk::151.034501
[07/04 04:54:48     59s] eee: l::6 avDens::0.047413 usedTrk::132.757678 availTrk::2800.000000 sigTrk::132.757678
[07/04 04:54:48     59s] eee: l::7 avDens::0.005644 usedTrk::0.564429 availTrk::100.000000 sigTrk::0.564429
[07/04 04:54:48     59s] eee: l::8 avDens::0.085421 usedTrk::177.960786 availTrk::2083.333333 sigTrk::177.960786
[07/04 04:54:48     59s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:48     59s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:48     60s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:48     60s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265635 uaWl=1.000000 uaWlH=0.294078 aWlH=0.000000 lMod=0 pMax=0.851700 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:48     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1937.781M)
[07/04 04:54:48     60s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/04 04:54:48     60s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:48     60s] End AAE Lib Interpolated Model. (MEM=1937.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:48     60s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Clock DAG stats after clustering cong repair call:
[07/04 04:54:48     60s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]     misc counts      : r=1, pp=0
[07/04 04:54:48     60s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]     wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]     wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]   Clock DAG net violations after clustering cong repair call: none
[07/04 04:54:48     60s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/04 04:54:48     60s]     Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]     Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/04 04:54:48     60s]      Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]   Clock DAG hash after clustering cong repair call: 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/04 04:54:48     60s]     delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]     legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]     steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]   Primary reporting skew groups after clustering cong repair call:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]         max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]   Skew group summary after clustering cong repair call:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:54:48     60s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[07/04 04:54:48     60s]   Stage::DRV Fixing...
[07/04 04:54:48     60s]   Fixing clock tree slew time and max cap violations...
[07/04 04:54:48     60s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:48     60s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/04 04:54:48     60s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:48     60s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Stage::Insertion Delay Reduction...
[07/04 04:54:48     60s]   Removing unnecessary root buffering...
[07/04 04:54:48     60s]     Clock DAG hash before 'Removing unnecessary root buffering': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Removing unnecessary root buffering': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Removing unnecessary root buffering':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Removing unconstrained drivers...
[07/04 04:54:48     60s]     Clock DAG hash before 'Removing unconstrained drivers': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Removing unconstrained drivers': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Removing unconstrained drivers':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Reducing insertion delay 1...
[07/04 04:54:48     60s]     Clock DAG hash before 'Reducing insertion delay 1': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       delay calculator: calls=2833, total_wall_time=0.170s, mean_wall_time=0.060ms
[07/04 04:54:48     60s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1588, total_wall_time=0.063s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Reducing insertion delay 1': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       delay calculator: calls=2896, total_wall_time=0.182s, mean_wall_time=0.063ms
[07/04 04:54:48     60s]       legalizer: calls=163, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1595, total_wall_time=0.064s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Reducing insertion delay 1':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Removing longest path buffering...
[07/04 04:54:48     60s]     Clock DAG hash before 'Removing longest path buffering': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/04 04:54:48     60s]       delay calculator: calls=2896, total_wall_time=0.182s, mean_wall_time=0.063ms
[07/04 04:54:48     60s]       legalizer: calls=163, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1595, total_wall_time=0.064s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Removing longest path buffering':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Removing longest path buffering': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/04 04:54:48     60s]       delay calculator: calls=2896, total_wall_time=0.182s, mean_wall_time=0.063ms
[07/04 04:54:48     60s]       legalizer: calls=163, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1595, total_wall_time=0.064s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Removing longest path buffering':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Reducing insertion delay 2...
[07/04 04:54:48     60s]     Clock DAG hash before 'Reducing insertion delay 2': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       delay calculator: calls=2896, total_wall_time=0.182s, mean_wall_time=0.063ms
[07/04 04:54:48     60s]       legalizer: calls=163, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/04 04:54:48     60s]       steiner router: calls=1595, total_wall_time=0.064s, mean_wall_time=0.040ms
[07/04 04:54:48     60s]     Path optimization required 76 stage delay updates 
[07/04 04:54:48     60s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Reducing insertion delay 2': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       delay calculator: calls=2978, total_wall_time=0.194s, mean_wall_time=0.065ms
[07/04 04:54:48     60s]       legalizer: calls=195, total_wall_time=0.007s, mean_wall_time=0.036ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Reducing insertion delay 2':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     60s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:48     60s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.3 real=0:00:01.3)
[07/04 04:54:48     60s]   CCOpt::Phase::Implementation...
[07/04 04:54:48     60s]   Stage::Reducing Power...
[07/04 04:54:48     60s]   Improving clock tree routing...
[07/04 04:54:48     60s]     Clock DAG hash before 'Improving clock tree routing': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/04 04:54:48     60s]       delay calculator: calls=2978, total_wall_time=0.194s, mean_wall_time=0.065ms
[07/04 04:54:48     60s]       legalizer: calls=195, total_wall_time=0.007s, mean_wall_time=0.036ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Iteration 1...
[07/04 04:54:48     60s]     Iteration 1 done.
[07/04 04:54:48     60s]     Clock DAG stats after 'Improving clock tree routing':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Improving clock tree routing': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/04 04:54:48     60s]       delay calculator: calls=2978, total_wall_time=0.194s, mean_wall_time=0.065ms
[07/04 04:54:48     60s]       legalizer: calls=195, total_wall_time=0.007s, mean_wall_time=0.036ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Improving clock tree routing':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Reducing clock tree power 1...
[07/04 04:54:48     60s]     Clock DAG hash before 'Reducing clock tree power 1': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       delay calculator: calls=2978, total_wall_time=0.194s, mean_wall_time=0.065ms
[07/04 04:54:48     60s]       legalizer: calls=195, total_wall_time=0.007s, mean_wall_time=0.036ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Resizing gates: 
[07/04 04:54:48     60s]     Legalizer releasing space for clock trees
[07/04 04:54:48     60s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/04 04:54:48     60s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     100% 
[07/04 04:54:48     60s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Reducing clock tree power 1': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       delay calculator: calls=3020, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Reducing clock tree power 1':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Reducing clock tree power 2...
[07/04 04:54:48     60s]     Clock DAG hash before 'Reducing clock tree power 2': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       delay calculator: calls=3020, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Path optimization required 0 stage delay updates 
[07/04 04:54:48     60s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Reducing clock tree power 2': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       delay calculator: calls=3020, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Reducing clock tree power 2':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     60s]   Stage::Balancing...
[07/04 04:54:48     60s]   Approximately balancing fragments step...
[07/04 04:54:48     60s]     Clock DAG hash before 'Approximately balancing fragments step': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/04 04:54:48     60s]       delay calculator: calls=3020, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1671, total_wall_time=0.088s, mean_wall_time=0.053ms
[07/04 04:54:48     60s]     Resolve constraints - Approximately balancing fragments...
[07/04 04:54:48     60s]     Resolving skew group constraints...
[07/04 04:54:48     60s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/04 04:54:48     60s]     Resolving skew group constraints done.
[07/04 04:54:48     60s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/04 04:54:48     60s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/04 04:54:48     60s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     Approximately balancing fragments...
[07/04 04:54:48     60s]       Moving gates to improve sub-tree skew...
[07/04 04:54:48     60s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/04 04:54:48     60s]           delay calculator: calls=3036, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1687, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]         Tried: 16 Succeeded: 0
[07/04 04:54:48     60s]         Topology Tried: 0 Succeeded: 0
[07/04 04:54:48     60s]         0 Succeeded with SS ratio
[07/04 04:54:48     60s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/04 04:54:48     60s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/04 04:54:48     60s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/04 04:54:48     60s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]           misc counts      : r=1, pp=0
[07/04 04:54:48     60s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]           wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]           wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/04 04:54:48     60s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/04 04:54:48     60s]           Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/04 04:54:48     60s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/04 04:54:48     60s]           delay calculator: calls=3036, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1687, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]       Approximately balancing fragments bottom up...
[07/04 04:54:48     60s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/04 04:54:48     60s]           delay calculator: calls=3036, total_wall_time=0.204s, mean_wall_time=0.067ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1687, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:48     60s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/04 04:54:48     60s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]           misc counts      : r=1, pp=0
[07/04 04:54:48     60s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]           wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]           wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/04 04:54:48     60s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/04 04:54:48     60s]           Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/04 04:54:48     60s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/04 04:54:48     60s]           delay calculator: calls=3078, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1687, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]       Approximately balancing fragments, wire and cell delays...
[07/04 04:54:48     60s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/04 04:54:48     60s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]           misc counts      : r=1, pp=0
[07/04 04:54:48     60s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]           wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]           wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/04 04:54:48     60s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/04 04:54:48     60s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/04 04:54:48     60s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     Approximately balancing fragments done.
[07/04 04:54:48     60s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Approximately balancing fragments step': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     60s]   Clock DAG stats after Approximately balancing fragments:
[07/04 04:54:48     60s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]     misc counts      : r=1, pp=0
[07/04 04:54:48     60s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]     wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]     wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]   Clock DAG net violations after Approximately balancing fragments: none
[07/04 04:54:48     60s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/04 04:54:48     60s]     Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]     Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/04 04:54:48     60s]      Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]   Clock DAG hash after Approximately balancing fragments: 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/04 04:54:48     60s]     delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]     legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]     steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]   Primary reporting skew groups after Approximately balancing fragments:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]         max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]   Skew group summary after Approximately balancing fragments:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]   Improving fragments clock skew...
[07/04 04:54:48     60s]     Clock DAG hash before 'Improving fragments clock skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Improving fragments clock skew':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Improving fragments clock skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Improving fragments clock skew':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Approximately balancing step...
[07/04 04:54:48     60s]     Clock DAG hash before 'Approximately balancing step': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Resolve constraints - Approximately balancing...
[07/04 04:54:48     60s]     Resolving skew group constraints...
[07/04 04:54:48     60s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/04 04:54:48     60s]     Resolving skew group constraints done.
[07/04 04:54:48     60s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     Approximately balancing...
[07/04 04:54:48     60s]       Approximately balancing, wire and cell delays...
[07/04 04:54:48     60s]       Approximately balancing, wire and cell delays, iteration 1...
[07/04 04:54:48     60s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]           misc counts      : r=1, pp=0
[07/04 04:54:48     60s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]           wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]           wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/04 04:54:48     60s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/04 04:54:48     60s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/04 04:54:48     60s]           delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/04 04:54:48     60s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]     Approximately balancing done.
[07/04 04:54:48     60s]     Clock DAG stats after 'Approximately balancing step':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Approximately balancing step': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Approximately balancing step': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Approximately balancing step':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Approximately balancing step':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Fixing clock tree overload...
[07/04 04:54:48     60s]     Clock DAG hash before 'Fixing clock tree overload': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:48     60s]     Clock DAG stats after 'Fixing clock tree overload':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Fixing clock tree overload': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Fixing clock tree overload':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Approximately balancing paths...
[07/04 04:54:48     60s]     Clock DAG hash before 'Approximately balancing paths': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Added 0 buffers.
[07/04 04:54:48     60s]     Clock DAG stats after 'Approximately balancing paths':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Approximately balancing paths': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/04 04:54:48     60s]       delay calculator: calls=3080, total_wall_time=0.213s, mean_wall_time=0.069ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1689, total_wall_time=0.088s, mean_wall_time=0.052ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Approximately balancing paths':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     60s]   Stage::Polishing...
[07/04 04:54:48     60s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:48     60s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Clock DAG stats before polishing:
[07/04 04:54:48     60s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]     misc counts      : r=1, pp=0
[07/04 04:54:48     60s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]     wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]     wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]   Clock DAG net violations before polishing: none
[07/04 04:54:48     60s]   Clock DAG primary half-corner transition distribution before polishing:
[07/04 04:54:48     60s]     Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]     Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]   Clock DAG library cell distribution before polishing {count}:
[07/04 04:54:48     60s]      Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]   Clock DAG hash before polishing: 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]   CTS services accumulated run-time stats before polishing:
[07/04 04:54:48     60s]     delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]     legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]     steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]   Primary reporting skew groups before polishing:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]         max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]   Skew group summary before polishing:
[07/04 04:54:48     60s]     skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]   Merging balancing drivers for power...
[07/04 04:54:48     60s]     Clock DAG hash before 'Merging balancing drivers for power': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]     Tried: 16 Succeeded: 0
[07/04 04:54:48     60s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Merging balancing drivers for power': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Merging balancing drivers for power':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Improving clock skew...
[07/04 04:54:48     60s]     Clock DAG hash before 'Improving clock skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/04 04:54:48     60s]       delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]     Clock DAG stats after 'Improving clock skew':
[07/04 04:54:48     60s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:48     60s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:48     60s]       misc counts      : r=1, pp=0
[07/04 04:54:48     60s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:48     60s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:48     60s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:48     60s]       wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
[07/04 04:54:48     60s]       wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
[07/04 04:54:48     60s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
[07/04 04:54:48     60s]     Clock DAG net violations after 'Improving clock skew': none
[07/04 04:54:48     60s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/04 04:54:48     60s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:48     60s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
[07/04 04:54:48     60s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/04 04:54:48     60s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:48     60s]     Clock DAG hash after 'Improving clock skew': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/04 04:54:48     60s]       delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]     Primary reporting skew groups after 'Improving clock skew':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.060, max=0.068, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.068} (wid=0.008 ws=0.005) (gid=0.061 gs=0.005)
[07/04 04:54:48     60s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:48     60s]           max path sink: dp/rf/RAM_reg[3][27]/CK
[07/04 04:54:48     60s]     Skew group summary after 'Improving clock skew':
[07/04 04:54:48     60s]       skew_group clk/default: insertion delay [min=0.060, max=0.068, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.068} (wid=0.008 ws=0.005) (gid=0.061 gs=0.005)
[07/04 04:54:48     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]   Moving gates to reduce wire capacitance...
[07/04 04:54:48     60s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/04 04:54:48     60s]       delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]       legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]       steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/04 04:54:48     60s]     Iteration 1...
[07/04 04:54:48     60s]       Artificially removing short and long paths...
[07/04 04:54:48     60s]         Clock DAG hash before 'Artificially removing short and long paths': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/04 04:54:48     60s]           delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]         For skew_group clk/default target band (0.060, 0.068)
[07/04 04:54:48     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/04 04:54:48     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 11418853441039214265 10705739123396916506
[07/04 04:54:48     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/04 04:54:48     60s]           delay calculator: calls=3095, total_wall_time=0.216s, mean_wall_time=0.070ms
[07/04 04:54:48     60s]           legalizer: calls=223, total_wall_time=0.007s, mean_wall_time=0.033ms
[07/04 04:54:48     60s]           steiner router: calls=1704, total_wall_time=0.093s, mean_wall_time=0.054ms
[07/04 04:54:48     60s]         Legalizer releasing space for clock trees
[07/04 04:54:48     60s]         Legalizing clock trees...
[07/04 04:54:48     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:48     60s]         Legalizer API calls during this step: 107 succeeded with high effort: 107 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:48     60s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:48     60s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/04 04:54:48     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16242967107596412829 4691535488546220110
[07/04 04:54:48     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/04 04:54:48     60s]           delay calculator: calls=3129, total_wall_time=0.222s, mean_wall_time=0.071ms
[07/04 04:54:48     60s]           legalizer: calls=330, total_wall_time=0.009s, mean_wall_time=0.028ms
[07/04 04:54:48     60s]           steiner router: calls=1728, total_wall_time=0.100s, mean_wall_time=0.058ms
[07/04 04:54:48     60s]         Moving gates: 
[07/04 04:54:48     60s]         Legalizer releasing space for clock trees
[07/04 04:54:48     60s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/04 04:54:49     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     60s]         100% 
[07/04 04:54:49     60s]         Legalizer API calls during this step: 196 succeeded with high effort: 196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     60s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:54:49     60s]     Iteration 1 done.
[07/04 04:54:49     60s]     Iteration 2...
[07/04 04:54:49     60s]       Artificially removing short and long paths...
[07/04 04:54:49     60s]         Clock DAG hash before 'Artificially removing short and long paths': 13179753776067423619 7489682504427034264
[07/04 04:54:49     60s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/04 04:54:49     60s]           delay calculator: calls=3317, total_wall_time=0.249s, mean_wall_time=0.075ms
[07/04 04:54:49     60s]           legalizer: calls=526, total_wall_time=0.015s, mean_wall_time=0.029ms
[07/04 04:54:49     60s]           steiner router: calls=2050, total_wall_time=0.197s, mean_wall_time=0.096ms
[07/04 04:54:49     60s]         For skew_group clk/default target band (0.060, 0.069)
[07/04 04:54:49     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     60s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     60s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/04 04:54:49     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 13179753776067423619 7489682504427034264
[07/04 04:54:49     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[07/04 04:54:49     60s]           delay calculator: calls=3317, total_wall_time=0.249s, mean_wall_time=0.075ms
[07/04 04:54:49     60s]           legalizer: calls=526, total_wall_time=0.015s, mean_wall_time=0.029ms
[07/04 04:54:49     60s]           steiner router: calls=2050, total_wall_time=0.197s, mean_wall_time=0.096ms
[07/04 04:54:49     60s]         Legalizer releasing space for clock trees
[07/04 04:54:49     61s]         Legalizing clock trees...
[07/04 04:54:49     61s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]         Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:49     61s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/04 04:54:49     61s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 15844162911084819972 17206750197961416463
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[07/04 04:54:49     61s]           delay calculator: calls=3349, total_wall_time=0.254s, mean_wall_time=0.076ms
[07/04 04:54:49     61s]           legalizer: calls=602, total_wall_time=0.017s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2128, total_wall_time=0.219s, mean_wall_time=0.103ms
[07/04 04:54:49     61s]         Moving gates: 
[07/04 04:54:49     61s]         Legalizer releasing space for clock trees
[07/04 04:54:49     61s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/04 04:54:49     61s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]         100% 
[07/04 04:54:49     61s]         Legalizer API calls during this step: 196 succeeded with high effort: 196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:54:49     61s]     Iteration 2 done.
[07/04 04:54:49     61s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/04 04:54:49     61s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/04 04:54:49     61s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:49     61s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:49     61s]       misc counts      : r=1, pp=0
[07/04 04:54:49     61s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:49     61s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:49     61s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:49     61s]       wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
[07/04 04:54:49     61s]       wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
[07/04 04:54:49     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
[07/04 04:54:49     61s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/04 04:54:49     61s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/04 04:54:49     61s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:49     61s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
[07/04 04:54:49     61s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/04 04:54:49     61s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:49     61s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/04 04:54:49     61s]       delay calculator: calls=3475, total_wall_time=0.276s, mean_wall_time=0.079ms
[07/04 04:54:49     61s]       legalizer: calls=798, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:49     61s]           max path sink: dp/rf/RAM_reg[1][27]/CK
[07/04 04:54:49     61s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]     Legalizer API calls during this step: 575 succeeded with high effort: 575 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/04 04:54:49     61s]   Reducing clock tree power 3...
[07/04 04:54:49     61s]     Clock DAG hash before 'Reducing clock tree power 3': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       delay calculator: calls=3475, total_wall_time=0.276s, mean_wall_time=0.079ms
[07/04 04:54:49     61s]       legalizer: calls=798, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Artificially removing short and long paths...
[07/04 04:54:49     61s]       Clock DAG hash before 'Artificially removing short and long paths': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/04 04:54:49     61s]         delay calculator: calls=3475, total_wall_time=0.276s, mean_wall_time=0.079ms
[07/04 04:54:49     61s]         legalizer: calls=798, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]         steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]       For skew_group clk/default target band (0.060, 0.069)
[07/04 04:54:49     61s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]     Initial gate capacitance is (rise=445.341fF fall=401.168fF).
[07/04 04:54:49     61s]     Resizing gates: 
[07/04 04:54:49     61s]     Legalizer releasing space for clock trees
[07/04 04:54:49     61s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/04 04:54:49     61s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]     100% 
[07/04 04:54:49     61s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:49     61s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:49     61s]       misc counts      : r=1, pp=0
[07/04 04:54:49     61s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:49     61s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:49     61s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:49     61s]       wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
[07/04 04:54:49     61s]       wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
[07/04 04:54:49     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
[07/04 04:54:49     61s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/04 04:54:49     61s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:49     61s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
[07/04 04:54:49     61s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/04 04:54:49     61s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:49     61s]     Clock DAG hash after 'Reducing clock tree power 3': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]       legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:49     61s]           max path sink: dp/rf/RAM_reg[1][27]/CK
[07/04 04:54:49     61s]     Skew group summary after 'Reducing clock tree power 3':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:49     61s]   Improving insertion delay...
[07/04 04:54:49     61s]     Clock DAG hash before 'Improving insertion delay': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/04 04:54:49     61s]       delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]       legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Clock DAG stats after 'Improving insertion delay':
[07/04 04:54:49     61s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:49     61s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:49     61s]       misc counts      : r=1, pp=0
[07/04 04:54:49     61s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:49     61s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:49     61s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:49     61s]       wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
[07/04 04:54:49     61s]       wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
[07/04 04:54:49     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
[07/04 04:54:49     61s]     Clock DAG net violations after 'Improving insertion delay': none
[07/04 04:54:49     61s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/04 04:54:49     61s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:49     61s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
[07/04 04:54:49     61s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/04 04:54:49     61s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:49     61s]     Clock DAG hash after 'Improving insertion delay': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/04 04:54:49     61s]       delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]       legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Primary reporting skew groups after 'Improving insertion delay':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:49     61s]           max path sink: dp/rf/RAM_reg[1][27]/CK
[07/04 04:54:49     61s]     Skew group summary after 'Improving insertion delay':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]   Wire Opt OverFix...
[07/04 04:54:49     61s]     Clock DAG hash before 'Wire Opt OverFix': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/04 04:54:49     61s]       delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]       legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]       steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]     Wire Reduction extra effort...
[07/04 04:54:49     61s]       Clock DAG hash before 'Wire Reduction extra effort': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]         legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]         steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/04 04:54:49     61s]       Artificially removing short and long paths...
[07/04 04:54:49     61s]         Clock DAG hash before 'Artificially removing short and long paths': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/04 04:54:49     61s]           delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]           legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]         For skew_group clk/default target band (0.060, 0.069)
[07/04 04:54:49     61s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Global shorten wires A0...
[07/04 04:54:49     61s]         Clock DAG hash before 'Global shorten wires A0': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/04 04:54:49     61s]           delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]           legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Move For Wirelength - core...
[07/04 04:54:49     61s]         Clock DAG hash before 'Move For Wirelength - core': 11557192836953760094 5317751269121724381
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/04 04:54:49     61s]           delay calculator: calls=3517, total_wall_time=0.287s, mean_wall_time=0.082ms
[07/04 04:54:49     61s]           legalizer: calls=826, total_wall_time=0.023s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2454, total_wall_time=0.323s, mean_wall_time=0.132ms
[07/04 04:54:49     61s]         Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=0, computed=14, moveTooSmall=15, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=51, accepted=3
[07/04 04:54:49     61s]         Max accepted move=5.510um, total accepted move=12.490um, average move=4.163um
[07/04 04:54:49     61s]         Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=1, computed=13, moveTooSmall=20, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=55, accepted=0
[07/04 04:54:49     61s]         Max accepted move=0.000um, total accepted move=0.000um
[07/04 04:54:49     61s]         Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:49     61s]       Global shorten wires A1...
[07/04 04:54:49     61s]         Clock DAG hash before 'Global shorten wires A1': 15254027080531500466 1797492009229104289
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/04 04:54:49     61s]           delay calculator: calls=3573, total_wall_time=0.295s, mean_wall_time=0.083ms
[07/04 04:54:49     61s]           legalizer: calls=943, total_wall_time=0.026s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2718, total_wall_time=0.390s, mean_wall_time=0.143ms
[07/04 04:54:49     61s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Move For Wirelength - core...
[07/04 04:54:49     61s]         Clock DAG hash before 'Move For Wirelength - core': 15254027080531500466 1797492009229104289
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/04 04:54:49     61s]           delay calculator: calls=3573, total_wall_time=0.295s, mean_wall_time=0.083ms
[07/04 04:54:49     61s]           legalizer: calls=943, total_wall_time=0.026s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2718, total_wall_time=0.390s, mean_wall_time=0.143ms
[07/04 04:54:49     61s]         Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=14, computed=0, moveTooSmall=20, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/04 04:54:49     61s]         Max accepted move=0.000um, total accepted move=0.000um
[07/04 04:54:49     61s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Global shorten wires B...
[07/04 04:54:49     61s]         Clock DAG hash before 'Global shorten wires B': 15254027080531500466 1797492009229104289
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/04 04:54:49     61s]           delay calculator: calls=3573, total_wall_time=0.295s, mean_wall_time=0.083ms
[07/04 04:54:49     61s]           legalizer: calls=943, total_wall_time=0.026s, mean_wall_time=0.028ms
[07/04 04:54:49     61s]           steiner router: calls=2720, total_wall_time=0.390s, mean_wall_time=0.143ms
[07/04 04:54:49     61s]         Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Move For Wirelength - branch...
[07/04 04:54:49     61s]         Clock DAG hash before 'Move For Wirelength - branch': 15254027080531500466 1797492009229104289
[07/04 04:54:49     61s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/04 04:54:49     61s]           delay calculator: calls=3585, total_wall_time=0.297s, mean_wall_time=0.083ms
[07/04 04:54:49     61s]           legalizer: calls=1012, total_wall_time=0.027s, mean_wall_time=0.027ms
[07/04 04:54:49     61s]           steiner router: calls=2756, total_wall_time=0.400s, mean_wall_time=0.145ms
[07/04 04:54:49     61s]         Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=0, computed=14, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=1
[07/04 04:54:49     61s]         Max accepted move=0.190um, total accepted move=0.190um, average move=0.190um
[07/04 04:54:49     61s]         Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=13, computed=1, moveTooSmall=0, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[07/04 04:54:49     61s]         Max accepted move=0.000um, total accepted move=0.000um
[07/04 04:54:49     61s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/04 04:54:49     61s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:49     61s]         sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:49     61s]         misc counts      : r=1, pp=0
[07/04 04:54:49     61s]         cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:49     61s]         cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:49     61s]         sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:49     61s]         wire capacitance : top=0.000fF, trunk=26.093fF, leaf=151.540fF, total=177.633fF
[07/04 04:54:49     61s]         wire lengths     : top=0.000um, trunk=245.331um, leaf=1430.758um, total=1676.088um
[07/04 04:54:49     61s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:49     61s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/04 04:54:49     61s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:49     61s]         Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 2 <= 0.039ns, 8 <= 0.041ns, 4 <= 0.043ns}
[07/04 04:54:49     61s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/04 04:54:49     61s]          Bufs: CLKBUF_X3: 14 
[07/04 04:54:49     61s]       Clock DAG hash after 'Wire Reduction extra effort': 17889423479559084360 17959844933330685675
[07/04 04:54:49     61s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         delay calculator: calls=3587, total_wall_time=0.298s, mean_wall_time=0.083ms
[07/04 04:54:49     61s]         legalizer: calls=1027, total_wall_time=0.027s, mean_wall_time=0.027ms
[07/04 04:54:49     61s]         steiner router: calls=2758, total_wall_time=0.401s, mean_wall_time=0.145ms
[07/04 04:54:49     61s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]             min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:49     61s]             max path sink: dp/rf/RAM_reg[1][27]/CK
[07/04 04:54:49     61s]       Skew group summary after 'Wire Reduction extra effort':
[07/04 04:54:49     61s]         skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]       Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:49     61s]     Optimizing orientation...
[07/04 04:54:49     61s]     FlipOpt...
[07/04 04:54:49     61s]     Disconnecting clock tree from netlist...
[07/04 04:54:49     61s]     Disconnecting clock tree from netlist done.
[07/04 04:54:49     61s]     Performing Single Threaded FlipOpt
[07/04 04:54:49     61s]     Optimizing orientation on clock cells...
[07/04 04:54:49     61s]       Orientation Wirelength Optimization: Attempted = 16 , Succeeded = 1 , Constraints Broken = 13 , CannotMove = 2 , Illegal = 0 , Other = 0
[07/04 04:54:49     61s]     Optimizing orientation on clock cells done.
[07/04 04:54:49     61s]     Resynthesising clock tree into netlist...
[07/04 04:54:49     61s]       Reset timing graph...
[07/04 04:54:49     61s] Ignoring AAE DB Resetting ...
[07/04 04:54:49     61s]       Reset timing graph done.
[07/04 04:54:49     61s]     Resynthesising clock tree into netlist done.
[07/04 04:54:49     61s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s] End AAE Lib Interpolated Model. (MEM=1978.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:49     61s]     Clock DAG stats after 'Wire Opt OverFix':
[07/04 04:54:49     61s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:49     61s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:49     61s]       misc counts      : r=1, pp=0
[07/04 04:54:49     61s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:49     61s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:49     61s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:49     61s]       wire capacitance : top=0.000fF, trunk=26.093fF, leaf=151.532fF, total=177.625fF
[07/04 04:54:49     61s]       wire lengths     : top=0.000um, trunk=245.331um, leaf=1430.658um, total=1675.988um
[07/04 04:54:49     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:49     61s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/04 04:54:49     61s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/04 04:54:49     61s]       Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:49     61s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 2 <= 0.039ns, 8 <= 0.041ns, 4 <= 0.043ns}
[07/04 04:54:49     61s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/04 04:54:49     61s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:49     61s]     Clock DAG hash after 'Wire Opt OverFix': 14647708603770860922 4322464822848939289
[07/04 04:54:49     61s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/04 04:54:49     61s]       delay calculator: calls=3602, total_wall_time=0.302s, mean_wall_time=0.084ms
[07/04 04:54:49     61s]       legalizer: calls=1027, total_wall_time=0.027s, mean_wall_time=0.027ms
[07/04 04:54:49     61s]       steiner router: calls=2813, total_wall_time=0.419s, mean_wall_time=0.149ms
[07/04 04:54:49     61s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:49     61s]           max path sink: dp/rf/RAM_reg[1][27]/CK
[07/04 04:54:49     61s]     Skew group summary after 'Wire Opt OverFix':
[07/04 04:54:49     61s]       skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
[07/04 04:54:49     61s]     Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:49     61s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/04 04:54:49     61s]   Total capacitance is (rise=622.966fF fall=578.793fF), of which (rise=177.625fF fall=177.625fF) is wire, and (rise=445.341fF fall=401.168fF) is gate.
[07/04 04:54:49     61s]   Stage::Polishing done. (took cpu=0:00:01.3 real=0:00:01.3)
[07/04 04:54:49     61s]   Stage::Updating netlist...
[07/04 04:54:49     61s]   Reset timing graph...
[07/04 04:54:49     61s] Ignoring AAE DB Resetting ...
[07/04 04:54:49     61s]   Reset timing graph done.
[07/04 04:54:49     61s]   Setting non-default rules before calling refine place.
[07/04 04:54:49     61s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:49     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1979.0M, EPOCH TIME: 1720068889.946513
[07/04 04:54:49     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:448).
[07/04 04:54:49     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:1938.0M, EPOCH TIME: 1720068889.953729
[07/04 04:54:49     61s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]   Leaving CCOpt scope - ClockRefiner...
[07/04 04:54:49     61s]   Assigned high priority to 14 instances.
[07/04 04:54:49     61s]   Soft fixed 14 clock instances.
[07/04 04:54:49     61s]   Performing Clock Only Refine Place.
[07/04 04:54:49     61s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/04 04:54:49     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1938.0M, EPOCH TIME: 1720068889.957223
[07/04 04:54:49     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1938.0M, EPOCH TIME: 1720068889.957296
[07/04 04:54:49     61s] Processing tracks to init pin-track alignment.
[07/04 04:54:49     61s] z: 2, totalTracks: 1
[07/04 04:54:49     61s] z: 4, totalTracks: 1
[07/04 04:54:49     61s] z: 6, totalTracks: 1
[07/04 04:54:49     61s] z: 8, totalTracks: 1
[07/04 04:54:49     61s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:49     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1938.0M, EPOCH TIME: 1720068889.959756
[07/04 04:54:49     61s] Info: 14 insts are soft-fixed.
[07/04 04:54:49     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] 
[07/04 04:54:49     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:49     61s] OPERPROF:       Starting CMU at level 4, MEM:1938.0M, EPOCH TIME: 1720068889.963886
[07/04 04:54:49     61s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1938.0M, EPOCH TIME: 1720068889.964392
[07/04 04:54:49     61s] 
[07/04 04:54:49     61s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:49     61s] Info: 14 insts are soft-fixed.
[07/04 04:54:49     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1938.0M, EPOCH TIME: 1720068889.964807
[07/04 04:54:49     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1938.0M, EPOCH TIME: 1720068889.964837
[07/04 04:54:49     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1938.0M, EPOCH TIME: 1720068889.965028
[07/04 04:54:49     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1938.0MB).
[07/04 04:54:49     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1938.0M, EPOCH TIME: 1720068889.965539
[07/04 04:54:49     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:1938.0M, EPOCH TIME: 1720068889.965563
[07/04 04:54:49     61s] TDRefine: refinePlace mode is spiral
[07/04 04:54:49     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.6
[07/04 04:54:49     61s] OPERPROF: Starting RefinePlace at level 1, MEM:1938.0M, EPOCH TIME: 1720068889.965618
[07/04 04:54:49     61s] *** Starting refinePlace (0:01:02 mem=1938.0M) ***
[07/04 04:54:49     61s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:54:49     61s] 
[07/04 04:54:49     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:49     61s] Info: 14 insts are soft-fixed.
[07/04 04:54:49     61s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:49     61s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:49     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:49     61s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:49     61s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:49     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1938.0M, EPOCH TIME: 1720068889.971184
[07/04 04:54:49     61s] Starting refinePlace ...
[07/04 04:54:49     61s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:49     61s] One DDP V2 for no tweak run.
[07/04 04:54:49     61s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:49     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1938.0MB
[07/04 04:54:49     61s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:49     61s]   maximum (X+Y) =         0.00 um
[07/04 04:54:49     61s]   mean    (X+Y) =         0.00 um
[07/04 04:54:49     61s] Summary Report:
[07/04 04:54:49     61s] Instances move: 0 (out of 2218 movable)
[07/04 04:54:49     61s] Instances flipped: 0
[07/04 04:54:49     61s] Mean displacement: 0.00 um
[07/04 04:54:49     61s] Max displacement: 0.00 um 
[07/04 04:54:49     61s] Total instances moved : 0
[07/04 04:54:49     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1938.0M, EPOCH TIME: 1720068889.973230
[07/04 04:54:49     61s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:54:49     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1938.0MB
[07/04 04:54:49     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1938.0MB) @(0:01:02 - 0:01:02).
[07/04 04:54:49     61s] *** Finished refinePlace (0:01:02 mem=1938.0M) ***
[07/04 04:54:49     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.6
[07/04 04:54:49     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.008, REAL:0.008, MEM:1938.0M, EPOCH TIME: 1720068889.974098
[07/04 04:54:49     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1938.0M, EPOCH TIME: 1720068889.974141
[07/04 04:54:49     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:49     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:49     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:1938.0M, EPOCH TIME: 1720068889.980840
[07/04 04:54:49     61s]   ClockRefiner summary
[07/04 04:54:49     61s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 462).
[07/04 04:54:49     61s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 14).
[07/04 04:54:49     61s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 448).
[07/04 04:54:49     61s]   Restoring pStatusCts on 14 clock instances.
[07/04 04:54:49     61s]   Revert refine place priority changes on 0 instances.
[07/04 04:54:49     61s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:49     61s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.6 real=0:00:01.6)
[07/04 04:54:49     61s]   CCOpt::Phase::eGRPC...
[07/04 04:54:49     61s]   eGR Post Conditioning loop iteration 0...
[07/04 04:54:49     61s]     Clock implementation routing...
[07/04 04:54:49     61s]       Leaving CCOpt scope - Routing Tools...
[07/04 04:54:49     61s] Net route status summary:
[07/04 04:54:49     61s]   Clock:        15 (unrouted=15, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:49     61s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:49     61s]       Routing using eGR only...
[07/04 04:54:49     61s]         Early Global Route - eGR only step...
[07/04 04:54:49     61s] (ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
[07/04 04:54:49     61s] (ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
[07/04 04:54:50     61s] (ccopt eGR): Start to route 15 all nets
[07/04 04:54:50     61s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      ==================== Layers =====================
[07/04 04:54:50     61s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     61s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:50     61s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     61s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:50     61s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:50     61s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     61s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:50     61s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:50     61s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:50     61s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     61s] (I)      Started Import and model ( Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     61s] (I)      == Non-default Options ==
[07/04 04:54:50     61s] (I)      Clean congestion better                            : true
[07/04 04:54:50     61s] (I)      Estimate vias on DPT layer                         : true
[07/04 04:54:50     61s] (I)      Clean congestion layer assignment rounds           : 3
[07/04 04:54:50     61s] (I)      Layer constraints as soft constraints              : true
[07/04 04:54:50     61s] (I)      Soft top layer                                     : true
[07/04 04:54:50     61s] (I)      Skip prospective layer relax nets                  : true
[07/04 04:54:50     61s] (I)      Better NDR handling                                : true
[07/04 04:54:50     61s] (I)      Improved NDR modeling in LA                        : true
[07/04 04:54:50     61s] (I)      Routing cost fix for NDR handling                  : true
[07/04 04:54:50     61s] (I)      Block tracks for preroutes                         : true
[07/04 04:54:50     61s] (I)      Assign IRoute by net group key                     : true
[07/04 04:54:50     61s] (I)      Block unroutable channels                          : true
[07/04 04:54:50     61s] (I)      Block unroutable channels 3D                       : true
[07/04 04:54:50     61s] (I)      Bound layer relaxed segment wl                     : true
[07/04 04:54:50     61s] (I)      Blocked pin reach length threshold                 : 2
[07/04 04:54:50     61s] (I)      Check blockage within NDR space in TA              : true
[07/04 04:54:50     61s] (I)      Skip must join for term with via pillar            : true
[07/04 04:54:50     61s] (I)      Model find APA for IO pin                          : true
[07/04 04:54:50     61s] (I)      On pin location for off pin term                   : true
[07/04 04:54:50     61s] (I)      Handle EOL spacing                                 : true
[07/04 04:54:50     61s] (I)      Merge PG vias by gap                               : true
[07/04 04:54:50     61s] (I)      Maximum routing layer                              : 10
[07/04 04:54:50     61s] (I)      Route selected nets only                           : true
[07/04 04:54:50     61s] (I)      Refine MST                                         : true
[07/04 04:54:50     61s] (I)      Honor PRL                                          : true
[07/04 04:54:50     61s] (I)      Strong congestion aware                            : true
[07/04 04:54:50     61s] (I)      Improved initial location for IRoutes              : true
[07/04 04:54:50     61s] (I)      Multi panel TA                                     : true
[07/04 04:54:50     61s] (I)      Penalize wire overlap                              : true
[07/04 04:54:50     61s] (I)      Expand small instance blockage                     : true
[07/04 04:54:50     61s] (I)      Reduce via in TA                                   : true
[07/04 04:54:50     61s] (I)      SS-aware routing                                   : true
[07/04 04:54:50     61s] (I)      Improve tree edge sharing                          : true
[07/04 04:54:50     61s] (I)      Improve 2D via estimation                          : true
[07/04 04:54:50     61s] (I)      Refine Steiner tree                                : true
[07/04 04:54:50     61s] (I)      Build spine tree                                   : true
[07/04 04:54:50     61s] (I)      Model pass through capacity                        : true
[07/04 04:54:50     61s] (I)      Extend blockages by a half GCell                   : true
[07/04 04:54:50     61s] (I)      Consider pin shapes                                : true
[07/04 04:54:50     61s] (I)      Consider pin shapes for all nodes                  : true
[07/04 04:54:50     61s] (I)      Consider NR APA                                    : true
[07/04 04:54:50     61s] (I)      Consider IO pin shape                              : true
[07/04 04:54:50     61s] (I)      Fix pin connection bug                             : true
[07/04 04:54:50     61s] (I)      Consider layer RC for local wires                  : true
[07/04 04:54:50     61s] (I)      Route to clock mesh pin                            : true
[07/04 04:54:50     61s] (I)      LA-aware pin escape length                         : 2
[07/04 04:54:50     61s] (I)      Connect multiple ports                             : true
[07/04 04:54:50     61s] (I)      Split for must join                                : true
[07/04 04:54:50     61s] (I)      Number of threads                                  : 1
[07/04 04:54:50     61s] (I)      Routing effort level                               : 10000
[07/04 04:54:50     61s] (I)      Prefer layer length threshold                      : 8
[07/04 04:54:50     61s] (I)      Overflow penalty cost                              : 10
[07/04 04:54:50     61s] (I)      A-star cost                                        : 0.300000
[07/04 04:54:50     61s] (I)      Misalignment cost                                  : 10.000000
[07/04 04:54:50     61s] (I)      Threshold for short IRoute                         : 6
[07/04 04:54:50     61s] (I)      Via cost during post routing                       : 1.000000
[07/04 04:54:50     61s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/04 04:54:50     61s] (I)      Source-to-sink ratio                               : 0.300000
[07/04 04:54:50     61s] (I)      Scenic ratio bound                                 : 3.000000
[07/04 04:54:50     61s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/04 04:54:50     61s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/04 04:54:50     61s] (I)      PG-aware similar topology routing                  : true
[07/04 04:54:50     61s] (I)      Maze routing via cost fix                          : true
[07/04 04:54:50     61s] (I)      Apply PRL on PG terms                              : true
[07/04 04:54:50     61s] (I)      Apply PRL on obs objects                           : true
[07/04 04:54:50     61s] (I)      Handle range-type spacing rules                    : true
[07/04 04:54:50     61s] (I)      PG gap threshold multiplier                        : 10.000000
[07/04 04:54:50     61s] (I)      Parallel spacing query fix                         : true
[07/04 04:54:50     61s] (I)      Force source to root IR                            : true
[07/04 04:54:50     61s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/04 04:54:50     61s] (I)      Do not relax to DPT layer                          : true
[07/04 04:54:50     61s] (I)      No DPT in post routing                             : true
[07/04 04:54:50     61s] (I)      Modeling PG via merging fix                        : true
[07/04 04:54:50     61s] (I)      Shield aware TA                                    : true
[07/04 04:54:50     61s] (I)      Strong shield aware TA                             : true
[07/04 04:54:50     61s] (I)      Overflow calculation fix in LA                     : true
[07/04 04:54:50     61s] (I)      Post routing fix                                   : true
[07/04 04:54:50     61s] (I)      Strong post routing                                : true
[07/04 04:54:50     61s] (I)      NDR via pillar fix                                 : true
[07/04 04:54:50     61s] (I)      Violation on path threshold                        : 1
[07/04 04:54:50     61s] (I)      Pass through capacity modeling                     : true
[07/04 04:54:50     61s] (I)      Select the non-relaxed segments in post routing stage : true
[07/04 04:54:50     61s] (I)      Select term pin box for io pin                     : true
[07/04 04:54:50     61s] (I)      Penalize NDR sharing                               : true
[07/04 04:54:50     61s] (I)      Enable special modeling                            : false
[07/04 04:54:50     61s] (I)      Keep fixed segments                                : true
[07/04 04:54:50     61s] (I)      Reorder net groups by key                          : true
[07/04 04:54:50     61s] (I)      Increase net scenic ratio                          : true
[07/04 04:54:50     61s] (I)      Method to set GCell size                           : row
[07/04 04:54:50     61s] (I)      Connect multiple ports and must join fix           : true
[07/04 04:54:50     61s] (I)      Avoid high resistance layers                       : true
[07/04 04:54:50     61s] (I)      Model find APA for IO pin fix                      : true
[07/04 04:54:50     61s] (I)      Avoid connecting non-metal layers                  : true
[07/04 04:54:50     61s] (I)      Use track pitch for NDR                            : true
[07/04 04:54:50     61s] (I)      Enable layer relax to lower layer                  : true
[07/04 04:54:50     61s] (I)      Enable layer relax to upper layer                  : true
[07/04 04:54:50     61s] (I)      Top layer relaxation fix                           : true
[07/04 04:54:50     61s] (I)      Handle non-default track width                     : false
[07/04 04:54:50     61s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:50     61s] (I)      Use row-based GCell size
[07/04 04:54:50     61s] (I)      Use row-based GCell align
[07/04 04:54:50     61s] (I)      layer 0 area = 0
[07/04 04:54:50     61s] (I)      layer 1 area = 0
[07/04 04:54:50     61s] (I)      layer 2 area = 0
[07/04 04:54:50     61s] (I)      layer 3 area = 0
[07/04 04:54:50     61s] (I)      layer 4 area = 0
[07/04 04:54:50     61s] (I)      layer 5 area = 0
[07/04 04:54:50     61s] (I)      layer 6 area = 0
[07/04 04:54:50     61s] (I)      layer 7 area = 0
[07/04 04:54:50     61s] (I)      layer 8 area = 0
[07/04 04:54:50     61s] (I)      layer 9 area = 0
[07/04 04:54:50     61s] (I)      GCell unit size   : 2800
[07/04 04:54:50     61s] (I)      GCell multiplier  : 1
[07/04 04:54:50     61s] (I)      GCell row height  : 2800
[07/04 04:54:50     61s] (I)      Actual row height : 2800
[07/04 04:54:50     61s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:50     61s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:50     61s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:50     61s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:50     61s] (I)      ============== Default via ===============
[07/04 04:54:50     61s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     61s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:50     61s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     61s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:50     61s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:50     61s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:50     61s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:50     61s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:50     61s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:50     61s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:50     61s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:50     61s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:50     61s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     61s] [NR-eGR] Read 25354 PG shapes
[07/04 04:54:50     61s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:50     61s] [NR-eGR] Read 0 other shapes
[07/04 04:54:50     61s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:50     61s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:50     61s] [NR-eGR] #PG Blockages       : 25354
[07/04 04:54:50     61s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:50     61s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:50     61s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:50     61s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:50     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:50     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:50     61s] [NR-eGR] Read 2315 nets ( ignored 2300 )
[07/04 04:54:50     61s] [NR-eGR] Connected 0 must-join pins/ports
[07/04 04:54:50     61s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:50     61s] (I)      Read Num Blocks=25354  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:50     61s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 2 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 4 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 6 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 7 (V) : #blockages 3502 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 8 (H) : #blockages 2480 : #preroutes 0
[07/04 04:54:50     61s] (I)      Layer 9 (V) : #blockages 1228 : #preroutes 0
[07/04 04:54:50     61s] (I)      Moved 1 terms for better access 
[07/04 04:54:50     61s] (I)      Number of ignored nets                =      0
[07/04 04:54:50     61s] (I)      Number of connected nets              =      0
[07/04 04:54:50     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:54:50     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:50     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:50     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:50     61s] [NR-eGR] There are 15 clock nets ( 15 with NDR ).
[07/04 04:54:50     61s] (I)      Ndr track 0 does not exist
[07/04 04:54:50     61s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:50     61s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:50     61s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:50     61s] (I)      Site width          :   380  (dbu)
[07/04 04:54:50     61s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:50     61s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:50     61s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:50     61s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:50     61s] (I)      Grid                :   142   142    10
[07/04 04:54:50     61s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:50     61s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:50     61s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:50     61s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:50     61s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:50     61s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:50     61s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:50     61s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:50     61s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:50     61s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:50     61s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:50     61s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:50     61s] (I)      --------------------------------------------------------
[07/04 04:54:50     61s] 
[07/04 04:54:50     61s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:50     61s] [NR-eGR] Rule id: 0  Nets: 15
[07/04 04:54:50     61s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/04 04:54:50     61s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[07/04 04:54:50     61s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[07/04 04:54:50     61s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[07/04 04:54:50     61s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[07/04 04:54:50     61s] [NR-eGR] ========================================
[07/04 04:54:50     61s] [NR-eGR] 
[07/04 04:54:50     61s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:50     61s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:50     61s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     61s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:50     61s] (I)      |     2 |  149526 |    46764 |        31.27% |
[07/04 04:54:50     61s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:50     61s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:50     61s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:50     61s] (I)      |     6 |  101388 |    33156 |        32.70% |
[07/04 04:54:50     61s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:50     61s] (I)      |     8 |   33654 |    15192 |        45.14% |
[07/04 04:54:50     61s] (I)      |     9 |   17750 |     7499 |        42.25% |
[07/04 04:54:50     61s] (I)      |    10 |   16756 |     3827 |        22.84% |
[07/04 04:54:50     61s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     61s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      Reset routing kernel
[07/04 04:54:50     61s] (I)      Started Global Routing ( Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      totalPins=477  totalGlobalPin=477 (100.00%)
[07/04 04:54:50     61s] (I)      total 2D Cap : 274714 = (195142 H, 79572 V)
[07/04 04:54:50     61s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[07/04 04:54:50     61s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     61s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.674400e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     61s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     61s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     61s] (I)      Usage: 1199 = (572 H, 627 V) = (0.29% H, 0.79% V) = (8.008e+02um H, 8.778e+02um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     61s] (I)      Usage: 1199 = (572 H, 627 V) = (0.29% H, 0.79% V) = (8.008e+02um H, 8.778e+02um V)
[07/04 04:54:50     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678600e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     61s] (I)      Usage: 1209 = (583 H, 626 V) = (0.30% H, 0.79% V) = (8.162e+02um H, 8.764e+02um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     61s] (I)      Usage: 1071 = (517 H, 554 V) = (0.26% H, 0.70% V) = (7.238e+02um H, 7.756e+02um V)
[07/04 04:54:50     61s] (I)      #Nets         : 15
[07/04 04:54:50     61s] (I)      #Relaxed nets : 11
[07/04 04:54:50     61s] (I)      Wire length   : 273
[07/04 04:54:50     61s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     61s] (I)      Usage: 1071 = (517 H, 554 V) = (0.26% H, 0.70% V) = (7.238e+02um H, 7.756e+02um V)
[07/04 04:54:50     61s] (I)      total 2D Cap : 448546 = (289186 H, 159360 V)
[07/04 04:54:50     61s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     61s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     61s] (I)      Usage: 1893 = (920 H, 973 V) = (0.32% H, 0.61% V) = (1.288e+03um H, 1.362e+03um V)
[07/04 04:54:50     61s] (I)      #Nets         : 11
[07/04 04:54:50     61s] (I)      #Relaxed nets : 9
[07/04 04:54:50     61s] (I)      Wire length   : 236
[07/04 04:54:50     61s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     61s] (I)      Usage: 1893 = (920 H, 973 V) = (0.32% H, 0.61% V) = (1.288e+03um H, 1.362e+03um V)
[07/04 04:54:50     61s] (I)      total 2D Cap : 492391 = (314558 H, 177833 V)
[07/04 04:54:50     61s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     61s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     61s] (I)      Usage: 2479 = (1213 H, 1266 V) = (0.39% H, 0.71% V) = (1.698e+03um H, 1.772e+03um V)
[07/04 04:54:50     61s] (I)      #Nets         : 9
[07/04 04:54:50     61s] (I)      #Relaxed nets : 9
[07/04 04:54:50     61s] (I)      Wire length   : 0
[07/04 04:54:50     61s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     61s] (I)      Usage: 2479 = (1213 H, 1266 V) = (0.39% H, 0.71% V) = (1.698e+03um H, 1.772e+03um V)
[07/04 04:54:50     61s] (I)      total 2D Cap : 521403 = (324809 H, 196594 V)
[07/04 04:54:50     61s] [NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[07/04 04:54:50     61s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     61s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     61s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.383400e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     61s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     61s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     61s] (I)      Usage: 3158 = (1540 H, 1618 V) = (0.47% H, 0.82% V) = (2.156e+03um H, 2.265e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     61s] (I)      Usage: 3158 = (1540 H, 1618 V) = (0.47% H, 0.82% V) = (2.156e+03um H, 2.265e+03um V)
[07/04 04:54:50     61s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.421200e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     61s] (I)      Usage: 3168 = (1554 H, 1614 V) = (0.48% H, 0.82% V) = (2.176e+03um H, 2.260e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     61s] (I)      Usage: 3088 = (1515 H, 1573 V) = (0.47% H, 0.80% V) = (2.121e+03um H, 2.202e+03um V)
[07/04 04:54:50     61s] (I)      #Nets         : 9
[07/04 04:54:50     61s] (I)      #Relaxed nets : 9
[07/04 04:54:50     61s] (I)      Wire length   : 0
[07/04 04:54:50     61s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     61s] (I)      Usage: 3088 = (1515 H, 1573 V) = (0.47% H, 0.80% V) = (2.121e+03um H, 2.202e+03um V)
[07/04 04:54:50     61s] (I)      total 2D Cap : 650139 = (324809 H, 325330 V)
[07/04 04:54:50     61s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[07/04 04:54:50     61s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     61s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     61s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.076000e+03um
[07/04 04:54:50     61s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:50     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     61s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     61s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     61s] (I)      Usage: 4352 = (2137 H, 2215 V) = (0.66% H, 0.68% V) = (2.992e+03um H, 3.101e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     61s] (I)      Usage: 4352 = (2137 H, 2215 V) = (0.66% H, 0.68% V) = (2.992e+03um H, 3.101e+03um V)
[07/04 04:54:50     61s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.092800e+03um
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     61s] (I)      Usage: 4364 = (2151 H, 2213 V) = (0.66% H, 0.68% V) = (3.011e+03um H, 3.098e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     61s] (I)      Usage: 4362 = (2150 H, 2212 V) = (0.66% H, 0.68% V) = (3.010e+03um H, 3.097e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     61s] (I)      Usage: 4362 = (2152 H, 2210 V) = (0.66% H, 0.68% V) = (3.013e+03um H, 3.094e+03um V)
[07/04 04:54:50     61s] (I)      
[07/04 04:54:50     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:50     61s] [NR-eGR]                        OverCon            
[07/04 04:54:50     61s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:50     61s] [NR-eGR]        Layer             (1-0)    OverCon
[07/04 04:54:50     61s] [NR-eGR] ----------------------------------------------
[07/04 04:54:50     61s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR] ----------------------------------------------
[07/04 04:54:50     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     61s] [NR-eGR] 
[07/04 04:54:50     61s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      total 2D Cap : 671046 = (326213 H, 344833 V)
[07/04 04:54:50     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:50     61s] (I)      ============= Track Assignment ============
[07/04 04:54:50     61s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:50     61s] (I)      Run Multi-thread track assignment
[07/04 04:54:50     61s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.99 MB )
[07/04 04:54:50     61s] (I)      Started Export ( Curr Mem: 1937.99 MB )
[07/04 04:54:50     62s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:50     62s] [NR-eGR] ------------------------------------
[07/04 04:54:50     62s] [NR-eGR]  metal1   (1H)             0   8072 
[07/04 04:54:50     62s] [NR-eGR]  metal2   (2V)          8022   9888 
[07/04 04:54:50     62s] [NR-eGR]  metal3   (3H)         14546   3492 
[07/04 04:54:50     62s] [NR-eGR]  metal4   (4V)          5601    603 
[07/04 04:54:50     62s] [NR-eGR]  metal5   (5H)          2180    442 
[07/04 04:54:50     62s] [NR-eGR]  metal6   (6V)          1856     13 
[07/04 04:54:50     62s] [NR-eGR]  metal7   (7H)             7      7 
[07/04 04:54:50     62s] [NR-eGR]  metal8   (8V)            33      1 
[07/04 04:54:50     62s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:50     62s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:50     62s] [NR-eGR] ------------------------------------
[07/04 04:54:50     62s] [NR-eGR]           Total        32273  22518 
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total half perimeter of net bounding box: 24790um
[07/04 04:54:50     62s] [NR-eGR] Total length: 32273um, number of vias: 22518
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total eGR-routed clock nets wire length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Report for selected net(s) only.
[07/04 04:54:50     62s] [NR-eGR]                  Length (um)  Vias 
[07/04 04:54:50     62s] [NR-eGR] -----------------------------------
[07/04 04:54:50     62s] [NR-eGR]  metal1   (1H)             0   476 
[07/04 04:54:50     62s] [NR-eGR]  metal2   (2V)           321   522 
[07/04 04:54:50     62s] [NR-eGR]  metal3   (3H)           694   310 
[07/04 04:54:50     62s] [NR-eGR]  metal4   (4V)           602    25 
[07/04 04:54:50     62s] [NR-eGR]  metal5   (5H)           124     0 
[07/04 04:54:50     62s] [NR-eGR]  metal6   (6V)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal7   (7H)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal8   (8V)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal9   (9H)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal10  (10V)            0     0 
[07/04 04:54:50     62s] [NR-eGR] -----------------------------------
[07/04 04:54:50     62s] [NR-eGR]           Total         1741  1333 
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total half perimeter of net bounding box: 862um
[07/04 04:54:50     62s] [NR-eGR] Total length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total routed clock nets wire length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.99 MB )
[07/04 04:54:50     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1937.99 MB )
[07/04 04:54:50     62s] (I)      ======================================= Runtime Summary =======================================
[07/04 04:54:50     62s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/04 04:54:50     62s] (I)      -----------------------------------------------------------------------------------------------
[07/04 04:54:50     62s] (I)       Early Global Route kernel                   100.00%  29.69 sec  29.86 sec  0.17 sec  0.16 sec 
[07/04 04:54:50     62s] (I)       +-Import and model                           22.11%  29.69 sec  29.73 sec  0.04 sec  0.04 sec 
[07/04 04:54:50     62s] (I)       | +-Create place DB                           3.22%  29.69 sec  29.70 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Import place data                       3.18%  29.69 sec  29.70 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read instances and placement          0.91%  29.69 sec  29.69 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read nets                             2.19%  29.69 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Create route DB                          15.56%  29.70 sec  29.72 sec  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)       | | +-Import route data (1T)                 14.71%  29.70 sec  29.72 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.45%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read routing blockages              0.00%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read instance blockages             0.36%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read PG blockages                   1.70%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read clock blockages                0.02%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read other blockages                0.01%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read halo blockages                 0.02%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read boundary cut boxes             0.00%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read blackboxes                       0.01%  29.70 sec  29.70 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read prerouted                        0.50%  29.70 sec  29.71 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read unlegalized nets                 0.16%  29.71 sec  29.71 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read nets                             0.05%  29.71 sec  29.71 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Set up via pillars                    0.00%  29.71 sec  29.71 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Initialize 3D grid graph              0.53%  29.71 sec  29.71 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Model blockage capacity               9.01%  29.71 sec  29.72 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Initialize 3D capacity              8.07%  29.71 sec  29.72 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Move terms for access (1T)            0.12%  29.72 sec  29.72 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Read aux data                             0.00%  29.72 sec  29.72 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Others data preparation                   0.06%  29.72 sec  29.72 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Create route kernel                       2.92%  29.72 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Global Routing                             56.82%  29.73 sec  29.82 sec  0.10 sec  0.09 sec 
[07/04 04:54:50     62s] (I)       | +-Initialization                            0.07%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 1                              12.87%  29.73 sec  29.75 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       1.25%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.78%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.31%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.49%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.32%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.37%  29.73 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.33%  29.73 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  29.73 sec  29.73 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  29.73 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                4.90%  29.74 sec  29.74 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 4.85%  29.74 sec  29.74 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.12%  29.74 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.04%  29.74 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.02%  29.74 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.49%  29.74 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.44%  29.74 sec  29.74 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                1.41%  29.74 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          1.34%  29.74 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.37%  29.75 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.31%  29.75 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   1.28%  29.75 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 2                               9.37%  29.75 sec  29.77 sec  0.02 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       1.02%  29.75 sec  29.75 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.51%  29.75 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.26%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.14%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.02%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                0.02%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.20%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.07%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.03%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.01%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.73%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.68%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.23%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.18%  29.76 sec  29.76 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   4.25%  29.76 sec  29.77 sec  0.01 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 3                               5.36%  29.77 sec  29.77 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       0.92%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.48%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.25%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.16%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.01%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                0.01%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.19%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.06%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.02%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.02%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.84%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.77%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.14%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.08%  29.77 sec  29.77 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 4                              12.49%  29.78 sec  29.80 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       0.93%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.70%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.28%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.22%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.49%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.29%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.45%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.39%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.09%  29.78 sec  29.78 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                5.05%  29.78 sec  29.79 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 4.96%  29.78 sec  29.79 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.19%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.06%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.02%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.59%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.52%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.89%  29.79 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.82%  29.79 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.13%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.07%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 5                              14.21%  29.80 sec  29.82 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       0.00%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.71%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.22%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.19%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Add via demand to 2D                  0.13%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.42%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.22%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.43%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.38%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                5.26%  29.80 sec  29.81 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 5.18%  29.80 sec  29.81 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.18%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.04%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.00%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.66%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.59%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.33%  29.81 sec  29.82 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.27%  29.81 sec  29.82 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.32%  29.82 sec  29.82 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.26%  29.82 sec  29.82 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   0.74%  29.82 sec  29.82 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Export 3D cong map                          3.51%  29.82 sec  29.83 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Export 2D cong map                        0.33%  29.83 sec  29.83 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Extract Global 3D Wires                     0.02%  29.83 sec  29.83 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Track Assignment (1T)                       5.27%  29.83 sec  29.84 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Initialization                            0.02%  29.83 sec  29.83 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Track Assignment Kernel                   5.09%  29.83 sec  29.84 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Free Memory                               0.00%  29.84 sec  29.84 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Export                                     10.11%  29.84 sec  29.86 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | +-Export DB wires                           0.61%  29.84 sec  29.84 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Export all nets                         0.44%  29.84 sec  29.84 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Set wire vias                           0.07%  29.84 sec  29.84 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Report wirelength                         4.84%  29.84 sec  29.85 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Update net boxes                          4.48%  29.85 sec  29.86 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Update timing                             0.00%  29.86 sec  29.86 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Postprocess design                          0.03%  29.86 sec  29.86 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)      ======================= Summary by functions ========================
[07/04 04:54:50     62s] (I)       Lv  Step                                      %      Real       CPU 
[07/04 04:54:50     62s] (I)      ---------------------------------------------------------------------
[07/04 04:54:50     62s] (I)        0  Early Global Route kernel           100.00%  0.17 sec  0.16 sec 
[07/04 04:54:50     62s] (I)        1  Global Routing                       56.82%  0.10 sec  0.09 sec 
[07/04 04:54:50     62s] (I)        1  Import and model                     22.11%  0.04 sec  0.04 sec 
[07/04 04:54:50     62s] (I)        1  Export                               10.11%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        1  Track Assignment (1T)                 5.27%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        1  Export 3D cong map                    3.51%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Create route DB                      15.56%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        2  Net group 5                          14.21%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 1                          12.87%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 4                          12.49%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 2                           9.37%  0.02 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Net group 3                           5.36%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Track Assignment Kernel               5.09%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Report wirelength                     4.84%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Update net boxes                      4.48%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Create place DB                       3.22%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Create route kernel                   2.92%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Export DB wires                       0.61%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Export 2D cong map                    0.33%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1d                             15.24%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        3  Import route data (1T)               14.71%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        3  Layer assignment (1T)                 6.27%  0.01 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1g                              4.19%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Generate topology                     4.12%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1a                              3.18%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Import place data                     3.18%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1f                              1.77%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1b                              1.70%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1c                              1.27%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1h                              1.19%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1e                              0.88%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Export all nets                       0.44%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Set wire vias                         0.07%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Detoured routing (1T)                14.98%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        4  Model blockage capacity               9.01%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        4  Post Routing                          4.79%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        4  Read blockages ( Layer 2-10 )         2.45%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read nets                             2.24%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Congestion clean                      1.56%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Pattern routing (1T)                  1.32%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Two level Routing                     1.09%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read instances and placement          0.91%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Monotonic routing (1T)                0.83%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Pattern Routing Avoiding Blockages    0.60%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Initialize 3D grid graph              0.53%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read prerouted                        0.50%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Route legalization                    0.27%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Add via demand to 2D                  0.13%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Initialize 3D capacity                8.07%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        5  Read PG blockages                     1.70%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read instance blockages               0.36%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Two Level Routing (Strong)            0.26%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Two Level Routing (Regular)           0.24%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Legalize Blockage Violations          0.09%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:50     62s]       Routing using eGR only done.
[07/04 04:54:50     62s] Net route status summary:
[07/04 04:54:50     62s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:50     62s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] CCOPT: Done with clock implementation routing.
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:50     62s]     Clock implementation routing done.
[07/04 04:54:50     62s]     Leaving CCOpt scope - extractRC...
[07/04 04:54:50     62s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/04 04:54:50     62s] Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
[07/04 04:54:50     62s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:50     62s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:50     62s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:50     62s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:50     62s] RCMode: PreRoute
[07/04 04:54:50     62s]       RC Corner Indexes            0   
[07/04 04:54:50     62s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:50     62s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:50     62s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:50     62s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:50     62s] Shrink Factor                : 1.00000
[07/04 04:54:50     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] Trim Metal Layers:
[07/04 04:54:50     62s] LayerId::1 widthSet size::1
[07/04 04:54:50     62s] LayerId::2 widthSet size::1
[07/04 04:54:50     62s] LayerId::3 widthSet size::1
[07/04 04:54:50     62s] LayerId::4 widthSet size::1
[07/04 04:54:50     62s] LayerId::5 widthSet size::1
[07/04 04:54:50     62s] LayerId::6 widthSet size::1
[07/04 04:54:50     62s] LayerId::7 widthSet size::1
[07/04 04:54:50     62s] LayerId::8 widthSet size::1
[07/04 04:54:50     62s] LayerId::9 widthSet size::1
[07/04 04:54:50     62s] LayerId::10 widthSet size::1
[07/04 04:54:50     62s] Updating RC grid for preRoute extraction ...
[07/04 04:54:50     62s] eee: pegSigSF::1.070000
[07/04 04:54:50     62s] Initializing multi-corner resistance tables ...
[07/04 04:54:50     62s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:50     62s] eee: l::2 avDens::0.114782 usedTrk::575.120357 availTrk::5010.526316 sigTrk::575.120357
[07/04 04:54:50     62s] eee: l::3 avDens::0.128370 usedTrk::1052.635320 availTrk::8200.000000 sigTrk::1052.635320
[07/04 04:54:50     62s] eee: l::4 avDens::0.116406 usedTrk::401.599820 availTrk::3450.000000 sigTrk::401.599820
[07/04 04:54:50     62s] eee: l::5 avDens::0.048047 usedTrk::158.554500 availTrk::3300.000000 sigTrk::158.554500
[07/04 04:54:50     62s] eee: l::6 avDens::0.047413 usedTrk::132.757678 availTrk::2800.000000 sigTrk::132.757678
[07/04 04:54:50     62s] eee: l::7 avDens::0.005644 usedTrk::0.564429 availTrk::100.000000 sigTrk::0.564429
[07/04 04:54:50     62s] eee: l::8 avDens::0.085421 usedTrk::177.960786 availTrk::2083.333333 sigTrk::177.960786
[07/04 04:54:50     62s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:50     62s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:50     62s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:50     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265216 uaWl=1.000000 uaWlH=0.294078 aWlH=0.000000 lMod=0 pMax=0.851700 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:50     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1937.992M)
[07/04 04:54:50     62s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/04 04:54:50     62s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:50     62s]     Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:50     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1938.0M, EPOCH TIME: 1720068890.269574
[07/04 04:54:50     62s] Processing tracks to init pin-track alignment.
[07/04 04:54:50     62s] z: 2, totalTracks: 1
[07/04 04:54:50     62s] z: 4, totalTracks: 1
[07/04 04:54:50     62s] z: 6, totalTracks: 1
[07/04 04:54:50     62s] z: 8, totalTracks: 1
[07/04 04:54:50     62s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:50     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1938.0M, EPOCH TIME: 1720068890.271908
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:50     62s] OPERPROF:     Starting CMU at level 3, MEM:1938.0M, EPOCH TIME: 1720068890.277490
[07/04 04:54:50     62s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1938.0M, EPOCH TIME: 1720068890.278056
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:50     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1938.0M, EPOCH TIME: 1720068890.278556
[07/04 04:54:50     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1938.0M, EPOCH TIME: 1720068890.278597
[07/04 04:54:50     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1938.0M, EPOCH TIME: 1720068890.278954
[07/04 04:54:50     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1938.0MB).
[07/04 04:54:50     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1938.0M, EPOCH TIME: 1720068890.279500
[07/04 04:54:50     62s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]     Legalizer reserving space for clock trees
[07/04 04:54:50     62s]     Calling post conditioning for eGRPC...
[07/04 04:54:50     62s]       eGRPC...
[07/04 04:54:50     62s]         eGRPC active optimizations:
[07/04 04:54:50     62s]          - Move Down
[07/04 04:54:50     62s]          - Downsizing before DRV sizing
[07/04 04:54:50     62s]          - DRV fixing with sizing
[07/04 04:54:50     62s]          - Move to fanout
[07/04 04:54:50     62s]          - Cloning
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Currently running CTS, using active skew data
[07/04 04:54:50     62s]         Reset bufferability constraints...
[07/04 04:54:50     62s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/04 04:54:50     62s]         Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:50     62s] End AAE Lib Interpolated Model. (MEM=1937.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:50     62s]         Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         Clock DAG stats eGRPC initial state:
[07/04 04:54:50     62s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:50     62s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:50     62s]           misc counts      : r=1, pp=0
[07/04 04:54:50     62s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:50     62s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:50     62s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:50     62s]           wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
[07/04 04:54:50     62s]           wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
[07/04 04:54:50     62s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:50     62s]         Clock DAG net violations eGRPC initial state: none
[07/04 04:54:50     62s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/04 04:54:50     62s]           Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:50     62s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:50     62s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/04 04:54:50     62s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:50     62s]         Clock DAG hash eGRPC initial state: 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]         CTS services accumulated run-time stats eGRPC initial state:
[07/04 04:54:50     62s]           delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]           legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]           steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]         Primary reporting skew groups eGRPC initial state:
[07/04 04:54:50     62s]           skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:50     62s]               min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:50     62s]               max path sink: dp/mdr/q_reg[23]/CK
[07/04 04:54:50     62s]         Skew group summary eGRPC initial state:
[07/04 04:54:50     62s]           skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:50     62s]         eGRPC Moving buffers...
[07/04 04:54:50     62s]           Clock DAG hash before 'eGRPC Moving buffers': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Violation analysis...
[07/04 04:54:50     62s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:50     62s]             sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:50     62s]             misc counts      : r=1, pp=0
[07/04 04:54:50     62s]             cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:50     62s]             cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:50     62s]             sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:50     62s]             wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
[07/04 04:54:50     62s]             wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
[07/04 04:54:50     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:50     62s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[07/04 04:54:50     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:50     62s]             Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:50     62s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/04 04:54:50     62s]              Bufs: CLKBUF_X3: 14 
[07/04 04:54:50     62s]           Clock DAG hash after 'eGRPC Moving buffers': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]                 min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:50     62s]                 max path sink: dp/mdr/q_reg[23]/CK
[07/04 04:54:50     62s]           Skew group summary after 'eGRPC Moving buffers':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:50     62s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/04 04:54:50     62s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Artificially removing long paths...
[07/04 04:54:50     62s]             Clock DAG hash before 'Artificially removing long paths': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/04 04:54:50     62s]               delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]               legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]               steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:50     62s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]           Modifying slew-target multiplier from 1 to 0.9
[07/04 04:54:50     62s]           Downsizing prefiltering...
[07/04 04:54:50     62s]           Downsizing prefiltering done.
[07/04 04:54:50     62s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:50     62s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 14, numSkippedDueToCloseToSkewTarget = 1
[07/04 04:54:50     62s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/04 04:54:50     62s]           Reverting slew-target multiplier from 0.9 to 1
[07/04 04:54:50     62s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:50     62s]             sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:50     62s]             misc counts      : r=1, pp=0
[07/04 04:54:50     62s]             cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:50     62s]             cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:50     62s]             sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:50     62s]             wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
[07/04 04:54:50     62s]             wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
[07/04 04:54:50     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:50     62s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[07/04 04:54:50     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:50     62s]             Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:50     62s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/04 04:54:50     62s]              Bufs: CLKBUF_X3: 14 
[07/04 04:54:50     62s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]                 min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:50     62s]                 max path sink: dp/mdr/q_reg[23]/CK
[07/04 04:54:50     62s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:50     62s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         eGRPC Fixing DRVs...
[07/04 04:54:50     62s]           Clock DAG hash before 'eGRPC Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:50     62s]           CCOpt-eGRPC: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/04 04:54:50     62s]           
[07/04 04:54:50     62s]           Statistics: Fix DRVs (cell sizing):
[07/04 04:54:50     62s]           ===================================
[07/04 04:54:50     62s]           
[07/04 04:54:50     62s]           Cell changes by Net Type:
[07/04 04:54:50     62s]           
[07/04 04:54:50     62s]           -------------------------------------------------------------------------------------------------
[07/04 04:54:50     62s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/04 04:54:50     62s]           -------------------------------------------------------------------------------------------------
[07/04 04:54:50     62s]           top                0            0           0            0                    0                0
[07/04 04:54:50     62s]           trunk              0            0           0            0                    0                0
[07/04 04:54:50     62s]           leaf               0            0           0            0                    0                0
[07/04 04:54:50     62s]           -------------------------------------------------------------------------------------------------
[07/04 04:54:50     62s]           Total              0            0           0            0                    0                0
[07/04 04:54:50     62s]           -------------------------------------------------------------------------------------------------
[07/04 04:54:50     62s]           
[07/04 04:54:50     62s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/04 04:54:50     62s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/04 04:54:50     62s]           
[07/04 04:54:50     62s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:50     62s]             sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:50     62s]             misc counts      : r=1, pp=0
[07/04 04:54:50     62s]             cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:50     62s]             cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:50     62s]             sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:50     62s]             wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
[07/04 04:54:50     62s]             wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
[07/04 04:54:50     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:50     62s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/04 04:54:50     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:50     62s]             Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:50     62s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/04 04:54:50     62s]              Bufs: CLKBUF_X3: 14 
[07/04 04:54:50     62s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]             legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]             steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]                 min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:50     62s]                 max path sink: dp/mdr/q_reg[23]/CK
[07/04 04:54:50     62s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/04 04:54:50     62s]             skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
[07/04 04:54:50     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:50     62s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Slew Diagnostics: After DRV fixing
[07/04 04:54:50     62s]         ==================================
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Global Causes:
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         -------------------------------------
[07/04 04:54:50     62s]         Cause
[07/04 04:54:50     62s]         -------------------------------------
[07/04 04:54:50     62s]         DRV fixing with buffering is disabled
[07/04 04:54:50     62s]         -------------------------------------
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Top 5 overslews:
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         ---------------------------------
[07/04 04:54:50     62s]         Overslew    Causes    Driving Pin
[07/04 04:54:50     62s]         ---------------------------------
[07/04 04:54:50     62s]           (empty table)
[07/04 04:54:50     62s]         ---------------------------------
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]         Cause    Occurences
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]           (empty table)
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]         Cause    Occurences
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]           (empty table)
[07/04 04:54:50     62s]         -------------------
[07/04 04:54:50     62s]         
[07/04 04:54:50     62s]         Reconnecting optimized routes...
[07/04 04:54:50     62s]         Reset timing graph...
[07/04 04:54:50     62s] Ignoring AAE DB Resetting ...
[07/04 04:54:50     62s]         Reset timing graph done.
[07/04 04:54:50     62s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         Violation analysis...
[07/04 04:54:50     62s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]         Clock instances to consider for cloning: 0
[07/04 04:54:50     62s]         Reset timing graph...
[07/04 04:54:50     62s] Ignoring AAE DB Resetting ...
[07/04 04:54:50     62s]         Reset timing graph done.
[07/04 04:54:50     62s]         Set dirty flag on 0 instances, 0 nets
[07/04 04:54:50     62s]         Clock DAG stats before routing clock trees:
[07/04 04:54:50     62s]           cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:50     62s]           sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:50     62s]           misc counts      : r=1, pp=0
[07/04 04:54:50     62s]           cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:50     62s]           cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:50     62s]           sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:50     62s]           wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
[07/04 04:54:50     62s]           wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
[07/04 04:54:50     62s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:50     62s]         Clock DAG net violations before routing clock trees: none
[07/04 04:54:50     62s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/04 04:54:50     62s]           Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:50     62s]           Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:50     62s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/04 04:54:50     62s]            Bufs: CLKBUF_X3: 14 
[07/04 04:54:50     62s]         Clock DAG hash before routing clock trees: 14647708603770860922 4322464822848939289
[07/04 04:54:50     62s]         CTS services accumulated run-time stats before routing clock trees:
[07/04 04:54:50     62s]           delay calculator: calls=3617, total_wall_time=0.306s, mean_wall_time=0.085ms
[07/04 04:54:50     62s]           legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:50     62s]           steiner router: calls=2828, total_wall_time=0.424s, mean_wall_time=0.150ms
[07/04 04:54:50     62s]         Primary reporting skew groups before routing clock trees:
[07/04 04:54:50     62s]           skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:50     62s]               min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:50     62s]               max path sink: dp/mdr/q_reg[23]/CK
[07/04 04:54:50     62s]         Skew group summary before routing clock trees:
[07/04 04:54:50     62s]           skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:50     62s]       eGRPC done.
[07/04 04:54:50     62s]     Calling post conditioning for eGRPC done.
[07/04 04:54:50     62s]   eGR Post Conditioning loop iteration 0 done.
[07/04 04:54:50     62s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/04 04:54:50     62s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:50     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1976.1M, EPOCH TIME: 1720068890.387100
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:1938.1M, EPOCH TIME: 1720068890.395357
[07/04 04:54:50     62s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:50     62s]   Leaving CCOpt scope - ClockRefiner...
[07/04 04:54:50     62s]   Assigned high priority to 0 instances.
[07/04 04:54:50     62s]   Soft fixed 14 clock instances.
[07/04 04:54:50     62s]   Performing Single Pass Refine Place.
[07/04 04:54:50     62s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/04 04:54:50     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1938.1M, EPOCH TIME: 1720068890.398612
[07/04 04:54:50     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1938.1M, EPOCH TIME: 1720068890.398682
[07/04 04:54:50     62s] Processing tracks to init pin-track alignment.
[07/04 04:54:50     62s] z: 2, totalTracks: 1
[07/04 04:54:50     62s] z: 4, totalTracks: 1
[07/04 04:54:50     62s] z: 6, totalTracks: 1
[07/04 04:54:50     62s] z: 8, totalTracks: 1
[07/04 04:54:50     62s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:50     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1938.1M, EPOCH TIME: 1720068890.401064
[07/04 04:54:50     62s] Info: 14 insts are soft-fixed.
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:50     62s] OPERPROF:       Starting CMU at level 4, MEM:1938.1M, EPOCH TIME: 1720068890.406878
[07/04 04:54:50     62s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1938.1M, EPOCH TIME: 1720068890.407438
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:50     62s] Info: 14 insts are soft-fixed.
[07/04 04:54:50     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:1938.1M, EPOCH TIME: 1720068890.408055
[07/04 04:54:50     62s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1938.1M, EPOCH TIME: 1720068890.408096
[07/04 04:54:50     62s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1938.1M, EPOCH TIME: 1720068890.408281
[07/04 04:54:50     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1938.1MB).
[07/04 04:54:50     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1938.1M, EPOCH TIME: 1720068890.408832
[07/04 04:54:50     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1938.1M, EPOCH TIME: 1720068890.408866
[07/04 04:54:50     62s] TDRefine: refinePlace mode is spiral
[07/04 04:54:50     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.7
[07/04 04:54:50     62s] OPERPROF: Starting RefinePlace at level 1, MEM:1938.1M, EPOCH TIME: 1720068890.408933
[07/04 04:54:50     62s] *** Starting refinePlace (0:01:02 mem=1938.1M) ***
[07/04 04:54:50     62s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:50     62s] Info: 14 insts are soft-fixed.
[07/04 04:54:50     62s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:50     62s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:50     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:50     62s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     62s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1938.1M, EPOCH TIME: 1720068890.415481
[07/04 04:54:50     62s] Starting refinePlace ...
[07/04 04:54:50     62s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     62s] One DDP V2 for no tweak run.
[07/04 04:54:50     62s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     62s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1938.1M, EPOCH TIME: 1720068890.424134
[07/04 04:54:50     62s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:54:50     62s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1938.1M, EPOCH TIME: 1720068890.424203
[07/04 04:54:50     62s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1938.1M, EPOCH TIME: 1720068890.424310
[07/04 04:54:50     62s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1938.1M, EPOCH TIME: 1720068890.424346
[07/04 04:54:50     62s] DDP markSite nrRow 107 nrJob 107
[07/04 04:54:50     62s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1938.1M, EPOCH TIME: 1720068890.424571
[07/04 04:54:50     62s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1938.1M, EPOCH TIME: 1720068890.424608
[07/04 04:54:50     62s]   Spread Effort: high, standalone mode, useDDP on.
[07/04 04:54:50     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1938.1MB) @(0:01:02 - 0:01:02).
[07/04 04:54:50     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:54:50     62s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:54:50     62s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:54:50     62s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:54:50     62s] Move report: legalization moves 9 insts, mean move: 0.42 um, max move: 0.76 um spiral
[07/04 04:54:50     62s] 	Max move on inst (dp/rf/FE_OFC20_n205): (78.47, 60.06) --> (79.23, 60.06)
[07/04 04:54:50     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:50     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:54:50     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1922.1MB) @(0:01:02 - 0:01:02).
[07/04 04:54:50     62s] Move report: Detail placement moves 9 insts, mean move: 0.42 um, max move: 0.76 um 
[07/04 04:54:50     62s] 	Max move on inst (dp/rf/FE_OFC20_n205): (78.47, 60.06) --> (79.23, 60.06)
[07/04 04:54:50     62s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1922.1MB
[07/04 04:54:50     62s] Statistics of distance of Instance movement in refine placement:
[07/04 04:54:50     62s]   maximum (X+Y) =         0.76 um
[07/04 04:54:50     62s]   inst (dp/rf/FE_OFC20_n205) with max move: (78.47, 60.06) -> (79.23, 60.06)
[07/04 04:54:50     62s]   mean    (X+Y) =         0.42 um
[07/04 04:54:50     62s] Summary Report:
[07/04 04:54:50     62s] Instances move: 9 (out of 2218 movable)
[07/04 04:54:50     62s] Instances flipped: 0
[07/04 04:54:50     62s] Mean displacement: 0.42 um
[07/04 04:54:50     62s] Max displacement: 0.76 um (Instance: dp/rf/FE_OFC20_n205) (78.47, 60.06) -> (79.23, 60.06)
[07/04 04:54:50     62s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[07/04 04:54:50     62s] 	Violation at original loc: Placement Blockage Violation
[07/04 04:54:50     62s] Total instances moved : 9
[07/04 04:54:50     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.086, REAL:0.088, MEM:1922.1M, EPOCH TIME: 1720068890.503425
[07/04 04:54:50     62s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:54:50     62s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1922.1MB
[07/04 04:54:50     62s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1922.1MB) @(0:01:02 - 0:01:02).
[07/04 04:54:50     62s] *** Finished refinePlace (0:01:02 mem=1922.1M) ***
[07/04 04:54:50     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.7
[07/04 04:54:50     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.093, REAL:0.096, MEM:1922.1M, EPOCH TIME: 1720068890.504467
[07/04 04:54:50     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1922.1M, EPOCH TIME: 1720068890.504501
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:50     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1922.1M, EPOCH TIME: 1720068890.509947
[07/04 04:54:50     62s]   ClockRefiner summary
[07/04 04:54:50     62s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 462).
[07/04 04:54:50     62s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 14).
[07/04 04:54:50     62s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 448).
[07/04 04:54:50     62s]   Restoring pStatusCts on 14 clock instances.
[07/04 04:54:50     62s]   Revert refine place priority changes on 0 instances.
[07/04 04:54:50     62s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:50     62s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/04 04:54:50     62s]   CCOpt::Phase::Routing...
[07/04 04:54:50     62s]   Clock implementation routing...
[07/04 04:54:50     62s]     Leaving CCOpt scope - Routing Tools...
[07/04 04:54:50     62s] Net route status summary:
[07/04 04:54:50     62s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:50     62s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:50     62s]     Routing using eGR in eGR->NR Step...
[07/04 04:54:50     62s]       Early Global Route - eGR->Nr High Frequency step...
[07/04 04:54:50     62s] (ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
[07/04 04:54:50     62s] (ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
[07/04 04:54:50     62s] (ccopt eGR): Start to route 15 all nets
[07/04 04:54:50     62s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1922.15 MB )
[07/04 04:54:50     62s] (I)      ==================== Layers =====================
[07/04 04:54:50     62s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     62s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:50     62s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     62s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:50     62s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:50     62s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     62s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:50     62s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:50     62s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:50     62s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:50     62s] (I)      Started Import and model ( Curr Mem: 1922.15 MB )
[07/04 04:54:50     62s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:50     62s] (I)      == Non-default Options ==
[07/04 04:54:50     62s] (I)      Clean congestion better                            : true
[07/04 04:54:50     62s] (I)      Estimate vias on DPT layer                         : true
[07/04 04:54:50     62s] (I)      Clean congestion layer assignment rounds           : 3
[07/04 04:54:50     62s] (I)      Layer constraints as soft constraints              : true
[07/04 04:54:50     62s] (I)      Soft top layer                                     : true
[07/04 04:54:50     62s] (I)      Skip prospective layer relax nets                  : true
[07/04 04:54:50     62s] (I)      Better NDR handling                                : true
[07/04 04:54:50     62s] (I)      Improved NDR modeling in LA                        : true
[07/04 04:54:50     62s] (I)      Routing cost fix for NDR handling                  : true
[07/04 04:54:50     62s] (I)      Block tracks for preroutes                         : true
[07/04 04:54:50     62s] (I)      Assign IRoute by net group key                     : true
[07/04 04:54:50     62s] (I)      Block unroutable channels                          : true
[07/04 04:54:50     62s] (I)      Block unroutable channels 3D                       : true
[07/04 04:54:50     62s] (I)      Bound layer relaxed segment wl                     : true
[07/04 04:54:50     62s] (I)      Blocked pin reach length threshold                 : 2
[07/04 04:54:50     62s] (I)      Check blockage within NDR space in TA              : true
[07/04 04:54:50     62s] (I)      Skip must join for term with via pillar            : true
[07/04 04:54:50     62s] (I)      Model find APA for IO pin                          : true
[07/04 04:54:50     62s] (I)      On pin location for off pin term                   : true
[07/04 04:54:50     62s] (I)      Handle EOL spacing                                 : true
[07/04 04:54:50     62s] (I)      Merge PG vias by gap                               : true
[07/04 04:54:50     62s] (I)      Maximum routing layer                              : 10
[07/04 04:54:50     62s] (I)      Route selected nets only                           : true
[07/04 04:54:50     62s] (I)      Refine MST                                         : true
[07/04 04:54:50     62s] (I)      Honor PRL                                          : true
[07/04 04:54:50     62s] (I)      Strong congestion aware                            : true
[07/04 04:54:50     62s] (I)      Improved initial location for IRoutes              : true
[07/04 04:54:50     62s] (I)      Multi panel TA                                     : true
[07/04 04:54:50     62s] (I)      Penalize wire overlap                              : true
[07/04 04:54:50     62s] (I)      Expand small instance blockage                     : true
[07/04 04:54:50     62s] (I)      Reduce via in TA                                   : true
[07/04 04:54:50     62s] (I)      SS-aware routing                                   : true
[07/04 04:54:50     62s] (I)      Improve tree edge sharing                          : true
[07/04 04:54:50     62s] (I)      Improve 2D via estimation                          : true
[07/04 04:54:50     62s] (I)      Refine Steiner tree                                : true
[07/04 04:54:50     62s] (I)      Build spine tree                                   : true
[07/04 04:54:50     62s] (I)      Model pass through capacity                        : true
[07/04 04:54:50     62s] (I)      Extend blockages by a half GCell                   : true
[07/04 04:54:50     62s] (I)      Consider pin shapes                                : true
[07/04 04:54:50     62s] (I)      Consider pin shapes for all nodes                  : true
[07/04 04:54:50     62s] (I)      Consider NR APA                                    : true
[07/04 04:54:50     62s] (I)      Consider IO pin shape                              : true
[07/04 04:54:50     62s] (I)      Fix pin connection bug                             : true
[07/04 04:54:50     62s] (I)      Consider layer RC for local wires                  : true
[07/04 04:54:50     62s] (I)      Route to clock mesh pin                            : true
[07/04 04:54:50     62s] (I)      LA-aware pin escape length                         : 2
[07/04 04:54:50     62s] (I)      Connect multiple ports                             : true
[07/04 04:54:50     62s] (I)      Split for must join                                : true
[07/04 04:54:50     62s] (I)      Number of threads                                  : 1
[07/04 04:54:50     62s] (I)      Routing effort level                               : 10000
[07/04 04:54:50     62s] (I)      Prefer layer length threshold                      : 8
[07/04 04:54:50     62s] (I)      Overflow penalty cost                              : 10
[07/04 04:54:50     62s] (I)      A-star cost                                        : 0.300000
[07/04 04:54:50     62s] (I)      Misalignment cost                                  : 10.000000
[07/04 04:54:50     62s] (I)      Threshold for short IRoute                         : 6
[07/04 04:54:50     62s] (I)      Via cost during post routing                       : 1.000000
[07/04 04:54:50     62s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/04 04:54:50     62s] (I)      Source-to-sink ratio                               : 0.300000
[07/04 04:54:50     62s] (I)      Scenic ratio bound                                 : 3.000000
[07/04 04:54:50     62s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/04 04:54:50     62s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/04 04:54:50     62s] (I)      PG-aware similar topology routing                  : true
[07/04 04:54:50     62s] (I)      Maze routing via cost fix                          : true
[07/04 04:54:50     62s] (I)      Apply PRL on PG terms                              : true
[07/04 04:54:50     62s] (I)      Apply PRL on obs objects                           : true
[07/04 04:54:50     62s] (I)      Handle range-type spacing rules                    : true
[07/04 04:54:50     62s] (I)      PG gap threshold multiplier                        : 10.000000
[07/04 04:54:50     62s] (I)      Parallel spacing query fix                         : true
[07/04 04:54:50     62s] (I)      Force source to root IR                            : true
[07/04 04:54:50     62s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/04 04:54:50     62s] (I)      Do not relax to DPT layer                          : true
[07/04 04:54:50     62s] (I)      No DPT in post routing                             : true
[07/04 04:54:50     62s] (I)      Modeling PG via merging fix                        : true
[07/04 04:54:50     62s] (I)      Shield aware TA                                    : true
[07/04 04:54:50     62s] (I)      Strong shield aware TA                             : true
[07/04 04:54:50     62s] (I)      Overflow calculation fix in LA                     : true
[07/04 04:54:50     62s] (I)      Post routing fix                                   : true
[07/04 04:54:50     62s] (I)      Strong post routing                                : true
[07/04 04:54:50     62s] (I)      NDR via pillar fix                                 : true
[07/04 04:54:50     62s] (I)      Violation on path threshold                        : 1
[07/04 04:54:50     62s] (I)      Pass through capacity modeling                     : true
[07/04 04:54:50     62s] (I)      Select the non-relaxed segments in post routing stage : true
[07/04 04:54:50     62s] (I)      Select term pin box for io pin                     : true
[07/04 04:54:50     62s] (I)      Penalize NDR sharing                               : true
[07/04 04:54:50     62s] (I)      Enable special modeling                            : false
[07/04 04:54:50     62s] (I)      Keep fixed segments                                : true
[07/04 04:54:50     62s] (I)      Reorder net groups by key                          : true
[07/04 04:54:50     62s] (I)      Increase net scenic ratio                          : true
[07/04 04:54:50     62s] (I)      Method to set GCell size                           : row
[07/04 04:54:50     62s] (I)      Connect multiple ports and must join fix           : true
[07/04 04:54:50     62s] (I)      Avoid high resistance layers                       : true
[07/04 04:54:50     62s] (I)      Model find APA for IO pin fix                      : true
[07/04 04:54:50     62s] (I)      Avoid connecting non-metal layers                  : true
[07/04 04:54:50     62s] (I)      Use track pitch for NDR                            : true
[07/04 04:54:50     62s] (I)      Enable layer relax to lower layer                  : true
[07/04 04:54:50     62s] (I)      Enable layer relax to upper layer                  : true
[07/04 04:54:50     62s] (I)      Top layer relaxation fix                           : true
[07/04 04:54:50     62s] (I)      Handle non-default track width                     : false
[07/04 04:54:50     62s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:50     62s] (I)      Use row-based GCell size
[07/04 04:54:50     62s] (I)      Use row-based GCell align
[07/04 04:54:50     62s] (I)      layer 0 area = 0
[07/04 04:54:50     62s] (I)      layer 1 area = 0
[07/04 04:54:50     62s] (I)      layer 2 area = 0
[07/04 04:54:50     62s] (I)      layer 3 area = 0
[07/04 04:54:50     62s] (I)      layer 4 area = 0
[07/04 04:54:50     62s] (I)      layer 5 area = 0
[07/04 04:54:50     62s] (I)      layer 6 area = 0
[07/04 04:54:50     62s] (I)      layer 7 area = 0
[07/04 04:54:50     62s] (I)      layer 8 area = 0
[07/04 04:54:50     62s] (I)      layer 9 area = 0
[07/04 04:54:50     62s] (I)      GCell unit size   : 2800
[07/04 04:54:50     62s] (I)      GCell multiplier  : 1
[07/04 04:54:50     62s] (I)      GCell row height  : 2800
[07/04 04:54:50     62s] (I)      Actual row height : 2800
[07/04 04:54:50     62s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:50     62s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:50     62s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:50     62s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:50     62s] (I)      ============== Default via ===============
[07/04 04:54:50     62s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     62s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:50     62s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     62s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:50     62s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:50     62s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:50     62s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:50     62s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:50     62s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:50     62s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:50     62s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:50     62s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:50     62s] (I)      +---+------------------+-----------------+
[07/04 04:54:50     62s] [NR-eGR] Read 25354 PG shapes
[07/04 04:54:50     62s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:50     62s] [NR-eGR] Read 0 other shapes
[07/04 04:54:50     62s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:50     62s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:50     62s] [NR-eGR] #PG Blockages       : 25354
[07/04 04:54:50     62s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:50     62s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:50     62s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:50     62s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:50     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:50     62s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/04 04:54:50     62s] [NR-eGR] Read 2315 nets ( ignored 2300 )
[07/04 04:54:50     62s] [NR-eGR] Connected 0 must-join pins/ports
[07/04 04:54:50     62s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:50     62s] (I)      Read Num Blocks=25354  Num Prerouted Wires=0  Num CS=0
[07/04 04:54:50     62s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 2 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 4 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 6 (H) : #blockages 4536 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 7 (V) : #blockages 3502 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 8 (H) : #blockages 2480 : #preroutes 0
[07/04 04:54:50     62s] (I)      Layer 9 (V) : #blockages 1228 : #preroutes 0
[07/04 04:54:50     62s] (I)      Moved 1 terms for better access 
[07/04 04:54:50     62s] (I)      Number of ignored nets                =      0
[07/04 04:54:50     62s] (I)      Number of connected nets              =      0
[07/04 04:54:50     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:54:50     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:50     62s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:50     62s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:50     62s] [NR-eGR] There are 15 clock nets ( 15 with NDR ).
[07/04 04:54:50     62s] (I)      Ndr track 0 does not exist
[07/04 04:54:50     62s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:50     62s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:50     62s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:50     62s] (I)      Site width          :   380  (dbu)
[07/04 04:54:50     62s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:50     62s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:50     62s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:50     62s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:50     62s] (I)      Grid                :   142   142    10
[07/04 04:54:50     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:50     62s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:50     62s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:50     62s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:50     62s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:50     62s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:50     62s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:50     62s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:50     62s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:50     62s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:50     62s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:50     62s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:50     62s] (I)      --------------------------------------------------------
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:50     62s] [NR-eGR] Rule id: 0  Nets: 15
[07/04 04:54:50     62s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/04 04:54:50     62s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[07/04 04:54:50     62s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[07/04 04:54:50     62s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[07/04 04:54:50     62s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[07/04 04:54:50     62s] [NR-eGR] ========================================
[07/04 04:54:50     62s] [NR-eGR] 
[07/04 04:54:50     62s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:50     62s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:50     62s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     62s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:50     62s] (I)      |     2 |  149526 |    46764 |        31.27% |
[07/04 04:54:50     62s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:50     62s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:50     62s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:50     62s] (I)      |     6 |  101388 |    33156 |        32.70% |
[07/04 04:54:50     62s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:50     62s] (I)      |     8 |   33654 |    15192 |        45.14% |
[07/04 04:54:50     62s] (I)      |     9 |   17750 |     7499 |        42.25% |
[07/04 04:54:50     62s] (I)      |    10 |   16756 |     3827 |        22.84% |
[07/04 04:54:50     62s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:50     62s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1922.15 MB )
[07/04 04:54:50     62s] (I)      Reset routing kernel
[07/04 04:54:50     62s] (I)      Started Global Routing ( Curr Mem: 1922.15 MB )
[07/04 04:54:50     62s] (I)      totalPins=477  totalGlobalPin=477 (100.00%)
[07/04 04:54:50     62s] (I)      total 2D Cap : 274714 = (195142 H, 79572 V)
[07/04 04:54:50     62s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     62s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[07/04 04:54:50     62s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     62s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.674400e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     62s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     62s] (I)      Usage: 1196 = (569 H, 627 V) = (0.29% H, 0.79% V) = (7.966e+02um H, 8.778e+02um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     62s] (I)      Usage: 1199 = (572 H, 627 V) = (0.29% H, 0.79% V) = (8.008e+02um H, 8.778e+02um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     62s] (I)      Usage: 1199 = (572 H, 627 V) = (0.29% H, 0.79% V) = (8.008e+02um H, 8.778e+02um V)
[07/04 04:54:50     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678600e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     62s] (I)      Usage: 1209 = (583 H, 626 V) = (0.30% H, 0.79% V) = (8.162e+02um H, 8.764e+02um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     62s] (I)      Usage: 1071 = (517 H, 554 V) = (0.26% H, 0.70% V) = (7.238e+02um H, 7.756e+02um V)
[07/04 04:54:50     62s] (I)      #Nets         : 15
[07/04 04:54:50     62s] (I)      #Relaxed nets : 11
[07/04 04:54:50     62s] (I)      Wire length   : 273
[07/04 04:54:50     62s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     62s] (I)      Usage: 1071 = (517 H, 554 V) = (0.26% H, 0.70% V) = (7.238e+02um H, 7.756e+02um V)
[07/04 04:54:50     62s] (I)      total 2D Cap : 448546 = (289186 H, 159360 V)
[07/04 04:54:50     62s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     62s] (I)      Usage: 1994 = (969 H, 1025 V) = (0.34% H, 0.64% V) = (1.357e+03um H, 1.435e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     62s] (I)      Usage: 1893 = (920 H, 973 V) = (0.32% H, 0.61% V) = (1.288e+03um H, 1.362e+03um V)
[07/04 04:54:50     62s] (I)      #Nets         : 11
[07/04 04:54:50     62s] (I)      #Relaxed nets : 9
[07/04 04:54:50     62s] (I)      Wire length   : 236
[07/04 04:54:50     62s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     62s] (I)      Usage: 1893 = (920 H, 973 V) = (0.32% H, 0.61% V) = (1.288e+03um H, 1.362e+03um V)
[07/04 04:54:50     62s] (I)      total 2D Cap : 492391 = (314558 H, 177833 V)
[07/04 04:54:50     62s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     62s] (I)      Usage: 2580 = (1262 H, 1318 V) = (0.40% H, 0.74% V) = (1.767e+03um H, 1.845e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     62s] (I)      Usage: 2479 = (1213 H, 1266 V) = (0.39% H, 0.71% V) = (1.698e+03um H, 1.772e+03um V)
[07/04 04:54:50     62s] (I)      #Nets         : 9
[07/04 04:54:50     62s] (I)      #Relaxed nets : 9
[07/04 04:54:50     62s] (I)      Wire length   : 0
[07/04 04:54:50     62s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     62s] (I)      Usage: 2479 = (1213 H, 1266 V) = (0.39% H, 0.71% V) = (1.698e+03um H, 1.772e+03um V)
[07/04 04:54:50     62s] (I)      total 2D Cap : 521403 = (324809 H, 196594 V)
[07/04 04:54:50     62s] [NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     62s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[07/04 04:54:50     62s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     62s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     62s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.383400e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     62s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     62s] (I)      Usage: 3131 = (1519 H, 1612 V) = (0.47% H, 0.82% V) = (2.127e+03um H, 2.257e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     62s] (I)      Usage: 3158 = (1540 H, 1618 V) = (0.47% H, 0.82% V) = (2.156e+03um H, 2.265e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     62s] (I)      Usage: 3158 = (1540 H, 1618 V) = (0.47% H, 0.82% V) = (2.156e+03um H, 2.265e+03um V)
[07/04 04:54:50     62s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.421200e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     62s] (I)      Usage: 3168 = (1554 H, 1614 V) = (0.48% H, 0.82% V) = (2.176e+03um H, 2.260e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     62s] (I)      Usage: 3088 = (1515 H, 1573 V) = (0.47% H, 0.80% V) = (2.121e+03um H, 2.202e+03um V)
[07/04 04:54:50     62s] (I)      #Nets         : 9
[07/04 04:54:50     62s] (I)      #Relaxed nets : 9
[07/04 04:54:50     62s] (I)      Wire length   : 0
[07/04 04:54:50     62s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     62s] (I)      Usage: 3088 = (1515 H, 1573 V) = (0.47% H, 0.80% V) = (2.121e+03um H, 2.202e+03um V)
[07/04 04:54:50     62s] (I)      total 2D Cap : 650139 = (324809 H, 325330 V)
[07/04 04:54:50     62s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1a Route ============
[07/04 04:54:50     62s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[07/04 04:54:50     62s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1b Route ============
[07/04 04:54:50     62s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     62s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.076000e+03um
[07/04 04:54:50     62s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/04 04:54:50     62s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1c Route ============
[07/04 04:54:50     62s] (I)      Level2 Grid: 29 x 29
[07/04 04:54:50     62s] (I)      Usage: 4340 = (2122 H, 2218 V) = (0.65% H, 0.68% V) = (2.971e+03um H, 3.105e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1d Route ============
[07/04 04:54:50     62s] (I)      Usage: 4352 = (2137 H, 2215 V) = (0.66% H, 0.68% V) = (2.992e+03um H, 3.101e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1e Route ============
[07/04 04:54:50     62s] (I)      Usage: 4352 = (2137 H, 2215 V) = (0.66% H, 0.68% V) = (2.992e+03um H, 3.101e+03um V)
[07/04 04:54:50     62s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.092800e+03um
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1f Route ============
[07/04 04:54:50     62s] (I)      Usage: 4364 = (2151 H, 2213 V) = (0.66% H, 0.68% V) = (3.011e+03um H, 3.098e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1g Route ============
[07/04 04:54:50     62s] (I)      Usage: 4362 = (2150 H, 2212 V) = (0.66% H, 0.68% V) = (3.010e+03um H, 3.097e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] (I)      ============  Phase 1h Route ============
[07/04 04:54:50     62s] (I)      Usage: 4362 = (2152 H, 2210 V) = (0.66% H, 0.68% V) = (3.013e+03um H, 3.094e+03um V)
[07/04 04:54:50     62s] (I)      
[07/04 04:54:50     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:50     62s] [NR-eGR]                        OverCon            
[07/04 04:54:50     62s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:50     62s] [NR-eGR]        Layer             (1-0)    OverCon
[07/04 04:54:50     62s] [NR-eGR] ----------------------------------------------
[07/04 04:54:50     62s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR] ----------------------------------------------
[07/04 04:54:50     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/04 04:54:50     62s] [NR-eGR] 
[07/04 04:54:50     62s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] (I)      total 2D Cap : 671046 = (326213 H, 344833 V)
[07/04 04:54:50     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:50     62s] (I)      ============= Track Assignment ============
[07/04 04:54:50     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:50     62s] (I)      Run Multi-thread track assignment
[07/04 04:54:50     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] (I)      Started Export ( Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:50     62s] [NR-eGR] ------------------------------------
[07/04 04:54:50     62s] [NR-eGR]  metal1   (1H)             0   8072 
[07/04 04:54:50     62s] [NR-eGR]  metal2   (2V)          8022   9888 
[07/04 04:54:50     62s] [NR-eGR]  metal3   (3H)         14546   3492 
[07/04 04:54:50     62s] [NR-eGR]  metal4   (4V)          5601    603 
[07/04 04:54:50     62s] [NR-eGR]  metal5   (5H)          2180    442 
[07/04 04:54:50     62s] [NR-eGR]  metal6   (6V)          1856     13 
[07/04 04:54:50     62s] [NR-eGR]  metal7   (7H)             7      7 
[07/04 04:54:50     62s] [NR-eGR]  metal8   (8V)            33      1 
[07/04 04:54:50     62s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:50     62s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:50     62s] [NR-eGR] ------------------------------------
[07/04 04:54:50     62s] [NR-eGR]           Total        32273  22518 
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total half perimeter of net bounding box: 24792um
[07/04 04:54:50     62s] [NR-eGR] Total length: 32273um, number of vias: 22518
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total eGR-routed clock nets wire length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Report for selected net(s) only.
[07/04 04:54:50     62s] [NR-eGR]                  Length (um)  Vias 
[07/04 04:54:50     62s] [NR-eGR] -----------------------------------
[07/04 04:54:50     62s] [NR-eGR]  metal1   (1H)             0   476 
[07/04 04:54:50     62s] [NR-eGR]  metal2   (2V)           321   522 
[07/04 04:54:50     62s] [NR-eGR]  metal3   (3H)           694   310 
[07/04 04:54:50     62s] [NR-eGR]  metal4   (4V)           602    25 
[07/04 04:54:50     62s] [NR-eGR]  metal5   (5H)           124     0 
[07/04 04:54:50     62s] [NR-eGR]  metal6   (6V)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal7   (7H)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal8   (8V)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal9   (9H)             0     0 
[07/04 04:54:50     62s] [NR-eGR]  metal10  (10V)            0     0 
[07/04 04:54:50     62s] [NR-eGR] -----------------------------------
[07/04 04:54:50     62s] [NR-eGR]           Total         1741  1333 
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total half perimeter of net bounding box: 862um
[07/04 04:54:50     62s] [NR-eGR] Total length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] [NR-eGR] Total routed clock nets wire length: 1741um, number of vias: 1333
[07/04 04:54:50     62s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:50     62s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1930.15 MB )
[07/04 04:54:50     62s] (I)      ======================================= Runtime Summary =======================================
[07/04 04:54:50     62s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/04 04:54:50     62s] (I)      -----------------------------------------------------------------------------------------------
[07/04 04:54:50     62s] (I)       Early Global Route kernel                   100.00%  30.22 sec  30.37 sec  0.15 sec  0.15 sec 
[07/04 04:54:50     62s] (I)       +-Import and model                           20.27%  30.23 sec  30.26 sec  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)       | +-Create place DB                           3.85%  30.23 sec  30.23 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Import place data                       3.81%  30.23 sec  30.23 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read instances and placement          1.40%  30.23 sec  30.23 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read nets                             2.30%  30.23 sec  30.23 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Create route DB                          13.21%  30.23 sec  30.25 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Import route data (1T)                 12.51%  30.23 sec  30.25 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.87%  30.23 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read routing blockages              0.00%  30.23 sec  30.23 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read instance blockages             0.30%  30.23 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read PG blockages                   1.24%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read clock blockages                0.02%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read other blockages                0.01%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read halo blockages                 0.02%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Read boundary cut boxes             0.00%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read blackboxes                       0.01%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read prerouted                        0.48%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read unlegalized nets                 0.16%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Read nets                             0.04%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Set up via pillars                    0.00%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Initialize 3D grid graph              0.39%  30.24 sec  30.24 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Model blockage capacity               7.61%  30.24 sec  30.25 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Initialize 3D capacity              6.18%  30.24 sec  30.25 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Move terms for access (1T)            0.12%  30.25 sec  30.25 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Read aux data                             0.00%  30.25 sec  30.25 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Others data preparation                   0.05%  30.25 sec  30.25 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Create route kernel                       2.80%  30.25 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Global Routing                             58.55%  30.26 sec  30.34 sec  0.09 sec  0.09 sec 
[07/04 04:54:50     62s] (I)       | +-Initialization                            0.06%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 1                              12.77%  30.26 sec  30.27 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       1.19%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.76%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.29%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.56%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.37%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.33%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.29%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                4.95%  30.26 sec  30.27 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 4.86%  30.26 sec  30.27 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.22%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.06%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.03%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.73%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.67%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                1.63%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          1.57%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.42%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.37%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   0.39%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 2                               7.36%  30.27 sec  30.29 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       1.08%  30.27 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.73%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.39%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.21%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.02%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                0.02%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.25%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.08%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.04%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.02%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                1.48%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          1.39%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.47%  30.28 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.40%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   0.33%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 3                               6.01%  30.29 sec  30.29 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       1.05%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.53%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.28%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.17%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.02%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                0.01%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.20%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.06%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.02%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.01%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.87%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.81%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.14%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.08%  30.29 sec  30.29 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 4                              15.32%  30.29 sec  30.32 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       0.96%  30.29 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.74%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.30%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.22%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.50%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.29%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.46%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.40%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.09%  30.30 sec  30.30 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                7.35%  30.30 sec  30.31 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 7.26%  30.30 sec  30.31 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.16%  30.31 sec  30.31 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.05%  30.31 sec  30.31 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.02%  30.31 sec  30.31 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.75%  30.31 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.70%  30.31 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.77%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.72%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.09%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.05%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Net group 5                              13.87%  30.32 sec  30.34 sec  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)       | | +-Generate topology                       0.00%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1a                                0.56%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern routing (1T)                  0.18%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Add via demand to 2D                  0.08%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1b                                0.55%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Monotonic routing (1T)                0.35%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1c                                0.63%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Two level Routing                     0.58%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Regular)         0.28%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  30.32 sec  30.32 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1d                                6.40%  30.32 sec  30.33 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | | +-Detoured routing (1T)                 6.33%  30.32 sec  30.33 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1e                                0.12%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Route legalization                    0.03%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | | +-Legalize Blockage Violations        0.00%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1f                                0.47%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Congestion clean                      0.41%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1g                                0.29%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.23%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Phase 1h                                0.24%  30.33 sec  30.34 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | | +-Post Routing                          0.19%  30.33 sec  30.33 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Layer assignment (1T)                   0.72%  30.34 sec  30.34 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Export 3D cong map                          4.01%  30.34 sec  30.35 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Export 2D cong map                        0.71%  30.35 sec  30.35 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Extract Global 3D Wires                     0.02%  30.35 sec  30.35 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Track Assignment (1T)                       5.45%  30.35 sec  30.36 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Initialization                            0.02%  30.35 sec  30.35 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Track Assignment Kernel                   5.25%  30.35 sec  30.36 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Free Memory                               0.00%  30.36 sec  30.36 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Export                                      8.76%  30.36 sec  30.37 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Export DB wires                           0.52%  30.36 sec  30.36 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Export all nets                         0.37%  30.36 sec  30.36 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | | +-Set wire vias                           0.05%  30.36 sec  30.36 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       | +-Report wirelength                         4.38%  30.36 sec  30.36 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Update net boxes                          3.68%  30.36 sec  30.37 sec  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)       | +-Update timing                             0.00%  30.37 sec  30.37 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)       +-Postprocess design                          0.03%  30.37 sec  30.37 sec  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)      ======================= Summary by functions ========================
[07/04 04:54:50     62s] (I)       Lv  Step                                      %      Real       CPU 
[07/04 04:54:50     62s] (I)      ---------------------------------------------------------------------
[07/04 04:54:50     62s] (I)        0  Early Global Route kernel           100.00%  0.15 sec  0.15 sec 
[07/04 04:54:50     62s] (I)        1  Global Routing                       58.55%  0.09 sec  0.09 sec 
[07/04 04:54:50     62s] (I)        1  Import and model                     20.27%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        1  Export                                8.76%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        1  Track Assignment (1T)                 5.45%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        1  Export 3D cong map                    4.01%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Net group 4                          15.32%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 5                          13.87%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Create route DB                      13.21%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 1                          12.77%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        2  Net group 2                           7.36%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Net group 3                           6.01%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Track Assignment Kernel               5.25%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Report wirelength                     4.38%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Create place DB                       3.85%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Update net boxes                      3.68%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        2  Create route kernel                   2.80%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Export 2D cong map                    0.71%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Export DB wires                       0.52%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1d                             18.73%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        3  Import route data (1T)               12.51%  0.02 sec  0.02 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1g                              5.05%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Generate topology                     4.28%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Import place data                     3.81%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1a                              3.31%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1b                              1.98%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1f                              1.98%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1c                              1.45%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Layer assignment (1T)                 1.44%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1h                              1.36%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Phase 1e                              0.94%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Export all nets                       0.37%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Detoured routing (1T)                18.45%  0.03 sec  0.03 sec 
[07/04 04:54:50     62s] (I)        4  Model blockage capacity               7.61%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        4  Post Routing                          5.80%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        4  Read nets                             2.34%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read blockages ( Layer 2-10 )         1.87%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Congestion clean                      1.78%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Pattern routing (1T)                  1.43%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read instances and placement          1.40%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Two level Routing                     1.28%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Monotonic routing (1T)                1.01%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Pattern Routing Avoiding Blockages    0.55%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read prerouted                        0.48%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Initialize 3D grid graph              0.39%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Route legalization                    0.29%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Add via demand to 2D                  0.08%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Initialize 3D capacity                6.18%  0.01 sec  0.01 sec 
[07/04 04:54:50     62s] (I)        5  Read PG blockages                     1.24%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Two Level Routing (Regular)           0.44%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Two Level Routing (Strong)            0.30%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read instance blockages               0.30%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:50     62s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:50     62s]     Routing using eGR in eGR->NR Step done.
[07/04 04:54:50     62s]     Routing using NR in eGR->NR Step...
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] CCOPT: Preparing to route 15 clock nets with NanoRoute.
[07/04 04:54:50     62s]   All net are default rule.
[07/04 04:54:50     62s]   Preferred NanoRoute mode settings: Current
[07/04 04:54:50     62s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/04 04:54:50     62s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/04 04:54:50     62s]       Clock detailed routing...
[07/04 04:54:50     62s]         NanoRoute...
[07/04 04:54:50     62s] % Begin globalDetailRoute (date=07/04 04:54:50, mem=1575.2M)
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] globalDetailRoute
[07/04 04:54:50     62s] 
[07/04 04:54:50     62s] #Start globalDetailRoute on Thu Jul  4 04:54:50 2024
[07/04 04:54:50     62s] #
[07/04 04:54:50     62s] ### Time Record (globalDetailRoute) is installed.
[07/04 04:54:50     62s] ### Time Record (Pre Callback) is installed.
[07/04 04:54:50     62s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:54:50     62s] ### Time Record (DB Import) is installed.
[07/04 04:54:50     62s] ### Time Record (Timing Data Generation) is installed.
[07/04 04:54:50     62s] ### Time Record (Timing Data Generation) is uninstalled.
[07/04 04:54:50     62s] ### Net info: total nets: 4207
[07/04 04:54:50     62s] ### Net info: dirty nets: 0
[07/04 04:54:50     62s] ### Net info: marked as disconnected nets: 0
[07/04 04:54:50     62s] #num needed restored net=0
[07/04 04:54:50     62s] #need_extraction net=0 (total=4207)
[07/04 04:54:50     62s] ### Net info: fully routed nets: 15
[07/04 04:54:50     62s] ### Net info: trivial (< 2 pins) nets: 1891
[07/04 04:54:50     62s] ### Net info: unrouted nets: 2301
[07/04 04:54:50     62s] ### Net info: re-extraction nets: 0
[07/04 04:54:50     62s] ### Net info: selected nets: 15
[07/04 04:54:50     62s] ### Net info: ignored nets: 0
[07/04 04:54:50     62s] ### Net info: skip routing nets: 0
[07/04 04:54:50     62s] ### import design signature (5): route=929009471 fixed_route=618357846 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1584774505 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=1590119685 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[07/04 04:54:50     62s] ### Time Record (DB Import) is uninstalled.
[07/04 04:54:50     62s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/04 04:54:50     62s] #
[07/04 04:54:50     62s] #Wire/Via statistics before line assignment ...
[07/04 04:54:50     62s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:54:50     62s] #Total wire length = 1741 um.
[07/04 04:54:50     62s] #Total half perimeter of net bounding box = 867 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal1 = 0 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal2 = 321 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal3 = 694 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal4 = 602 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal5 = 124 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal6 = 0 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal7 = 0 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:54:50     62s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:54:50     62s] #Total number of vias = 1333
[07/04 04:54:50     62s] #Up-Via Summary (total 1333):
[07/04 04:54:50     62s] #           
[07/04 04:54:50     62s] #-----------------------
[07/04 04:54:50     62s] # metal1            476
[07/04 04:54:50     62s] # metal2            522
[07/04 04:54:50     62s] # metal3            310
[07/04 04:54:50     62s] # metal4             25
[07/04 04:54:50     62s] #-----------------------
[07/04 04:54:50     62s] #                  1333 
[07/04 04:54:50     62s] #
[07/04 04:54:50     62s] ### Time Record (Data Preparation) is installed.
[07/04 04:54:50     62s] #Start routing data preparation on Thu Jul  4 04:54:50 2024
[07/04 04:54:50     62s] #
[07/04 04:54:50     62s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:50     62s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:50     62s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:50     62s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:50     62s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:50     62s] #Build and mark too close pins for the same net.
[07/04 04:54:50     62s] ### Time Record (Cell Pin Access) is installed.
[07/04 04:54:50     62s] #Initial pin access analysis.
[07/04 04:54:51     62s] #Detail pin access analysis.
[07/04 04:54:51     62s] ### Time Record (Cell Pin Access) is uninstalled.
[07/04 04:54:51     62s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[07/04 04:54:51     62s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[07/04 04:54:51     62s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[07/04 04:54:51     62s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:54:51     62s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:54:51     62s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:54:51     62s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:54:51     62s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:54:51     62s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[07/04 04:54:51     62s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[07/04 04:54:51     62s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[07/04 04:54:51     62s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[07/04 04:54:51     62s] #pin_access_rlayer=2(metal2)
[07/04 04:54:51     62s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/04 04:54:51     62s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/04 04:54:51     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.49 (MB), peak = 1682.50 (MB)
[07/04 04:54:51     62s] #Regenerating Ggrids automatically.
[07/04 04:54:51     62s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[07/04 04:54:51     62s] #Using automatically generated G-grids.
[07/04 04:54:51     62s] #Done routing data preparation.
[07/04 04:54:51     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.96 (MB), peak = 1682.50 (MB)
[07/04 04:54:51     62s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:54:51     62s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:51     62s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:51     62s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:51     62s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:51     62s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] #Connectivity extraction summary:
[07/04 04:54:51     62s] #15 routed net(s) are imported.
[07/04 04:54:51     62s] #1890 nets are fixed|skipped|trivial (not extracted).
[07/04 04:54:51     62s] #Total number of nets = 1905.
[07/04 04:54:51     62s] ### Total number of dirty nets = 17.
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] 
[07/04 04:54:51     62s] Trim Metal Layers:
[07/04 04:54:51     62s] LayerId::1 widthSet size::1
[07/04 04:54:51     62s] LayerId::2 widthSet size::1
[07/04 04:54:51     62s] LayerId::3 widthSet size::1
[07/04 04:54:51     62s] LayerId::4 widthSet size::1
[07/04 04:54:51     62s] LayerId::5 widthSet size::1
[07/04 04:54:51     62s] LayerId::6 widthSet size::1
[07/04 04:54:51     62s] LayerId::7 widthSet size::1
[07/04 04:54:51     62s] LayerId::8 widthSet size::1
[07/04 04:54:51     62s] LayerId::9 widthSet size::1
[07/04 04:54:51     62s] LayerId::10 widthSet size::1
[07/04 04:54:51     62s] Updating RC grid for preRoute extraction ...
[07/04 04:54:51     62s] eee: pegSigSF::1.070000
[07/04 04:54:51     62s] Initializing multi-corner resistance tables ...
[07/04 04:54:51     62s] eee: l::1 avDens::0.080604 usedTrk::1450.874679 availTrk::18000.000000 sigTrk::1450.874679
[07/04 04:54:51     62s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/04 04:54:51     62s] eee: l::8 avDens::0.088532 usedTrk::175.589357 availTrk::1983.333333 sigTrk::175.589357
[07/04 04:54:51     62s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:54:51     62s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:51     62s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:51     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.293545 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.851700 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:51     62s] ### Successfully loaded pre-route RC model
[07/04 04:54:51     62s] ### Time Record (Line Assignment) is installed.
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] #Distribution of nets:
[07/04 04:54:51     62s] #  
[07/04 04:54:51     62s] # #pin range           #net       %
[07/04 04:54:51     62s] #------------------------------------
[07/04 04:54:51     62s] #          1               1 (  0.0%)
[07/04 04:54:51     62s] #          2            1602 ( 38.1%)
[07/04 04:54:51     62s] #          3             186 (  4.4%)
[07/04 04:54:51     62s] #          4             372 (  8.8%)
[07/04 04:54:51     62s] #          5              21 (  0.5%)
[07/04 04:54:51     62s] #          6              14 (  0.3%)
[07/04 04:54:51     62s] #          7               8 (  0.2%)
[07/04 04:54:51     62s] #          8               1 (  0.0%)
[07/04 04:54:51     62s] #          9              33 (  0.8%)
[07/04 04:54:51     62s] #  10  -  19              29 (  0.7%)
[07/04 04:54:51     62s] #  20  -  29               1 (  0.0%)
[07/04 04:54:51     62s] #  30  -  39              39 (  0.9%)
[07/04 04:54:51     62s] #  50  -  59               3 (  0.1%)
[07/04 04:54:51     62s] #  60  -  69               7 (  0.2%)
[07/04 04:54:51     62s] #     >=2000               0 (  0.0%)
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] #Total: 4207 nets, 2317 non-trivial nets
[07/04 04:54:51     62s] #                              #net       %
[07/04 04:54:51     62s] #-------------------------------------------
[07/04 04:54:51     62s] #  Fully global routed           15 ( 0.6%)
[07/04 04:54:51     62s] #  Clock                         15
[07/04 04:54:51     62s] #  Tie-net                        2
[07/04 04:54:51     62s] #  Extra space                   15
[07/04 04:54:51     62s] #  Prefer layer range          2317
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] #Nets in 2 layer ranges:
[07/04 04:54:51     62s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[07/04 04:54:51     62s] #---------------------------------------------------------
[07/04 04:54:51     62s] #            -------           metal8*       2302 ( 99.4%)
[07/04 04:54:51     62s] #             metal3           metal4          15 (  0.6%)
[07/04 04:54:51     62s] #
[07/04 04:54:51     62s] #15 nets selected.
[07/04 04:54:51     62s] #
[07/04 04:54:51     63s] ### 
[07/04 04:54:51     63s] ### Net length summary before Line Assignment:
[07/04 04:54:51     63s] ### Layer     H-Len   V-Len         Total       #Up-Via
[07/04 04:54:51     63s] ### ---------------------------------------------------
[07/04 04:54:51     63s] ### metal1        0       0       0(  0%)     476( 21%)
[07/04 04:54:51     63s] ### metal2        0     295     295( 17%)    1468( 64%)
[07/04 04:54:51     63s] ### metal3      719       0     719( 41%)     310( 14%)
[07/04 04:54:51     63s] ### metal4        0     601     601( 35%)      25(  1%)
[07/04 04:54:51     63s] ### metal5      124       0     124(  7%)       0(  0%)
[07/04 04:54:51     63s] ### metal6        0       0       0(  0%)       0(  0%)
[07/04 04:54:51     63s] ### metal7        0       0       0(  0%)       0(  0%)
[07/04 04:54:51     63s] ### metal8        0       0       0(  0%)       0(  0%)
[07/04 04:54:51     63s] ### metal9        0       0       0(  0%)       0(  0%)
[07/04 04:54:51     63s] ### metal10       0       0       0(  0%)       0(  0%)
[07/04 04:54:51     63s] ### ---------------------------------------------------
[07/04 04:54:51     63s] ###             843     897    1740          2279      
[07/04 04:54:51     63s] ### 
[07/04 04:54:51     63s] ### Net length and overlap summary after Line Assignment:
[07/04 04:54:51     63s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/04 04:54:51     63s] ### ----------------------------------------------------------------------------
[07/04 04:54:51     63s] ### metal1        0       0       0(  0%)     476( 36%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal2        0     315     315( 18%)     584( 44%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal3      699       0     699( 41%)     239( 18%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal4        0     595     595( 34%)      19(  1%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal5      116       0     116(  7%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/04 04:54:51     63s] ### ----------------------------------------------------------------------------
[07/04 04:54:51     63s] ###             816     911    1727          1318          0           0        
[07/04 04:54:51     63s] #
[07/04 04:54:51     63s] #Line Assignment statistics:
[07/04 04:54:51     63s] #Cpu time = 00:00:00
[07/04 04:54:51     63s] #Elapsed time = 00:00:00
[07/04 04:54:51     63s] #Increased memory = 3.92 (MB)
[07/04 04:54:51     63s] #Total memory = 1600.33 (MB)
[07/04 04:54:51     63s] #Peak memory = 1682.50 (MB)
[07/04 04:54:51     63s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/04 04:54:51     63s] ### Time Record (Line Assignment) is uninstalled.
[07/04 04:54:51     63s] #
[07/04 04:54:51     63s] #Wire/Via statistics after line assignment ...
[07/04 04:54:51     63s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:54:51     63s] #Total wire length = 1728 um.
[07/04 04:54:51     63s] #Total half perimeter of net bounding box = 867 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal1 = 0 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal2 = 316 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal3 = 700 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal4 = 596 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal5 = 117 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal6 = 0 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal7 = 0 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:54:51     63s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:54:51     63s] #Total number of vias = 1318
[07/04 04:54:51     63s] #Up-Via Summary (total 1318):
[07/04 04:54:51     63s] #           
[07/04 04:54:51     63s] #-----------------------
[07/04 04:54:51     63s] # metal1            476
[07/04 04:54:51     63s] # metal2            584
[07/04 04:54:51     63s] # metal3            239
[07/04 04:54:51     63s] # metal4             19
[07/04 04:54:51     63s] #-----------------------
[07/04 04:54:51     63s] #                  1318 
[07/04 04:54:51     63s] #
[07/04 04:54:51     63s] #Routing data preparation, pin analysis, line assignment statistics:
[07/04 04:54:51     63s] #Cpu time = 00:00:01
[07/04 04:54:51     63s] #Elapsed time = 00:00:01
[07/04 04:54:51     63s] #Increased memory = 18.54 (MB)
[07/04 04:54:51     63s] #Total memory = 1595.20 (MB)
[07/04 04:54:51     63s] #Peak memory = 1682.50 (MB)
[07/04 04:54:51     63s] #RTESIG:78da95934f4f032110c53dfb2926b48735b195816e81831713af6a1af5bac12edd6c64c1
[07/04 04:54:51     63s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b90854a90ae16ec338
[07/04 04:54:51     63s] #       15542c5095e515c32a3d3ddd90f3d9fcfee19101011d42dbb8aaf3b5b9de5abf7d85d876
[07/04 04:54:51     63s] #       ad6b7e6e904011629fea4b1882e92198185375f12b2020f68381e2c57b3b4a08093b6dc3
[07/04 04:54:51     63s] #       1f52ef9deeda2dd466a7071b8f685cad0ef1b19e5c01a350b42e9ac6f4a30ca7f494b63c
[07/04 04:54:51     63s] #       49667c94520289fecd5bdfecc1fa14d047db9be978d4b19d8c7b8a3c6b1f91cb8361339a
[07/04 04:54:51     63s] #       58f2d37071122ed72996c4a7208c1bbaf191d98ae7f24d7dd78074c9e8d7816267bd8ee3
[07/04 04:54:51     63s] #       a4483b45be639a4e1f451a0ecbe94d490610c83bcf4849458184a85dadfb7ad2ab5449cf
[07/04 04:54:51     63s] #       7937990843267389305434ff1950e5578631cafe039553d0d927cecd5cd0
[07/04 04:54:51     63s] #
[07/04 04:54:51     63s] #Skip comparing routing design signature in db-snapshot flow
[07/04 04:54:51     63s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:51     63s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:51     63s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:51     63s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:51     63s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:51     63s] ### Time Record (Detail Routing) is installed.
[07/04 04:54:51     63s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:51     63s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:51     63s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:51     63s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:51     63s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:51     63s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:51     63s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:51     63s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:51     63s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:51     63s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:51     63s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:54:51     63s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:54:51     63s] #Voltage range [0.000 - 1.100] has 4121 nets.
[07/04 04:54:51     63s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:54:51     63s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:54:51     63s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:54:51     63s] #
[07/04 04:54:51     63s] #Start Detail Routing..
[07/04 04:54:51     63s] #start initial detail routing ...
[07/04 04:54:51     63s] ### Design has 17 dirty nets
[07/04 04:54:53     64s] ### Gcell dirty-map stats: routing = 24.02%, drc-check-only = 1.58%
[07/04 04:54:53     64s] #   number of violations = 5
[07/04 04:54:53     64s] #
[07/04 04:54:53     64s] #    By Layer and Type :
[07/04 04:54:53     64s] #	         MetSpc    Short   Totals
[07/04 04:54:53     64s] #	metal1        3        2        5
[07/04 04:54:53     64s] #	Totals        3        2        5
[07/04 04:54:53     64s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1596.57 (MB), peak = 1682.50 (MB)
[07/04 04:54:53     64s] #start 1st optimization iteration ...
[07/04 04:54:53     65s] ### Gcell dirty-map stats: routing = 24.04%, drc-check-only = 1.56%
[07/04 04:54:53     65s] #   number of violations = 0
[07/04 04:54:53     65s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.42 (MB), peak = 1682.50 (MB)
[07/04 04:54:53     65s] #Complete Detail Routing.
[07/04 04:54:53     65s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:54:53     65s] #Total wire length = 1774 um.
[07/04 04:54:53     65s] #Total half perimeter of net bounding box = 867 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal1 = 1 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal2 = 142 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal3 = 770 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal4 = 746 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal5 = 116 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal6 = 0 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal7 = 0 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:54:53     65s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:54:53     65s] #Total number of vias = 1326
[07/04 04:54:53     65s] #Up-Via Summary (total 1326):
[07/04 04:54:53     65s] #           
[07/04 04:54:53     65s] #-----------------------
[07/04 04:54:53     65s] # metal1            476
[07/04 04:54:53     65s] # metal2            455
[07/04 04:54:53     65s] # metal3            376
[07/04 04:54:53     65s] # metal4             19
[07/04 04:54:53     65s] #-----------------------
[07/04 04:54:53     65s] #                  1326 
[07/04 04:54:53     65s] #
[07/04 04:54:53     65s] #Total number of DRC violations = 0
[07/04 04:54:53     65s] ### Time Record (Detail Routing) is uninstalled.
[07/04 04:54:53     65s] #Cpu time = 00:00:02
[07/04 04:54:53     65s] #Elapsed time = 00:00:02
[07/04 04:54:53     65s] #Increased memory = 2.22 (MB)
[07/04 04:54:53     65s] #Total memory = 1597.42 (MB)
[07/04 04:54:53     65s] #Peak memory = 1682.50 (MB)
[07/04 04:54:53     65s] #Skip updating routing design signature in db-snapshot flow
[07/04 04:54:53     65s] #detailRoute Statistics:
[07/04 04:54:53     65s] #Cpu time = 00:00:02
[07/04 04:54:53     65s] #Elapsed time = 00:00:02
[07/04 04:54:53     65s] #Increased memory = 2.22 (MB)
[07/04 04:54:53     65s] #Total memory = 1597.42 (MB)
[07/04 04:54:53     65s] #Peak memory = 1682.50 (MB)
[07/04 04:54:53     65s] ### Time Record (DB Export) is installed.
[07/04 04:54:53     65s] ### export design design signature (12): route=293272486 fixed_route=618357846 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1601855246 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=1590119685 pin_access=1607235721 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:54:53     65s] ### Time Record (DB Export) is uninstalled.
[07/04 04:54:53     65s] ### Time Record (Post Callback) is installed.
[07/04 04:54:53     65s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:54:53     65s] #
[07/04 04:54:53     65s] #globalDetailRoute statistics:
[07/04 04:54:53     65s] #Cpu time = 00:00:02
[07/04 04:54:53     65s] #Elapsed time = 00:00:02
[07/04 04:54:53     65s] #Increased memory = 28.76 (MB)
[07/04 04:54:53     65s] #Total memory = 1603.96 (MB)
[07/04 04:54:53     65s] #Peak memory = 1682.50 (MB)
[07/04 04:54:53     65s] #Number of warnings = 0
[07/04 04:54:53     65s] #Total number of warnings = 16
[07/04 04:54:53     65s] #Number of fails = 0
[07/04 04:54:53     65s] #Total number of fails = 0
[07/04 04:54:53     65s] #Complete globalDetailRoute on Thu Jul  4 04:54:53 2024
[07/04 04:54:53     65s] #
[07/04 04:54:53     65s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1607235721 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:54:53     65s] ### Time Record (globalDetailRoute) is uninstalled.
[07/04 04:54:53     65s] ### 
[07/04 04:54:53     65s] ###   Scalability Statistics
[07/04 04:54:53     65s] ### 
[07/04 04:54:53     65s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:54:53     65s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/04 04:54:53     65s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:54:53     65s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[07/04 04:54:53     65s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/04 04:54:53     65s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/04 04:54:53     65s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:54:53     65s] ### 
[07/04 04:54:53     65s] % End globalDetailRoute (date=07/04 04:54:53, total cpu=0:00:02.5, real=0:00:03.0, peak res=1602.6M, current mem=1602.6M)
[07/04 04:54:53     65s]         NanoRoute done. (took cpu=0:00:02.5 real=0:00:02.5)
[07/04 04:54:53     65s]       Clock detailed routing done.
[07/04 04:54:53     65s] Skipping check of guided vs. routed net lengths.
[07/04 04:54:53     65s] Set FIXED routing status on 15 net(s)
[07/04 04:54:53     65s] Set FIXED placed status on 14 instance(s)
[07/04 04:54:53     65s]       Route Remaining Unrouted Nets...
[07/04 04:54:53     65s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/04 04:54:53     65s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1955.2M, EPOCH TIME: 1720068893.273002
[07/04 04:54:53     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] All LLGs are deleted
[07/04 04:54:53     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1955.2M, EPOCH TIME: 1720068893.273082
[07/04 04:54:53     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1955.2M, EPOCH TIME: 1720068893.273123
[07/04 04:54:53     65s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1955.2M, EPOCH TIME: 1720068893.273222
[07/04 04:54:53     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1955.2M
[07/04 04:54:53     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1955.2M
[07/04 04:54:53     65s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      ==================== Layers =====================
[07/04 04:54:53     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:53     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:54:53     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:53     65s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:54:53     65s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:54:53     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:53     65s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:54:53     65s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:54:53     65s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:54:53     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:54:53     65s] (I)      Started Import and model ( Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      Default pattern map key = mips32_default.
[07/04 04:54:53     65s] (I)      == Non-default Options ==
[07/04 04:54:53     65s] (I)      Maximum routing layer                              : 10
[07/04 04:54:53     65s] (I)      Number of threads                                  : 1
[07/04 04:54:53     65s] (I)      Method to set GCell size                           : row
[07/04 04:54:53     65s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:54:53     65s] (I)      Use row-based GCell size
[07/04 04:54:53     65s] (I)      Use row-based GCell align
[07/04 04:54:53     65s] (I)      layer 0 area = 0
[07/04 04:54:53     65s] (I)      layer 1 area = 0
[07/04 04:54:53     65s] (I)      layer 2 area = 0
[07/04 04:54:53     65s] (I)      layer 3 area = 0
[07/04 04:54:53     65s] (I)      layer 4 area = 0
[07/04 04:54:53     65s] (I)      layer 5 area = 0
[07/04 04:54:53     65s] (I)      layer 6 area = 0
[07/04 04:54:53     65s] (I)      layer 7 area = 0
[07/04 04:54:53     65s] (I)      layer 8 area = 0
[07/04 04:54:53     65s] (I)      layer 9 area = 0
[07/04 04:54:53     65s] (I)      GCell unit size   : 2800
[07/04 04:54:53     65s] (I)      GCell multiplier  : 1
[07/04 04:54:53     65s] (I)      GCell row height  : 2800
[07/04 04:54:53     65s] (I)      Actual row height : 2800
[07/04 04:54:53     65s] (I)      GCell align ref   : 50160 50120
[07/04 04:54:53     65s] [NR-eGR] Track table information for default rule: 
[07/04 04:54:53     65s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:54:53     65s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:54:53     65s] (I)      ============== Default via ===============
[07/04 04:54:53     65s] (I)      +---+------------------+-----------------+
[07/04 04:54:53     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:54:53     65s] (I)      +---+------------------+-----------------+
[07/04 04:54:53     65s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:54:53     65s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:54:53     65s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:54:53     65s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:54:53     65s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:54:53     65s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:54:53     65s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:54:53     65s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:54:53     65s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:54:53     65s] (I)      +---+------------------+-----------------+
[07/04 04:54:53     65s] [NR-eGR] Read 10766 PG shapes
[07/04 04:54:53     65s] [NR-eGR] Read 0 clock shapes
[07/04 04:54:53     65s] [NR-eGR] Read 0 other shapes
[07/04 04:54:53     65s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:54:53     65s] [NR-eGR] #Instance Blockages : 0
[07/04 04:54:53     65s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:54:53     65s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:54:53     65s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:54:53     65s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:54:53     65s] [NR-eGR] #Other Blockages    : 0
[07/04 04:54:53     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:54:53     65s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[07/04 04:54:53     65s] [NR-eGR] Read 2315 nets ( ignored 15 )
[07/04 04:54:53     65s] (I)      early_global_route_priority property id does not exist.
[07/04 04:54:53     65s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1820  Num CS=0
[07/04 04:54:53     65s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 964
[07/04 04:54:53     65s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 736
[07/04 04:54:53     65s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:54:53     65s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 7
[07/04 04:54:53     65s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:54:53     65s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:54:53     65s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:54:53     65s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:54:53     65s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:54:53     65s] (I)      Number of ignored nets                =     15
[07/04 04:54:53     65s] (I)      Number of connected nets              =      0
[07/04 04:54:53     65s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:54:53     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:54:53     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:54:53     65s] (I)      Ndr track 0 does not exist
[07/04 04:54:53     65s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:54:53     65s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:54:53     65s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:54:53     65s] (I)      Site width          :   380  (dbu)
[07/04 04:54:53     65s] (I)      Row height          :  2800  (dbu)
[07/04 04:54:53     65s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:54:53     65s] (I)      GCell width         :  2800  (dbu)
[07/04 04:54:53     65s] (I)      GCell height        :  2800  (dbu)
[07/04 04:54:53     65s] (I)      Grid                :   142   142    10
[07/04 04:54:53     65s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:54:53     65s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:54:53     65s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:54:53     65s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:53     65s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:54:53     65s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:54:53     65s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:54:53     65s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:54:53     65s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:54:53     65s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:54:53     65s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:54:53     65s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:54:53     65s] (I)      --------------------------------------------------------
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s] [NR-eGR] ============ Routing rule table ============
[07/04 04:54:53     65s] [NR-eGR] Rule id: 1  Nets: 2300
[07/04 04:54:53     65s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:54:53     65s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:54:53     65s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:54:53     65s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:53     65s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:54:53     65s] [NR-eGR] ========================================
[07/04 04:54:53     65s] [NR-eGR] 
[07/04 04:54:53     65s] (I)      =============== Blocked Tracks ===============
[07/04 04:54:53     65s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:53     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:54:53     65s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:53     65s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:54:53     65s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:54:53     65s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:54:53     65s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:54:53     65s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:54:53     65s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:54:53     65s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:54:53     65s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:54:53     65s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:54:53     65s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:54:53     65s] (I)      +-------+---------+----------+---------------+
[07/04 04:54:53     65s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      Reset routing kernel
[07/04 04:54:53     65s] (I)      Started Global Routing ( Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      totalPins=7695  totalGlobalPin=7448 (96.79%)
[07/04 04:54:53     65s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:54:53     65s] [NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1a Route ============
[07/04 04:54:53     65s] (I)      Usage: 20452 = (11004 H, 9448 V) = (3.39% H, 2.78% V) = (1.541e+04um H, 1.323e+04um V)
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1b Route ============
[07/04 04:54:53     65s] (I)      Usage: 20452 = (11004 H, 9448 V) = (3.39% H, 2.78% V) = (1.541e+04um H, 1.323e+04um V)
[07/04 04:54:53     65s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[07/04 04:54:53     65s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[07/04 04:54:53     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1c Route ============
[07/04 04:54:53     65s] (I)      Usage: 20452 = (11004 H, 9448 V) = (3.39% H, 2.78% V) = (1.541e+04um H, 1.323e+04um V)
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1d Route ============
[07/04 04:54:53     65s] (I)      Usage: 20452 = (11004 H, 9448 V) = (3.39% H, 2.78% V) = (1.541e+04um H, 1.323e+04um V)
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1e Route ============
[07/04 04:54:53     65s] (I)      Usage: 20452 = (11004 H, 9448 V) = (3.39% H, 2.78% V) = (1.541e+04um H, 1.323e+04um V)
[07/04 04:54:53     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] (I)      ============  Phase 1l Route ============
[07/04 04:54:53     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:54:53     65s] (I)      Layer  2:     134249      8497         6           0      147531    ( 0.00%) 
[07/04 04:54:53     65s] (I)      Layer  3:     194359     12224         0           0      200220    ( 0.00%) 
[07/04 04:54:53     65s] (I)      Layer  4:      89733      5377         3           0      100110    ( 0.00%) 
[07/04 04:54:53     65s] (I)      Layer  5:      93427      2143         0           0      100110    ( 0.00%) 
[07/04 04:54:53     65s] (I)      Layer  6:      86691      1525         0           0      100110    ( 0.00%) 
[07/04 04:54:53     65s] (I)      Layer  7:      25778        22         0        4020       29350    (12.05%) 
[07/04 04:54:53     65s] (I)      Layer  8:      18117        29         0       14448       18922    (43.30%) 
[07/04 04:54:53     65s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:54:53     65s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:54:53     65s] (I)      Total:        665571     29818        10       32771      716250    ( 4.38%) 
[07/04 04:54:53     65s] (I)      
[07/04 04:54:53     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:54:53     65s] [NR-eGR]                        OverCon            
[07/04 04:54:53     65s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:54:53     65s] [NR-eGR]        Layer             (1-2)    OverCon
[07/04 04:54:53     65s] [NR-eGR] ----------------------------------------------
[07/04 04:54:53     65s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal2 ( 2)         5( 0.02%)   ( 0.02%) 
[07/04 04:54:53     65s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal4 ( 4)         3( 0.01%)   ( 0.01%) 
[07/04 04:54:53     65s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:54:53     65s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:54:53     65s] [NR-eGR] ----------------------------------------------
[07/04 04:54:53     65s] [NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[07/04 04:54:53     65s] [NR-eGR] 
[07/04 04:54:53     65s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:54:53     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:54:53     65s] (I)      ============= Track Assignment ============
[07/04 04:54:53     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:54:53     65s] (I)      Run Multi-thread track assignment
[07/04 04:54:53     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      Started Export ( Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:54:53     65s] [NR-eGR] ------------------------------------
[07/04 04:54:53     65s] [NR-eGR]  metal1   (1H)             0   8072 
[07/04 04:54:53     65s] [NR-eGR]  metal2   (2V)          7761   9832 
[07/04 04:54:53     65s] [NR-eGR]  metal3   (3H)         14196   3555 
[07/04 04:54:53     65s] [NR-eGR]  metal4   (4V)          5534    644 
[07/04 04:54:53     65s] [NR-eGR]  metal5   (5H)          2585    492 
[07/04 04:54:53     65s] [NR-eGR]  metal6   (6V)          2137     16 
[07/04 04:54:53     65s] [NR-eGR]  metal7   (7H)            24      7 
[07/04 04:54:53     65s] [NR-eGR]  metal8   (8V)            39      1 
[07/04 04:54:53     65s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:54:53     65s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:54:53     65s] [NR-eGR] ------------------------------------
[07/04 04:54:53     65s] [NR-eGR]           Total        32303  22619 
[07/04 04:54:53     65s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:53     65s] [NR-eGR] Total half perimeter of net bounding box: 24792um
[07/04 04:54:53     65s] [NR-eGR] Total length: 32303um, number of vias: 22619
[07/04 04:54:53     65s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:53     65s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/04 04:54:53     65s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:54:53     65s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1955.16 MB )
[07/04 04:54:53     65s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:54:53     65s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:54:53     65s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:54:53     65s] (I)       Early Global Route kernel              100.00%  32.95 sec  33.10 sec  0.15 sec  0.15 sec 
[07/04 04:54:53     65s] (I)       +-Import and model                      22.20%  32.96 sec  32.99 sec  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)       | +-Create place DB                      4.84%  32.96 sec  32.96 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | +-Import place data                  4.79%  32.96 sec  32.96 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read instances and placement     1.55%  32.96 sec  32.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read nets                        3.13%  32.96 sec  32.96 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Create route DB                     13.54%  32.96 sec  32.98 sec  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)       | | +-Import route data (1T)            13.35%  32.96 sec  32.98 sec  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.11%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read routing blockages         0.00%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read instance blockages        0.41%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read PG blockages              1.26%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read clock blockages           0.02%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read other blockages           0.02%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read halo blockages            0.02%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Read boundary cut boxes        0.00%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read blackboxes                  0.01%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read prerouted                   0.40%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read unlegalized nets            0.17%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Read nets                        0.62%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Set up via pillars               0.01%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Initialize 3D grid graph         0.30%  32.97 sec  32.97 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Model blockage capacity          7.31%  32.97 sec  32.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | | | +-Initialize 3D capacity         6.61%  32.97 sec  32.98 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | +-Read aux data                        0.00%  32.98 sec  32.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Others data preparation              0.15%  32.98 sec  32.98 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Create route kernel                  3.24%  32.98 sec  32.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Global Routing                        30.84%  32.99 sec  33.03 sec  0.05 sec  0.05 sec 
[07/04 04:54:53     65s] (I)       | +-Initialization                       1.06%  32.99 sec  32.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Net group 1                         25.31%  32.99 sec  33.03 sec  0.04 sec  0.04 sec 
[07/04 04:54:53     65s] (I)       | | +-Generate topology                  1.59%  32.99 sec  32.99 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1a                           5.03%  33.00 sec  33.00 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | | +-Pattern routing (1T)             4.24%  33.00 sec  33.00 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | | +-Add via demand to 2D             0.59%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1b                           0.13%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1c                           0.01%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1d                           0.01%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1e                           0.15%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | | +-Route legalization               0.00%  33.00 sec  33.00 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | | +-Phase 1l                          15.62%  33.00 sec  33.03 sec  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)       | | | +-Layer assignment (1T)           13.99%  33.01 sec  33.03 sec  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)       | +-Clean cong LA                        0.00%  33.03 sec  33.03 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Export 3D cong map                     4.06%  33.03 sec  33.04 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | +-Export 2D cong map                   0.37%  33.04 sec  33.04 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Extract Global 3D Wires                0.41%  33.04 sec  33.04 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Track Assignment (1T)                 18.37%  33.04 sec  33.07 sec  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)       | +-Initialization                       0.08%  33.04 sec  33.04 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Track Assignment Kernel             17.94%  33.04 sec  33.07 sec  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)       | +-Free Memory                          0.01%  33.07 sec  33.07 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Export                                20.55%  33.07 sec  33.10 sec  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)       | +-Export DB wires                     10.82%  33.07 sec  33.08 sec  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)       | | +-Export all nets                    8.38%  33.07 sec  33.08 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | | +-Set wire vias                      1.82%  33.08 sec  33.08 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       | +-Report wirelength                    4.56%  33.08 sec  33.09 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | +-Update net boxes                     4.95%  33.09 sec  33.10 sec  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)       | +-Update timing                        0.00%  33.10 sec  33.10 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)       +-Postprocess design                     0.04%  33.10 sec  33.10 sec  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)      ===================== Summary by functions =====================
[07/04 04:54:53     65s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:54:53     65s] (I)      ----------------------------------------------------------------
[07/04 04:54:53     65s] (I)        0  Early Global Route kernel      100.00%  0.15 sec  0.15 sec 
[07/04 04:54:53     65s] (I)        1  Global Routing                  30.84%  0.05 sec  0.05 sec 
[07/04 04:54:53     65s] (I)        1  Import and model                22.20%  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)        1  Export                          20.55%  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)        1  Track Assignment (1T)           18.37%  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)        1  Export 3D cong map               4.06%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        1  Extract Global 3D Wires          0.41%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Net group 1                     25.31%  0.04 sec  0.04 sec 
[07/04 04:54:53     65s] (I)        2  Track Assignment Kernel         17.94%  0.03 sec  0.03 sec 
[07/04 04:54:53     65s] (I)        2  Create route DB                 13.54%  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)        2  Export DB wires                 10.82%  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)        2  Update net boxes                 4.95%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        2  Create place DB                  4.84%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        2  Report wirelength                4.56%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        2  Create route kernel              3.24%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Initialization                   1.13%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Export 2D cong map               0.37%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1l                        15.62%  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)        3  Import route data (1T)          13.35%  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)        3  Export all nets                  8.38%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1a                         5.03%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        3  Import place data                4.79%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        3  Set wire vias                    1.82%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Generate topology                1.59%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1e                         0.15%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1b                         0.13%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Layer assignment (1T)           13.99%  0.02 sec  0.02 sec 
[07/04 04:54:53     65s] (I)        4  Model blockage capacity          7.31%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        4  Pattern routing (1T)             4.24%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        4  Read nets                        3.75%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        4  Read blockages ( Layer 2-10 )    2.11%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Read instances and placement     1.55%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Add via demand to 2D             0.59%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Read prerouted                   0.40%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Initialize 3D grid graph         0.30%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Initialize 3D capacity           6.61%  0.01 sec  0.01 sec 
[07/04 04:54:53     65s] (I)        5  Read PG blockages                1.26%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read instance blockages          0.41%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:54:53     65s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:54:53     65s]     Routing using NR in eGR->NR Step done.
[07/04 04:54:53     65s] Net route status summary:
[07/04 04:54:53     65s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=15, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:53     65s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s] CCOPT: Done with clock implementation routing.
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.9 real=0:00:02.9)
[07/04 04:54:53     65s]   Clock implementation routing done.
[07/04 04:54:53     65s]   Leaving CCOpt scope - extractRC...
[07/04 04:54:53     65s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/04 04:54:53     65s] Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
[07/04 04:54:53     65s] PreRoute RC Extraction called for design mips32.
[07/04 04:54:53     65s] RC Extraction called in multi-corner(1) mode.
[07/04 04:54:53     65s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:54:53     65s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:54:53     65s] RCMode: PreRoute
[07/04 04:54:53     65s]       RC Corner Indexes            0   
[07/04 04:54:53     65s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:54:53     65s] Resistance Scaling Factor    : 1.00000 
[07/04 04:54:53     65s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:54:53     65s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:54:53     65s] Shrink Factor                : 1.00000
[07/04 04:54:53     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s] Trim Metal Layers:
[07/04 04:54:53     65s] LayerId::1 widthSet size::1
[07/04 04:54:53     65s] LayerId::2 widthSet size::1
[07/04 04:54:53     65s] LayerId::3 widthSet size::1
[07/04 04:54:53     65s] LayerId::4 widthSet size::1
[07/04 04:54:53     65s] LayerId::5 widthSet size::1
[07/04 04:54:53     65s] LayerId::6 widthSet size::1
[07/04 04:54:53     65s] LayerId::7 widthSet size::1
[07/04 04:54:53     65s] LayerId::8 widthSet size::1
[07/04 04:54:53     65s] LayerId::9 widthSet size::1
[07/04 04:54:53     65s] LayerId::10 widthSet size::1
[07/04 04:54:53     65s] Updating RC grid for preRoute extraction ...
[07/04 04:54:53     65s] eee: pegSigSF::1.070000
[07/04 04:54:53     65s] Initializing multi-corner resistance tables ...
[07/04 04:54:53     65s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:54:53     65s] eee: l::2 avDens::0.110923 usedTrk::555.783674 availTrk::5010.526316 sigTrk::555.783674
[07/04 04:54:53     65s] eee: l::3 avDens::0.125161 usedTrk::1026.316606 availTrk::8200.000000 sigTrk::1026.316606
[07/04 04:54:53     65s] eee: l::4 avDens::0.107567 usedTrk::397.997285 availTrk::3700.000000 sigTrk::397.997285
[07/04 04:54:53     65s] eee: l::5 avDens::0.052428 usedTrk::188.740429 availTrk::3600.000000 sigTrk::188.740429
[07/04 04:54:53     65s] eee: l::6 avDens::0.052683 usedTrk::152.779607 availTrk::2900.000000 sigTrk::152.779607
[07/04 04:54:53     65s] eee: l::7 avDens::0.013008 usedTrk::1.734429 availTrk::133.333333 sigTrk::1.734429
[07/04 04:54:53     65s] eee: l::8 avDens::0.085623 usedTrk::178.380786 availTrk::2083.333333 sigTrk::178.380786
[07/04 04:54:53     65s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:54:53     65s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:54:53     65s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:53     65s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260665 uaWl=1.000000 uaWlH=0.310651 aWlH=0.000000 lMod=0 pMax=0.855700 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:54:53     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1955.156M)
[07/04 04:54:53     65s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/04 04:54:53     65s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:53     65s] End AAE Lib Interpolated Model. (MEM=1955.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:53     65s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]   Clock DAG stats after routing clock trees:
[07/04 04:54:53     65s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]     misc counts      : r=1, pp=0
[07/04 04:54:53     65s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]     wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]     wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]   Clock DAG net violations after routing clock trees: none
[07/04 04:54:53     65s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/04 04:54:53     65s]     Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]     Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/04 04:54:53     65s]      Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]   Clock DAG hash after routing clock trees: 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]   CTS services accumulated run-time stats after routing clock trees:
[07/04 04:54:53     65s]     delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]     legalizer: calls=1041, total_wall_time=0.028s, mean_wall_time=0.027ms
[07/04 04:54:53     65s]     steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]   Primary reporting skew groups after routing clock trees:
[07/04 04:54:53     65s]     skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]         max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]   Skew group summary after routing clock trees:
[07/04 04:54:53     65s]     skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.0 real=0:00:03.0)
[07/04 04:54:53     65s]   CCOpt::Phase::PostConditioning...
[07/04 04:54:53     65s]   Leaving CCOpt scope - Initializing placement interface...
[07/04 04:54:53     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2002.9M, EPOCH TIME: 1720068893.526184
[07/04 04:54:53     65s] Processing tracks to init pin-track alignment.
[07/04 04:54:53     65s] z: 2, totalTracks: 1
[07/04 04:54:53     65s] z: 4, totalTracks: 1
[07/04 04:54:53     65s] z: 6, totalTracks: 1
[07/04 04:54:53     65s] z: 8, totalTracks: 1
[07/04 04:54:53     65s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:53     65s] All LLGs are deleted
[07/04 04:54:53     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2002.9M, EPOCH TIME: 1720068893.528382
[07/04 04:54:53     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1720068893.528453
[07/04 04:54:53     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2002.9M, EPOCH TIME: 1720068893.528857
[07/04 04:54:53     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:53     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2002.9M, EPOCH TIME: 1720068893.529174
[07/04 04:54:53     65s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:53     65s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:53     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2002.9M, EPOCH TIME: 1720068893.533134
[07/04 04:54:53     65s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:53     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:53     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2002.9M, EPOCH TIME: 1720068893.533830
[07/04 04:54:53     65s] Fast DP-INIT is on for default
[07/04 04:54:53     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:54:53     65s] Atter site array init, number of instance map data is 0.
[07/04 04:54:53     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2002.9M, EPOCH TIME: 1720068893.534902
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:53     65s] OPERPROF:     Starting CMU at level 3, MEM:2002.9M, EPOCH TIME: 1720068893.536424
[07/04 04:54:53     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1720068893.536785
[07/04 04:54:53     65s] 
[07/04 04:54:53     65s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:53     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2002.9M, EPOCH TIME: 1720068893.537146
[07/04 04:54:53     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2002.9M, EPOCH TIME: 1720068893.537179
[07/04 04:54:53     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2002.9M, EPOCH TIME: 1720068893.537309
[07/04 04:54:53     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2002.9MB).
[07/04 04:54:53     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2002.9M, EPOCH TIME: 1720068893.537642
[07/04 04:54:53     65s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]   Removing CTS place status from clock tree and sinks.
[07/04 04:54:53     65s]   Removed CTS place status from 14 clock cells (out of 16 ) and 0 clock sinks (out of 0 ).
[07/04 04:54:53     65s]   Legalizer reserving space for clock trees
[07/04 04:54:53     65s]   PostConditioning...
[07/04 04:54:53     65s]     PostConditioning active optimizations:
[07/04 04:54:53     65s]      - DRV fixing with initial upsizing, sizing and buffering
[07/04 04:54:53     65s]      - Skew fixing with sizing
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Currently running CTS, using active skew data
[07/04 04:54:53     65s]     Reset bufferability constraints...
[07/04 04:54:53     65s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/04 04:54:53     65s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     PostConditioning Upsizing To Fix DRVs...
[07/04 04:54:53     65s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:53     65s]       CCOpt-PostConditioning: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Statistics: Fix DRVs (initial upsizing):
[07/04 04:54:53     65s]       ========================================
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Cell changes by Net Type:
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       top                0            0           0            0                    0                0
[07/04 04:54:53     65s]       trunk              0            0           0            0                    0                0
[07/04 04:54:53     65s]       leaf               0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Total              0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/04 04:54:53     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]         sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]         misc counts      : r=1, pp=0
[07/04 04:54:53     65s]         cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]         cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]         sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]         wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]         wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/04 04:54:53     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]         Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/04 04:54:53     65s]          Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
[07/04 04:54:53     65s]             min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]             max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
[07/04 04:54:53     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:53     65s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     Recomputing CTS skew targets...
[07/04 04:54:53     65s]     Resolving skew group constraints...
[07/04 04:54:53     65s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/04 04:54:53     65s]     Resolving skew group constraints done.
[07/04 04:54:53     65s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     PostConditioning Fixing DRVs...
[07/04 04:54:53     65s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:53     65s]       CCOpt-PostConditioning: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Statistics: Fix DRVs (cell sizing):
[07/04 04:54:53     65s]       ===================================
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Cell changes by Net Type:
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       top                0            0           0            0                    0                0
[07/04 04:54:53     65s]       trunk              0            0           0            0                    0                0
[07/04 04:54:53     65s]       leaf               0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Total              0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/04 04:54:53     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]         sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]         misc counts      : r=1, pp=0
[07/04 04:54:53     65s]         cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]         cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]         sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]         wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]         wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/04 04:54:53     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]         Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/04 04:54:53     65s]          Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
[07/04 04:54:53     65s]             min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]             max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
[07/04 04:54:53     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:53     65s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     Buffering to fix DRVs...
[07/04 04:54:53     65s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/04 04:54:53     65s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:54:53     65s]     Inserted 0 buffers and inverters.
[07/04 04:54:53     65s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/04 04:54:53     65s]     CCOpt-PostConditioning: nets considered: 15, nets tested: 15, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/04 04:54:53     65s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/04 04:54:53     65s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]       misc counts      : r=1, pp=0
[07/04 04:54:53     65s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]       wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]       wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/04 04:54:53     65s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/04 04:54:53     65s]       Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]       Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/04 04:54:53     65s]        Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/04 04:54:53     65s]       delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]       legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]       steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/04 04:54:53     65s]       skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]           max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/04 04:54:53     65s]       skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Slew Diagnostics: After DRV fixing
[07/04 04:54:53     65s]     ==================================
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Global Causes:
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     -----
[07/04 04:54:53     65s]     Cause
[07/04 04:54:53     65s]     -----
[07/04 04:54:53     65s]       (empty table)
[07/04 04:54:53     65s]     -----
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Top 5 overslews:
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     ---------------------------------
[07/04 04:54:53     65s]     Overslew    Causes    Driving Pin
[07/04 04:54:53     65s]     ---------------------------------
[07/04 04:54:53     65s]       (empty table)
[07/04 04:54:53     65s]     ---------------------------------
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]     Cause    Occurences
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]       (empty table)
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]     Cause    Occurences
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]       (empty table)
[07/04 04:54:53     65s]     -------------------
[07/04 04:54:53     65s]     
[07/04 04:54:53     65s]     PostConditioning Fixing Skew by cell sizing...
[07/04 04:54:53     65s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Path optimization required 0 stage delay updates 
[07/04 04:54:53     65s]       Resized 0 clock insts to decrease delay.
[07/04 04:54:53     65s]       Fixing short paths with downsize only
[07/04 04:54:53     65s]       Path optimization required 0 stage delay updates 
[07/04 04:54:53     65s]       Resized 0 clock insts to increase delay.
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Statistics: Fix Skew (cell sizing):
[07/04 04:54:53     65s]       ===================================
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Cell changes by Net Type:
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       top                0            0           0            0                    0                0
[07/04 04:54:53     65s]       trunk              0            0           0            0                    0                0
[07/04 04:54:53     65s]       leaf               0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       Total              0            0           0            0                    0                0
[07/04 04:54:53     65s]       -------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/04 04:54:53     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/04 04:54:53     65s]       
[07/04 04:54:53     65s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]         sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]         misc counts      : r=1, pp=0
[07/04 04:54:53     65s]         cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]         cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]         sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]         wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]         wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/04 04:54:53     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]         Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/04 04:54:53     65s]          Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         delay calculator: calls=3632, total_wall_time=0.311s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]         legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]         steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]             min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]             max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/04 04:54:53     65s]         skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:54:53     65s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]     Reconnecting optimized routes...
[07/04 04:54:53     65s]     Reset timing graph...
[07/04 04:54:53     65s] Ignoring AAE DB Resetting ...
[07/04 04:54:53     65s]     Reset timing graph done.
[07/04 04:54:53     65s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/04 04:54:53     65s]     Set dirty flag on 0 instances, 0 nets
[07/04 04:54:53     65s]   PostConditioning done.
[07/04 04:54:53     65s] Net route status summary:
[07/04 04:54:53     65s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=15, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:53     65s]   Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:54:53     65s]   Update timing and DAG stats after post-conditioning...
[07/04 04:54:53     65s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:54:53     65s] End AAE Lib Interpolated Model. (MEM=1993.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:53     65s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s]   Clock DAG stats after post-conditioning:
[07/04 04:54:53     65s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:53     65s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:53     65s]     misc counts      : r=1, pp=0
[07/04 04:54:53     65s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:53     65s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:53     65s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:53     65s]     wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:53     65s]     wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:53     65s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:53     65s]   Clock DAG net violations after post-conditioning: none
[07/04 04:54:53     65s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/04 04:54:53     65s]     Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:53     65s]     Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:53     65s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/04 04:54:53     65s]      Bufs: CLKBUF_X3: 14 
[07/04 04:54:53     65s]   Clock DAG hash after post-conditioning: 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]   CTS services accumulated run-time stats after post-conditioning:
[07/04 04:54:53     65s]     delay calculator: calls=3647, total_wall_time=0.315s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]     legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]     steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]   Primary reporting skew groups after post-conditioning:
[07/04 04:54:53     65s]     skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:53     65s]         max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:53     65s]   Skew group summary after post-conditioning:
[07/04 04:54:53     65s]     skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:53     65s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:54:53     65s]   Setting CTS place status to fixed for clock tree and sinks.
[07/04 04:54:53     65s]   numClockCells = 16, numClockCellsFixed = 16, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/04 04:54:53     65s]   Post-balance tidy up or trial balance steps...
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG stats at end of CTS:
[07/04 04:54:53     65s]   ==============================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------------------------------------------
[07/04 04:54:53     65s]   Cell type                 Count    Area      Capacitance
[07/04 04:54:53     65s]   --------------------------------------------------------
[07/04 04:54:53     65s]   Buffers                    14      18.620      19.896
[07/04 04:54:53     65s]   Inverters                   0       0.000       0.000
[07/04 04:54:53     65s]   Integrated Clock Gates      0       0.000       0.000
[07/04 04:54:53     65s]   Discrete Clock Gates        0       0.000       0.000
[07/04 04:54:53     65s]   Clock Logic                 0       0.000       0.000
[07/04 04:54:53     65s]   All                        14      18.620      19.896
[07/04 04:54:53     65s]   --------------------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG sink counts at end of CTS:
[07/04 04:54:53     65s]   ====================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   -------------------------
[07/04 04:54:53     65s]   Sink type           Count
[07/04 04:54:53     65s]   -------------------------
[07/04 04:54:53     65s]   Regular              448
[07/04 04:54:53     65s]   Enable Latch           0
[07/04 04:54:53     65s]   Load Capacitance       0
[07/04 04:54:53     65s]   Antenna Diode          0
[07/04 04:54:53     65s]   Node Sink              0
[07/04 04:54:53     65s]   Total                448
[07/04 04:54:53     65s]   -------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG wire lengths at end of CTS:
[07/04 04:54:53     65s]   =====================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------
[07/04 04:54:53     65s]   Type     Wire Length
[07/04 04:54:53     65s]   --------------------
[07/04 04:54:53     65s]   Top          0.000
[07/04 04:54:53     65s]   Trunk      249.575
[07/04 04:54:53     65s]   Leaf      1524.890
[07/04 04:54:53     65s]   Total     1774.465
[07/04 04:54:53     65s]   --------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG hp wire lengths at end of CTS:
[07/04 04:54:53     65s]   ========================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   -----------------------
[07/04 04:54:53     65s]   Type     hp Wire Length
[07/04 04:54:53     65s]   -----------------------
[07/04 04:54:53     65s]   Top           0.000
[07/04 04:54:53     65s]   Trunk         0.000
[07/04 04:54:53     65s]   Leaf        692.450
[07/04 04:54:53     65s]   Total       692.450
[07/04 04:54:53     65s]   -----------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG capacitances at end of CTS:
[07/04 04:54:53     65s]   =====================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------------------------
[07/04 04:54:53     65s]   Type     Gate       Wire       Total
[07/04 04:54:53     65s]   --------------------------------------
[07/04 04:54:53     65s]   Top        0.000      0.000      0.000
[07/04 04:54:53     65s]   Trunk     19.896     27.151     47.047
[07/04 04:54:53     65s]   Leaf     425.445    160.101    585.546
[07/04 04:54:53     65s]   Total    445.341    187.252    632.593
[07/04 04:54:53     65s]   --------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG sink capacitances at end of CTS:
[07/04 04:54:53     65s]   ==========================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   -------------------------------------------------
[07/04 04:54:53     65s]   Total      Average    Std. Dev.    Min      Max
[07/04 04:54:53     65s]   -------------------------------------------------
[07/04 04:54:53     65s]   425.445     0.950       0.000      0.950    0.950
[07/04 04:54:53     65s]   -------------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG net violations at end of CTS:
[07/04 04:54:53     65s]   =======================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   None
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/04 04:54:53     65s]   ====================================================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   Trunk       0.043       1       0.004       0.000      0.004    0.004    {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
[07/04 04:54:53     65s]   Leaf        0.043      14       0.040       0.001      0.037    0.042    {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}         -
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG library cell distribution at end of CTS:
[07/04 04:54:53     65s]   ==================================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   ------------------------------------------
[07/04 04:54:53     65s]   Name         Type      Inst     Inst Area 
[07/04 04:54:53     65s]                          Count    (um^2)
[07/04 04:54:53     65s]   ------------------------------------------
[07/04 04:54:53     65s]   CLKBUF_X3    buffer     14        18.620
[07/04 04:54:53     65s]   ------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Clock DAG hash at end of CTS: 14647708603770860922 4322464822848939289
[07/04 04:54:53     65s]   CTS services accumulated run-time stats at end of CTS:
[07/04 04:54:53     65s]     delay calculator: calls=3647, total_wall_time=0.315s, mean_wall_time=0.086ms
[07/04 04:54:53     65s]     legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:53     65s]     steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Primary reporting skew groups summary at end of CTS:
[07/04 04:54:53     65s]   ====================================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   default:both.late    clk/default    0.061     0.068     0.007       0.041         0.005           0.003           0.065        0.002     100% {0.061, 0.068}
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Skew group summary at end of CTS:
[07/04 04:54:53     65s]   =================================
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   default:both.late    clk/default    0.061     0.068     0.007       0.041         0.005           0.003           0.065        0.002     100% {0.061, 0.068}
[07/04 04:54:53     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Found a total of 0 clock tree pins with a slew violation.
[07/04 04:54:53     65s]   
[07/04 04:54:53     65s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:53     65s] Synthesizing clock trees done.
[07/04 04:54:53     65s] Tidy Up And Update Timing...
[07/04 04:54:53     65s] External - Set all clocks to propagated mode...
[07/04 04:54:53     65s] Innovus updating I/O latencies
[07/04 04:54:53     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:53     65s] #################################################################################
[07/04 04:54:53     65s] # Design Stage: PreRoute
[07/04 04:54:53     65s] # Design Name: mips32
[07/04 04:54:53     65s] # Design Mode: 45nm
[07/04 04:54:53     65s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:53     65s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:53     65s] # Signoff Settings: SI Off 
[07/04 04:54:53     65s] #################################################################################
[07/04 04:54:53     65s] Calculate delays in Single mode...
[07/04 04:54:54     65s] Topological Sorting (REAL = 0:00:01.0, MEM = 2006.6M, InitMEM = 2006.6M)
[07/04 04:54:54     65s] Start delay calculation (fullDC) (1 T). (MEM=2006.62)
[07/04 04:54:54     65s] End AAE Lib Interpolated Model. (MEM=2018.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:54     66s] Total number of fetched objects 2732
[07/04 04:54:54     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:54     66s] End delay calculation. (MEM=2041.84 CPU=0:00:00.0 REAL=0:00:00.0)
[07/04 04:54:54     66s] End delay calculation (fullDC). (MEM=2041.84 CPU=0:00:00.3 REAL=0:00:00.0)
[07/04 04:54:54     66s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2041.8M) ***
[07/04 04:54:54     66s] Setting all clocks to propagated mode.
[07/04 04:54:54     66s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:54:54     66s] Clock DAG stats after update timingGraph:
[07/04 04:54:54     66s]   cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:54:54     66s]   sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:54:54     66s]   misc counts      : r=1, pp=0
[07/04 04:54:54     66s]   cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:54:54     66s]   cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:54:54     66s]   sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:54:54     66s]   wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
[07/04 04:54:54     66s]   wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
[07/04 04:54:54     66s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:54:54     66s] Clock DAG net violations after update timingGraph: none
[07/04 04:54:54     66s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/04 04:54:54     66s]   Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:54:54     66s]   Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
[07/04 04:54:54     66s] Clock DAG library cell distribution after update timingGraph {count}:
[07/04 04:54:54     66s]    Bufs: CLKBUF_X3: 14 
[07/04 04:54:54     66s] Clock DAG hash after update timingGraph: 14647708603770860922 4322464822848939289
[07/04 04:54:54     66s] CTS services accumulated run-time stats after update timingGraph:
[07/04 04:54:54     66s]   delay calculator: calls=3647, total_wall_time=0.315s, mean_wall_time=0.086ms
[07/04 04:54:54     66s]   legalizer: calls=1055, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:54:54     66s]   steiner router: calls=2843, total_wall_time=0.428s, mean_wall_time=0.151ms
[07/04 04:54:54     66s] Primary reporting skew groups after update timingGraph:
[07/04 04:54:54     66s]   skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:54     66s]       min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:54:54     66s]       max path sink: dp/rf/RAM_reg[4][27]/CK
[07/04 04:54:54     66s] Skew group summary after update timingGraph:
[07/04 04:54:54     66s]   skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
[07/04 04:54:54     66s] Logging CTS constraint violations...
[07/04 04:54:54     66s]   No violations found.
[07/04 04:54:54     66s] Logging CTS constraint violations done.
[07/04 04:54:54     66s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/04 04:54:54     66s] Runtime done. (took cpu=0:00:08.3 real=0:00:08.3)
[07/04 04:54:54     66s] Runtime Report Coverage % = 96.5
[07/04 04:54:54     66s] Runtime Summary
[07/04 04:54:54     66s] ===============
[07/04 04:54:54     66s] Clock Runtime:  (44%) Core CTS           3.56 (Init 0.60, Construction 0.76, Implementation 1.55, eGRPC 0.15, PostConditioning 0.14, Other 0.37)
[07/04 04:54:54     66s] Clock Runtime:  (41%) CTS services       3.33 (RefinePlace 0.25, EarlyGlobalClock 0.47, NanoRoute 2.49, ExtractRC 0.13, TimingAnalysis 0.00)
[07/04 04:54:54     66s] Clock Runtime:  (13%) Other CTS          1.10 (Init 0.20, CongRepair/EGR-DP 0.28, TimingUpdate 0.62, Other 0.00)
[07/04 04:54:54     66s] Clock Runtime: (100%) Total              7.99
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] Runtime Summary:
[07/04 04:54:54     66s] ================
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] -----------------------------------------------------------------------------------------------------------------
[07/04 04:54:54     66s] wall  % time  children  called  name
[07/04 04:54:54     66s] -----------------------------------------------------------------------------------------------------------------
[07/04 04:54:54     66s] 8.28  100.00    8.28      0       
[07/04 04:54:54     66s] 8.28  100.00    7.99      1     Runtime
[07/04 04:54:54     66s] 0.04    0.45    0.04      1     CCOpt::Phase::Initialization
[07/04 04:54:54     66s] 0.04    0.45    0.04      1       Check Prerequisites
[07/04 04:54:54     66s] 0.04    0.44    0.00      1         Leaving CCOpt scope - CheckPlace
[07/04 04:54:54     66s] 0.75    9.00    0.74      1     CCOpt::Phase::PreparingToBalance
[07/04 04:54:54     66s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/04 04:54:54     66s] 0.17    2.02    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/04 04:54:54     66s] 0.05    0.61    0.04      1       Legalization setup
[07/04 04:54:54     66s] 0.03    0.40    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/04 04:54:54     66s] 0.01    0.10    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/04 04:54:54     66s] 0.52    6.32    0.00      1       Validating CTS configuration
[07/04 04:54:54     66s] 0.00    0.00    0.00      1         Checking module port directions
[07/04 04:54:54     66s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/04 04:54:54     66s] 0.02    0.21    0.01      1     Preparing To Balance
[07/04 04:54:54     66s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/04 04:54:54     66s] 0.01    0.09    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/04 04:54:54     66s] 1.27   15.33    1.27      1     CCOpt::Phase::Construction
[07/04 04:54:54     66s] 1.07   12.93    1.07      1       Stage::Clustering
[07/04 04:54:54     66s] 0.63    7.55    0.60      1         Clustering
[07/04 04:54:54     66s] 0.00    0.04    0.00      1           Initialize for clustering
[07/04 04:54:54     66s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[07/04 04:54:54     66s] 0.42    5.04    0.00      1           Bottom-up phase
[07/04 04:54:54     66s] 0.18    2.17    0.15      1           Legalizing clock trees
[07/04 04:54:54     66s] 0.11    1.35    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/04 04:54:54     66s] 0.01    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/04 04:54:54     66s] 0.01    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/04 04:54:54     66s] 0.02    0.30    0.00      1             Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.44    5.34    0.42      1         CongRepair After Initial Clustering
[07/04 04:54:54     66s] 0.37    4.43    0.33      1           Leaving CCOpt scope - Early Global Route
[07/04 04:54:54     66s] 0.21    2.54    0.00      1             Early Global Route - eGR only step
[07/04 04:54:54     66s] 0.12    1.45    0.00      1             Congestion Repair
[07/04 04:54:54     66s] 0.03    0.41    0.00      1           Leaving CCOpt scope - extractRC
[07/04 04:54:54     66s] 0.02    0.21    0.00      1           Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.02    0.26    0.02      1       Stage::DRV Fixing
[07/04 04:54:54     66s] 0.01    0.12    0.00      1         Fixing clock tree slew time and max cap violations
[07/04 04:54:54     66s] 0.01    0.14    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/04 04:54:54     66s] 0.18    2.14    0.18      1       Stage::Insertion Delay Reduction
[07/04 04:54:54     66s] 0.01    0.10    0.00      1         Removing unnecessary root buffering
[07/04 04:54:54     66s] 0.01    0.10    0.00      1         Removing unconstrained drivers
[07/04 04:54:54     66s] 0.05    0.54    0.00      1         Reducing insertion delay 1
[07/04 04:54:54     66s] 0.01    0.07    0.00      1         Removing longest path buffering
[07/04 04:54:54     66s] 0.11    1.31    0.00      1         Reducing insertion delay 2
[07/04 04:54:54     66s] 1.57   18.95    1.57      1     CCOpt::Phase::Implementation
[07/04 04:54:54     66s] 0.05    0.66    0.05      1       Stage::Reducing Power
[07/04 04:54:54     66s] 0.01    0.07    0.00      1         Improving clock tree routing
[07/04 04:54:54     66s] 0.04    0.47    0.00      1         Reducing clock tree power 1
[07/04 04:54:54     66s] 0.00    0.01    0.00      1           Legalizing clock trees
[07/04 04:54:54     66s] 0.01    0.10    0.00      1         Reducing clock tree power 2
[07/04 04:54:54     66s] 0.15    1.81    0.14      1       Stage::Balancing
[07/04 04:54:54     66s] 0.09    1.06    0.08      1         Approximately balancing fragments step
[07/04 04:54:54     66s] 0.03    0.32    0.00      1           Resolve constraints - Approximately balancing fragments
[07/04 04:54:54     66s] 0.01    0.10    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/04 04:54:54     66s] 0.01    0.10    0.00      1           Moving gates to improve sub-tree skew
[07/04 04:54:54     66s] 0.03    0.37    0.00      1           Approximately balancing fragments bottom up
[07/04 04:54:54     66s] 0.01    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[07/04 04:54:54     66s] 0.01    0.11    0.00      1         Improving fragments clock skew
[07/04 04:54:54     66s] 0.03    0.33    0.02      1         Approximately balancing step
[07/04 04:54:54     66s] 0.01    0.14    0.00      1           Resolve constraints - Approximately balancing
[07/04 04:54:54     66s] 0.01    0.11    0.00      1           Approximately balancing, wire and cell delays
[07/04 04:54:54     66s] 0.01    0.08    0.00      1         Fixing clock tree overload
[07/04 04:54:54     66s] 0.01    0.11    0.00      1         Approximately balancing paths
[07/04 04:54:54     66s] 1.33   16.03    1.32      1       Stage::Polishing
[07/04 04:54:54     66s] 0.02    0.20    0.00      1         Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.01    0.09    0.00      1         Merging balancing drivers for power
[07/04 04:54:54     66s] 0.01    0.12    0.00      1         Improving clock skew
[07/04 04:54:54     66s] 0.89   10.78    0.88      1         Moving gates to reduce wire capacitance
[07/04 04:54:54     66s] 0.01    0.09    0.00      2           Artificially removing short and long paths
[07/04 04:54:54     66s] 0.05    0.64    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/04 04:54:54     66s] 0.00    0.05    0.00      1             Legalizing clock trees
[07/04 04:54:54     66s] 0.36    4.40    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/04 04:54:54     66s] 0.00    0.02    0.00      1             Legalizing clock trees
[07/04 04:54:54     66s] 0.08    0.95    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/04 04:54:54     66s] 0.00    0.04    0.00      1             Legalizing clock trees
[07/04 04:54:54     66s] 0.37    4.51    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/04 04:54:54     66s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/04 04:54:54     66s] 0.06    0.67    0.01      1         Reducing clock tree power 3
[07/04 04:54:54     66s] 0.01    0.07    0.00      1           Artificially removing short and long paths
[07/04 04:54:54     66s] 0.00    0.01    0.00      1           Legalizing clock trees
[07/04 04:54:54     66s] 0.01    0.16    0.00      1         Improving insertion delay
[07/04 04:54:54     66s] 0.32    3.85    0.28      1         Wire Opt OverFix
[07/04 04:54:54     66s] 0.24    2.95    0.23      1           Wire Reduction extra effort
[07/04 04:54:54     66s] 0.00    0.04    0.00      1             Artificially removing short and long paths
[07/04 04:54:54     66s] 0.00    0.01    0.00      1             Global shorten wires A0
[07/04 04:54:54     66s] 0.17    2.02    0.00      2             Move For Wirelength - core
[07/04 04:54:54     66s] 0.00    0.01    0.00      1             Global shorten wires A1
[07/04 04:54:54     66s] 0.04    0.45    0.00      1             Global shorten wires B
[07/04 04:54:54     66s] 0.02    0.24    0.00      1             Move For Wirelength - branch
[07/04 04:54:54     66s] 0.04    0.43    0.04      1           Optimizing orientation
[07/04 04:54:54     66s] 0.04    0.43    0.00      1             FlipOpt
[07/04 04:54:54     66s] 0.04    0.45    0.03      1       Stage::Updating netlist
[07/04 04:54:54     66s] 0.01    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/04 04:54:54     66s] 0.02    0.30    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/04 04:54:54     66s] 0.53    6.39    0.49      1     CCOpt::Phase::eGRPC
[07/04 04:54:54     66s] 0.23    2.80    0.22      1       Leaving CCOpt scope - Routing Tools
[07/04 04:54:54     66s] 0.22    2.64    0.00      1         Early Global Route - eGR only step
[07/04 04:54:54     66s] 0.05    0.60    0.00      1       Leaving CCOpt scope - extractRC
[07/04 04:54:54     66s] 0.01    0.12    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/04 04:54:54     66s] 0.02    0.30    0.02      1       Reset bufferability constraints
[07/04 04:54:54     66s] 0.02    0.30    0.00      1         Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.01    0.16    0.00      1       eGRPC Moving buffers
[07/04 04:54:54     66s] 0.00    0.04    0.00      1         Violation analysis
[07/04 04:54:54     66s] 0.02    0.22    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/04 04:54:54     66s] 0.00    0.03    0.00      1         Artificially removing long paths
[07/04 04:54:54     66s] 0.01    0.14    0.00      1       eGRPC Fixing DRVs
[07/04 04:54:54     66s] 0.00    0.05    0.00      1       Reconnecting optimized routes
[07/04 04:54:54     66s] 0.00    0.03    0.00      1       Violation analysis
[07/04 04:54:54     66s] 0.01    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/04 04:54:54     66s] 0.11    1.35    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/04 04:54:54     66s] 3.01   36.37    2.99      1     CCOpt::Phase::Routing
[07/04 04:54:54     66s] 2.92   35.25    2.84      1       Leaving CCOpt scope - Routing Tools
[07/04 04:54:54     66s] 0.19    2.33    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/04 04:54:54     66s] 2.49   30.02    0.00      1         NanoRoute
[07/04 04:54:54     66s] 0.16    1.94    0.00      1         Route Remaining Unrouted Nets
[07/04 04:54:54     66s] 0.05    0.57    0.00      1       Leaving CCOpt scope - extractRC
[07/04 04:54:54     66s] 0.02    0.27    0.00      1       Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.14    1.72    0.12      1     CCOpt::Phase::PostConditioning
[07/04 04:54:54     66s] 0.01    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/04 04:54:54     66s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/04 04:54:54     66s] 0.01    0.13    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/04 04:54:54     66s] 0.03    0.33    0.00      1       Recomputing CTS skew targets
[07/04 04:54:54     66s] 0.01    0.14    0.00      1       PostConditioning Fixing DRVs
[07/04 04:54:54     66s] 0.02    0.19    0.00      1       Buffering to fix DRVs
[07/04 04:54:54     66s] 0.02    0.20    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/04 04:54:54     66s] 0.00    0.05    0.00      1       Reconnecting optimized routes
[07/04 04:54:54     66s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/04 04:54:54     66s] 0.02    0.26    0.00      1       Clock tree timing engine global stage delay update for default:both.late
[07/04 04:54:54     66s] 0.02    0.21    0.00      1     Post-balance tidy up or trial balance steps
[07/04 04:54:54     66s] 0.65    7.87    0.62      1     Tidy Up And Update Timing
[07/04 04:54:54     66s] 0.62    7.47    0.00      1       External - Set all clocks to propagated mode
[07/04 04:54:54     66s] -----------------------------------------------------------------------------------------------------------------
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/04 04:54:54     66s] Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:54:54     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2022.8M, EPOCH TIME: 1720068894.354020
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:448).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:1940.8M, EPOCH TIME: 1720068894.361741
[07/04 04:54:54     66s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:54:54     66s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:01:06.2/0:01:09.7 (0.9), mem = 1940.8M
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] =============================================================================================
[07/04 04:54:54     66s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[07/04 04:54:54     66s] =============================================================================================
[07/04 04:54:54     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:54     66s] ---------------------------------------------------------------------------------------------
[07/04 04:54:54     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:54     66s] [ IncrReplace            ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:54     66s] [ EarlyGlobalRoute       ]      5   0:00:00.8  (  10.4 % )     0:00:00.8 /  0:00:00.8    1.0
[07/04 04:54:54     66s] [ DetailRoute            ]      1   0:00:01.7  (  21.9 % )     0:00:01.7 /  0:00:01.8    1.0
[07/04 04:54:54     66s] [ ExtractRC              ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:54:54     66s] [ FullDelayCalc          ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:54     66s] [ MISC                   ]          0:00:04.8  (  60.5 % )     0:00:04.8 /  0:00:04.8    1.0
[07/04 04:54:54     66s] ---------------------------------------------------------------------------------------------
[07/04 04:54:54     66s]  CTS #1 TOTAL                       0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[07/04 04:54:54     66s] ---------------------------------------------------------------------------------------------
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] Synthesizing clock trees with CCOpt done.
[07/04 04:54:54     66s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/04 04:54:54     66s] Type 'man IMPSP-9025' for more detail.
[07/04 04:54:54     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1615.7M, totSessionCpu=0:01:06 **
[07/04 04:54:54     66s] GigaOpt running with 1 threads.
[07/04 04:54:54     66s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.2/0:01:09.7 (0.9), mem = 1940.8M
[07/04 04:54:54     66s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/04 04:54:54     66s] Need call spDPlaceInit before registerPrioInstLoc.
[07/04 04:54:54     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.8M, EPOCH TIME: 1720068894.373267
[07/04 04:54:54     66s] Processing tracks to init pin-track alignment.
[07/04 04:54:54     66s] z: 2, totalTracks: 1
[07/04 04:54:54     66s] z: 4, totalTracks: 1
[07/04 04:54:54     66s] z: 6, totalTracks: 1
[07/04 04:54:54     66s] z: 8, totalTracks: 1
[07/04 04:54:54     66s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:54     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.8M, EPOCH TIME: 1720068894.375116
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:54     66s] OPERPROF:     Starting CMU at level 3, MEM:1940.8M, EPOCH TIME: 1720068894.378407
[07/04 04:54:54     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1940.8M, EPOCH TIME: 1720068894.378800
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:54:54     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1940.8M, EPOCH TIME: 1720068894.379128
[07/04 04:54:54     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.8M, EPOCH TIME: 1720068894.379157
[07/04 04:54:54     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1956.8M, EPOCH TIME: 1720068894.379498
[07/04 04:54:54     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1956.8MB).
[07/04 04:54:54     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:1956.8M, EPOCH TIME: 1720068894.379816
[07/04 04:54:54     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1956.8M, EPOCH TIME: 1720068894.379849
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1956.8M, EPOCH TIME: 1720068894.384845
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] Creating Lib Analyzer ...
[07/04 04:54:54     66s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:54     66s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:54     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:54     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1962.8M
[07/04 04:54:54     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1962.8M
[07/04 04:54:54     66s] Creating Lib Analyzer, finished. 
[07/04 04:54:54     66s] Effort level <high> specified for reg2reg path_group
[07/04 04:54:54     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1620.2M, totSessionCpu=0:01:07 **
[07/04 04:54:54     66s] *** optDesign -postCTS ***
[07/04 04:54:54     66s] DRC Margin: user margin 0.0; extra margin 0.2
[07/04 04:54:54     66s] Hold Target Slack: user slack 0
[07/04 04:54:54     66s] Setup Target Slack: user slack 0; extra slack 0.0
[07/04 04:54:54     66s] setUsefulSkewMode -ecoRoute false
[07/04 04:54:54     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1962.8M, EPOCH TIME: 1720068894.790957
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:54     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1962.8M, EPOCH TIME: 1720068894.796402
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] Multi-VT timing optimization disabled based on library information.
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:54     66s] Deleting Lib Analyzer.
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:54     66s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:54     66s] Summary for sequential cells identification: 
[07/04 04:54:54     66s]   Identified SBFF number: 16
[07/04 04:54:54     66s]   Identified MBFF number: 0
[07/04 04:54:54     66s]   Identified SB Latch number: 0
[07/04 04:54:54     66s]   Identified MB Latch number: 0
[07/04 04:54:54     66s]   Not identified SBFF number: 0
[07/04 04:54:54     66s]   Not identified MBFF number: 0
[07/04 04:54:54     66s]   Not identified SB Latch number: 0
[07/04 04:54:54     66s]   Not identified MB Latch number: 0
[07/04 04:54:54     66s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:54     66s]  Visiting view : default
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:54     66s]  Visiting view : default
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:54     66s] TLC MultiMap info (StdDelay):
[07/04 04:54:54     66s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:54     66s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:54     66s]  Setting StdDelay to: 10.2ps
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Deleting Cell Server End ...
[07/04 04:54:54     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1962.8M, EPOCH TIME: 1720068894.829791
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] All LLGs are deleted
[07/04 04:54:54     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:54     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1962.8M, EPOCH TIME: 1720068894.829908
[07/04 04:54:54     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1962.8M, EPOCH TIME: 1720068894.829958
[07/04 04:54:54     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1956.8M, EPOCH TIME: 1720068894.830443
[07/04 04:54:54     66s] Start to check current routing status for nets...
[07/04 04:54:54     66s] All nets are already routed correctly.
[07/04 04:54:54     66s] End to check current routing status for nets (mem=1956.8M)
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] Creating Lib Analyzer ...
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:54:54     66s] Summary for sequential cells identification: 
[07/04 04:54:54     66s]   Identified SBFF number: 16
[07/04 04:54:54     66s]   Identified MBFF number: 0
[07/04 04:54:54     66s]   Identified SB Latch number: 0
[07/04 04:54:54     66s]   Identified MB Latch number: 0
[07/04 04:54:54     66s]   Not identified SBFF number: 0
[07/04 04:54:54     66s]   Not identified MBFF number: 0
[07/04 04:54:54     66s]   Not identified SB Latch number: 0
[07/04 04:54:54     66s]   Not identified MB Latch number: 0
[07/04 04:54:54     66s]   Number of sequential cells which are not FFs: 13
[07/04 04:54:54     66s]  Visiting view : default
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:54     66s]  Visiting view : default
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:54:54     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:54:54     66s] TLC MultiMap info (StdDelay):
[07/04 04:54:54     66s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:54:54     66s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:54:54     66s]  Setting StdDelay to: 10.2ps
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:54:54     66s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:54     66s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:54     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:54     66s] 
[07/04 04:54:54     66s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:55     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=1962.8M
[07/04 04:54:55     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=1962.8M
[07/04 04:54:55     66s] Creating Lib Analyzer, finished. 
[07/04 04:54:55     66s] #optDebug: Start CG creation (mem=1991.4M)
[07/04 04:54:55     66s]  ...initializing CG  maxDriveDist 346.364000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 34.636000 
[07/04 04:54:55     67s] (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgPrt (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgEgp (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgPbk (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgNrb(cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgObs (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgCon (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s]  ...processing cgPdm (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2171.1M)
[07/04 04:54:55     67s] Compute RC Scale Done ...
[07/04 04:54:55     67s] All LLGs are deleted
[07/04 04:54:55     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:55     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:55     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2161.6M, EPOCH TIME: 1720068895.403837
[07/04 04:54:55     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2161.6M, EPOCH TIME: 1720068895.403911
[07/04 04:54:55     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2161.6M, EPOCH TIME: 1720068895.404538
[07/04 04:54:55     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:55     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:55     67s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2161.6M, EPOCH TIME: 1720068895.404873
[07/04 04:54:55     67s] Max number of tech site patterns supported in site array is 256.
[07/04 04:54:55     67s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:54:55     67s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2161.6M, EPOCH TIME: 1720068895.408972
[07/04 04:54:55     67s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:54:55     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:54:55     67s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2161.6M, EPOCH TIME: 1720068895.409926
[07/04 04:54:55     67s] Fast DP-INIT is on for default
[07/04 04:54:55     67s] Atter site array init, number of instance map data is 0.
[07/04 04:54:55     67s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2161.6M, EPOCH TIME: 1720068895.411606
[07/04 04:54:55     67s] 
[07/04 04:54:55     67s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:55     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2161.6M, EPOCH TIME: 1720068895.413101
[07/04 04:54:55     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:55     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:55     67s] Starting delay calculation for Setup views
[07/04 04:54:55     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:54:55     67s] #################################################################################
[07/04 04:54:55     67s] # Design Stage: PreRoute
[07/04 04:54:55     67s] # Design Name: mips32
[07/04 04:54:55     67s] # Design Mode: 45nm
[07/04 04:54:55     67s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:54:55     67s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:54:55     67s] # Signoff Settings: SI Off 
[07/04 04:54:55     67s] #################################################################################
[07/04 04:54:55     67s] Calculate delays in Single mode...
[07/04 04:54:55     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2159.6M, InitMEM = 2159.6M)
[07/04 04:54:55     67s] Start delay calculation (fullDC) (1 T). (MEM=2159.58)
[07/04 04:54:55     67s] End AAE Lib Interpolated Model. (MEM=2171.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:56     68s] Total number of fetched objects 2732
[07/04 04:54:56     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:54:56     68s] End delay calculation. (MEM=2155.09 CPU=0:00:00.8 REAL=0:00:01.0)
[07/04 04:54:56     68s] End delay calculation (fullDC). (MEM=2155.09 CPU=0:00:00.9 REAL=0:00:01.0)
[07/04 04:54:56     68s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2155.1M) ***
[07/04 04:54:56     68s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:08 mem=2155.1M)
[07/04 04:54:56     68s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.053  |  6.053  |  9.259  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2171.1M, EPOCH TIME: 1720068896.687779
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:56     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.008, MEM:2171.1M, EPOCH TIME: 1720068896.696090
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] Density: 17.800%
------------------------------------------------------------------

[07/04 04:54:56     68s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1729.8M, totSessionCpu=0:01:09 **
[07/04 04:54:56     68s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:08.5/0:01:12.0 (1.0), mem = 2069.1M
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] =============================================================================================
[07/04 04:54:56     68s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.18-s099_1
[07/04 04:54:56     68s] =============================================================================================
[07/04 04:54:56     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:56     68s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[07/04 04:54:56     68s] [ DrvReport              ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:54:56     68s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:56     68s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  25.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:54:56     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:56     68s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.1
[07/04 04:54:56     68s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:56     68s] [ TimingUpdate           ]      1   0:00:00.2  (  10.7 % )     0:00:01.2 /  0:00:01.2    1.0
[07/04 04:54:56     68s] [ FullDelayCalc          ]      1   0:00:00.9  (  40.7 % )     0:00:00.9 /  0:00:01.0    1.0
[07/04 04:54:56     68s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:54:56     68s] [ MISC                   ]          0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] ** INFO : this run is activating low effort ccoptDesign flow
[07/04 04:54:56     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:56     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.1M, EPOCH TIME: 1720068896.700081
[07/04 04:54:56     68s] Processing tracks to init pin-track alignment.
[07/04 04:54:56     68s] z: 2, totalTracks: 1
[07/04 04:54:56     68s] z: 4, totalTracks: 1
[07/04 04:54:56     68s] z: 6, totalTracks: 1
[07/04 04:54:56     68s] z: 8, totalTracks: 1
[07/04 04:54:56     68s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:56     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.1M, EPOCH TIME: 1720068896.706669
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:54:56     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2069.1M, EPOCH TIME: 1720068896.714052
[07/04 04:54:56     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2069.1M, EPOCH TIME: 1720068896.714110
[07/04 04:54:56     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2069.1M, EPOCH TIME: 1720068896.714342
[07/04 04:54:56     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2069.1MB).
[07/04 04:54:56     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.015, MEM:2069.1M, EPOCH TIME: 1720068896.715046
[07/04 04:54:56     68s] InstCnt mismatch: prevInstCnt = 2204, ttlInstCnt = 2218
[07/04 04:54:56     68s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:54:56     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.1M, EPOCH TIME: 1720068896.719257
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2069.1M, EPOCH TIME: 1720068896.727025
[07/04 04:54:56     68s] TotalInstCnt at PhyDesignMc Destruction: 2218
[07/04 04:54:56     68s] OPTC: m1 20.0 20.0
[07/04 04:54:56     68s] #optDebug: fT-E <X 2 0 0 1>
[07/04 04:54:56     68s] -congRepairInPostCTS false                 # bool, default=false, private
[07/04 04:54:56     68s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.4
[07/04 04:54:56     68s] Begin: GigaOpt Route Type Constraints Refinement
[07/04 04:54:56     68s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:08.7/0:01:12.2 (1.0), mem = 2069.1M
[07/04 04:54:56     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.9
[07/04 04:54:56     68s] ### Creating RouteCongInterface, started
[07/04 04:54:56     68s] {MMLU 15 15 2315}
[07/04 04:54:56     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] #optDebug: {0, 1.000}
[07/04 04:54:56     68s] ### Creating RouteCongInterface, finished
[07/04 04:54:56     68s] Updated routing constraints on 0 nets.
[07/04 04:54:56     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.9
[07/04 04:54:56     68s] Bottom Preferred Layer:
[07/04 04:54:56     68s] +---------------+------------+----------+
[07/04 04:54:56     68s] |     Layer     |    CLK     |   Rule   |
[07/04 04:54:56     68s] +---------------+------------+----------+
[07/04 04:54:56     68s] | metal3 (z=3)  |         15 | default  |
[07/04 04:54:56     68s] +---------------+------------+----------+
[07/04 04:54:56     68s] Via Pillar Rule:
[07/04 04:54:56     68s]     None
[07/04 04:54:56     68s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:01:08.7/0:01:12.2 (1.0), mem = 2069.1M
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] =============================================================================================
[07/04 04:54:56     68s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.18-s099_1
[07/04 04:54:56     68s] =============================================================================================
[07/04 04:54:56     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  75.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:54:56     68s] [ MISC                   ]          0:00:00.0  (  24.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:54:56     68s] ---------------------------------------------------------------------------------------------
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] End: GigaOpt Route Type Constraints Refinement
[07/04 04:54:56     68s] Deleting Lib Analyzer.
[07/04 04:54:56     68s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:08.7/0:01:12.2 (1.0), mem = 2069.1M
[07/04 04:54:56     68s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:56     68s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:54:56     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:54:56     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.10
[07/04 04:54:56     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:56     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.1M, EPOCH TIME: 1720068896.935074
[07/04 04:54:56     68s] Processing tracks to init pin-track alignment.
[07/04 04:54:56     68s] z: 2, totalTracks: 1
[07/04 04:54:56     68s] z: 4, totalTracks: 1
[07/04 04:54:56     68s] z: 6, totalTracks: 1
[07/04 04:54:56     68s] z: 8, totalTracks: 1
[07/04 04:54:56     68s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:56     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.1M, EPOCH TIME: 1720068896.937789
[07/04 04:54:56     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:54:56     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2069.1M, EPOCH TIME: 1720068896.944363
[07/04 04:54:56     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2069.1M, EPOCH TIME: 1720068896.944415
[07/04 04:54:56     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2069.1M, EPOCH TIME: 1720068896.944589
[07/04 04:54:56     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2069.1MB).
[07/04 04:54:56     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2069.1M, EPOCH TIME: 1720068896.945151
[07/04 04:54:56     68s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:54:56     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:56     68s] ### Creating RouteCongInterface, started
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] Creating Lib Analyzer ...
[07/04 04:54:56     68s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:56     68s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:56     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:56     68s] 
[07/04 04:54:56     68s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:57     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:57     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:57     69s] Creating Lib Analyzer, finished. 
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug: {0, 1.000}
[07/04 04:54:57     69s] ### Creating RouteCongInterface, finished
[07/04 04:54:57     69s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:57     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:57     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2069.1M
[07/04 04:54:57     69s] Usable buffer cells for single buffer setup transform:
[07/04 04:54:57     69s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/04 04:54:57     69s] Number of usable buffer cells above: 9
[07/04 04:54:57     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2126.3M, EPOCH TIME: 1720068897.374378
[07/04 04:54:57     69s] Found 0 hard placement blockage before merging.
[07/04 04:54:57     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2126.3M, EPOCH TIME: 1720068897.374495
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] Netlist preparation processing... 
[07/04 04:54:57     69s] Removed 0 instance
[07/04 04:54:57     69s] *info: Marking 0 isolation instances dont touch
[07/04 04:54:57     69s] *info: Marking 0 level shifter instances dont touch
[07/04 04:54:57     69s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:57     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2142.3M, EPOCH TIME: 1720068897.385554
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2085.3M, EPOCH TIME: 1720068897.391711
[07/04 04:54:57     69s] TotalInstCnt at PhyDesignMc Destruction: 2218
[07/04 04:54:57     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.10
[07/04 04:54:57     69s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:09.2/0:01:12.7 (1.0), mem = 2085.3M
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] =============================================================================================
[07/04 04:54:57     69s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.18-s099_1
[07/04 04:54:57     69s] =============================================================================================
[07/04 04:54:57     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  65.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:57     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:57     69s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:54:57     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ MISC                   ]          0:00:00.1  (  23.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] *** Starting optimizing excluded clock nets MEM= 2085.3M) ***
[07/04 04:54:57     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2085.3M) ***
[07/04 04:54:57     69s] *** Starting optimizing excluded clock nets MEM= 2085.3M) ***
[07/04 04:54:57     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2085.3M) ***
[07/04 04:54:57     69s] Info: Done creating the CCOpt slew target map.
[07/04 04:54:57     69s] Begin: GigaOpt high fanout net optimization
[07/04 04:54:57     69s] GigaOpt HFN: use maxLocalDensity 1.2
[07/04 04:54:57     69s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/04 04:54:57     69s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:09.2/0:01:12.7 (1.0), mem = 2085.3M
[07/04 04:54:57     69s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:57     69s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:54:57     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.11
[07/04 04:54:57     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:57     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2085.3M
[07/04 04:54:57     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:54:57     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2085.3M, EPOCH TIME: 1720068897.406011
[07/04 04:54:57     69s] Processing tracks to init pin-track alignment.
[07/04 04:54:57     69s] z: 2, totalTracks: 1
[07/04 04:54:57     69s] z: 4, totalTracks: 1
[07/04 04:54:57     69s] z: 6, totalTracks: 1
[07/04 04:54:57     69s] z: 8, totalTracks: 1
[07/04 04:54:57     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:57     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.3M, EPOCH TIME: 1720068897.408552
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:54:57     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2085.3M, EPOCH TIME: 1720068897.414004
[07/04 04:54:57     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2085.3M, EPOCH TIME: 1720068897.414062
[07/04 04:54:57     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:2085.3M, EPOCH TIME: 1720068897.417497
[07/04 04:54:57     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2085.3MB).
[07/04 04:54:57     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.012, MEM:2085.3M, EPOCH TIME: 1720068897.418101
[07/04 04:54:57     69s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:54:57     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2085.3M
[07/04 04:54:57     69s] ### Creating RouteCongInterface, started
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug: {0, 1.000}
[07/04 04:54:57     69s] ### Creating RouteCongInterface, finished
[07/04 04:54:57     69s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:57     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2085.3M
[07/04 04:54:57     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2085.3M
[07/04 04:54:57     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:54:57     69s] Total-nets :: 2315, Stn-nets :: 0, ratio :: 0 %, Total-len 32302.7, Stn-len 0
[07/04 04:54:57     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2123.5M, EPOCH TIME: 1720068897.594052
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2085.5M, EPOCH TIME: 1720068897.599625
[07/04 04:54:57     69s] TotalInstCnt at PhyDesignMc Destruction: 2218
[07/04 04:54:57     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.11
[07/04 04:54:57     69s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:09.4/0:01:12.9 (1.0), mem = 2085.5M
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] =============================================================================================
[07/04 04:54:57     69s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.18-s099_1
[07/04 04:54:57     69s] =============================================================================================
[07/04 04:54:57     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:54:57     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:54:57     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:57     69s] [ MISC                   ]          0:00:00.2  (  77.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:57     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/04 04:54:57     69s] End: GigaOpt high fanout net optimization
[07/04 04:54:57     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:54:57     69s] Deleting Lib Analyzer.
[07/04 04:54:57     69s] Begin: GigaOpt Global Optimization
[07/04 04:54:57     69s] *info: use new DP (enabled)
[07/04 04:54:57     69s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/04 04:54:57     69s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:57     69s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:54:57     69s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:09.5/0:01:13.0 (1.0), mem = 2085.5M
[07/04 04:54:57     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.12
[07/04 04:54:57     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:57     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2085.5M
[07/04 04:54:57     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:54:57     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2085.5M, EPOCH TIME: 1720068897.656116
[07/04 04:54:57     69s] Processing tracks to init pin-track alignment.
[07/04 04:54:57     69s] z: 2, totalTracks: 1
[07/04 04:54:57     69s] z: 4, totalTracks: 1
[07/04 04:54:57     69s] z: 6, totalTracks: 1
[07/04 04:54:57     69s] z: 8, totalTracks: 1
[07/04 04:54:57     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:57     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.5M, EPOCH TIME: 1720068897.658009
[07/04 04:54:57     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:54:57     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2085.5M, EPOCH TIME: 1720068897.662089
[07/04 04:54:57     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2085.5M, EPOCH TIME: 1720068897.662139
[07/04 04:54:57     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2085.5M, EPOCH TIME: 1720068897.662337
[07/04 04:54:57     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2085.5MB).
[07/04 04:54:57     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2085.5M, EPOCH TIME: 1720068897.662680
[07/04 04:54:57     69s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:54:57     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2085.5M
[07/04 04:54:57     69s] ### Creating RouteCongInterface, started
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] Creating Lib Analyzer ...
[07/04 04:54:57     69s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:57     69s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:57     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:57     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2085.5M
[07/04 04:54:57     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2085.5M
[07/04 04:54:57     69s] Creating Lib Analyzer, finished. 
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:57     69s] 
[07/04 04:54:57     69s] #optDebug: {0, 1.000}
[07/04 04:54:57     69s] ### Creating RouteCongInterface, finished
[07/04 04:54:57     69s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:57     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2085.5M
[07/04 04:54:57     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2085.5M
[07/04 04:54:57     69s] *info: 15 clock nets excluded
[07/04 04:54:57     69s] *info: 63 no-driver nets excluded.
[07/04 04:54:57     69s] *info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:58     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2142.7M, EPOCH TIME: 1720068898.006432
[07/04 04:54:58     69s] Found 0 hard placement blockage before merging.
[07/04 04:54:58     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2142.7M, EPOCH TIME: 1720068898.006629
[07/04 04:54:58     69s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:54:58     69s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:58     69s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[07/04 04:54:58     69s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:58     69s] |   0.000|   0.000|   17.80%|   0:00:00.0| 2142.7M|   default|       NA| NA                     |
[07/04 04:54:58     69s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:54:58     69s] 
[07/04 04:54:58     69s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.7M) ***
[07/04 04:54:58     69s] 
[07/04 04:54:58     69s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.7M) ***
[07/04 04:54:58     69s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:54:58     69s] Bottom Preferred Layer:
[07/04 04:54:58     69s] +---------------+------------+----------+
[07/04 04:54:58     69s] |     Layer     |    CLK     |   Rule   |
[07/04 04:54:58     69s] +---------------+------------+----------+
[07/04 04:54:58     69s] | metal3 (z=3)  |         15 | default  |
[07/04 04:54:58     69s] +---------------+------------+----------+
[07/04 04:54:58     69s] Via Pillar Rule:
[07/04 04:54:58     69s]     None
[07/04 04:54:58     69s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:54:58     69s] Total-nets :: 2315, Stn-nets :: 0, ratio :: 0 %, Total-len 32302.7, Stn-len 0
[07/04 04:54:58     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2123.6M, EPOCH TIME: 1720068898.149092
[07/04 04:54:58     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:54:58     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2083.6M, EPOCH TIME: 1720068898.155264
[07/04 04:54:58     69s] TotalInstCnt at PhyDesignMc Destruction: 2218
[07/04 04:54:58     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.12
[07/04 04:54:58     69s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:10.0/0:01:13.5 (1.0), mem = 2083.6M
[07/04 04:54:58     69s] 
[07/04 04:54:58     69s] =============================================================================================
[07/04 04:54:58     69s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.18-s099_1
[07/04 04:54:58     69s] =============================================================================================
[07/04 04:54:58     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:54:58     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:58     69s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:54:58     69s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  41.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:58     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:58     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:54:58     69s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:58     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:54:58     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:54:58     69s] [ TransformInit          ]      1   0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:54:58     69s] [ MISC                   ]          0:00:00.1  (  25.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:54:58     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:58     69s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:54:58     69s] ---------------------------------------------------------------------------------------------
[07/04 04:54:58     69s] 
[07/04 04:54:58     69s] End: GigaOpt Global Optimization
[07/04 04:54:58     69s] *** Timing Is met
[07/04 04:54:58     69s] *** Check timing (0:00:00.0)
[07/04 04:54:58     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:54:58     69s] Deleting Lib Analyzer.
[07/04 04:54:58     69s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/04 04:54:58     69s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:58     69s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:54:58     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2083.6M
[07/04 04:54:58     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2083.6M
[07/04 04:54:58     69s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:54:58     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2083.6M, EPOCH TIME: 1720068898.168380
[07/04 04:54:58     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     69s] 
[07/04 04:54:58     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:58     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2083.6M, EPOCH TIME: 1720068898.173863
[07/04 04:54:58     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:54:58     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     70s] **INFO: Flow update: Design timing is met.
[07/04 04:54:58     70s] **INFO: Flow update: Design timing is met.
[07/04 04:54:58     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/04 04:54:58     70s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:54:58     70s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:54:58     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2081.6M
[07/04 04:54:58     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2081.6M
[07/04 04:54:58     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:54:58     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2138.9M
[07/04 04:54:58     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.9M, EPOCH TIME: 1720068898.313356
[07/04 04:54:58     70s] Processing tracks to init pin-track alignment.
[07/04 04:54:58     70s] z: 2, totalTracks: 1
[07/04 04:54:58     70s] z: 4, totalTracks: 1
[07/04 04:54:58     70s] z: 6, totalTracks: 1
[07/04 04:54:58     70s] z: 8, totalTracks: 1
[07/04 04:54:58     70s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:54:58     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.9M, EPOCH TIME: 1720068898.315613
[07/04 04:54:58     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:54:58     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2138.9M, EPOCH TIME: 1720068898.319964
[07/04 04:54:58     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.9M, EPOCH TIME: 1720068898.320020
[07/04 04:54:58     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.9M, EPOCH TIME: 1720068898.320196
[07/04 04:54:58     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.9MB).
[07/04 04:54:58     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2138.9M, EPOCH TIME: 1720068898.320531
[07/04 04:54:58     70s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:54:58     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=2138.9M
[07/04 04:54:58     70s] Begin: Area Reclaim Optimization
[07/04 04:54:58     70s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:10.1/0:01:13.7 (1.0), mem = 2138.9M
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s] Creating Lib Analyzer ...
[07/04 04:54:58     70s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:54:58     70s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:54:58     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:54:58     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2142.9M
[07/04 04:54:58     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2142.9M
[07/04 04:54:58     70s] Creating Lib Analyzer, finished. 
[07/04 04:54:58     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.13
[07/04 04:54:58     70s] ### Creating RouteCongInterface, started
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:54:58     70s] 
[07/04 04:54:58     70s] #optDebug: {0, 1.000}
[07/04 04:54:58     70s] ### Creating RouteCongInterface, finished
[07/04 04:54:58     70s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:54:58     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2142.9M
[07/04 04:54:58     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2142.9M
[07/04 04:54:58     70s] Usable buffer cells for single buffer setup transform:
[07/04 04:54:58     70s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/04 04:54:58     70s] Number of usable buffer cells above: 9
[07/04 04:54:58     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2142.9M, EPOCH TIME: 1720068898.619178
[07/04 04:54:58     70s] Found 0 hard placement blockage before merging.
[07/04 04:54:58     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2142.9M, EPOCH TIME: 1720068898.619290
[07/04 04:54:58     70s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 17.80
[07/04 04:54:58     70s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:58     70s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/04 04:54:58     70s] +---------+---------+--------+--------+------------+--------+
[07/04 04:54:58     70s] |   17.80%|        -|   0.020|   0.000|   0:00:00.0| 2142.9M|
[07/04 04:54:59     71s] |   17.79%|        2|   0.020|   0.000|   0:00:01.0| 2171.5M|
[07/04 04:55:00     72s] |   17.79%|        2|   0.020|   0.000|   0:00:01.0| 2171.5M|
[07/04 04:55:00     72s] |   17.79%|        1|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:00     72s] |   17.79%|        1|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:00     72s] |   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:00     72s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[07/04 04:55:00     72s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:01     72s] |   17.78%|        0|   0.020|   0.000|   0:00:01.0| 2171.5M|
[07/04 04:55:01     72s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:01     72s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[07/04 04:55:01     72s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[07/04 04:55:01     72s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2171.5M|
[07/04 04:55:01     72s] +---------+---------+--------+--------+------------+--------+
[07/04 04:55:01     72s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 17.78
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s] ** Summary: Restruct = 7 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/04 04:55:01     72s] --------------------------------------------------------------
[07/04 04:55:01     72s] |                                   | Total     | Sequential |
[07/04 04:55:01     72s] --------------------------------------------------------------
[07/04 04:55:01     72s] | Num insts resized                 |       0  |       0    |
[07/04 04:55:01     72s] | Num insts undone                  |       0  |       0    |
[07/04 04:55:01     72s] | Num insts Downsized               |       0  |       0    |
[07/04 04:55:01     72s] | Num insts Samesized               |       0  |       0    |
[07/04 04:55:01     72s] | Num insts Upsized                 |       0  |       0    |
[07/04 04:55:01     72s] | Num multiple commits+uncommits    |       0  |       -    |
[07/04 04:55:01     72s] --------------------------------------------------------------
[07/04 04:55:01     72s] Bottom Preferred Layer:
[07/04 04:55:01     72s] +---------------+------------+----------+
[07/04 04:55:01     72s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:01     72s] +---------------+------------+----------+
[07/04 04:55:01     72s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:01     72s] +---------------+------------+----------+
[07/04 04:55:01     72s] Via Pillar Rule:
[07/04 04:55:01     72s]     None
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/04 04:55:01     72s] End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[07/04 04:55:01     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2171.5M, EPOCH TIME: 1720068901.120024
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2171.5M, EPOCH TIME: 1720068901.128333
[07/04 04:55:01     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2171.5M, EPOCH TIME: 1720068901.129847
[07/04 04:55:01     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2171.5M, EPOCH TIME: 1720068901.129960
[07/04 04:55:01     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2171.5M, EPOCH TIME: 1720068901.132378
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:01     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2171.5M, EPOCH TIME: 1720068901.138800
[07/04 04:55:01     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2171.5M, EPOCH TIME: 1720068901.138855
[07/04 04:55:01     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1720068901.139050
[07/04 04:55:01     72s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2171.5M, EPOCH TIME: 1720068901.139565
[07/04 04:55:01     72s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1720068901.139662
[07/04 04:55:01     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2171.5M, EPOCH TIME: 1720068901.139737
[07/04 04:55:01     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:2171.5M, EPOCH TIME: 1720068901.139772
[07/04 04:55:01     72s] TDRefine: refinePlace mode is spiral
[07/04 04:55:01     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.8
[07/04 04:55:01     72s] OPERPROF: Starting RefinePlace at level 1, MEM:2171.5M, EPOCH TIME: 1720068901.139843
[07/04 04:55:01     72s] *** Starting refinePlace (0:01:13 mem=2171.5M) ***
[07/04 04:55:01     72s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:01     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:01     72s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     72s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2171.5M, EPOCH TIME: 1720068901.146941
[07/04 04:55:01     72s] Starting refinePlace ...
[07/04 04:55:01     72s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     72s] One DDP V2 for no tweak run.
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:01     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:01     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:01     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:01     72s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/04 04:55:01     72s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:01     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2155.5MB) @(0:01:13 - 0:01:13).
[07/04 04:55:01     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:01     72s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2155.5MB
[07/04 04:55:01     72s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:01     72s]   maximum (X+Y) =         0.00 um
[07/04 04:55:01     72s]   mean    (X+Y) =         0.00 um
[07/04 04:55:01     72s] Summary Report:
[07/04 04:55:01     72s] Instances move: 0 (out of 2204 movable)
[07/04 04:55:01     72s] Instances flipped: 0
[07/04 04:55:01     72s] Mean displacement: 0.00 um
[07/04 04:55:01     72s] Max displacement: 0.00 um 
[07/04 04:55:01     72s] Total instances moved : 0
[07/04 04:55:01     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.075, REAL:0.080, MEM:2155.5M, EPOCH TIME: 1720068901.227163
[07/04 04:55:01     72s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:55:01     72s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2155.5MB
[07/04 04:55:01     72s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2155.5MB) @(0:01:13 - 0:01:13).
[07/04 04:55:01     72s] *** Finished refinePlace (0:01:13 mem=2155.5M) ***
[07/04 04:55:01     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.8
[07/04 04:55:01     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.083, REAL:0.088, MEM:2155.5M, EPOCH TIME: 1720068901.228089
[07/04 04:55:01     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2155.5M, EPOCH TIME: 1720068901.237434
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2155.5M, EPOCH TIME: 1720068901.243636
[07/04 04:55:01     72s] *** maximum move = 0.00 um ***
[07/04 04:55:01     72s] *** Finished re-routing un-routed nets (2155.5M) ***
[07/04 04:55:01     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.5M, EPOCH TIME: 1720068901.248394
[07/04 04:55:01     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2155.5M, EPOCH TIME: 1720068901.250335
[07/04 04:55:01     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     72s] 
[07/04 04:55:01     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:01     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2155.5M, EPOCH TIME: 1720068901.254818
[07/04 04:55:01     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2155.5M, EPOCH TIME: 1720068901.254893
[07/04 04:55:01     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1720068901.255290
[07/04 04:55:01     72s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2171.5M, EPOCH TIME: 1720068901.256261
[07/04 04:55:01     72s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1720068901.256436
[07/04 04:55:01     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2171.5M, EPOCH TIME: 1720068901.256541
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2171.5M) ***
[07/04 04:55:01     73s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:01     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.13
[07/04 04:55:01     73s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:01:13.0/0:01:16.6 (1.0), mem = 2171.5M
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s] =============================================================================================
[07/04 04:55:01     73s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.18-s099_1
[07/04 04:55:01     73s] =============================================================================================
[07/04 04:55:01     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:01     73s] ---------------------------------------------------------------------------------------------
[07/04 04:55:01     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:01     73s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:01     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:01     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:01     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:01     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:01     73s] [ OptimizationStep       ]      1   0:00:00.1  (   2.3 % )     0:00:02.5 /  0:00:02.4    1.0
[07/04 04:55:01     73s] [ OptSingleIteration     ]      9   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:02.3    1.0
[07/04 04:55:01     73s] [ OptGetWeight           ]    399   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:01     73s] [ OptEval                ]    399   0:00:02.1  (  71.7 % )     0:00:02.1 /  0:00:02.1    1.0
[07/04 04:55:01     73s] [ OptCommit              ]    399   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.5
[07/04 04:55:01     73s] [ PostCommitDelayUpdate  ]    399   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.7
[07/04 04:55:01     73s] [ IncrDelayCalc          ]     25   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.1    0.8
[07/04 04:55:01     73s] [ RefinePlace            ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:01     73s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:01     73s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/04 04:55:01     73s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.9
[07/04 04:55:01     73s] ---------------------------------------------------------------------------------------------
[07/04 04:55:01     73s]  AreaOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.9    1.0
[07/04 04:55:01     73s] ---------------------------------------------------------------------------------------------
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2152.4M, EPOCH TIME: 1720068901.291899
[07/04 04:55:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.009, MEM:2091.4M, EPOCH TIME: 1720068901.300408
[07/04 04:55:01     73s] TotalInstCnt at PhyDesignMc Destruction: 2218
[07/04 04:55:01     73s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2091.41M, totSessionCpu=0:01:13).
[07/04 04:55:01     73s] postCtsLateCongRepair #1 0
[07/04 04:55:01     73s] postCtsLateCongRepair #1 0
[07/04 04:55:01     73s] postCtsLateCongRepair #1 0
[07/04 04:55:01     73s] postCtsLateCongRepair #1 0
[07/04 04:55:01     73s] Starting local wire reclaim
[07/04 04:55:01     73s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2091.4M, EPOCH TIME: 1720068901.343095
[07/04 04:55:01     73s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2091.4M, EPOCH TIME: 1720068901.343159
[07/04 04:55:01     73s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2091.4M, EPOCH TIME: 1720068901.343212
[07/04 04:55:01     73s] Processing tracks to init pin-track alignment.
[07/04 04:55:01     73s] z: 2, totalTracks: 1
[07/04 04:55:01     73s] z: 4, totalTracks: 1
[07/04 04:55:01     73s] z: 6, totalTracks: 1
[07/04 04:55:01     73s] z: 8, totalTracks: 1
[07/04 04:55:01     73s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:01     73s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2091.4M, EPOCH TIME: 1720068901.345618
[07/04 04:55:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:01     73s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.007, REAL:0.007, MEM:2091.4M, EPOCH TIME: 1720068901.352263
[07/04 04:55:01     73s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2091.4M, EPOCH TIME: 1720068901.352328
[07/04 04:55:01     73s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2091.4M, EPOCH TIME: 1720068901.352529
[07/04 04:55:01     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2091.4MB).
[07/04 04:55:01     73s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2091.4M, EPOCH TIME: 1720068901.353068
[07/04 04:55:01     73s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2091.4M, EPOCH TIME: 1720068901.353109
[07/04 04:55:01     73s] TDRefine: refinePlace mode is spiral
[07/04 04:55:01     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.9
[07/04 04:55:01     73s] OPERPROF:   Starting RefinePlace at level 2, MEM:2091.4M, EPOCH TIME: 1720068901.353179
[07/04 04:55:01     73s] *** Starting refinePlace (0:01:13 mem=2091.4M) ***
[07/04 04:55:01     73s] Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
[07/04 04:55:01     73s] 
[07/04 04:55:01     73s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:01     73s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     73s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     73s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2091.4M, EPOCH TIME: 1720068901.359799
[07/04 04:55:01     73s] Starting refinePlace ...
[07/04 04:55:01     73s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:01     73s] One DDP V2 for no tweak run.
[07/04 04:55:01     73s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2091.4M, EPOCH TIME: 1720068901.362497
[07/04 04:55:01     73s] OPERPROF:         Starting spMPad at level 5, MEM:2091.4M, EPOCH TIME: 1720068901.367875
[07/04 04:55:01     73s] OPERPROF:           Starting spContextMPad at level 6, MEM:2091.4M, EPOCH TIME: 1720068901.368136
[07/04 04:55:01     73s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2091.4M, EPOCH TIME: 1720068901.368180
[07/04 04:55:01     73s] MP Top (2204): mp=1.050. U=0.177.
[07/04 04:55:01     73s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2091.4M, EPOCH TIME: 1720068901.369258
[07/04 04:55:01     73s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2091.4M, EPOCH TIME: 1720068901.369593
[07/04 04:55:01     73s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2091.4M, EPOCH TIME: 1720068901.369634
[07/04 04:55:01     73s] OPERPROF:             Starting InitSKP at level 7, MEM:2091.4M, EPOCH TIME: 1720068901.370090
[07/04 04:55:01     73s] no activity file in design. spp won't run.
[07/04 04:55:01     73s] no activity file in design. spp won't run.
[07/04 04:55:01     73s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[07/04 04:55:01     73s] OPERPROF:             Finished InitSKP at level 7, CPU:0.192, REAL:0.197, MEM:2091.4M, EPOCH TIME: 1720068901.567132
[07/04 04:55:01     73s] Timing cost in AAE based: 97.0559340829568100
[07/04 04:55:01     73s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.225, REAL:0.230, MEM:2091.4M, EPOCH TIME: 1720068901.599518
[07/04 04:55:01     73s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.225, REAL:0.230, MEM:2091.4M, EPOCH TIME: 1720068901.599917
[07/04 04:55:01     73s] SKP cleared!
[07/04 04:55:01     73s] AAE Timing clean up.
[07/04 04:55:01     73s] Tweakage: fix icg 1, fix clk 0.
[07/04 04:55:01     73s] Tweakage: density cost 1, scale 0.4.
[07/04 04:55:01     73s] Tweakage: activity cost 0, scale 1.0.
[07/04 04:55:01     73s] Tweakage: timing cost on, scale 1.0.
[07/04 04:55:01     73s] OPERPROF:         Starting CoreOperation at level 5, MEM:2091.4M, EPOCH TIME: 1720068901.600783
[07/04 04:55:01     73s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2091.4M, EPOCH TIME: 1720068901.602703
[07/04 04:55:01     73s] Tweakage swap 138 pairs.
[07/04 04:55:01     73s] Tweakage swap 14 pairs.
[07/04 04:55:02     73s] Tweakage swap 4 pairs.
[07/04 04:55:02     74s] Tweakage swap 3 pairs.
[07/04 04:55:02     74s] Tweakage swap 0 pairs.
[07/04 04:55:02     74s] Tweakage swap 0 pairs.
[07/04 04:55:02     74s] Tweakage swap 0 pairs.
[07/04 04:55:02     74s] Tweakage swap 0 pairs.
[07/04 04:55:03     74s] Tweakage swap 59 pairs.
[07/04 04:55:03     74s] Tweakage swap 5 pairs.
[07/04 04:55:03     75s] Tweakage swap 1 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:03     75s] Tweakage swap 3 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:03     75s] Tweakage swap 1 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:03     75s] Tweakage swap 0 pairs.
[07/04 04:55:04     75s] Tweakage swap 0 pairs.
[07/04 04:55:04     75s] Tweakage move 316 insts.
[07/04 04:55:04     75s] Tweakage move 90 insts.
[07/04 04:55:04     75s] Tweakage move 10 insts.
[07/04 04:55:04     75s] Tweakage move 2 insts.
[07/04 04:55:04     75s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:2.445, REAL:2.453, MEM:2091.4M, EPOCH TIME: 1720068904.056161
[07/04 04:55:04     75s] OPERPROF:         Finished CoreOperation at level 5, CPU:2.448, REAL:2.456, MEM:2091.4M, EPOCH TIME: 1720068904.056447
[07/04 04:55:04     75s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.681, REAL:2.695, MEM:2091.4M, EPOCH TIME: 1720068904.057029
[07/04 04:55:04     75s] Move report: Congestion aware Tweak moves 593 insts, mean move: 1.43 um, max move: 8.33 um 
[07/04 04:55:04     75s] 	Max move on inst (dp/src1mux/U69): (73.15, 83.86) --> (74.48, 90.86)
[07/04 04:55:04     75s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.7, real=0:00:03.0, mem=2091.4mb) @(0:01:13 - 0:01:16).
[07/04 04:55:04     75s] 
[07/04 04:55:04     75s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:04     75s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:04     75s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:04     75s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:04     75s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:04     75s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:04     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2059.4MB) @(0:01:16 - 0:01:16).
[07/04 04:55:04     75s] Move report: Detail placement moves 593 insts, mean move: 1.43 um, max move: 8.33 um 
[07/04 04:55:04     75s] 	Max move on inst (dp/src1mux/U69): (73.15, 83.86) --> (74.48, 90.86)
[07/04 04:55:04     75s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2059.4MB
[07/04 04:55:04     75s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:04     75s]   maximum (X+Y) =         8.33 um
[07/04 04:55:04     75s]   inst (dp/src1mux/U69) with max move: (73.15, 83.86) -> (74.48, 90.86)
[07/04 04:55:04     75s]   mean    (X+Y) =         1.43 um
[07/04 04:55:04     75s] Summary Report:
[07/04 04:55:04     75s] Instances move: 593 (out of 2204 movable)
[07/04 04:55:04     75s] Instances flipped: 0
[07/04 04:55:04     75s] Mean displacement: 1.43 um
[07/04 04:55:04     75s] Max displacement: 8.33 um (Instance: dp/src1mux/U69) (73.15, 83.86) -> (74.48, 90.86)
[07/04 04:55:04     75s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[07/04 04:55:04     75s] Total instances moved : 593
[07/04 04:55:04     75s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.783, REAL:2.789, MEM:2059.4M, EPOCH TIME: 1720068904.149018
[07/04 04:55:04     75s] Total net bbox length = 2.463e+04 (1.327e+04 1.136e+04) (ext = 6.105e+03)
[07/04 04:55:04     75s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2059.4MB
[07/04 04:55:04     75s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=2059.4MB) @(0:01:13 - 0:01:16).
[07/04 04:55:04     75s] *** Finished refinePlace (0:01:16 mem=2059.4M) ***
[07/04 04:55:04     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.9
[07/04 04:55:04     75s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.791, REAL:2.797, MEM:2059.4M, EPOCH TIME: 1720068904.150213
[07/04 04:55:04     75s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2059.4M, EPOCH TIME: 1720068904.150253
[07/04 04:55:04     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2218).
[07/04 04:55:04     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:04     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:04     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:04     75s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2059.4M, EPOCH TIME: 1720068904.159857
[07/04 04:55:04     75s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.811, REAL:2.817, MEM:2059.4M, EPOCH TIME: 1720068904.159944
[07/04 04:55:04     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:04     76s] #################################################################################
[07/04 04:55:04     76s] # Design Stage: PreRoute
[07/04 04:55:04     76s] # Design Name: mips32
[07/04 04:55:04     76s] # Design Mode: 45nm
[07/04 04:55:04     76s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:04     76s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:04     76s] # Signoff Settings: SI Off 
[07/04 04:55:04     76s] #################################################################################
[07/04 04:55:04     76s] Calculate delays in Single mode...
[07/04 04:55:04     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.9M, InitMEM = 2047.9M)
[07/04 04:55:04     76s] Start delay calculation (fullDC) (1 T). (MEM=2047.9)
[07/04 04:55:04     76s] End AAE Lib Interpolated Model. (MEM=2059.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:05     76s] Total number of fetched objects 2732
[07/04 04:55:05     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:05     76s] End delay calculation. (MEM=2107.11 CPU=0:00:00.6 REAL=0:00:01.0)
[07/04 04:55:05     76s] End delay calculation (fullDC). (MEM=2107.11 CPU=0:00:00.7 REAL=0:00:01.0)
[07/04 04:55:05     76s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2107.1M) ***
[07/04 04:55:05     77s] eGR doReRoute: optGuide
[07/04 04:55:05     77s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2107.1M, EPOCH TIME: 1720068905.356309
[07/04 04:55:05     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:05     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:05     77s] All LLGs are deleted
[07/04 04:55:05     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:05     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:05     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2107.1M, EPOCH TIME: 1720068905.356400
[07/04 04:55:05     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2107.1M, EPOCH TIME: 1720068905.356444
[07/04 04:55:05     77s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2060.1M, EPOCH TIME: 1720068905.356838
[07/04 04:55:05     77s] {MMLU 0 15 2315}
[07/04 04:55:05     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2060.1M
[07/04 04:55:05     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2060.1M
[07/04 04:55:05     77s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2060.11 MB )
[07/04 04:55:05     77s] (I)      ==================== Layers =====================
[07/04 04:55:05     77s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:05     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:55:05     77s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:05     77s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:55:05     77s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:55:05     77s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:05     77s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:55:05     77s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:55:05     77s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:55:05     77s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:05     77s] (I)      Started Import and model ( Curr Mem: 2060.11 MB )
[07/04 04:55:05     77s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:05     77s] (I)      == Non-default Options ==
[07/04 04:55:05     77s] (I)      Maximum routing layer                              : 10
[07/04 04:55:05     77s] (I)      Number of threads                                  : 1
[07/04 04:55:05     77s] (I)      Method to set GCell size                           : row
[07/04 04:55:05     77s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:55:05     77s] (I)      Use row-based GCell size
[07/04 04:55:05     77s] (I)      Use row-based GCell align
[07/04 04:55:05     77s] (I)      layer 0 area = 0
[07/04 04:55:05     77s] (I)      layer 1 area = 0
[07/04 04:55:05     77s] (I)      layer 2 area = 0
[07/04 04:55:05     77s] (I)      layer 3 area = 0
[07/04 04:55:05     77s] (I)      layer 4 area = 0
[07/04 04:55:05     77s] (I)      layer 5 area = 0
[07/04 04:55:05     77s] (I)      layer 6 area = 0
[07/04 04:55:05     77s] (I)      layer 7 area = 0
[07/04 04:55:05     77s] (I)      layer 8 area = 0
[07/04 04:55:05     77s] (I)      layer 9 area = 0
[07/04 04:55:05     77s] (I)      GCell unit size   : 2800
[07/04 04:55:05     77s] (I)      GCell multiplier  : 1
[07/04 04:55:05     77s] (I)      GCell row height  : 2800
[07/04 04:55:05     77s] (I)      Actual row height : 2800
[07/04 04:55:05     77s] (I)      GCell align ref   : 50160 50120
[07/04 04:55:05     77s] [NR-eGR] Track table information for default rule: 
[07/04 04:55:05     77s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:55:05     77s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:55:05     77s] (I)      ============== Default via ===============
[07/04 04:55:05     77s] (I)      +---+------------------+-----------------+
[07/04 04:55:05     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:55:05     77s] (I)      +---+------------------+-----------------+
[07/04 04:55:05     77s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:55:05     77s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:55:05     77s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:55:05     77s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:55:05     77s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:55:05     77s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:55:05     77s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:55:05     77s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:55:05     77s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:55:05     77s] (I)      +---+------------------+-----------------+
[07/04 04:55:05     77s] [NR-eGR] Read 10766 PG shapes
[07/04 04:55:05     77s] [NR-eGR] Read 0 clock shapes
[07/04 04:55:05     77s] [NR-eGR] Read 0 other shapes
[07/04 04:55:05     77s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:55:05     77s] [NR-eGR] #Instance Blockages : 0
[07/04 04:55:05     77s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:55:05     77s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:55:05     77s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:55:05     77s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:55:05     77s] [NR-eGR] #Other Blockages    : 0
[07/04 04:55:05     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:55:05     77s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[07/04 04:55:05     77s] [NR-eGR] Read 2315 nets ( ignored 15 )
[07/04 04:55:05     77s] (I)      early_global_route_priority property id does not exist.
[07/04 04:55:05     77s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1820  Num CS=0
[07/04 04:55:05     77s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 964
[07/04 04:55:05     77s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 736
[07/04 04:55:05     77s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:55:05     77s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 7
[07/04 04:55:05     77s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:55:05     77s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:55:05     77s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:55:05     77s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:55:05     77s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:55:05     77s] (I)      Number of ignored nets                =     15
[07/04 04:55:05     77s] (I)      Number of connected nets              =      0
[07/04 04:55:05     77s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:55:05     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:55:05     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:55:05     77s] (I)      Ndr track 0 does not exist
[07/04 04:55:05     77s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:55:05     77s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:55:05     77s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:55:05     77s] (I)      Site width          :   380  (dbu)
[07/04 04:55:05     77s] (I)      Row height          :  2800  (dbu)
[07/04 04:55:05     77s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:55:05     77s] (I)      GCell width         :  2800  (dbu)
[07/04 04:55:05     77s] (I)      GCell height        :  2800  (dbu)
[07/04 04:55:05     77s] (I)      Grid                :   142   142    10
[07/04 04:55:05     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:55:05     77s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:55:05     77s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:55:05     77s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:05     77s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:05     77s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:55:05     77s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:55:05     77s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:55:05     77s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:55:05     77s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:55:05     77s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:55:05     77s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:55:05     77s] (I)      --------------------------------------------------------
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] [NR-eGR] ============ Routing rule table ============
[07/04 04:55:05     77s] [NR-eGR] Rule id: 1  Nets: 2300
[07/04 04:55:05     77s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:55:05     77s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:55:05     77s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:55:05     77s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:05     77s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:05     77s] [NR-eGR] ========================================
[07/04 04:55:05     77s] [NR-eGR] 
[07/04 04:55:05     77s] (I)      =============== Blocked Tracks ===============
[07/04 04:55:05     77s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:05     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:55:05     77s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:05     77s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:55:05     77s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:55:05     77s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:55:05     77s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:55:05     77s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:55:05     77s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:55:05     77s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:55:05     77s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:55:05     77s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:55:05     77s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:55:05     77s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:05     77s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2060.11 MB )
[07/04 04:55:05     77s] (I)      Reset routing kernel
[07/04 04:55:05     77s] (I)      Started Global Routing ( Curr Mem: 2060.11 MB )
[07/04 04:55:05     77s] (I)      totalPins=7688  totalGlobalPin=7422 (96.54%)
[07/04 04:55:05     77s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:55:05     77s] [NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1a Route ============
[07/04 04:55:05     77s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1b Route ============
[07/04 04:55:05     77s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:05     77s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[07/04 04:55:05     77s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[07/04 04:55:05     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1c Route ============
[07/04 04:55:05     77s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1d Route ============
[07/04 04:55:05     77s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1e Route ============
[07/04 04:55:05     77s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:05     77s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] (I)      ============  Phase 1l Route ============
[07/04 04:55:05     77s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:55:05     77s] (I)      Layer  2:     134249      8567        12           0      147531    ( 0.00%) 
[07/04 04:55:05     77s] (I)      Layer  3:     194359     12194         0           0      200220    ( 0.00%) 
[07/04 04:55:05     77s] (I)      Layer  4:      89733      5308         1           0      100110    ( 0.00%) 
[07/04 04:55:05     77s] (I)      Layer  5:      93427      2015         0           0      100110    ( 0.00%) 
[07/04 04:55:05     77s] (I)      Layer  6:      86691      1472         0           0      100110    ( 0.00%) 
[07/04 04:55:05     77s] (I)      Layer  7:      25778         9         0        4020       29350    (12.05%) 
[07/04 04:55:05     77s] (I)      Layer  8:      18117        13         0       14448       18922    (43.30%) 
[07/04 04:55:05     77s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:55:05     77s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:55:05     77s] (I)      Total:        665571     29579        14       32771      716250    ( 4.38%) 
[07/04 04:55:05     77s] (I)      
[07/04 04:55:05     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:55:05     77s] [NR-eGR]                        OverCon           OverCon            
[07/04 04:55:05     77s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/04 04:55:05     77s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[07/04 04:55:05     77s] [NR-eGR] ---------------------------------------------------------------
[07/04 04:55:05     77s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal2 ( 2)         7( 0.03%)         1( 0.00%)   ( 0.04%) 
[07/04 04:55:05     77s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR]  metal9 ( 9)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[07/04 04:55:05     77s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:05     77s] [NR-eGR] ---------------------------------------------------------------
[07/04 04:55:05     77s] [NR-eGR]        Total         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[07/04 04:55:05     77s] [NR-eGR] 
[07/04 04:55:05     77s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2068.11 MB )
[07/04 04:55:05     77s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:55:05     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:55:05     77s] (I)      ============= Track Assignment ============
[07/04 04:55:05     77s] (I)      Started Track Assignment (1T) ( Curr Mem: 2068.11 MB )
[07/04 04:55:05     77s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:55:05     77s] (I)      Run Multi-thread track assignment
[07/04 04:55:05     77s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2068.11 MB )
[07/04 04:55:05     77s] (I)      Started Export ( Curr Mem: 2068.11 MB )
[07/04 04:55:05     77s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:55:05     77s] [NR-eGR] ------------------------------------
[07/04 04:55:05     77s] [NR-eGR]  metal1   (1H)             0   8065 
[07/04 04:55:05     77s] [NR-eGR]  metal2   (2V)          7906   9637 
[07/04 04:55:05     77s] [NR-eGR]  metal3   (3H)         14193   3472 
[07/04 04:55:05     77s] [NR-eGR]  metal4   (4V)          5454    575 
[07/04 04:55:05     77s] [NR-eGR]  metal5   (5H)          2430    429 
[07/04 04:55:05     77s] [NR-eGR]  metal6   (6V)          2067     18 
[07/04 04:55:05     77s] [NR-eGR]  metal7   (7H)             5      7 
[07/04 04:55:05     77s] [NR-eGR]  metal8   (8V)            18      1 
[07/04 04:55:05     77s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:55:05     77s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:55:05     77s] [NR-eGR] ------------------------------------
[07/04 04:55:05     77s] [NR-eGR]           Total        32100  22204 
[07/04 04:55:05     77s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:05     77s] [NR-eGR] Total half perimeter of net bounding box: 24634um
[07/04 04:55:05     77s] [NR-eGR] Total length: 32100um, number of vias: 22204
[07/04 04:55:05     77s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:05     77s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/04 04:55:05     77s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:05     77s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2058.59 MB )
[07/04 04:55:05     77s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2058.59 MB )
[07/04 04:55:05     77s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:55:05     77s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:55:05     77s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:55:05     77s] (I)       Early Global Route kernel              100.00%  45.03 sec  45.25 sec  0.22 sec  0.21 sec 
[07/04 04:55:05     77s] (I)       +-Import and model                      16.31%  45.04 sec  45.07 sec  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)       | +-Create place DB                      3.50%  45.04 sec  45.05 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | +-Import place data                  3.47%  45.04 sec  45.05 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read instances and placement     1.20%  45.04 sec  45.04 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read nets                        2.18%  45.04 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Create route DB                     10.14%  45.05 sec  45.07 sec  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)       | | +-Import route data (1T)            10.01%  45.05 sec  45.07 sec  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.56%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read routing blockages         0.00%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read instance blockages        0.28%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read PG blockages              0.95%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read clock blockages           0.01%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read other blockages           0.01%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read halo blockages            0.05%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Read boundary cut boxes        0.00%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read blackboxes                  0.01%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read prerouted                   0.70%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read unlegalized nets            0.14%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Read nets                        0.46%  45.05 sec  45.06 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Set up via pillars               0.01%  45.06 sec  45.06 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Initialize 3D grid graph         0.16%  45.06 sec  45.06 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Model blockage capacity          5.25%  45.06 sec  45.07 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | | | +-Initialize 3D capacity         4.74%  45.06 sec  45.07 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | +-Read aux data                        0.00%  45.07 sec  45.07 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Others data preparation              0.10%  45.07 sec  45.07 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Create route kernel                  2.32%  45.07 sec  45.07 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       +-Global Routing                        22.65%  45.07 sec  45.12 sec  0.05 sec  0.05 sec 
[07/04 04:55:05     77s] (I)       | +-Initialization                       0.76%  45.07 sec  45.08 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Net group 1                         18.70%  45.08 sec  45.12 sec  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)       | | +-Generate topology                  1.04%  45.08 sec  45.08 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1a                           3.23%  45.08 sec  45.09 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | | +-Pattern routing (1T)             2.71%  45.08 sec  45.09 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | | +-Add via demand to 2D             0.39%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1b                           0.10%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1c                           0.01%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1d                           0.01%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1e                           0.11%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | | +-Route legalization               0.00%  45.09 sec  45.09 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | | +-Phase 1l                          12.26%  45.09 sec  45.12 sec  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)       | | | +-Layer assignment (1T)           11.15%  45.09 sec  45.12 sec  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)       | +-Clean cong LA                        0.00%  45.12 sec  45.12 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       +-Export 3D cong map                     2.85%  45.12 sec  45.13 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | +-Export 2D cong map                   0.32%  45.13 sec  45.13 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       +-Extract Global 3D Wires                0.29%  45.13 sec  45.13 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       +-Track Assignment (1T)                 16.26%  45.14 sec  45.17 sec  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)       | +-Initialization                       0.05%  45.14 sec  45.14 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Track Assignment Kernel             15.87%  45.14 sec  45.17 sec  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)       | +-Free Memory                          0.01%  45.17 sec  45.17 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       +-Export                                36.85%  45.17 sec  45.25 sec  0.08 sec  0.08 sec 
[07/04 04:55:05     77s] (I)       | +-Export DB wires                      9.45%  45.17 sec  45.19 sec  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)       | | +-Export all nets                    7.59%  45.17 sec  45.19 sec  0.02 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | | +-Set wire vias                      1.32%  45.19 sec  45.19 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)       | +-Report wirelength                    3.72%  45.19 sec  45.20 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | +-Update net boxes                     3.63%  45.20 sec  45.21 sec  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)       | +-Update timing                       19.84%  45.21 sec  45.25 sec  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)       +-Postprocess design                     0.03%  45.25 sec  45.25 sec  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)      ===================== Summary by functions =====================
[07/04 04:55:05     77s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:55:05     77s] (I)      ----------------------------------------------------------------
[07/04 04:55:05     77s] (I)        0  Early Global Route kernel      100.00%  0.22 sec  0.21 sec 
[07/04 04:55:05     77s] (I)        1  Export                          36.85%  0.08 sec  0.08 sec 
[07/04 04:55:05     77s] (I)        1  Global Routing                  22.65%  0.05 sec  0.05 sec 
[07/04 04:55:05     77s] (I)        1  Import and model                16.31%  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)        1  Track Assignment (1T)           16.26%  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)        1  Export 3D cong map               2.85%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        1  Extract Global 3D Wires          0.29%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        1  Postprocess design               0.03%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Update timing                   19.84%  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)        2  Net group 1                     18.70%  0.04 sec  0.04 sec 
[07/04 04:55:05     77s] (I)        2  Track Assignment Kernel         15.87%  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)        2  Create route DB                 10.14%  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)        2  Export DB wires                  9.45%  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)        2  Report wirelength                3.72%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        2  Update net boxes                 3.63%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        2  Create place DB                  3.50%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        2  Create route kernel              2.32%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Initialization                   0.81%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Export 2D cong map               0.32%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1l                        12.26%  0.03 sec  0.03 sec 
[07/04 04:55:05     77s] (I)        3  Import route data (1T)          10.01%  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)        3  Export all nets                  7.59%  0.02 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        3  Import place data                3.47%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1a                         3.23%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        3  Set wire vias                    1.32%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Generate topology                1.04%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Layer assignment (1T)           11.15%  0.02 sec  0.02 sec 
[07/04 04:55:05     77s] (I)        4  Model blockage capacity          5.25%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        4  Pattern routing (1T)             2.71%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        4  Read nets                        2.63%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        4  Read blockages ( Layer 2-10 )    1.56%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Read instances and placement     1.20%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Read prerouted                   0.70%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Add via demand to 2D             0.39%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Read unlegalized nets            0.14%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Initialize 3D capacity           4.74%  0.01 sec  0.01 sec 
[07/04 04:55:05     77s] (I)        5  Read PG blockages                0.95%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read instance blockages          0.28%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:55:05     77s] Extraction called for design 'mips32' of instances=2218 and nets=2464 using extraction engine 'preRoute' .
[07/04 04:55:05     77s] PreRoute RC Extraction called for design mips32.
[07/04 04:55:05     77s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:05     77s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:05     77s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:05     77s] RCMode: PreRoute
[07/04 04:55:05     77s]       RC Corner Indexes            0   
[07/04 04:55:05     77s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:05     77s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:05     77s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:05     77s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:05     77s] Shrink Factor                : 1.00000
[07/04 04:55:05     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] Trim Metal Layers:
[07/04 04:55:05     77s] LayerId::1 widthSet size::1
[07/04 04:55:05     77s] LayerId::2 widthSet size::1
[07/04 04:55:05     77s] LayerId::3 widthSet size::1
[07/04 04:55:05     77s] LayerId::4 widthSet size::1
[07/04 04:55:05     77s] LayerId::5 widthSet size::1
[07/04 04:55:05     77s] LayerId::6 widthSet size::1
[07/04 04:55:05     77s] LayerId::7 widthSet size::1
[07/04 04:55:05     77s] LayerId::8 widthSet size::1
[07/04 04:55:05     77s] LayerId::9 widthSet size::1
[07/04 04:55:05     77s] LayerId::10 widthSet size::1
[07/04 04:55:05     77s] Updating RC grid for preRoute extraction ...
[07/04 04:55:05     77s] eee: pegSigSF::1.070000
[07/04 04:55:05     77s] Initializing multi-corner resistance tables ...
[07/04 04:55:05     77s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:55:05     77s] eee: l::2 avDens::0.113129 usedTrk::566.837145 availTrk::5010.526316 sigTrk::566.837145
[07/04 04:55:05     77s] eee: l::3 avDens::0.125139 usedTrk::1026.136529 availTrk::8200.000000 sigTrk::1026.136529
[07/04 04:55:05     77s] eee: l::4 avDens::0.115254 usedTrk::391.861963 availTrk::3400.000000 sigTrk::391.861963
[07/04 04:55:05     77s] eee: l::5 avDens::0.049348 usedTrk::177.653641 availTrk::3600.000000 sigTrk::177.653641
[07/04 04:55:05     77s] eee: l::6 avDens::0.050970 usedTrk::147.813892 availTrk::2900.000000 sigTrk::147.813892
[07/04 04:55:05     77s] eee: l::7 avDens::0.003454 usedTrk::0.403000 availTrk::116.666667 sigTrk::0.403000
[07/04 04:55:05     77s] eee: l::8 avDens::0.086991 usedTrk::176.880786 availTrk::2033.333333 sigTrk::176.880786
[07/04 04:55:05     77s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:55:05     77s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:05     77s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:05     77s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269907 uaWl=1.000000 uaWlH=0.301363 aWlH=0.000000 lMod=0 pMax=0.853400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:05     77s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2058.594M)
[07/04 04:55:05     77s] Compute RC Scale Done ...
[07/04 04:55:05     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:2077.7M, EPOCH TIME: 1720068905.710012
[07/04 04:55:05     77s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:05     77s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:05     77s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:05     77s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:05     77s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:05     77s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:05     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:05     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.005, MEM:2093.7M, EPOCH TIME: 1720068905.715129
[07/04 04:55:05     77s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/04 04:55:05     77s] Begin: GigaOpt Route Type Constraints Refinement
[07/04 04:55:05     77s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:17.4/0:01:21.1 (1.0), mem = 2093.7M
[07/04 04:55:05     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.14
[07/04 04:55:05     77s] ### Creating RouteCongInterface, started
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] #optDebug: {0, 1.000}
[07/04 04:55:05     77s] ### Creating RouteCongInterface, finished
[07/04 04:55:05     77s] Updated routing constraints on 0 nets.
[07/04 04:55:05     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.14
[07/04 04:55:05     77s] Bottom Preferred Layer:
[07/04 04:55:05     77s] +---------------+------------+----------+
[07/04 04:55:05     77s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:05     77s] +---------------+------------+----------+
[07/04 04:55:05     77s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:05     77s] +---------------+------------+----------+
[07/04 04:55:05     77s] Via Pillar Rule:
[07/04 04:55:05     77s]     None
[07/04 04:55:05     77s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:01:17.4/0:01:21.1 (1.0), mem = 2093.7M
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] =============================================================================================
[07/04 04:55:05     77s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.18-s099_1
[07/04 04:55:05     77s] =============================================================================================
[07/04 04:55:05     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:05     77s] ---------------------------------------------------------------------------------------------
[07/04 04:55:05     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:05     77s] [ MISC                   ]          0:00:00.0  (  22.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:05     77s] ---------------------------------------------------------------------------------------------
[07/04 04:55:05     77s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/04 04:55:05     77s] ---------------------------------------------------------------------------------------------
[07/04 04:55:05     77s] 
[07/04 04:55:05     77s] End: GigaOpt Route Type Constraints Refinement
[07/04 04:55:05     77s] skip EGR on cluster skew clock nets.
[07/04 04:55:05     77s] OPTC: user 20.0
[07/04 04:55:05     77s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:05     77s] #################################################################################
[07/04 04:55:05     77s] # Design Stage: PreRoute
[07/04 04:55:05     77s] # Design Name: mips32
[07/04 04:55:05     77s] # Design Mode: 45nm
[07/04 04:55:05     77s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:05     77s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:05     77s] # Signoff Settings: SI Off 
[07/04 04:55:05     77s] #################################################################################
[07/04 04:55:05     77s] Calculate delays in Single mode...
[07/04 04:55:05     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 2091.7M, InitMEM = 2091.7M)
[07/04 04:55:05     77s] Start delay calculation (fullDC) (1 T). (MEM=2091.67)
[07/04 04:55:06     77s] End AAE Lib Interpolated Model. (MEM=2103.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:06     78s] Total number of fetched objects 2732
[07/04 04:55:06     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:06     78s] End delay calculation. (MEM=2104.8 CPU=0:00:00.6 REAL=0:00:00.0)
[07/04 04:55:06     78s] End delay calculation (fullDC). (MEM=2104.8 CPU=0:00:00.7 REAL=0:00:01.0)
[07/04 04:55:06     78s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2104.8M) ***
[07/04 04:55:06     78s] Begin: GigaOpt postEco DRV Optimization
[07/04 04:55:06     78s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/04 04:55:06     78s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:18.5/0:01:22.2 (1.0), mem = 2104.8M
[07/04 04:55:06     78s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:06     78s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:06     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.15
[07/04 04:55:06     78s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:06     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=2104.8M
[07/04 04:55:06     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.8M, EPOCH TIME: 1720068906.847184
[07/04 04:55:06     78s] Processing tracks to init pin-track alignment.
[07/04 04:55:06     78s] z: 2, totalTracks: 1
[07/04 04:55:06     78s] z: 4, totalTracks: 1
[07/04 04:55:06     78s] z: 6, totalTracks: 1
[07/04 04:55:06     78s] z: 8, totalTracks: 1
[07/04 04:55:06     78s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:06     78s] All LLGs are deleted
[07/04 04:55:06     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:06     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:06     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2104.8M, EPOCH TIME: 1720068906.848642
[07/04 04:55:06     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2104.8M, EPOCH TIME: 1720068906.848699
[07/04 04:55:06     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.8M, EPOCH TIME: 1720068906.849114
[07/04 04:55:06     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:06     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:06     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2104.8M, EPOCH TIME: 1720068906.849325
[07/04 04:55:06     78s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:06     78s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:06     78s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2104.8M, EPOCH TIME: 1720068906.851879
[07/04 04:55:06     78s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:55:06     78s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:55:06     78s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2104.8M, EPOCH TIME: 1720068906.852777
[07/04 04:55:06     78s] Fast DP-INIT is on for default
[07/04 04:55:06     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:55:06     78s] Atter site array init, number of instance map data is 0.
[07/04 04:55:06     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2104.8M, EPOCH TIME: 1720068906.853975
[07/04 04:55:06     78s] 
[07/04 04:55:06     78s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:06     78s] 
[07/04 04:55:06     78s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:06     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2104.8M, EPOCH TIME: 1720068906.855056
[07/04 04:55:06     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.8M, EPOCH TIME: 1720068906.855103
[07/04 04:55:06     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2120.8M, EPOCH TIME: 1720068906.855468
[07/04 04:55:06     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2120.8MB).
[07/04 04:55:06     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2120.8M, EPOCH TIME: 1720068906.855891
[07/04 04:55:06     78s] TotalInstCnt at PhyDesignMc Initialization: 2218
[07/04 04:55:06     78s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=2120.8M
[07/04 04:55:06     78s] ### Creating RouteCongInterface, started
[07/04 04:55:06     78s] 
[07/04 04:55:06     78s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:55:06     78s] 
[07/04 04:55:06     78s] #optDebug: {0, 1.000}
[07/04 04:55:06     78s] ### Creating RouteCongInterface, finished
[07/04 04:55:06     78s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:06     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2120.8M
[07/04 04:55:06     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2120.8M
[07/04 04:55:06     78s] [GPS-DRV] Optimizer parameters ============================= 
[07/04 04:55:06     78s] [GPS-DRV] maxDensity (design): 0.95
[07/04 04:55:06     78s] [GPS-DRV] maxLocalDensity: 0.98
[07/04 04:55:06     78s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[07/04 04:55:06     78s] [GPS-DRV] All active and enabled setup views
[07/04 04:55:06     78s] [GPS-DRV]     default
[07/04 04:55:06     78s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:06     78s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:06     78s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/04 04:55:06     78s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/04 04:55:06     78s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/04 04:55:06     78s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2139.9M, EPOCH TIME: 1720068906.978733
[07/04 04:55:06     78s] Found 0 hard placement blockage before merging.
[07/04 04:55:06     78s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2139.9M, EPOCH TIME: 1720068906.978814
[07/04 04:55:07     78s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:07     78s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/04 04:55:07     78s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:07     78s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/04 04:55:07     78s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:07     78s] Info: violation cost 0.205996 (cap = 0.029673, tran = 0.176322, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:07     78s] |     1|    23|    -0.00|     2|     2|    -0.00|     0|     0|     0|     0|     6.06|     0.00|       0|       0|       0| 17.78%|          |         |
[07/04 04:55:07     78s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:07     78s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.06|     0.00|       1|       0|       2| 17.79%| 0:00:00.0|  2193.0M|
[07/04 04:55:07     78s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:07     78s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.06|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2193.0M|
[07/04 04:55:07     78s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:07     78s] Bottom Preferred Layer:
[07/04 04:55:07     78s] +---------------+------------+----------+
[07/04 04:55:07     78s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:07     78s] +---------------+------------+----------+
[07/04 04:55:07     78s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:07     78s] +---------------+------------+----------+
[07/04 04:55:07     78s] Via Pillar Rule:
[07/04 04:55:07     78s]     None
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2193.0M) ***
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:07     78s] Total-nets :: 2316, Stn-nets :: 1, ratio :: 0.0431779 %, Total-len 32083.5, Stn-len 286.825
[07/04 04:55:07     78s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.9M, EPOCH TIME: 1720068907.197743
[07/04 04:55:07     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:07     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     78s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2109.9M, EPOCH TIME: 1720068907.207760
[07/04 04:55:07     78s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:07     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.15
[07/04 04:55:07     78s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:18.9/0:01:22.5 (1.0), mem = 2109.9M
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] =============================================================================================
[07/04 04:55:07     78s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.18-s099_1
[07/04 04:55:07     78s] =============================================================================================
[07/04 04:55:07     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:07     78s] ---------------------------------------------------------------------------------------------
[07/04 04:55:07     78s] [ SlackTraversorInit     ]      1   0:00:00.1  (  18.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:07     78s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:07     78s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:07     78s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:07     78s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:07     78s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ OptEval                ]      1   0:00:00.1  (  17.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:07     78s] [ OptCommit              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:07     78s] [ IncrDelayCalc          ]      5   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:07     78s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:07     78s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:07     78s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:07     78s] [ MISC                   ]          0:00:00.1  (  32.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:07     78s] ---------------------------------------------------------------------------------------------
[07/04 04:55:07     78s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:07     78s] ---------------------------------------------------------------------------------------------
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] End: GigaOpt postEco DRV Optimization
[07/04 04:55:07     78s] **INFO: Flow update: Design timing is met.
[07/04 04:55:07     78s] Running refinePlace -preserveRouting true -hardFence false
[07/04 04:55:07     78s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2109.9M, EPOCH TIME: 1720068907.210442
[07/04 04:55:07     78s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2109.9M, EPOCH TIME: 1720068907.210500
[07/04 04:55:07     78s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2109.9M, EPOCH TIME: 1720068907.210555
[07/04 04:55:07     78s] Processing tracks to init pin-track alignment.
[07/04 04:55:07     78s] z: 2, totalTracks: 1
[07/04 04:55:07     78s] z: 4, totalTracks: 1
[07/04 04:55:07     78s] z: 6, totalTracks: 1
[07/04 04:55:07     78s] z: 8, totalTracks: 1
[07/04 04:55:07     78s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:07     78s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2109.9M, EPOCH TIME: 1720068907.212805
[07/04 04:55:07     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:07     78s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2109.9M, EPOCH TIME: 1720068907.219288
[07/04 04:55:07     78s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2109.9M, EPOCH TIME: 1720068907.219353
[07/04 04:55:07     78s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2109.9M, EPOCH TIME: 1720068907.219545
[07/04 04:55:07     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2109.9MB).
[07/04 04:55:07     78s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2109.9M, EPOCH TIME: 1720068907.220095
[07/04 04:55:07     78s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2109.9M, EPOCH TIME: 1720068907.220128
[07/04 04:55:07     78s] TDRefine: refinePlace mode is spiral
[07/04 04:55:07     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.10
[07/04 04:55:07     78s] OPERPROF:   Starting RefinePlace at level 2, MEM:2109.9M, EPOCH TIME: 1720068907.220192
[07/04 04:55:07     78s] *** Starting refinePlace (0:01:19 mem=2109.9M) ***
[07/04 04:55:07     78s] Total net bbox length = 2.463e+04 (1.327e+04 1.136e+04) (ext = 6.105e+03)
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:07     78s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:07     78s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] Starting Small incrNP...
[07/04 04:55:07     78s] User Input Parameters:
[07/04 04:55:07     78s] - Congestion Driven    : Off
[07/04 04:55:07     78s] - Timing Driven        : Off
[07/04 04:55:07     78s] - Area-Violation Based : Off
[07/04 04:55:07     78s] - Start Rollback Level : -5
[07/04 04:55:07     78s] - Legalized            : On
[07/04 04:55:07     78s] - Window Based         : Off
[07/04 04:55:07     78s] - eDen incr mode       : Off
[07/04 04:55:07     78s] - Small incr mode      : On
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2109.9M, EPOCH TIME: 1720068907.226461
[07/04 04:55:07     78s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2109.9M, EPOCH TIME: 1720068907.227070
[07/04 04:55:07     78s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2109.9M, EPOCH TIME: 1720068907.228222
[07/04 04:55:07     78s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[07/04 04:55:07     78s] Density distribution unevenness ratio = 62.987%
[07/04 04:55:07     78s] Density distribution unevenness ratio (U70) = 0.000%
[07/04 04:55:07     78s] Density distribution unevenness ratio (U80) = 0.000%
[07/04 04:55:07     78s] Density distribution unevenness ratio (U90) = 0.000%
[07/04 04:55:07     78s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.002, MEM:2109.9M, EPOCH TIME: 1720068907.228330
[07/04 04:55:07     78s] cost 0.675342, thresh 1.000000
[07/04 04:55:07     78s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2109.9M)
[07/04 04:55:07     78s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:07     78s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2109.9M, EPOCH TIME: 1720068907.228534
[07/04 04:55:07     78s] Starting refinePlace ...
[07/04 04:55:07     78s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:07     78s] One DDP V2 for no tweak run.
[07/04 04:55:07     78s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:07     78s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2109.9M, EPOCH TIME: 1720068907.237574
[07/04 04:55:07     78s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:55:07     78s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2109.9M, EPOCH TIME: 1720068907.237651
[07/04 04:55:07     78s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2109.9M, EPOCH TIME: 1720068907.237757
[07/04 04:55:07     78s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2109.9M, EPOCH TIME: 1720068907.237790
[07/04 04:55:07     78s] DDP markSite nrRow 107 nrJob 107
[07/04 04:55:07     78s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2109.9M, EPOCH TIME: 1720068907.238039
[07/04 04:55:07     78s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2109.9M, EPOCH TIME: 1720068907.238083
[07/04 04:55:07     78s]   Spread Effort: high, pre-route mode, useDDP on.
[07/04 04:55:07     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2109.9MB) @(0:01:19 - 0:01:19).
[07/04 04:55:07     78s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:07     78s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:55:07     78s] 
[07/04 04:55:07     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:07     79s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:07     79s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:07     79s] Move report: legalization moves 1 insts, mean move: 0.57 um, max move: 0.57 um spiral
[07/04 04:55:07     79s] 	Max move on inst (dp/rf/FE_OFC54_wd_1): (95.95, 93.66) --> (96.52, 93.66)
[07/04 04:55:07     79s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:07     79s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:07     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2077.9MB) @(0:01:19 - 0:01:19).
[07/04 04:55:07     79s] Move report: Detail placement moves 1 insts, mean move: 0.57 um, max move: 0.57 um 
[07/04 04:55:07     79s] 	Max move on inst (dp/rf/FE_OFC54_wd_1): (95.95, 93.66) --> (96.52, 93.66)
[07/04 04:55:07     79s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2077.9MB
[07/04 04:55:07     79s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:07     79s]   maximum (X+Y) =         0.57 um
[07/04 04:55:07     79s]   inst (dp/rf/FE_OFC54_wd_1) with max move: (95.95, 93.66) -> (96.52, 93.66)
[07/04 04:55:07     79s]   mean    (X+Y) =         0.57 um
[07/04 04:55:07     79s] Summary Report:
[07/04 04:55:07     79s] Instances move: 1 (out of 2205 movable)
[07/04 04:55:07     79s] Instances flipped: 0
[07/04 04:55:07     79s] Mean displacement: 0.57 um
[07/04 04:55:07     79s] Max displacement: 0.57 um (Instance: dp/rf/FE_OFC54_wd_1) (95.95, 93.66) -> (96.52, 93.66)
[07/04 04:55:07     79s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[07/04 04:55:07     79s] Total instances moved : 1
[07/04 04:55:07     79s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.086, REAL:0.085, MEM:2077.9M, EPOCH TIME: 1720068907.313919
[07/04 04:55:07     79s] Total net bbox length = 2.463e+04 (1.327e+04 1.136e+04) (ext = 6.105e+03)
[07/04 04:55:07     79s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2077.9MB
[07/04 04:55:07     79s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2077.9MB) @(0:01:19 - 0:01:19).
[07/04 04:55:07     79s] *** Finished refinePlace (0:01:19 mem=2077.9M) ***
[07/04 04:55:07     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.10
[07/04 04:55:07     79s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.095, REAL:0.095, MEM:2077.9M, EPOCH TIME: 1720068907.314704
[07/04 04:55:07     79s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2077.9M, EPOCH TIME: 1720068907.314742
[07/04 04:55:07     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:07     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:07     79s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.007, MEM:2077.9M, EPOCH TIME: 1720068907.321581
[07/04 04:55:07     79s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.112, REAL:0.111, MEM:2077.9M, EPOCH TIME: 1720068907.321631
[07/04 04:55:07     79s] **INFO: Flow update: Design timing is met.
[07/04 04:55:07     79s] **INFO: Flow update: Design timing is met.
[07/04 04:55:07     79s] **INFO: Flow update: Design timing is met.
[07/04 04:55:07     79s] #optDebug: fT-D <X 1 0 0 0>
[07/04 04:55:07     79s] Register exp ratio and priority group on 0 nets on 2316 nets : 
[07/04 04:55:07     79s] 
[07/04 04:55:07     79s] Active setup views:
[07/04 04:55:07     79s]  default
[07/04 04:55:07     79s]   Dominating endpoints: 0
[07/04 04:55:07     79s]   Dominating TNS: -0.000
[07/04 04:55:07     79s] 
[07/04 04:55:07     79s] Extraction called for design 'mips32' of instances=2219 and nets=2465 using extraction engine 'preRoute' .
[07/04 04:55:07     79s] PreRoute RC Extraction called for design mips32.
[07/04 04:55:07     79s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:07     79s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:07     79s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:07     79s] RCMode: PreRoute
[07/04 04:55:07     79s]       RC Corner Indexes            0   
[07/04 04:55:07     79s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:07     79s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:07     79s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:07     79s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:07     79s] Shrink Factor                : 1.00000
[07/04 04:55:07     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:55:07     79s] RC Grid backup saved.
[07/04 04:55:07     79s] 
[07/04 04:55:07     79s] Trim Metal Layers:
[07/04 04:55:07     79s] LayerId::1 widthSet size::1
[07/04 04:55:07     79s] LayerId::2 widthSet size::1
[07/04 04:55:07     79s] LayerId::3 widthSet size::1
[07/04 04:55:07     79s] LayerId::4 widthSet size::1
[07/04 04:55:07     79s] LayerId::5 widthSet size::1
[07/04 04:55:07     79s] LayerId::6 widthSet size::1
[07/04 04:55:07     79s] LayerId::7 widthSet size::1
[07/04 04:55:07     79s] LayerId::8 widthSet size::1
[07/04 04:55:07     79s] LayerId::9 widthSet size::1
[07/04 04:55:07     79s] LayerId::10 widthSet size::1
[07/04 04:55:07     79s] Skipped RC grid update for preRoute extraction.
[07/04 04:55:07     79s] eee: pegSigSF::1.070000
[07/04 04:55:07     79s] Initializing multi-corner resistance tables ...
[07/04 04:55:07     79s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:55:07     79s] eee: l::2 avDens::0.113129 usedTrk::566.837145 availTrk::5010.526316 sigTrk::566.837145
[07/04 04:55:07     79s] eee: l::3 avDens::0.125139 usedTrk::1026.136529 availTrk::8200.000000 sigTrk::1026.136529
[07/04 04:55:07     79s] eee: l::4 avDens::0.115254 usedTrk::391.861963 availTrk::3400.000000 sigTrk::391.861963
[07/04 04:55:07     79s] eee: l::5 avDens::0.049348 usedTrk::177.653641 availTrk::3600.000000 sigTrk::177.653641
[07/04 04:55:07     79s] eee: l::6 avDens::0.050970 usedTrk::147.813892 availTrk::2900.000000 sigTrk::147.813892
[07/04 04:55:07     79s] eee: l::7 avDens::0.003454 usedTrk::0.403000 availTrk::116.666667 sigTrk::0.403000
[07/04 04:55:07     79s] eee: l::8 avDens::0.086991 usedTrk::176.880786 availTrk::2033.333333 sigTrk::176.880786
[07/04 04:55:07     79s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:55:07     79s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:07     79s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:07     79s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269907 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853400 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:07     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2138.547M)
[07/04 04:55:07     79s] Starting delay calculation for Setup views
[07/04 04:55:07     79s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:07     79s] #################################################################################
[07/04 04:55:07     79s] # Design Stage: PreRoute
[07/04 04:55:07     79s] # Design Name: mips32
[07/04 04:55:07     79s] # Design Mode: 45nm
[07/04 04:55:07     79s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:07     79s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:07     79s] # Signoff Settings: SI Off 
[07/04 04:55:07     79s] #################################################################################
[07/04 04:55:07     79s] Calculate delays in Single mode...
[07/04 04:55:07     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2128.5M, InitMEM = 2128.5M)
[07/04 04:55:07     79s] Start delay calculation (fullDC) (1 T). (MEM=2128.55)
[07/04 04:55:07     79s] End AAE Lib Interpolated Model. (MEM=2140.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:08     79s] Total number of fetched objects 2733
[07/04 04:55:08     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:08     79s] End delay calculation. (MEM=2112.59 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:55:08     79s] End delay calculation (fullDC). (MEM=2112.59 CPU=0:00:00.7 REAL=0:00:01.0)
[07/04 04:55:08     79s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2112.6M) ***
[07/04 04:55:08     80s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:20 mem=2112.6M)
[07/04 04:55:08     80s] OPTC: user 20.0
[07/04 04:55:08     80s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2112.59 MB )
[07/04 04:55:08     80s] (I)      ==================== Layers =====================
[07/04 04:55:08     80s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:08     80s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:55:08     80s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:08     80s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:55:08     80s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:55:08     80s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:08     80s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:55:08     80s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:55:08     80s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:55:08     80s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:08     80s] (I)      Started Import and model ( Curr Mem: 2112.59 MB )
[07/04 04:55:08     80s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:08     80s] (I)      == Non-default Options ==
[07/04 04:55:08     80s] (I)      Build term to term wires                           : false
[07/04 04:55:08     80s] (I)      Maximum routing layer                              : 10
[07/04 04:55:08     80s] (I)      Number of threads                                  : 1
[07/04 04:55:08     80s] (I)      Method to set GCell size                           : row
[07/04 04:55:08     80s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:55:08     80s] (I)      Use row-based GCell size
[07/04 04:55:08     80s] (I)      Use row-based GCell align
[07/04 04:55:08     80s] (I)      layer 0 area = 0
[07/04 04:55:08     80s] (I)      layer 1 area = 0
[07/04 04:55:08     80s] (I)      layer 2 area = 0
[07/04 04:55:08     80s] (I)      layer 3 area = 0
[07/04 04:55:08     80s] (I)      layer 4 area = 0
[07/04 04:55:08     80s] (I)      layer 5 area = 0
[07/04 04:55:08     80s] (I)      layer 6 area = 0
[07/04 04:55:08     80s] (I)      layer 7 area = 0
[07/04 04:55:08     80s] (I)      layer 8 area = 0
[07/04 04:55:08     80s] (I)      layer 9 area = 0
[07/04 04:55:08     80s] (I)      GCell unit size   : 2800
[07/04 04:55:08     80s] (I)      GCell multiplier  : 1
[07/04 04:55:08     80s] (I)      GCell row height  : 2800
[07/04 04:55:08     80s] (I)      Actual row height : 2800
[07/04 04:55:08     80s] (I)      GCell align ref   : 50160 50120
[07/04 04:55:08     80s] [NR-eGR] Track table information for default rule: 
[07/04 04:55:08     80s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:55:08     80s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:55:08     80s] (I)      ============== Default via ===============
[07/04 04:55:08     80s] (I)      +---+------------------+-----------------+
[07/04 04:55:08     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:55:08     80s] (I)      +---+------------------+-----------------+
[07/04 04:55:08     80s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:55:08     80s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:55:08     80s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:55:08     80s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:55:08     80s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:55:08     80s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:55:08     80s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:55:08     80s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:55:08     80s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:55:08     80s] (I)      +---+------------------+-----------------+
[07/04 04:55:08     80s] [NR-eGR] Read 10766 PG shapes
[07/04 04:55:08     80s] [NR-eGR] Read 0 clock shapes
[07/04 04:55:08     80s] [NR-eGR] Read 0 other shapes
[07/04 04:55:08     80s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:55:08     80s] [NR-eGR] #Instance Blockages : 0
[07/04 04:55:08     80s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:55:08     80s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:55:08     80s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:55:08     80s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:55:08     80s] [NR-eGR] #Other Blockages    : 0
[07/04 04:55:08     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:55:08     80s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[07/04 04:55:08     80s] [NR-eGR] Read 2316 nets ( ignored 15 )
[07/04 04:55:08     80s] (I)      early_global_route_priority property id does not exist.
[07/04 04:55:08     80s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1820  Num CS=0
[07/04 04:55:08     80s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 964
[07/04 04:55:08     80s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 736
[07/04 04:55:08     80s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:55:08     80s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 7
[07/04 04:55:08     80s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:55:08     80s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:55:08     80s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:55:08     80s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:55:08     80s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:55:08     80s] (I)      Number of ignored nets                =     15
[07/04 04:55:08     80s] (I)      Number of connected nets              =      0
[07/04 04:55:08     80s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:55:08     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:55:08     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:55:08     80s] (I)      Ndr track 0 does not exist
[07/04 04:55:08     80s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:55:08     80s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:55:08     80s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:55:08     80s] (I)      Site width          :   380  (dbu)
[07/04 04:55:08     80s] (I)      Row height          :  2800  (dbu)
[07/04 04:55:08     80s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:55:08     80s] (I)      GCell width         :  2800  (dbu)
[07/04 04:55:08     80s] (I)      GCell height        :  2800  (dbu)
[07/04 04:55:08     80s] (I)      Grid                :   142   142    10
[07/04 04:55:08     80s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:55:08     80s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:55:08     80s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:55:08     80s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:08     80s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:08     80s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:55:08     80s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:55:08     80s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:55:08     80s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:55:08     80s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:55:08     80s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:55:08     80s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:55:08     80s] (I)      --------------------------------------------------------
[07/04 04:55:08     80s] 
[07/04 04:55:08     80s] [NR-eGR] ============ Routing rule table ============
[07/04 04:55:08     80s] [NR-eGR] Rule id: 0  Nets: 2301
[07/04 04:55:08     80s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:55:08     80s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:55:08     80s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:55:08     80s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:08     80s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:08     80s] [NR-eGR] ========================================
[07/04 04:55:08     80s] [NR-eGR] 
[07/04 04:55:08     80s] (I)      =============== Blocked Tracks ===============
[07/04 04:55:08     80s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:08     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:55:08     80s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:08     80s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:55:08     80s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:55:08     80s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:55:08     80s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:55:08     80s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:55:08     80s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:55:08     80s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:55:08     80s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:55:08     80s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:55:08     80s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:55:08     80s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:08     80s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2112.59 MB )
[07/04 04:55:08     80s] (I)      Reset routing kernel
[07/04 04:55:08     80s] (I)      Started Global Routing ( Curr Mem: 2112.59 MB )
[07/04 04:55:08     80s] (I)      totalPins=7690  totalGlobalPin=7424 (96.54%)
[07/04 04:55:08     80s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:55:08     80s] [NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1a Route ============
[07/04 04:55:08     80s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1b Route ============
[07/04 04:55:08     80s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:08     80s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[07/04 04:55:08     80s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[07/04 04:55:08     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1c Route ============
[07/04 04:55:08     80s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1d Route ============
[07/04 04:55:08     80s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1e Route ============
[07/04 04:55:08     80s] (I)      Usage: 20339 = (10897 H, 9442 V) = (3.35% H, 2.78% V) = (1.526e+04um H, 1.322e+04um V)
[07/04 04:55:08     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] (I)      ============  Phase 1l Route ============
[07/04 04:55:08     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:55:08     80s] (I)      Layer  2:     134249      8510        12           0      147531    ( 0.00%) 
[07/04 04:55:08     80s] (I)      Layer  3:     194359     12223         0           0      200220    ( 0.00%) 
[07/04 04:55:08     80s] (I)      Layer  4:      89733      5339         1           0      100110    ( 0.00%) 
[07/04 04:55:08     80s] (I)      Layer  5:      93427      1984         0           0      100110    ( 0.00%) 
[07/04 04:55:08     80s] (I)      Layer  6:      86691      1492         0           0      100110    ( 0.00%) 
[07/04 04:55:08     80s] (I)      Layer  7:      25778         9         0        4020       29350    (12.05%) 
[07/04 04:55:08     80s] (I)      Layer  8:      18117        13         0       14448       18922    (43.30%) 
[07/04 04:55:08     80s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:55:08     80s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:55:08     80s] (I)      Total:        665571     29571        14       32771      716250    ( 4.38%) 
[07/04 04:55:08     80s] (I)      
[07/04 04:55:08     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:55:08     80s] [NR-eGR]                        OverCon           OverCon            
[07/04 04:55:08     80s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/04 04:55:08     80s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[07/04 04:55:08     80s] [NR-eGR] ---------------------------------------------------------------
[07/04 04:55:08     80s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal2 ( 2)         7( 0.03%)         1( 0.00%)   ( 0.04%) 
[07/04 04:55:08     80s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR]  metal9 ( 9)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[07/04 04:55:08     80s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:08     80s] [NR-eGR] ---------------------------------------------------------------
[07/04 04:55:08     80s] [NR-eGR]        Total         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[07/04 04:55:08     80s] [NR-eGR] 
[07/04 04:55:08     80s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2120.59 MB )
[07/04 04:55:08     80s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:55:08     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:55:08     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2120.59 MB )
[07/04 04:55:08     80s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:55:08     80s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:55:08     80s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:55:08     80s] (I)       Early Global Route kernel              100.00%  48.13 sec  48.21 sec  0.08 sec  0.08 sec 
[07/04 04:55:08     80s] (I)       +-Import and model                      30.81%  48.14 sec  48.16 sec  0.03 sec  0.03 sec 
[07/04 04:55:08     80s] (I)       | +-Create place DB                      7.43%  48.14 sec  48.14 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | +-Import place data                  7.36%  48.14 sec  48.14 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read instances and placement     2.03%  48.14 sec  48.14 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read nets                        5.16%  48.14 sec  48.14 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | +-Create route DB                     17.54%  48.14 sec  48.16 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | +-Import route data (1T)            17.14%  48.14 sec  48.16 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.15%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read routing blockages         0.00%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read instance blockages        0.47%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read PG blockages              1.11%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read clock blockages           0.02%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read other blockages           0.02%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read halo blockages            0.04%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Read boundary cut boxes        0.00%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read blackboxes                  0.02%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read prerouted                   1.19%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read unlegalized nets            0.24%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Read nets                        0.74%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Set up via pillars               0.02%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Initialize 3D grid graph         0.16%  48.15 sec  48.15 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Model blockage capacity          8.92%  48.15 sec  48.16 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | | | +-Initialize 3D capacity         7.96%  48.15 sec  48.16 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | +-Read aux data                        0.00%  48.16 sec  48.16 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | +-Others data preparation              0.29%  48.16 sec  48.16 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | +-Create route kernel                  4.89%  48.16 sec  48.16 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       +-Global Routing                        56.82%  48.16 sec  48.21 sec  0.05 sec  0.05 sec 
[07/04 04:55:08     80s] (I)       | +-Initialization                       1.65%  48.16 sec  48.16 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | +-Net group 1                         47.89%  48.16 sec  48.20 sec  0.04 sec  0.04 sec 
[07/04 04:55:08     80s] (I)       | | +-Generate topology                  2.49%  48.16 sec  48.17 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1a                           8.08%  48.17 sec  48.18 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | | +-Pattern routing (1T)             6.90%  48.17 sec  48.18 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | | | +-Add via demand to 2D             0.86%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1b                           0.25%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1c                           0.02%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1d                           0.02%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1e                           0.24%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | | +-Route legalization               0.00%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       | | +-Phase 1l                          31.56%  48.18 sec  48.20 sec  0.03 sec  0.03 sec 
[07/04 04:55:08     80s] (I)       | | | +-Layer assignment (1T)           27.95%  48.18 sec  48.20 sec  0.02 sec  0.02 sec 
[07/04 04:55:08     80s] (I)       | +-Clean cong LA                        0.00%  48.20 sec  48.20 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)       +-Export 3D cong map                     6.25%  48.21 sec  48.21 sec  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)       | +-Export 2D cong map                   0.40%  48.21 sec  48.21 sec  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)      ===================== Summary by functions =====================
[07/04 04:55:08     80s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:55:08     80s] (I)      ----------------------------------------------------------------
[07/04 04:55:08     80s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.08 sec 
[07/04 04:55:08     80s] (I)        1  Global Routing                  56.82%  0.05 sec  0.05 sec 
[07/04 04:55:08     80s] (I)        1  Import and model                30.81%  0.03 sec  0.03 sec 
[07/04 04:55:08     80s] (I)        1  Export 3D cong map               6.25%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        2  Net group 1                     47.89%  0.04 sec  0.04 sec 
[07/04 04:55:08     80s] (I)        2  Create route DB                 17.54%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        2  Create place DB                  7.43%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        2  Create route kernel              4.89%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        2  Initialization                   1.65%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        2  Export 2D cong map               0.40%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1l                        31.56%  0.03 sec  0.03 sec 
[07/04 04:55:08     80s] (I)        3  Import route data (1T)          17.14%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1a                         8.08%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        3  Import place data                7.36%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        3  Generate topology                2.49%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1b                         0.25%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1e                         0.24%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Layer assignment (1T)           27.95%  0.02 sec  0.02 sec 
[07/04 04:55:08     80s] (I)        4  Model blockage capacity          8.92%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        4  Pattern routing (1T)             6.90%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        4  Read nets                        5.91%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Read blockages ( Layer 2-10 )    2.15%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Read instances and placement     2.03%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Read prerouted                   1.19%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Add via demand to 2D             0.86%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Read unlegalized nets            0.24%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Initialize 3D capacity           7.96%  0.01 sec  0.01 sec 
[07/04 04:55:08     80s] (I)        5  Read PG blockages                1.11%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read instance blockages          0.47%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:55:08     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2120.6M, EPOCH TIME: 1720068908.544828
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:08     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:08     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.001, MEM:2136.6M, EPOCH TIME: 1720068908.546318
[07/04 04:55:08     80s] [hotspot] Hotspot report including placement blocked areas
[07/04 04:55:08     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2136.6M, EPOCH TIME: 1720068908.546511
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:08     80s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:08     80s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:08     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:08     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2136.6M, EPOCH TIME: 1720068908.547834
[07/04 04:55:08     80s] Reported timing to dir ./timingReports
[07/04 04:55:08     80s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1738.4M, totSessionCpu=0:01:20 **
[07/04 04:55:08     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.6M, EPOCH TIME: 1720068908.552183
[07/04 04:55:08     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:08     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:08     80s] 
[07/04 04:55:08     80s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:08     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2092.6M, EPOCH TIME: 1720068908.557869
[07/04 04:55:08     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:08     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.063  |  6.063  |  9.261  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.8M, EPOCH TIME: 1720068910.228194
[07/04 04:55:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:10     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2092.8M, EPOCH TIME: 1720068910.234640
[07/04 04:55:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] Density: 17.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/04 04:55:10     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.8M, EPOCH TIME: 1720068910.239499
[07/04 04:55:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:10     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2092.8M, EPOCH TIME: 1720068910.250673
[07/04 04:55:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1739.0M, totSessionCpu=0:01:21 **
[07/04 04:55:10     80s] *** Finished optDesign ***
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.4 real=0:00:18.9)
[07/04 04:55:10     80s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[07/04 04:55:10     80s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.0 real=0:00:03.0)
[07/04 04:55:10     80s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[07/04 04:55:10     80s] Deleting Lib Analyzer.
[07/04 04:55:10     80s] Info: Destroy the CCOpt slew target map.
[07/04 04:55:10     80s] clean pInstBBox. size 0
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:10     80s] Set place::cacheFPlanSiteMark to 0
[07/04 04:55:10     80s] All LLGs are deleted
[07/04 04:55:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:10     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2092.8M, EPOCH TIME: 1720068910.340906
[07/04 04:55:10     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2092.8M, EPOCH TIME: 1720068910.341018
[07/04 04:55:10     80s] Info: pop threads available for lower-level modules during optimization.
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:55:10     80s] Severity  ID               Count  Summary                                  
[07/04 04:55:10     80s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[07/04 04:55:10     80s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/04 04:55:10     80s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[07/04 04:55:10     80s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/04 04:55:10     80s] *** Message Summary: 9 warning(s), 0 error(s)
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] *** ccopt_design #1 [finish] : cpu/real = 0:00:22.9/0:00:24.3 (0.9), totSession cpu/real = 0:01:20.8/0:01:25.7 (0.9), mem = 2092.8M
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] =============================================================================================
[07/04 04:55:10     80s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[07/04 04:55:10     80s] =============================================================================================
[07/04 04:55:10     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:10     80s] ---------------------------------------------------------------------------------------------
[07/04 04:55:10     80s] [ InitOpt                ]      1   0:00:01.0  (   4.3 % )     0:00:02.3 /  0:00:02.3    1.0
[07/04 04:55:10     80s] [ GlobalOpt              ]      1   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:55:10     80s] [ DrvOpt                 ]      2   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:10     80s] [ SimplifyNetlist        ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:55:10     80s] [ AreaOpt                ]      1   0:00:02.8  (  11.4 % )     0:00:03.0 /  0:00:02.9    1.0
[07/04 04:55:10     80s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:10     80s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:03.0 /  0:00:01.8    0.6
[07/04 04:55:10     80s] [ DrvReport              ]      2   0:00:01.4  (   5.6 % )     0:00:01.4 /  0:00:00.1    0.1
[07/04 04:55:10     80s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:10     80s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.1
[07/04 04:55:10     80s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:10     80s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:10     80s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:10     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:10     80s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:10     80s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:10     80s] [ IncrReplace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:10     80s] [ RefinePlace            ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:10     80s] [ CTS                    ]      1   0:00:06.6  (  27.1 % )     0:00:08.0 /  0:00:08.0    1.0
[07/04 04:55:10     80s] [ EarlyGlobalRoute       ]      7   0:00:01.1  (   4.7 % )     0:00:01.1 /  0:00:01.1    1.0
[07/04 04:55:10     80s] [ ExtractRC              ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[07/04 04:55:10     80s] [ TimingUpdate           ]     24   0:00:00.7  (   3.0 % )     0:00:02.5 /  0:00:02.5    1.0
[07/04 04:55:10     80s] [ FullDelayCalc          ]      5   0:00:03.7  (  15.2 % )     0:00:03.7 /  0:00:03.7    1.0
[07/04 04:55:10     80s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:10     80s] [ GenerateReports        ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:10     80s] [ MISC                   ]          0:00:04.1  (  17.0 % )     0:00:04.1 /  0:00:04.1    1.0
[07/04 04:55:10     80s] ---------------------------------------------------------------------------------------------
[07/04 04:55:10     80s]  ccopt_design #1 TOTAL              0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:22.9    0.9
[07/04 04:55:10     80s] ---------------------------------------------------------------------------------------------
[07/04 04:55:10     80s] 
[07/04 04:55:10     80s] #% End ccopt_design (date=07/04 04:55:10, total cpu=0:00:23.0, real=0:00:25.0, peak res=1758.9M, current mem=1640.3M)
[07/04 04:55:10     80s] <CMD> saveDesign cts.enc
[07/04 04:55:10     80s] #% Begin save design ... (date=07/04 04:55:10, mem=1640.3M)
[07/04 04:55:10     80s] % Begin Save ccopt configuration ... (date=07/04 04:55:10, mem=1640.3M)
[07/04 04:55:10     81s] % End Save ccopt configuration ... (date=07/04 04:55:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1640.5M, current mem=1640.5M)
[07/04 04:55:10     81s] % Begin Save netlist data ... (date=07/04 04:55:10, mem=1640.5M)
[07/04 04:55:10     81s] Writing Binary DB to cts.enc.dat/mips32.v.bin in single-threaded mode...
[07/04 04:55:10     81s] % End Save netlist data ... (date=07/04 04:55:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1640.6M, current mem=1640.6M)
[07/04 04:55:10     81s] Saving symbol-table file ...
[07/04 04:55:10     81s] Saving congestion map file cts.enc.dat/mips32.route.congmap.gz ...
[07/04 04:55:11     81s] % Begin Save AAE data ... (date=07/04 04:55:11, mem=1640.6M)
[07/04 04:55:11     81s] Saving AAE Data ...
[07/04 04:55:11     81s] % End Save AAE data ... (date=07/04 04:55:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1640.6M, current mem=1640.6M)
[07/04 04:55:11     81s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[07/04 04:55:11     81s] Saving mode setting ...
[07/04 04:55:11     81s] Saving global file ...
[07/04 04:55:11     81s] % Begin Save floorplan data ... (date=07/04 04:55:11, mem=1641.2M)
[07/04 04:55:11     81s] Saving floorplan file ...
[07/04 04:55:11     81s] % End Save floorplan data ... (date=07/04 04:55:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.2M, current mem=1641.2M)
[07/04 04:55:11     81s] Saving PG file cts.enc.dat/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul  4 04:55:11 2024)
[07/04 04:55:11     81s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2008.3M) ***
[07/04 04:55:11     81s] Saving Drc markers ...
[07/04 04:55:11     81s] ... No Drc file written since there is no markers found.
[07/04 04:55:11     81s] % Begin Save placement data ... (date=07/04 04:55:11, mem=1641.2M)
[07/04 04:55:11     81s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/04 04:55:11     81s] Save Adaptive View Pruning View Names to Binary file
[07/04 04:55:11     81s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2011.3M) ***
[07/04 04:55:11     81s] % End Save placement data ... (date=07/04 04:55:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.2M, current mem=1641.2M)
[07/04 04:55:11     81s] % Begin Save routing data ... (date=07/04 04:55:11, mem=1641.2M)
[07/04 04:55:11     81s] Saving route file ...
[07/04 04:55:11     81s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2008.3M) ***
[07/04 04:55:11     81s] % End Save routing data ... (date=07/04 04:55:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1641.3M, current mem=1641.3M)
[07/04 04:55:11     81s] Saving property file cts.enc.dat/mips32.prop
[07/04 04:55:11     81s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2011.3M) ***
[07/04 04:55:12     81s] #Saving pin access data to file cts.enc.dat/mips32.apa ...
[07/04 04:55:12     81s] #
[07/04 04:55:12     81s] Saving rc congestion map cts.enc.dat/mips32.congmap.gz ...
[07/04 04:55:12     81s] % Begin Save power constraints data ... (date=07/04 04:55:12, mem=1641.5M)
[07/04 04:55:12     81s] % End Save power constraints data ... (date=07/04 04:55:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.5M, current mem=1641.5M)
[07/04 04:55:12     81s] Generated self-contained design cts.enc.dat
[07/04 04:55:12     81s] #% End save design ... (date=07/04 04:55:12, total cpu=0:00:00.8, real=0:00:02.0, peak res=1641.8M, current mem=1641.8M)
[07/04 04:55:12     81s] *** Message Summary: 0 warning(s), 0 error(s)
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] <CMD> optDesign -postCTS -hold -setup
[07/04 04:55:12     81s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1641.8M, totSessionCpu=0:01:22 **
[07/04 04:55:12     81s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:21.8/0:01:27.8 (0.9), mem = 2008.3M
[07/04 04:55:12     81s] Info: 1 threads available for lower-level modules during optimization.
[07/04 04:55:12     81s] GigaOpt running with 1 threads.
[07/04 04:55:12     81s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:21.8/0:01:27.8 (0.9), mem = 2008.3M
[07/04 04:55:12     81s] **INFO: User settings:
[07/04 04:55:12     81s] setDesignMode -process                    45
[07/04 04:55:12     81s] setExtractRCMode -coupling_c_th           0.1
[07/04 04:55:12     81s] setExtractRCMode -engine                  preRoute
[07/04 04:55:12     81s] setExtractRCMode -relative_c_th           1
[07/04 04:55:12     81s] setExtractRCMode -total_c_th              0
[07/04 04:55:12     81s] setUsefulSkewMode -ecoRoute               false
[07/04 04:55:12     81s] setDelayCalMode -enable_high_fanout       true
[07/04 04:55:12     81s] setDelayCalMode -engine                   aae
[07/04 04:55:12     81s] setDelayCalMode -ignoreNetLoad            false
[07/04 04:55:12     81s] setDelayCalMode -socv_accuracy_mode       low
[07/04 04:55:12     81s] setOptMode -activeSetupViews              { default }
[07/04 04:55:12     81s] setOptMode -autoSetupViews                { default}
[07/04 04:55:12     81s] setOptMode -autoTDGRSetupViews            { default}
[07/04 04:55:12     81s] setOptMode -drcMargin                     0
[07/04 04:55:12     81s] setOptMode -fixDrc                        true
[07/04 04:55:12     81s] setOptMode -optimizeFF                    true
[07/04 04:55:12     81s] setOptMode -preserveAllSequential         false
[07/04 04:55:12     81s] setOptMode -setupTargetSlack              0
[07/04 04:55:12     81s] setPlaceMode -place_global_place_io_pins  true
[07/04 04:55:12     81s] setAnalysisMode -analysisType             single
[07/04 04:55:12     81s] setAnalysisMode -checkType                setup
[07/04 04:55:12     81s] setAnalysisMode -clkSrcPath               true
[07/04 04:55:12     81s] setAnalysisMode -clockPropagation         sdcControl
[07/04 04:55:12     81s] setAnalysisMode -usefulSkew               true
[07/04 04:55:12     81s] setAnalysisMode -virtualIPO               false
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/04 04:55:12     81s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:12     81s] Summary for sequential cells identification: 
[07/04 04:55:12     81s]   Identified SBFF number: 16
[07/04 04:55:12     81s]   Identified MBFF number: 0
[07/04 04:55:12     81s]   Identified SB Latch number: 0
[07/04 04:55:12     81s]   Identified MB Latch number: 0
[07/04 04:55:12     81s]   Not identified SBFF number: 0
[07/04 04:55:12     81s]   Not identified MBFF number: 0
[07/04 04:55:12     81s]   Not identified SB Latch number: 0
[07/04 04:55:12     81s]   Not identified MB Latch number: 0
[07/04 04:55:12     81s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:12     81s]  Visiting view : default
[07/04 04:55:12     81s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:12     81s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:12     81s]  Visiting view : default
[07/04 04:55:12     81s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:12     81s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:12     81s] TLC MultiMap info (StdDelay):
[07/04 04:55:12     81s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:12     81s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:12     81s]  Setting StdDelay to: 10.2ps
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:12     81s] Need call spDPlaceInit before registerPrioInstLoc.
[07/04 04:55:12     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.3M, EPOCH TIME: 1720068912.556065
[07/04 04:55:12     81s] Processing tracks to init pin-track alignment.
[07/04 04:55:12     81s] z: 2, totalTracks: 1
[07/04 04:55:12     81s] z: 4, totalTracks: 1
[07/04 04:55:12     81s] z: 6, totalTracks: 1
[07/04 04:55:12     81s] z: 8, totalTracks: 1
[07/04 04:55:12     81s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:12     81s] All LLGs are deleted
[07/04 04:55:12     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.3M, EPOCH TIME: 1720068912.558095
[07/04 04:55:12     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.3M, EPOCH TIME: 1720068912.558169
[07/04 04:55:12     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2010.3M, EPOCH TIME: 1720068912.558744
[07/04 04:55:12     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2010.3M, EPOCH TIME: 1720068912.559051
[07/04 04:55:12     81s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:12     81s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:12     81s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2010.3M, EPOCH TIME: 1720068912.563126
[07/04 04:55:12     81s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:55:12     81s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:55:12     81s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2010.3M, EPOCH TIME: 1720068912.564074
[07/04 04:55:12     81s] Fast DP-INIT is on for default
[07/04 04:55:12     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:55:12     81s] Atter site array init, number of instance map data is 0.
[07/04 04:55:12     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2010.3M, EPOCH TIME: 1720068912.565785
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:12     81s] OPERPROF:     Starting CMU at level 3, MEM:2010.3M, EPOCH TIME: 1720068912.566754
[07/04 04:55:12     81s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2010.3M, EPOCH TIME: 1720068912.567337
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:55:12     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2010.3M, EPOCH TIME: 1720068912.567857
[07/04 04:55:12     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2010.3M, EPOCH TIME: 1720068912.567898
[07/04 04:55:12     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2010.3M, EPOCH TIME: 1720068912.568088
[07/04 04:55:12     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2010.3MB).
[07/04 04:55:12     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2010.3M, EPOCH TIME: 1720068912.569903
[07/04 04:55:12     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2010.3M, EPOCH TIME: 1720068912.569956
[07/04 04:55:12     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:12     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:12     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2008.3M, EPOCH TIME: 1720068912.577574
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] Creating Lib Analyzer ...
[07/04 04:55:12     81s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:12     81s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:12     81s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:12     81s] 
[07/04 04:55:12     81s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:12     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2014.3M
[07/04 04:55:12     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2014.3M
[07/04 04:55:12     82s] Creating Lib Analyzer, finished. 
[07/04 04:55:12     82s] Effort level <high> specified for reg2reg path_group
[07/04 04:55:13     82s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1647.3M, totSessionCpu=0:01:22 **
[07/04 04:55:13     82s] *** optDesign -postCTS ***
[07/04 04:55:13     82s] DRC Margin: user margin 0.0; extra margin 0.2
[07/04 04:55:13     82s] Hold Target Slack: user slack 0
[07/04 04:55:13     82s] Setup Target Slack: user slack 0; extra slack 0.0
[07/04 04:55:13     82s] setUsefulSkewMode -ecoRoute false
[07/04 04:55:13     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.3M, EPOCH TIME: 1720068913.055488
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:13     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2016.3M, EPOCH TIME: 1720068913.061258
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] Multi-VT timing optimization disabled based on library information.
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:13     82s] Deleting Lib Analyzer.
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:13     82s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:13     82s] Summary for sequential cells identification: 
[07/04 04:55:13     82s]   Identified SBFF number: 16
[07/04 04:55:13     82s]   Identified MBFF number: 0
[07/04 04:55:13     82s]   Identified SB Latch number: 0
[07/04 04:55:13     82s]   Identified MB Latch number: 0
[07/04 04:55:13     82s]   Not identified SBFF number: 0
[07/04 04:55:13     82s]   Not identified MBFF number: 0
[07/04 04:55:13     82s]   Not identified SB Latch number: 0
[07/04 04:55:13     82s]   Not identified MB Latch number: 0
[07/04 04:55:13     82s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:13     82s]  Visiting view : default
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:13     82s]  Visiting view : default
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:13     82s] TLC MultiMap info (StdDelay):
[07/04 04:55:13     82s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:13     82s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:13     82s]  Setting StdDelay to: 10.2ps
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:13     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2016.3M, EPOCH TIME: 1720068913.096357
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] All LLGs are deleted
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.3M, EPOCH TIME: 1720068913.096466
[07/04 04:55:13     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2016.3M, EPOCH TIME: 1720068913.096511
[07/04 04:55:13     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2010.3M, EPOCH TIME: 1720068913.096943
[07/04 04:55:13     82s] Start to check current routing status for nets...
[07/04 04:55:13     82s] All nets are already routed correctly.
[07/04 04:55:13     82s] End to check current routing status for nets (mem=2010.3M)
[07/04 04:55:13     82s] All LLGs are deleted
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2010.3M, EPOCH TIME: 1720068913.111610
[07/04 04:55:13     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2010.3M, EPOCH TIME: 1720068913.111692
[07/04 04:55:13     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2010.3M, EPOCH TIME: 1720068913.112236
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2010.3M, EPOCH TIME: 1720068913.112582
[07/04 04:55:13     82s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:13     82s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:13     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2010.3M, EPOCH TIME: 1720068913.115999
[07/04 04:55:13     82s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:55:13     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:55:13     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2010.3M, EPOCH TIME: 1720068913.116694
[07/04 04:55:13     82s] Fast DP-INIT is on for default
[07/04 04:55:13     82s] Atter site array init, number of instance map data is 0.
[07/04 04:55:13     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2010.3M, EPOCH TIME: 1720068913.117725
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:13     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2010.3M, EPOCH TIME: 1720068913.118595
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.063  |  6.063  |  9.261  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2056.5M, EPOCH TIME: 1720068913.199579
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:13     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2056.5M, EPOCH TIME: 1720068913.204886
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] Density: 17.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/04 04:55:13     82s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1643.3M, totSessionCpu=0:01:22 **
[07/04 04:55:13     82s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:22.5/0:01:28.5 (0.9), mem = 2008.5M
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] =============================================================================================
[07/04 04:55:13     82s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/04 04:55:13     82s] =============================================================================================
[07/04 04:55:13     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:13     82s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     82s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:13     82s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:13     82s] [ DrvReport              ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:13     82s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:13     82s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  41.8 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:13     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:13     82s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:13     82s] [ TimingUpdate           ]      2   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:13     82s] [ TimingReport           ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:13     82s] [ MISC                   ]          0:00:00.2  (  30.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:13     82s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     82s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/04 04:55:13     82s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] ** INFO : this run is activating low effort ccoptDesign flow
[07/04 04:55:13     82s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:13     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=2008.5M
[07/04 04:55:13     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2008.5M, EPOCH TIME: 1720068913.210248
[07/04 04:55:13     82s] Processing tracks to init pin-track alignment.
[07/04 04:55:13     82s] z: 2, totalTracks: 1
[07/04 04:55:13     82s] z: 4, totalTracks: 1
[07/04 04:55:13     82s] z: 6, totalTracks: 1
[07/04 04:55:13     82s] z: 8, totalTracks: 1
[07/04 04:55:13     82s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:13     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2008.5M, EPOCH TIME: 1720068913.212952
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:13     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.009, MEM:2008.5M, EPOCH TIME: 1720068913.222260
[07/04 04:55:13     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2008.5M, EPOCH TIME: 1720068913.222343
[07/04 04:55:13     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.011, MEM:2008.5M, EPOCH TIME: 1720068913.233504
[07/04 04:55:13     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2008.5MB).
[07/04 04:55:13     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.024, MEM:2008.5M, EPOCH TIME: 1720068913.233875
[07/04 04:55:13     82s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:13     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2008.5M
[07/04 04:55:13     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.5M, EPOCH TIME: 1720068913.237484
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2008.5M, EPOCH TIME: 1720068913.245916
[07/04 04:55:13     82s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:13     82s] OPTC: m1 20.0 20.0
[07/04 04:55:13     82s] #optDebug: fT-E <X 2 0 0 1>
[07/04 04:55:13     82s] -congRepairInPostCTS false                 # bool, default=false, private
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:13     82s] Summary for sequential cells identification: 
[07/04 04:55:13     82s]   Identified SBFF number: 16
[07/04 04:55:13     82s]   Identified MBFF number: 0
[07/04 04:55:13     82s]   Identified SB Latch number: 0
[07/04 04:55:13     82s]   Identified MB Latch number: 0
[07/04 04:55:13     82s]   Not identified SBFF number: 0
[07/04 04:55:13     82s]   Not identified MBFF number: 0
[07/04 04:55:13     82s]   Not identified SB Latch number: 0
[07/04 04:55:13     82s]   Not identified MB Latch number: 0
[07/04 04:55:13     82s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:13     82s]  Visiting view : default
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:13     82s]  Visiting view : default
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:13     82s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:13     82s] TLC MultiMap info (StdDelay):
[07/04 04:55:13     82s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:13     82s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:13     82s]  Setting StdDelay to: 10.2ps
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:13     82s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.4
[07/04 04:55:13     82s] Begin: GigaOpt Route Type Constraints Refinement
[07/04 04:55:13     82s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:22.6/0:01:28.7 (0.9), mem = 2010.5M
[07/04 04:55:13     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.16
[07/04 04:55:13     82s] ### Creating RouteCongInterface, started
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] Creating Lib Analyzer ...
[07/04 04:55:13     82s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:13     82s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:13     82s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:13     82s] 
[07/04 04:55:13     82s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:13     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2014.5M
[07/04 04:55:13     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2014.5M
[07/04 04:55:13     82s] Creating Lib Analyzer, finished. 
[07/04 04:55:13     82s] #optDebug: Start CG creation (mem=2014.5M)
[07/04 04:55:13     82s]  ...initializing CG  maxDriveDist 328.312500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 32.831000 
[07/04 04:55:13     83s] (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgPrt (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgEgp (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgPbk (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgNrb(cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgObs (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgCon (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s]  ...processing cgPdm (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2194.2M)
[07/04 04:55:13     83s] {MMLU 0 15 2316}
[07/04 04:55:13     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] #optDebug: {0, 1.000}
[07/04 04:55:13     83s] ### Creating RouteCongInterface, finished
[07/04 04:55:13     83s] Updated routing constraints on 0 nets.
[07/04 04:55:13     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.16
[07/04 04:55:13     83s] Bottom Preferred Layer:
[07/04 04:55:13     83s] +---------------+------------+----------+
[07/04 04:55:13     83s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:13     83s] +---------------+------------+----------+
[07/04 04:55:13     83s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:13     83s] +---------------+------------+----------+
[07/04 04:55:13     83s] Via Pillar Rule:
[07/04 04:55:13     83s]     None
[07/04 04:55:13     83s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:01:23.0/0:01:29.1 (0.9), mem = 2194.2M
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] =============================================================================================
[07/04 04:55:13     83s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[07/04 04:55:13     83s] =============================================================================================
[07/04 04:55:13     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:13     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     83s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  65.7 % )     0:00:00.2 /  0:00:00.3    1.2
[07/04 04:55:13     83s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  33.0 % )     0:00:00.4 /  0:00:00.4    1.1
[07/04 04:55:13     83s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:13     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     83s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[07/04 04:55:13     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] End: GigaOpt Route Type Constraints Refinement
[07/04 04:55:13     83s] Deleting Lib Analyzer.
[07/04 04:55:13     83s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:23.1/0:01:29.1 (0.9), mem = 2194.2M
[07/04 04:55:13     83s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:13     83s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:13     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:55:13     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.17
[07/04 04:55:13     83s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:13     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2194.2M, EPOCH TIME: 1720068913.760116
[07/04 04:55:13     83s] Processing tracks to init pin-track alignment.
[07/04 04:55:13     83s] z: 2, totalTracks: 1
[07/04 04:55:13     83s] z: 4, totalTracks: 1
[07/04 04:55:13     83s] z: 6, totalTracks: 1
[07/04 04:55:13     83s] z: 8, totalTracks: 1
[07/04 04:55:13     83s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:13     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2194.2M, EPOCH TIME: 1720068913.762238
[07/04 04:55:13     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:13     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2194.2M, EPOCH TIME: 1720068913.768495
[07/04 04:55:13     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2194.2M, EPOCH TIME: 1720068913.768550
[07/04 04:55:13     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2194.2M, EPOCH TIME: 1720068913.768726
[07/04 04:55:13     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2194.2MB).
[07/04 04:55:13     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2194.2M, EPOCH TIME: 1720068913.769217
[07/04 04:55:13     83s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:13     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:13     83s] ### Creating RouteCongInterface, started
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] Creating Lib Analyzer ...
[07/04 04:55:13     83s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:13     83s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:13     83s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:13     83s] 
[07/04 04:55:13     83s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:14     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:14     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:14     83s] Creating Lib Analyzer, finished. 
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] #optDebug: {0, 1.000}
[07/04 04:55:14     83s] ### Creating RouteCongInterface, finished
[07/04 04:55:14     83s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:14     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:14     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2194.2M
[07/04 04:55:14     83s] Usable buffer cells for single buffer setup transform:
[07/04 04:55:14     83s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/04 04:55:14     83s] Number of usable buffer cells above: 9
[07/04 04:55:14     83s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2213.2M, EPOCH TIME: 1720068914.091525
[07/04 04:55:14     83s] Found 0 hard placement blockage before merging.
[07/04 04:55:14     83s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2213.2M, EPOCH TIME: 1720068914.091663
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] Netlist preparation processing... 
[07/04 04:55:14     83s] Removed 0 instance
[07/04 04:55:14     83s] *info: Marking 0 isolation instances dont touch
[07/04 04:55:14     83s] *info: Marking 0 level shifter instances dont touch
[07/04 04:55:14     83s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:14     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2202.2M, EPOCH TIME: 1720068914.099644
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2116.2M, EPOCH TIME: 1720068914.104629
[07/04 04:55:14     83s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:14     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.17
[07/04 04:55:14     83s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:23.4/0:01:29.4 (0.9), mem = 2116.2M
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] =============================================================================================
[07/04 04:55:14     83s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[07/04 04:55:14     83s] =============================================================================================
[07/04 04:55:14     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  66.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:14     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:14     83s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:14     83s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ MISC                   ]          0:00:00.1  (  21.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] *** Starting optimizing excluded clock nets MEM= 2116.2M) ***
[07/04 04:55:14     83s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2116.2M) ***
[07/04 04:55:14     83s] *** Starting optimizing excluded clock nets MEM= 2116.2M) ***
[07/04 04:55:14     83s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2116.2M) ***
[07/04 04:55:14     83s] Info: Done creating the CCOpt slew target map.
[07/04 04:55:14     83s] Begin: GigaOpt high fanout net optimization
[07/04 04:55:14     83s] GigaOpt HFN: use maxLocalDensity 1.2
[07/04 04:55:14     83s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/04 04:55:14     83s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:23.4/0:01:29.4 (0.9), mem = 2116.2M
[07/04 04:55:14     83s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:14     83s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:14     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.18
[07/04 04:55:14     83s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:14     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=2116.2M
[07/04 04:55:14     83s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:55:14     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.2M, EPOCH TIME: 1720068914.114893
[07/04 04:55:14     83s] Processing tracks to init pin-track alignment.
[07/04 04:55:14     83s] z: 2, totalTracks: 1
[07/04 04:55:14     83s] z: 4, totalTracks: 1
[07/04 04:55:14     83s] z: 6, totalTracks: 1
[07/04 04:55:14     83s] z: 8, totalTracks: 1
[07/04 04:55:14     83s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:14     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2116.2M, EPOCH TIME: 1720068914.116870
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:14     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2116.2M, EPOCH TIME: 1720068914.121199
[07/04 04:55:14     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2116.2M, EPOCH TIME: 1720068914.121261
[07/04 04:55:14     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2116.2M, EPOCH TIME: 1720068914.121517
[07/04 04:55:14     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2116.2MB).
[07/04 04:55:14     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2116.2M, EPOCH TIME: 1720068914.121892
[07/04 04:55:14     83s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:14     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2116.2M
[07/04 04:55:14     83s] ### Creating RouteCongInterface, started
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] #optDebug: {0, 1.000}
[07/04 04:55:14     83s] ### Creating RouteCongInterface, finished
[07/04 04:55:14     83s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:14     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2116.2M
[07/04 04:55:14     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2116.2M
[07/04 04:55:14     83s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:14     83s] Total-nets :: 2316, Stn-nets :: 1, ratio :: 0.0431779 %, Total-len 32083.5, Stn-len 286.825
[07/04 04:55:14     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2154.3M, EPOCH TIME: 1720068914.279951
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.012, MEM:2116.3M, EPOCH TIME: 1720068914.292364
[07/04 04:55:14     83s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:14     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.18
[07/04 04:55:14     83s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:01:23.6/0:01:29.6 (0.9), mem = 2116.3M
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] =============================================================================================
[07/04 04:55:14     83s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/04 04:55:14     83s] =============================================================================================
[07/04 04:55:14     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:14     83s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:14     83s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     83s] [ MISC                   ]          0:00:00.1  (  80.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[07/04 04:55:14     83s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/04 04:55:14     83s] End: GigaOpt high fanout net optimization
[07/04 04:55:14     83s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:14     83s] Deleting Lib Analyzer.
[07/04 04:55:14     83s] Begin: GigaOpt Global Optimization
[07/04 04:55:14     83s] *info: use new DP (enabled)
[07/04 04:55:14     83s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/04 04:55:14     83s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:14     83s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:14     83s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:23.7/0:01:29.7 (0.9), mem = 2116.3M
[07/04 04:55:14     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.19
[07/04 04:55:14     83s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:14     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     83s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:55:14     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.3M, EPOCH TIME: 1720068914.375186
[07/04 04:55:14     83s] Processing tracks to init pin-track alignment.
[07/04 04:55:14     83s] z: 2, totalTracks: 1
[07/04 04:55:14     83s] z: 4, totalTracks: 1
[07/04 04:55:14     83s] z: 6, totalTracks: 1
[07/04 04:55:14     83s] z: 8, totalTracks: 1
[07/04 04:55:14     83s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:14     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2116.3M, EPOCH TIME: 1720068914.378166
[07/04 04:55:14     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:14     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2116.3M, EPOCH TIME: 1720068914.385715
[07/04 04:55:14     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2116.3M, EPOCH TIME: 1720068914.385798
[07/04 04:55:14     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2116.3M, EPOCH TIME: 1720068914.386048
[07/04 04:55:14     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2116.3MB).
[07/04 04:55:14     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:2116.3M, EPOCH TIME: 1720068914.386711
[07/04 04:55:14     83s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:14     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     83s] ### Creating RouteCongInterface, started
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] Creating Lib Analyzer ...
[07/04 04:55:14     83s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:14     83s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:14     83s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:14     83s] 
[07/04 04:55:14     83s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:14     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     84s] Creating Lib Analyzer, finished. 
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] #optDebug: {0, 1.000}
[07/04 04:55:14     84s] ### Creating RouteCongInterface, finished
[07/04 04:55:14     84s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:14     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2116.3M
[07/04 04:55:14     84s] *info: 15 clock nets excluded
[07/04 04:55:14     84s] *info: 63 no-driver nets excluded.
[07/04 04:55:14     84s] *info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:14     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2173.5M, EPOCH TIME: 1720068914.830586
[07/04 04:55:14     84s] Found 0 hard placement blockage before merging.
[07/04 04:55:14     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2173.5M, EPOCH TIME: 1720068914.830694
[07/04 04:55:14     84s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:55:14     84s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:55:14     84s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[07/04 04:55:14     84s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:55:14     84s] |   0.000|   0.000|   17.79%|   0:00:00.0| 2173.5M|   default|       NA| NA                     |
[07/04 04:55:14     84s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2173.5M) ***
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2173.5M) ***
[07/04 04:55:14     84s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:14     84s] Bottom Preferred Layer:
[07/04 04:55:14     84s] +---------------+------------+----------+
[07/04 04:55:14     84s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:14     84s] +---------------+------------+----------+
[07/04 04:55:14     84s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:14     84s] +---------------+------------+----------+
[07/04 04:55:14     84s] Via Pillar Rule:
[07/04 04:55:14     84s]     None
[07/04 04:55:14     84s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/04 04:55:14     84s] Total-nets :: 2316, Stn-nets :: 1, ratio :: 0.0431779 %, Total-len 32083.5, Stn-len 286.825
[07/04 04:55:14     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2154.5M, EPOCH TIME: 1720068914.983362
[07/04 04:55:14     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:14     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:14     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2114.5M, EPOCH TIME: 1720068914.991469
[07/04 04:55:14     84s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:14     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.19
[07/04 04:55:14     84s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:24.3/0:01:30.3 (0.9), mem = 2114.5M
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] =============================================================================================
[07/04 04:55:14     84s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[07/04 04:55:14     84s] =============================================================================================
[07/04 04:55:14     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:14     84s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:14     84s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  47.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:14     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     84s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:14     84s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:14     84s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:14     84s] [ TransformInit          ]      1   0:00:00.1  (  18.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:55:14     84s] [ MISC                   ]          0:00:00.1  (  21.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:14     84s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     84s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:14     84s] ---------------------------------------------------------------------------------------------
[07/04 04:55:14     84s] 
[07/04 04:55:14     84s] End: GigaOpt Global Optimization
[07/04 04:55:14     84s] *** Timing Is met
[07/04 04:55:14     84s] *** Check timing (0:00:00.0)
[07/04 04:55:14     84s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:14     84s] Deleting Lib Analyzer.
[07/04 04:55:15     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/04 04:55:15     84s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:15     84s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:15     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2114.5M
[07/04 04:55:15     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2114.5M
[07/04 04:55:15     84s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/04 04:55:15     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.5M, EPOCH TIME: 1720068915.008584
[07/04 04:55:15     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:15     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:15     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2114.5M, EPOCH TIME: 1720068915.015015
[07/04 04:55:15     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:15     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:15     84s] **INFO: Flow update: Design timing is met.
[07/04 04:55:15     84s] **INFO: Flow update: Design timing is met.
[07/04 04:55:15     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/04 04:55:15     84s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:15     84s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:15     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2112.5M
[07/04 04:55:15     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2112.5M
[07/04 04:55:15     84s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:15     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2169.7M
[07/04 04:55:15     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2169.7M, EPOCH TIME: 1720068915.147826
[07/04 04:55:15     84s] Processing tracks to init pin-track alignment.
[07/04 04:55:15     84s] z: 2, totalTracks: 1
[07/04 04:55:15     84s] z: 4, totalTracks: 1
[07/04 04:55:15     84s] z: 6, totalTracks: 1
[07/04 04:55:15     84s] z: 8, totalTracks: 1
[07/04 04:55:15     84s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:15     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2169.7M, EPOCH TIME: 1720068915.149768
[07/04 04:55:15     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:15     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:15     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2169.7M, EPOCH TIME: 1720068915.154255
[07/04 04:55:15     84s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2169.7M, EPOCH TIME: 1720068915.154316
[07/04 04:55:15     84s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:2169.7M, EPOCH TIME: 1720068915.157515
[07/04 04:55:15     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2169.7MB).
[07/04 04:55:15     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.010, MEM:2169.7M, EPOCH TIME: 1720068915.158133
[07/04 04:55:15     84s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:15     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2169.7M
[07/04 04:55:15     84s] Begin: Area Reclaim Optimization
[07/04 04:55:15     84s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:24.5/0:01:30.5 (0.9), mem = 2169.7M
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s] Creating Lib Analyzer ...
[07/04 04:55:15     84s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:15     84s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:15     84s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:15     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=2173.7M
[07/04 04:55:15     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=2173.7M
[07/04 04:55:15     84s] Creating Lib Analyzer, finished. 
[07/04 04:55:15     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.20
[07/04 04:55:15     84s] ### Creating RouteCongInterface, started
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:15     84s] 
[07/04 04:55:15     84s] #optDebug: {0, 1.000}
[07/04 04:55:15     84s] ### Creating RouteCongInterface, finished
[07/04 04:55:15     84s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:15     84s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=2173.7M
[07/04 04:55:15     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=2173.7M
[07/04 04:55:15     84s] Usable buffer cells for single buffer setup transform:
[07/04 04:55:15     84s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/04 04:55:15     84s] Number of usable buffer cells above: 9
[07/04 04:55:15     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2173.7M, EPOCH TIME: 1720068915.608945
[07/04 04:55:15     84s] Found 0 hard placement blockage before merging.
[07/04 04:55:15     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2173.7M, EPOCH TIME: 1720068915.609036
[07/04 04:55:15     84s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 17.79
[07/04 04:55:15     84s] +---------+---------+--------+--------+------------+--------+
[07/04 04:55:15     84s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/04 04:55:15     84s] +---------+---------+--------+--------+------------+--------+
[07/04 04:55:15     84s] |   17.79%|        -|   0.020|   0.000|   0:00:00.0| 2173.7M|
[07/04 04:55:16     85s] |   17.79%|        2|   0.020|   0.000|   0:00:01.0| 2202.8M|
[07/04 04:55:17     86s] |   17.78%|        1|   0.020|   0.000|   0:00:01.0| 2202.8M|
[07/04 04:55:17     86s] |   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] |   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[07/04 04:55:17     86s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[07/04 04:55:17     86s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[07/04 04:55:17     86s] |   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2202.8M|
[07/04 04:55:17     86s] +---------+---------+--------+--------+------------+--------+
[07/04 04:55:17     86s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 17.78
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] ** Summary: Restruct = 5 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/04 04:55:17     86s] --------------------------------------------------------------
[07/04 04:55:17     86s] |                                   | Total     | Sequential |
[07/04 04:55:17     86s] --------------------------------------------------------------
[07/04 04:55:17     86s] | Num insts resized                 |       0  |       0    |
[07/04 04:55:17     86s] | Num insts undone                  |       0  |       0    |
[07/04 04:55:17     86s] | Num insts Downsized               |       0  |       0    |
[07/04 04:55:17     86s] | Num insts Samesized               |       0  |       0    |
[07/04 04:55:17     86s] | Num insts Upsized                 |       0  |       0    |
[07/04 04:55:17     86s] | Num multiple commits+uncommits    |       0  |       -    |
[07/04 04:55:17     86s] --------------------------------------------------------------
[07/04 04:55:17     86s] Bottom Preferred Layer:
[07/04 04:55:17     86s] +---------------+------------+----------+
[07/04 04:55:17     86s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:17     86s] +---------------+------------+----------+
[07/04 04:55:17     86s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:17     86s] +---------------+------------+----------+
[07/04 04:55:17     86s] Via Pillar Rule:
[07/04 04:55:17     86s]     None
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/04 04:55:17     86s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[07/04 04:55:17     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2202.8M, EPOCH TIME: 1720068917.522826
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:2202.8M, EPOCH TIME: 1720068917.536168
[07/04 04:55:17     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2202.8M, EPOCH TIME: 1720068917.538497
[07/04 04:55:17     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2202.8M, EPOCH TIME: 1720068917.538634
[07/04 04:55:17     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2202.8M, EPOCH TIME: 1720068917.542916
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:17     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2202.8M, EPOCH TIME: 1720068917.554133
[07/04 04:55:17     86s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2202.8M, EPOCH TIME: 1720068917.554235
[07/04 04:55:17     86s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1720068917.554495
[07/04 04:55:17     86s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2202.8M, EPOCH TIME: 1720068917.555027
[07/04 04:55:17     86s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1720068917.555126
[07/04 04:55:17     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:2202.8M, EPOCH TIME: 1720068917.555189
[07/04 04:55:17     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.017, MEM:2202.8M, EPOCH TIME: 1720068917.555220
[07/04 04:55:17     86s] TDRefine: refinePlace mode is spiral
[07/04 04:55:17     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.11
[07/04 04:55:17     86s] OPERPROF: Starting RefinePlace at level 1, MEM:2202.8M, EPOCH TIME: 1720068917.555302
[07/04 04:55:17     86s] *** Starting refinePlace (0:01:27 mem=2202.8M) ***
[07/04 04:55:17     86s] Total net bbox length = 2.458e+04 (1.323e+04 1.135e+04) (ext = 6.105e+03)
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:17     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:17     86s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     86s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2202.8M, EPOCH TIME: 1720068917.561578
[07/04 04:55:17     86s] Starting refinePlace ...
[07/04 04:55:17     86s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     86s] One DDP V2 for no tweak run.
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:17     86s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:17     86s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:17     86s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:17     86s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:17     86s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:17     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2186.8MB) @(0:01:27 - 0:01:27).
[07/04 04:55:17     86s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:17     86s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2186.8MB
[07/04 04:55:17     86s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:17     86s]   maximum (X+Y) =         0.00 um
[07/04 04:55:17     86s]   mean    (X+Y) =         0.00 um
[07/04 04:55:17     86s] Summary Report:
[07/04 04:55:17     86s] Instances move: 0 (out of 2205 movable)
[07/04 04:55:17     86s] Instances flipped: 0
[07/04 04:55:17     86s] Mean displacement: 0.00 um
[07/04 04:55:17     86s] Max displacement: 0.00 um 
[07/04 04:55:17     86s] Total instances moved : 0
[07/04 04:55:17     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.079, REAL:0.081, MEM:2186.8M, EPOCH TIME: 1720068917.643017
[07/04 04:55:17     86s] Total net bbox length = 2.458e+04 (1.323e+04 1.135e+04) (ext = 6.105e+03)
[07/04 04:55:17     86s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2186.8MB
[07/04 04:55:17     86s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2186.8MB) @(0:01:27 - 0:01:27).
[07/04 04:55:17     86s] *** Finished refinePlace (0:01:27 mem=2186.8M) ***
[07/04 04:55:17     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.11
[07/04 04:55:17     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.087, REAL:0.089, MEM:2186.8M, EPOCH TIME: 1720068917.644134
[07/04 04:55:17     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2186.8M, EPOCH TIME: 1720068917.655523
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2186.8M, EPOCH TIME: 1720068917.663274
[07/04 04:55:17     86s] *** maximum move = 0.00 um ***
[07/04 04:55:17     86s] *** Finished re-routing un-routed nets (2186.8M) ***
[07/04 04:55:17     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2186.8M, EPOCH TIME: 1720068917.669144
[07/04 04:55:17     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2186.8M, EPOCH TIME: 1720068917.671589
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:17     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2186.8M, EPOCH TIME: 1720068917.677750
[07/04 04:55:17     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2186.8M, EPOCH TIME: 1720068917.677818
[07/04 04:55:17     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1720068917.678260
[07/04 04:55:17     86s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2202.8M, EPOCH TIME: 1720068917.678762
[07/04 04:55:17     86s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1720068917.678864
[07/04 04:55:17     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2202.8M, EPOCH TIME: 1720068917.678934
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2202.8M) ***
[07/04 04:55:17     86s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:17     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.20
[07/04 04:55:17     86s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:27.0/0:01:33.0 (0.9), mem = 2202.8M
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] =============================================================================================
[07/04 04:55:17     86s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[07/04 04:55:17     86s] =============================================================================================
[07/04 04:55:17     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:17     86s] ---------------------------------------------------------------------------------------------
[07/04 04:55:17     86s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:17     86s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:17     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:17     86s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:17     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:17     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:17     86s] [ OptimizationStep       ]      1   0:00:00.1  (   2.5 % )     0:00:01.9 /  0:00:01.9    1.0
[07/04 04:55:17     86s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.8 % )     0:00:01.8 /  0:00:01.8    1.0
[07/04 04:55:17     86s] [ OptGetWeight           ]    342   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:17     86s] [ OptEval                ]    342   0:00:01.6  (  64.7 % )     0:00:01.6 /  0:00:01.6    1.0
[07/04 04:55:17     86s] [ OptCommit              ]    342   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:17     86s] [ PostCommitDelayUpdate  ]    342   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:55:17     86s] [ IncrDelayCalc          ]     17   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/04 04:55:17     86s] [ RefinePlace            ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:17     86s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:17     86s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[07/04 04:55:17     86s] [ MISC                   ]          0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.8
[07/04 04:55:17     86s] ---------------------------------------------------------------------------------------------
[07/04 04:55:17     86s]  AreaOpt #1 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[07/04 04:55:17     86s] ---------------------------------------------------------------------------------------------
[07/04 04:55:17     86s] 
[07/04 04:55:17     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2183.7M, EPOCH TIME: 1720068917.698033
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2122.7M, EPOCH TIME: 1720068917.705977
[07/04 04:55:17     86s] TotalInstCnt at PhyDesignMc Destruction: 2219
[07/04 04:55:17     86s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2122.74M, totSessionCpu=0:01:27).
[07/04 04:55:17     86s] postCtsLateCongRepair #1 0
[07/04 04:55:17     87s] postCtsLateCongRepair #1 0
[07/04 04:55:17     87s] postCtsLateCongRepair #1 0
[07/04 04:55:17     87s] postCtsLateCongRepair #1 0
[07/04 04:55:17     87s] Starting local wire reclaim
[07/04 04:55:17     87s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2122.7M, EPOCH TIME: 1720068917.740515
[07/04 04:55:17     87s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2122.7M, EPOCH TIME: 1720068917.740565
[07/04 04:55:17     87s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2122.7M, EPOCH TIME: 1720068917.740622
[07/04 04:55:17     87s] Processing tracks to init pin-track alignment.
[07/04 04:55:17     87s] z: 2, totalTracks: 1
[07/04 04:55:17     87s] z: 4, totalTracks: 1
[07/04 04:55:17     87s] z: 6, totalTracks: 1
[07/04 04:55:17     87s] z: 8, totalTracks: 1
[07/04 04:55:17     87s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:17     87s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2122.7M, EPOCH TIME: 1720068917.742572
[07/04 04:55:17     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:17     87s] 
[07/04 04:55:17     87s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:17     87s] 
[07/04 04:55:17     87s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:17     87s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2122.7M, EPOCH TIME: 1720068917.747394
[07/04 04:55:17     87s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2122.7M, EPOCH TIME: 1720068917.747445
[07/04 04:55:17     87s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2122.7M, EPOCH TIME: 1720068917.747610
[07/04 04:55:17     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2122.7MB).
[07/04 04:55:17     87s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2122.7M, EPOCH TIME: 1720068917.747955
[07/04 04:55:17     87s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2122.7M, EPOCH TIME: 1720068917.747978
[07/04 04:55:17     87s] TDRefine: refinePlace mode is spiral
[07/04 04:55:17     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.12
[07/04 04:55:17     87s] OPERPROF:   Starting RefinePlace at level 2, MEM:2122.7M, EPOCH TIME: 1720068917.748026
[07/04 04:55:17     87s] *** Starting refinePlace (0:01:27 mem=2122.7M) ***
[07/04 04:55:17     87s] Total net bbox length = 2.458e+04 (1.323e+04 1.135e+04) (ext = 6.105e+03)
[07/04 04:55:17     87s] 
[07/04 04:55:17     87s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:17     87s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     87s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     87s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2122.7M, EPOCH TIME: 1720068917.754438
[07/04 04:55:17     87s] Starting refinePlace ...
[07/04 04:55:17     87s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:17     87s] One DDP V2 for no tweak run.
[07/04 04:55:17     87s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2122.7M, EPOCH TIME: 1720068917.757120
[07/04 04:55:17     87s] OPERPROF:         Starting spMPad at level 5, MEM:2122.7M, EPOCH TIME: 1720068917.760123
[07/04 04:55:17     87s] OPERPROF:           Starting spContextMPad at level 6, MEM:2122.7M, EPOCH TIME: 1720068917.760279
[07/04 04:55:17     87s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2122.7M, EPOCH TIME: 1720068917.760310
[07/04 04:55:17     87s] MP Top (2205): mp=1.050. U=0.177.
[07/04 04:55:17     87s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2122.7M, EPOCH TIME: 1720068917.761115
[07/04 04:55:17     87s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2122.7M, EPOCH TIME: 1720068917.761446
[07/04 04:55:17     87s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2122.7M, EPOCH TIME: 1720068917.761479
[07/04 04:55:17     87s] OPERPROF:             Starting InitSKP at level 7, MEM:2122.7M, EPOCH TIME: 1720068917.761724
[07/04 04:55:17     87s] no activity file in design. spp won't run.
[07/04 04:55:17     87s] no activity file in design. spp won't run.
[07/04 04:55:17     87s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[07/04 04:55:17     87s] OPERPROF:             Finished InitSKP at level 7, CPU:0.147, REAL:0.147, MEM:2122.7M, EPOCH TIME: 1720068917.909091
[07/04 04:55:17     87s] Timing cost in AAE based: 96.9488918674469460
[07/04 04:55:17     87s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.172, REAL:0.172, MEM:2122.7M, EPOCH TIME: 1720068917.933640
[07/04 04:55:17     87s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.172, REAL:0.172, MEM:2122.7M, EPOCH TIME: 1720068917.933859
[07/04 04:55:17     87s] SKP cleared!
[07/04 04:55:17     87s] AAE Timing clean up.
[07/04 04:55:17     87s] Tweakage: fix icg 1, fix clk 0.
[07/04 04:55:17     87s] Tweakage: density cost 1, scale 0.4.
[07/04 04:55:17     87s] Tweakage: activity cost 0, scale 1.0.
[07/04 04:55:17     87s] Tweakage: timing cost on, scale 1.0.
[07/04 04:55:17     87s] OPERPROF:         Starting CoreOperation at level 5, MEM:2122.7M, EPOCH TIME: 1720068917.934525
[07/04 04:55:17     87s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2122.7M, EPOCH TIME: 1720068917.935761
[07/04 04:55:18     87s] Tweakage swap 124 pairs.
[07/04 04:55:18     87s] Tweakage swap 11 pairs.
[07/04 04:55:18     87s] Tweakage swap 2 pairs.
[07/04 04:55:18     87s] Tweakage swap 0 pairs.
[07/04 04:55:18     87s] Tweakage swap 0 pairs.
[07/04 04:55:18     87s] Tweakage swap 0 pairs.
[07/04 04:55:18     88s] Tweakage swap 0 pairs.
[07/04 04:55:18     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 39 pairs.
[07/04 04:55:19     88s] Tweakage swap 2 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 2 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     88s] Tweakage swap 2 pairs.
[07/04 04:55:19     88s] Tweakage swap 0 pairs.
[07/04 04:55:19     89s] Tweakage swap 0 pairs.
[07/04 04:55:19     89s] Tweakage swap 0 pairs.
[07/04 04:55:19     89s] Tweakage move 80 insts.
[07/04 04:55:19     89s] Tweakage move 27 insts.
[07/04 04:55:19     89s] Tweakage move 4 insts.
[07/04 04:55:19     89s] Tweakage move 3 insts.
[07/04 04:55:19     89s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.879, REAL:1.881, MEM:2122.7M, EPOCH TIME: 1720068919.816873
[07/04 04:55:19     89s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.881, REAL:1.883, MEM:2122.7M, EPOCH TIME: 1720068919.817108
[07/04 04:55:19     89s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.059, REAL:2.061, MEM:2122.7M, EPOCH TIME: 1720068919.817729
[07/04 04:55:19     89s] Move report: Congestion aware Tweak moves 269 insts, mean move: 1.69 um, max move: 7.38 um 
[07/04 04:55:19     89s] 	Max move on inst (dp/src1mux/U69): (74.48, 90.86) --> (74.86, 83.86)
[07/04 04:55:19     89s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.0, real=0:00:02.0, mem=2122.7mb) @(0:01:27 - 0:01:29).
[07/04 04:55:19     89s] 
[07/04 04:55:19     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:19     89s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:19     89s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:19     89s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:19     89s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:19     89s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:19     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2090.7MB) @(0:01:29 - 0:01:29).
[07/04 04:55:19     89s] Move report: Detail placement moves 269 insts, mean move: 1.69 um, max move: 7.38 um 
[07/04 04:55:19     89s] 	Max move on inst (dp/src1mux/U69): (74.48, 90.86) --> (74.86, 83.86)
[07/04 04:55:19     89s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2090.7MB
[07/04 04:55:19     89s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:19     89s]   maximum (X+Y) =         7.38 um
[07/04 04:55:19     89s]   inst (dp/src1mux/U69) with max move: (74.48, 90.86) -> (74.86, 83.86)
[07/04 04:55:19     89s]   mean    (X+Y) =         1.69 um
[07/04 04:55:19     89s] Summary Report:
[07/04 04:55:19     89s] Instances move: 269 (out of 2205 movable)
[07/04 04:55:19     89s] Instances flipped: 0
[07/04 04:55:19     89s] Mean displacement: 1.69 um
[07/04 04:55:19     89s] Max displacement: 7.38 um (Instance: dp/src1mux/U69) (74.48, 90.86) -> (74.86, 83.86)
[07/04 04:55:19     89s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[07/04 04:55:19     89s] Total instances moved : 269
[07/04 04:55:19     89s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.147, REAL:2.148, MEM:2090.7M, EPOCH TIME: 1720068919.902795
[07/04 04:55:19     89s] Total net bbox length = 2.447e+04 (1.319e+04 1.129e+04) (ext = 6.099e+03)
[07/04 04:55:19     89s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2090.7MB
[07/04 04:55:19     89s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2090.7MB) @(0:01:27 - 0:01:29).
[07/04 04:55:19     89s] *** Finished refinePlace (0:01:29 mem=2090.7M) ***
[07/04 04:55:19     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.12
[07/04 04:55:19     89s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.155, REAL:2.156, MEM:2090.7M, EPOCH TIME: 1720068919.903903
[07/04 04:55:19     89s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2090.7M, EPOCH TIME: 1720068919.903943
[07/04 04:55:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[07/04 04:55:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:19     89s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.009, MEM:2090.7M, EPOCH TIME: 1720068919.912535
[07/04 04:55:19     89s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.171, REAL:2.172, MEM:2090.7M, EPOCH TIME: 1720068919.912612
[07/04 04:55:20     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:20     89s] #################################################################################
[07/04 04:55:20     89s] # Design Stage: PreRoute
[07/04 04:55:20     89s] # Design Name: mips32
[07/04 04:55:20     89s] # Design Mode: 45nm
[07/04 04:55:20     89s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:20     89s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:20     89s] # Signoff Settings: SI Off 
[07/04 04:55:20     89s] #################################################################################
[07/04 04:55:20     89s] Calculate delays in Single mode...
[07/04 04:55:20     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2079.2M, InitMEM = 2079.2M)
[07/04 04:55:20     89s] Start delay calculation (fullDC) (1 T). (MEM=2079.23)
[07/04 04:55:20     89s] End AAE Lib Interpolated Model. (MEM=2090.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:20     90s] Total number of fetched objects 2733
[07/04 04:55:20     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:20     90s] End delay calculation. (MEM=2138.44 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:20     90s] End delay calculation (fullDC). (MEM=2138.44 CPU=0:00:00.6 REAL=0:00:00.0)
[07/04 04:55:20     90s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2138.4M) ***
[07/04 04:55:20     90s] eGR doReRoute: optGuide
[07/04 04:55:20     90s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2138.4M, EPOCH TIME: 1720068920.917743
[07/04 04:55:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:20     90s] All LLGs are deleted
[07/04 04:55:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:20     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2138.4M, EPOCH TIME: 1720068920.917832
[07/04 04:55:20     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1720068920.917883
[07/04 04:55:20     90s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2090.4M, EPOCH TIME: 1720068920.918236
[07/04 04:55:20     90s] {MMLU 0 15 2316}
[07/04 04:55:20     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2090.4M
[07/04 04:55:20     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2090.4M
[07/04 04:55:20     90s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2090.44 MB )
[07/04 04:55:20     90s] (I)      ==================== Layers =====================
[07/04 04:55:20     90s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:20     90s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:55:20     90s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:20     90s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:55:20     90s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:55:20     90s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:20     90s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:55:20     90s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:55:20     90s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:55:20     90s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:20     90s] (I)      Started Import and model ( Curr Mem: 2090.44 MB )
[07/04 04:55:20     90s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:20     90s] (I)      == Non-default Options ==
[07/04 04:55:20     90s] (I)      Maximum routing layer                              : 10
[07/04 04:55:20     90s] (I)      Number of threads                                  : 1
[07/04 04:55:20     90s] (I)      Method to set GCell size                           : row
[07/04 04:55:20     90s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:55:20     90s] (I)      Use row-based GCell size
[07/04 04:55:20     90s] (I)      Use row-based GCell align
[07/04 04:55:20     90s] (I)      layer 0 area = 0
[07/04 04:55:20     90s] (I)      layer 1 area = 0
[07/04 04:55:20     90s] (I)      layer 2 area = 0
[07/04 04:55:20     90s] (I)      layer 3 area = 0
[07/04 04:55:20     90s] (I)      layer 4 area = 0
[07/04 04:55:20     90s] (I)      layer 5 area = 0
[07/04 04:55:20     90s] (I)      layer 6 area = 0
[07/04 04:55:20     90s] (I)      layer 7 area = 0
[07/04 04:55:20     90s] (I)      layer 8 area = 0
[07/04 04:55:20     90s] (I)      layer 9 area = 0
[07/04 04:55:20     90s] (I)      GCell unit size   : 2800
[07/04 04:55:20     90s] (I)      GCell multiplier  : 1
[07/04 04:55:20     90s] (I)      GCell row height  : 2800
[07/04 04:55:20     90s] (I)      Actual row height : 2800
[07/04 04:55:20     90s] (I)      GCell align ref   : 50160 50120
[07/04 04:55:20     90s] [NR-eGR] Track table information for default rule: 
[07/04 04:55:20     90s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:55:20     90s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:55:20     90s] (I)      ============== Default via ===============
[07/04 04:55:20     90s] (I)      +---+------------------+-----------------+
[07/04 04:55:20     90s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:55:20     90s] (I)      +---+------------------+-----------------+
[07/04 04:55:20     90s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:55:20     90s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:55:20     90s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:55:20     90s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:55:20     90s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:55:20     90s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:55:20     90s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:55:20     90s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:55:20     90s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:55:20     90s] (I)      +---+------------------+-----------------+
[07/04 04:55:20     90s] [NR-eGR] Read 10766 PG shapes
[07/04 04:55:20     90s] [NR-eGR] Read 0 clock shapes
[07/04 04:55:20     90s] [NR-eGR] Read 0 other shapes
[07/04 04:55:20     90s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:55:20     90s] [NR-eGR] #Instance Blockages : 0
[07/04 04:55:20     90s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:55:20     90s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:55:20     90s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:55:20     90s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:55:20     90s] [NR-eGR] #Other Blockages    : 0
[07/04 04:55:20     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:55:20     90s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[07/04 04:55:20     90s] [NR-eGR] Read 2315 nets ( ignored 15 )
[07/04 04:55:20     90s] (I)      early_global_route_priority property id does not exist.
[07/04 04:55:20     90s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1820  Num CS=0
[07/04 04:55:20     90s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 964
[07/04 04:55:20     90s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 736
[07/04 04:55:20     90s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:55:20     90s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 7
[07/04 04:55:20     90s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:55:20     90s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:55:20     90s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:55:20     90s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:55:20     90s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:55:20     90s] (I)      Number of ignored nets                =     15
[07/04 04:55:20     90s] (I)      Number of connected nets              =      0
[07/04 04:55:20     90s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:55:20     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:55:20     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:55:20     90s] (I)      Ndr track 0 does not exist
[07/04 04:55:20     90s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:55:20     90s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:55:20     90s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:55:20     90s] (I)      Site width          :   380  (dbu)
[07/04 04:55:20     90s] (I)      Row height          :  2800  (dbu)
[07/04 04:55:20     90s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:55:20     90s] (I)      GCell width         :  2800  (dbu)
[07/04 04:55:20     90s] (I)      GCell height        :  2800  (dbu)
[07/04 04:55:20     90s] (I)      Grid                :   142   142    10
[07/04 04:55:20     90s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:55:20     90s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:55:20     90s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:55:20     90s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:20     90s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:20     90s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:55:20     90s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:55:20     90s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:55:20     90s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:55:20     90s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:55:20     90s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:55:20     90s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:55:20     90s] (I)      --------------------------------------------------------
[07/04 04:55:20     90s] 
[07/04 04:55:20     90s] [NR-eGR] ============ Routing rule table ============
[07/04 04:55:20     90s] [NR-eGR] Rule id: 0  Nets: 2300
[07/04 04:55:20     90s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:55:20     90s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:55:20     90s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:55:20     90s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:20     90s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:20     90s] [NR-eGR] ========================================
[07/04 04:55:20     90s] [NR-eGR] 
[07/04 04:55:20     90s] (I)      =============== Blocked Tracks ===============
[07/04 04:55:20     90s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:20     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:55:20     90s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:20     90s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:55:20     90s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:55:20     90s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:55:20     90s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:55:20     90s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:55:20     90s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:55:20     90s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:55:20     90s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:55:20     90s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:55:20     90s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:55:20     90s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:20     90s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2090.44 MB )
[07/04 04:55:20     90s] (I)      Reset routing kernel
[07/04 04:55:20     90s] (I)      Started Global Routing ( Curr Mem: 2090.44 MB )
[07/04 04:55:20     90s] (I)      totalPins=7684  totalGlobalPin=7420 (96.56%)
[07/04 04:55:20     90s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:55:20     90s] [NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1a Route ============
[07/04 04:55:20     90s] (I)      Usage: 20216 = (10889 H, 9327 V) = (3.35% H, 2.74% V) = (1.524e+04um H, 1.306e+04um V)
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1b Route ============
[07/04 04:55:20     90s] (I)      Usage: 20216 = (10889 H, 9327 V) = (3.35% H, 2.74% V) = (1.524e+04um H, 1.306e+04um V)
[07/04 04:55:20     90s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.830240e+04um
[07/04 04:55:20     90s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[07/04 04:55:20     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1c Route ============
[07/04 04:55:20     90s] (I)      Usage: 20216 = (10889 H, 9327 V) = (3.35% H, 2.74% V) = (1.524e+04um H, 1.306e+04um V)
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1d Route ============
[07/04 04:55:20     90s] (I)      Usage: 20216 = (10889 H, 9327 V) = (3.35% H, 2.74% V) = (1.524e+04um H, 1.306e+04um V)
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1e Route ============
[07/04 04:55:20     90s] (I)      Usage: 20216 = (10889 H, 9327 V) = (3.35% H, 2.74% V) = (1.524e+04um H, 1.306e+04um V)
[07/04 04:55:20     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.830240e+04um
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] (I)      ============  Phase 1l Route ============
[07/04 04:55:20     90s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:55:20     90s] (I)      Layer  2:     134249      8535        11           0      147531    ( 0.00%) 
[07/04 04:55:20     90s] (I)      Layer  3:     194359     12219         0           0      200220    ( 0.00%) 
[07/04 04:55:20     90s] (I)      Layer  4:      89733      5272         4           0      100110    ( 0.00%) 
[07/04 04:55:20     90s] (I)      Layer  5:      93427      1950         1           0      100110    ( 0.00%) 
[07/04 04:55:20     90s] (I)      Layer  6:      86691      1407         0           0      100110    ( 0.00%) 
[07/04 04:55:20     90s] (I)      Layer  7:      25778         8         0        4020       29350    (12.05%) 
[07/04 04:55:20     90s] (I)      Layer  8:      18117        13         0       14448       18922    (43.30%) 
[07/04 04:55:20     90s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:55:20     90s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:55:20     90s] (I)      Total:        665571     29405        17       32771      716250    ( 4.38%) 
[07/04 04:55:20     90s] (I)      
[07/04 04:55:20     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:55:20     90s] [NR-eGR]                        OverCon            
[07/04 04:55:20     90s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:55:20     90s] [NR-eGR]        Layer             (1-2)    OverCon
[07/04 04:55:20     90s] [NR-eGR] ----------------------------------------------
[07/04 04:55:20     90s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal2 ( 2)         8( 0.04%)   ( 0.04%) 
[07/04 04:55:20     90s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal4 ( 4)         4( 0.02%)   ( 0.02%) 
[07/04 04:55:20     90s] [NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:55:20     90s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:20     90s] [NR-eGR] ----------------------------------------------
[07/04 04:55:20     90s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[07/04 04:55:20     90s] [NR-eGR] 
[07/04 04:55:20     90s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2098.44 MB )
[07/04 04:55:20     90s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:55:20     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:55:20     90s] (I)      ============= Track Assignment ============
[07/04 04:55:20     90s] (I)      Started Track Assignment (1T) ( Curr Mem: 2098.44 MB )
[07/04 04:55:20     90s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[07/04 04:55:20     90s] (I)      Run Multi-thread track assignment
[07/04 04:55:21     90s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2098.44 MB )
[07/04 04:55:21     90s] (I)      Started Export ( Curr Mem: 2098.44 MB )
[07/04 04:55:21     90s] [NR-eGR]                  Length (um)   Vias 
[07/04 04:55:21     90s] [NR-eGR] ------------------------------------
[07/04 04:55:21     90s] [NR-eGR]  metal1   (1H)             0   8061 
[07/04 04:55:21     90s] [NR-eGR]  metal2   (2V)          7844   9644 
[07/04 04:55:21     90s] [NR-eGR]  metal3   (3H)         14238   3371 
[07/04 04:55:21     90s] [NR-eGR]  metal4   (4V)          5434    561 
[07/04 04:55:21     90s] [NR-eGR]  metal5   (5H)          2351    412 
[07/04 04:55:21     90s] [NR-eGR]  metal6   (6V)          1972     10 
[07/04 04:55:21     90s] [NR-eGR]  metal7   (7H)             2      7 
[07/04 04:55:21     90s] [NR-eGR]  metal8   (8V)            18      1 
[07/04 04:55:21     90s] [NR-eGR]  metal9   (9H)            27      0 
[07/04 04:55:21     90s] [NR-eGR]  metal10  (10V)            0      0 
[07/04 04:55:21     90s] [NR-eGR] ------------------------------------
[07/04 04:55:21     90s] [NR-eGR]           Total        31886  22067 
[07/04 04:55:21     90s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:21     90s] [NR-eGR] Total half perimeter of net bounding box: 24474um
[07/04 04:55:21     90s] [NR-eGR] Total length: 31886um, number of vias: 22067
[07/04 04:55:21     90s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:21     90s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/04 04:55:21     90s] [NR-eGR] --------------------------------------------------------------------------
[07/04 04:55:21     90s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2088.92 MB )
[07/04 04:55:21     90s] Saved RC grid cleaned up.
[07/04 04:55:21     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2088.92 MB )
[07/04 04:55:21     90s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:55:21     90s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:55:21     90s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:55:21     90s] (I)       Early Global Route kernel              100.00%  60.60 sec  60.73 sec  0.14 sec  0.14 sec 
[07/04 04:55:21     90s] (I)       +-Import and model                      16.53%  60.60 sec  60.62 sec  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)       | +-Create place DB                      3.44%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Import place data                  3.40%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read instances and placement     1.08%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read nets                        2.22%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Create route DB                      9.93%  60.60 sec  60.62 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | | +-Import route data (1T)             9.77%  60.60 sec  60.62 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.32%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read routing blockages         0.00%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read instance blockages        0.29%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read PG blockages              0.68%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read clock blockages           0.01%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read other blockages           0.01%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read halo blockages            0.02%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Read boundary cut boxes        0.00%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read blackboxes                  0.01%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read prerouted                   0.73%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read unlegalized nets            0.12%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Read nets                        0.47%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Set up via pillars               0.01%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Initialize 3D grid graph         0.30%  60.61 sec  60.61 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Model blockage capacity          4.92%  60.61 sec  60.62 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | | | | +-Initialize 3D capacity         4.38%  60.61 sec  60.62 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | +-Read aux data                        0.00%  60.62 sec  60.62 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Others data preparation              0.16%  60.62 sec  60.62 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Create route kernel                  2.70%  60.62 sec  60.62 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       +-Global Routing                        23.62%  60.62 sec  60.65 sec  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)       | +-Initialization                       0.80%  60.62 sec  60.62 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Net group 1                         19.65%  60.62 sec  60.65 sec  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)       | | +-Generate topology                  1.09%  60.62 sec  60.62 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1a                           3.61%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Pattern routing (1T)             3.06%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Add via demand to 2D             0.42%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1b                           0.09%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1c                           0.01%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1d                           0.01%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1e                           0.11%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | | +-Route legalization               0.00%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | | +-Phase 1l                          12.38%  60.63 sec  60.65 sec  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)       | | | +-Layer assignment (1T)           11.28%  60.63 sec  60.65 sec  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)       | +-Clean cong LA                        0.00%  60.65 sec  60.65 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       +-Export 3D cong map                     3.55%  60.65 sec  60.66 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Export 2D cong map                   0.23%  60.66 sec  60.66 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       +-Extract Global 3D Wires                0.29%  60.66 sec  60.66 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       +-Track Assignment (1T)                 18.64%  60.66 sec  60.69 sec  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)       | +-Initialization                       0.07%  60.66 sec  60.66 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Track Assignment Kernel             18.23%  60.66 sec  60.69 sec  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)       | +-Free Memory                          0.00%  60.69 sec  60.69 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       +-Export                                32.23%  60.69 sec  60.73 sec  0.04 sec  0.04 sec 
[07/04 04:55:21     90s] (I)       | +-Export DB wires                      6.90%  60.69 sec  60.70 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | | +-Export all nets                    4.97%  60.69 sec  60.70 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | | +-Set wire vias                      1.53%  60.70 sec  60.70 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Report wirelength                    4.53%  60.70 sec  60.70 sec  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)       | +-Update net boxes                     3.07%  60.70 sec  60.71 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)       | +-Update timing                       17.54%  60.71 sec  60.73 sec  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)       +-Postprocess design                     0.07%  60.73 sec  60.73 sec  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)      ===================== Summary by functions =====================
[07/04 04:55:21     90s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:55:21     90s] (I)      ----------------------------------------------------------------
[07/04 04:55:21     90s] (I)        0  Early Global Route kernel      100.00%  0.14 sec  0.14 sec 
[07/04 04:55:21     90s] (I)        1  Export                          32.23%  0.04 sec  0.04 sec 
[07/04 04:55:21     90s] (I)        1  Global Routing                  23.62%  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)        1  Track Assignment (1T)           18.64%  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)        1  Import and model                16.53%  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)        1  Export 3D cong map               3.55%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        1  Extract Global 3D Wires          0.29%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        1  Postprocess design               0.07%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Net group 1                     19.65%  0.03 sec  0.03 sec 
[07/04 04:55:21     90s] (I)        2  Track Assignment Kernel         18.23%  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)        2  Update timing                   17.54%  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)        2  Create route DB                  9.93%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        2  Export DB wires                  6.90%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        2  Report wirelength                4.53%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        2  Create place DB                  3.44%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Update net boxes                 3.07%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Create route kernel              2.70%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Initialization                   0.87%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Export 2D cong map               0.23%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1l                        12.38%  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)        3  Import route data (1T)           9.77%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        3  Export all nets                  4.97%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1a                         3.61%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Import place data                3.40%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Set wire vias                    1.53%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Generate topology                1.09%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Layer assignment (1T)           11.28%  0.02 sec  0.02 sec 
[07/04 04:55:21     90s] (I)        4  Model blockage capacity          4.92%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        4  Pattern routing (1T)             3.06%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read nets                        2.69%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read blockages ( Layer 2-10 )    1.32%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read instances and placement     1.08%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read prerouted                   0.73%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Add via demand to 2D             0.42%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Initialize 3D grid graph         0.30%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Initialize 3D capacity           4.38%  0.01 sec  0.01 sec 
[07/04 04:55:21     90s] (I)        5  Read PG blockages                0.68%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read instance blockages          0.29%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:55:21     90s] Extraction called for design 'mips32' of instances=2219 and nets=2465 using extraction engine 'preRoute' .
[07/04 04:55:21     90s] PreRoute RC Extraction called for design mips32.
[07/04 04:55:21     90s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:21     90s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:21     90s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:21     90s] RCMode: PreRoute
[07/04 04:55:21     90s]       RC Corner Indexes            0   
[07/04 04:55:21     90s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:21     90s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:21     90s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:21     90s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:21     90s] Shrink Factor                : 1.00000
[07/04 04:55:21     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:55:21     90s] 
[07/04 04:55:21     90s] Trim Metal Layers:
[07/04 04:55:21     90s] LayerId::1 widthSet size::1
[07/04 04:55:21     90s] LayerId::2 widthSet size::1
[07/04 04:55:21     90s] LayerId::3 widthSet size::1
[07/04 04:55:21     90s] LayerId::4 widthSet size::1
[07/04 04:55:21     90s] LayerId::5 widthSet size::1
[07/04 04:55:21     90s] LayerId::6 widthSet size::1
[07/04 04:55:21     90s] LayerId::7 widthSet size::1
[07/04 04:55:21     90s] LayerId::8 widthSet size::1
[07/04 04:55:21     90s] LayerId::9 widthSet size::1
[07/04 04:55:21     90s] LayerId::10 widthSet size::1
[07/04 04:55:21     90s] Updating RC grid for preRoute extraction ...
[07/04 04:55:21     90s] eee: pegSigSF::1.070000
[07/04 04:55:21     90s] Initializing multi-corner resistance tables ...
[07/04 04:55:21     90s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:55:21     90s] eee: l::2 avDens::0.112108 usedTrk::561.721535 availTrk::5010.526316 sigTrk::561.721535
[07/04 04:55:21     90s] eee: l::3 avDens::0.127234 usedTrk::1030.596575 availTrk::8100.000000 sigTrk::1030.596575
[07/04 04:55:21     90s] eee: l::4 avDens::0.109825 usedTrk::389.877931 availTrk::3550.000000 sigTrk::389.877931
[07/04 04:55:21     90s] eee: l::5 avDens::0.046786 usedTrk::170.767929 availTrk::3650.000000 sigTrk::170.767929
[07/04 04:55:21     90s] eee: l::6 avDens::0.047777 usedTrk::140.943286 availTrk::2950.000000 sigTrk::140.943286
[07/04 04:55:21     90s] eee: l::7 avDens::0.001956 usedTrk::0.163000 availTrk::83.333333 sigTrk::0.163000
[07/04 04:55:21     90s] eee: l::8 avDens::0.086991 usedTrk::176.880786 availTrk::2033.333333 sigTrk::176.880786
[07/04 04:55:21     90s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:55:21     90s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:21     90s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:21     90s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267448 uaWl=1.000000 uaWlH=0.296939 aWlH=0.000000 lMod=0 pMax=0.852300 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:21     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2088.922M)
[07/04 04:55:21     90s] Compute RC Scale Done ...
[07/04 04:55:21     90s] OPERPROF: Starting HotSpotCal at level 1, MEM:2108.0M, EPOCH TIME: 1720068921.155060
[07/04 04:55:21     90s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:21     90s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:21     90s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:21     90s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:21     90s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:21     90s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:21     90s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:21     90s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2124.0M, EPOCH TIME: 1720068921.156711
[07/04 04:55:21     90s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/04 04:55:21     90s] Begin: GigaOpt Route Type Constraints Refinement
[07/04 04:55:21     90s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.4/0:01:36.5 (0.9), mem = 2124.0M
[07/04 04:55:21     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.21
[07/04 04:55:21     90s] ### Creating RouteCongInterface, started
[07/04 04:55:21     90s] 
[07/04 04:55:21     90s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:21     90s] 
[07/04 04:55:21     90s] #optDebug: {0, 1.000}
[07/04 04:55:21     90s] ### Creating RouteCongInterface, finished
[07/04 04:55:21     90s] Updated routing constraints on 0 nets.
[07/04 04:55:21     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.21
[07/04 04:55:21     90s] Bottom Preferred Layer:
[07/04 04:55:21     90s] +---------------+------------+----------+
[07/04 04:55:21     90s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:21     90s] +---------------+------------+----------+
[07/04 04:55:21     90s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:21     90s] +---------------+------------+----------+
[07/04 04:55:21     90s] Via Pillar Rule:
[07/04 04:55:21     90s]     None
[07/04 04:55:21     90s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:01:30.4/0:01:36.5 (0.9), mem = 2124.0M
[07/04 04:55:21     90s] 
[07/04 04:55:21     90s] =============================================================================================
[07/04 04:55:21     90s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[07/04 04:55:21     90s] =============================================================================================
[07/04 04:55:21     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:21     90s] ---------------------------------------------------------------------------------------------
[07/04 04:55:21     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  73.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:21     90s] [ MISC                   ]          0:00:00.0  (  26.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:21     90s] ---------------------------------------------------------------------------------------------
[07/04 04:55:21     90s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:21     90s] ---------------------------------------------------------------------------------------------
[07/04 04:55:21     90s] 
[07/04 04:55:21     90s] End: GigaOpt Route Type Constraints Refinement
[07/04 04:55:21     90s] skip EGR on cluster skew clock nets.
[07/04 04:55:21     90s] OPTC: user 20.0
[07/04 04:55:21     90s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:21     90s] #################################################################################
[07/04 04:55:21     90s] # Design Stage: PreRoute
[07/04 04:55:21     90s] # Design Name: mips32
[07/04 04:55:21     90s] # Design Mode: 45nm
[07/04 04:55:21     90s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:21     90s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:21     90s] # Signoff Settings: SI Off 
[07/04 04:55:21     90s] #################################################################################
[07/04 04:55:21     90s] Calculate delays in Single mode...
[07/04 04:55:21     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 2122.0M, InitMEM = 2122.0M)
[07/04 04:55:21     90s] Start delay calculation (fullDC) (1 T). (MEM=2122)
[07/04 04:55:21     90s] End AAE Lib Interpolated Model. (MEM=2133.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:21     91s] Total number of fetched objects 2733
[07/04 04:55:21     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:21     91s] End delay calculation. (MEM=2147.67 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:21     91s] End delay calculation (fullDC). (MEM=2147.67 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:21     91s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2147.7M) ***
[07/04 04:55:22     91s] Begin: GigaOpt postEco DRV Optimization
[07/04 04:55:22     91s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/04 04:55:22     91s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:31.3/0:01:37.4 (0.9), mem = 2147.7M
[07/04 04:55:22     91s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:22     91s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:22     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.22
[07/04 04:55:22     91s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:22     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2147.7M
[07/04 04:55:22     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.7M, EPOCH TIME: 1720068922.066659
[07/04 04:55:22     91s] Processing tracks to init pin-track alignment.
[07/04 04:55:22     91s] z: 2, totalTracks: 1
[07/04 04:55:22     91s] z: 4, totalTracks: 1
[07/04 04:55:22     91s] z: 6, totalTracks: 1
[07/04 04:55:22     91s] z: 8, totalTracks: 1
[07/04 04:55:22     91s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:22     91s] All LLGs are deleted
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2147.7M, EPOCH TIME: 1720068922.068649
[07/04 04:55:22     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2147.7M, EPOCH TIME: 1720068922.068765
[07/04 04:55:22     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.7M, EPOCH TIME: 1720068922.069458
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2147.7M, EPOCH TIME: 1720068922.069920
[07/04 04:55:22     91s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:22     91s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:22     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2147.7M, EPOCH TIME: 1720068922.074353
[07/04 04:55:22     91s] After signature check, allow fast init is true, keep pre-filter is true.
[07/04 04:55:22     91s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/04 04:55:22     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2147.7M, EPOCH TIME: 1720068922.075404
[07/04 04:55:22     91s] Fast DP-INIT is on for default
[07/04 04:55:22     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:55:22     91s] Atter site array init, number of instance map data is 0.
[07/04 04:55:22     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2147.7M, EPOCH TIME: 1720068922.077159
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:22     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2147.7M, EPOCH TIME: 1720068922.078512
[07/04 04:55:22     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2147.7M, EPOCH TIME: 1720068922.078557
[07/04 04:55:22     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2163.7M, EPOCH TIME: 1720068922.078973
[07/04 04:55:22     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2163.7MB).
[07/04 04:55:22     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2163.7M, EPOCH TIME: 1720068922.079517
[07/04 04:55:22     91s] TotalInstCnt at PhyDesignMc Initialization: 2219
[07/04 04:55:22     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2163.7M
[07/04 04:55:22     91s] ### Creating RouteCongInterface, started
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] #optDebug: {0, 1.000}
[07/04 04:55:22     91s] ### Creating RouteCongInterface, finished
[07/04 04:55:22     91s] {MG  {4 0 1.3 0.137224}  {7 0 3.6 0.361771}  {9 0 10 0.98789} }
[07/04 04:55:22     91s] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=2163.7M
[07/04 04:55:22     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=2163.7M
[07/04 04:55:22     91s] [GPS-DRV] Optimizer parameters ============================= 
[07/04 04:55:22     91s] [GPS-DRV] maxDensity (design): 0.95
[07/04 04:55:22     91s] [GPS-DRV] maxLocalDensity: 0.98
[07/04 04:55:22     91s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[07/04 04:55:22     91s] [GPS-DRV] All active and enabled setup views
[07/04 04:55:22     91s] [GPS-DRV]     default
[07/04 04:55:22     91s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:22     91s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:22     91s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/04 04:55:22     91s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/04 04:55:22     91s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/04 04:55:22     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2182.8M, EPOCH TIME: 1720068922.218242
[07/04 04:55:22     91s] Found 0 hard placement blockage before merging.
[07/04 04:55:22     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2182.8M, EPOCH TIME: 1720068922.218330
[07/04 04:55:22     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:22     91s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/04 04:55:22     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:22     91s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/04 04:55:22     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:22     91s] Info: violation cost 0.007310 (cap = 0.007310, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:22     91s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.78%|          |         |
[07/04 04:55:22     91s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:22     91s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       1|       0|       0| 17.78%| 0:00:00.0|  2217.8M|
[07/04 04:55:22     91s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:22     91s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.78%| 0:00:00.0|  2217.8M|
[07/04 04:55:22     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:22     91s] Bottom Preferred Layer:
[07/04 04:55:22     91s] +---------------+------------+----------+
[07/04 04:55:22     91s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:22     91s] +---------------+------------+----------+
[07/04 04:55:22     91s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:22     91s] +---------------+------------+----------+
[07/04 04:55:22     91s] Via Pillar Rule:
[07/04 04:55:22     91s]     None
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2217.8M) ***
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:22     91s] Total-nets :: 2316, Stn-nets :: 0, ratio :: 0 %, Total-len 31886.3, Stn-len 0
[07/04 04:55:22     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2198.8M, EPOCH TIME: 1720068922.325446
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2220).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2125.8M, EPOCH TIME: 1720068922.331650
[07/04 04:55:22     91s] TotalInstCnt at PhyDesignMc Destruction: 2220
[07/04 04:55:22     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.22
[07/04 04:55:22     91s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:31.6/0:01:37.7 (0.9), mem = 2125.8M
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] =============================================================================================
[07/04 04:55:22     91s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[07/04 04:55:22     91s] =============================================================================================
[07/04 04:55:22     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:22     91s] ---------------------------------------------------------------------------------------------
[07/04 04:55:22     91s] [ SlackTraversorInit     ]      1   0:00:00.1  (  20.1 % )     0:00:00.1 /  0:00:00.0    0.9
[07/04 04:55:22     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:22     91s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:55:22     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:22     91s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:55:22     91s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ OptEval                ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[07/04 04:55:22     91s] [ IncrDelayCalc          ]      3   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.7
[07/04 04:55:22     91s] [ DrvFindVioNets         ]      3   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:22     91s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:22     91s] [ MISC                   ]          0:00:00.1  (  43.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:22     91s] ---------------------------------------------------------------------------------------------
[07/04 04:55:22     91s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:22     91s] ---------------------------------------------------------------------------------------------
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] End: GigaOpt postEco DRV Optimization
[07/04 04:55:22     91s] **INFO: Flow update: Design timing is met.
[07/04 04:55:22     91s] Running refinePlace -preserveRouting true -hardFence false
[07/04 04:55:22     91s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2125.8M, EPOCH TIME: 1720068922.335402
[07/04 04:55:22     91s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2125.8M, EPOCH TIME: 1720068922.335461
[07/04 04:55:22     91s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2125.8M, EPOCH TIME: 1720068922.335513
[07/04 04:55:22     91s] Processing tracks to init pin-track alignment.
[07/04 04:55:22     91s] z: 2, totalTracks: 1
[07/04 04:55:22     91s] z: 4, totalTracks: 1
[07/04 04:55:22     91s] z: 6, totalTracks: 1
[07/04 04:55:22     91s] z: 8, totalTracks: 1
[07/04 04:55:22     91s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:22     91s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2125.8M, EPOCH TIME: 1720068922.337779
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:22     91s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2125.8M, EPOCH TIME: 1720068922.342731
[07/04 04:55:22     91s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2125.8M, EPOCH TIME: 1720068922.342794
[07/04 04:55:22     91s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2125.8M, EPOCH TIME: 1720068922.342969
[07/04 04:55:22     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2125.8MB).
[07/04 04:55:22     91s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2125.8M, EPOCH TIME: 1720068922.343469
[07/04 04:55:22     91s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2125.8M, EPOCH TIME: 1720068922.343500
[07/04 04:55:22     91s] TDRefine: refinePlace mode is spiral
[07/04 04:55:22     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.13
[07/04 04:55:22     91s] OPERPROF:   Starting RefinePlace at level 2, MEM:2125.8M, EPOCH TIME: 1720068922.343575
[07/04 04:55:22     91s] *** Starting refinePlace (0:01:32 mem=2125.8M) ***
[07/04 04:55:22     91s] Total net bbox length = 2.447e+04 (1.319e+04 1.129e+04) (ext = 6.099e+03)
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:22     91s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:22     91s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Starting Small incrNP...
[07/04 04:55:22     91s] User Input Parameters:
[07/04 04:55:22     91s] - Congestion Driven    : Off
[07/04 04:55:22     91s] - Timing Driven        : Off
[07/04 04:55:22     91s] - Area-Violation Based : Off
[07/04 04:55:22     91s] - Start Rollback Level : -5
[07/04 04:55:22     91s] - Legalized            : On
[07/04 04:55:22     91s] - Window Based         : Off
[07/04 04:55:22     91s] - eDen incr mode       : Off
[07/04 04:55:22     91s] - Small incr mode      : On
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2125.8M, EPOCH TIME: 1720068922.349782
[07/04 04:55:22     91s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2125.8M, EPOCH TIME: 1720068922.350278
[07/04 04:55:22     91s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2125.8M, EPOCH TIME: 1720068922.351180
[07/04 04:55:22     91s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[07/04 04:55:22     91s] Density distribution unevenness ratio = 62.986%
[07/04 04:55:22     91s] Density distribution unevenness ratio (U70) = 0.000%
[07/04 04:55:22     91s] Density distribution unevenness ratio (U80) = 0.000%
[07/04 04:55:22     91s] Density distribution unevenness ratio (U90) = 0.000%
[07/04 04:55:22     91s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.001, MEM:2125.8M, EPOCH TIME: 1720068922.351282
[07/04 04:55:22     91s] cost 0.674830, thresh 1.000000
[07/04 04:55:22     91s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2125.8M)
[07/04 04:55:22     91s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:22     91s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2125.8M, EPOCH TIME: 1720068922.351494
[07/04 04:55:22     91s] Starting refinePlace ...
[07/04 04:55:22     91s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:22     91s] One DDP V2 for no tweak run.
[07/04 04:55:22     91s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:22     91s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2125.8M, EPOCH TIME: 1720068922.357788
[07/04 04:55:22     91s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:55:22     91s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2125.8M, EPOCH TIME: 1720068922.357846
[07/04 04:55:22     91s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2125.8M, EPOCH TIME: 1720068922.357945
[07/04 04:55:22     91s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2125.8M, EPOCH TIME: 1720068922.357976
[07/04 04:55:22     91s] DDP markSite nrRow 107 nrJob 107
[07/04 04:55:22     91s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2125.8M, EPOCH TIME: 1720068922.358219
[07/04 04:55:22     91s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2125.8M, EPOCH TIME: 1720068922.358250
[07/04 04:55:22     91s]   Spread Effort: high, pre-route mode, useDDP on.
[07/04 04:55:22     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2125.8MB) @(0:01:32 - 0:01:32).
[07/04 04:55:22     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:22     91s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:22     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:22     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:22     91s] Move report: legalization moves 1 insts, mean move: 0.57 um, max move: 0.57 um spiral
[07/04 04:55:22     91s] 	Max move on inst (dp/rf/FE_OFC55_wd_21): (119.89, 95.06) --> (120.46, 95.06)
[07/04 04:55:22     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:22     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:22     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2093.8MB) @(0:01:32 - 0:01:32).
[07/04 04:55:22     91s] Move report: Detail placement moves 1 insts, mean move: 0.57 um, max move: 0.57 um 
[07/04 04:55:22     91s] 	Max move on inst (dp/rf/FE_OFC55_wd_21): (119.89, 95.06) --> (120.46, 95.06)
[07/04 04:55:22     91s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2093.8MB
[07/04 04:55:22     91s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:22     91s]   maximum (X+Y) =         0.57 um
[07/04 04:55:22     91s]   inst (dp/rf/FE_OFC55_wd_21) with max move: (119.89, 95.06) -> (120.46, 95.06)
[07/04 04:55:22     91s]   mean    (X+Y) =         0.57 um
[07/04 04:55:22     91s] Summary Report:
[07/04 04:55:22     91s] Instances move: 1 (out of 2206 movable)
[07/04 04:55:22     91s] Instances flipped: 0
[07/04 04:55:22     91s] Mean displacement: 0.57 um
[07/04 04:55:22     91s] Max displacement: 0.57 um (Instance: dp/rf/FE_OFC55_wd_21) (119.89, 95.06) -> (120.46, 95.06)
[07/04 04:55:22     91s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[07/04 04:55:22     91s] Total instances moved : 1
[07/04 04:55:22     91s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.093, REAL:0.120, MEM:2093.8M, EPOCH TIME: 1720068922.471805
[07/04 04:55:22     91s] Total net bbox length = 2.447e+04 (1.319e+04 1.129e+04) (ext = 6.099e+03)
[07/04 04:55:22     91s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2093.8MB
[07/04 04:55:22     91s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2093.8MB) @(0:01:32 - 0:01:32).
[07/04 04:55:22     91s] *** Finished refinePlace (0:01:32 mem=2093.8M) ***
[07/04 04:55:22     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.13
[07/04 04:55:22     91s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.103, REAL:0.129, MEM:2093.8M, EPOCH TIME: 1720068922.473045
[07/04 04:55:22     91s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2093.8M, EPOCH TIME: 1720068922.473087
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2220).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:22     91s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.009, MEM:2093.8M, EPOCH TIME: 1720068922.482323
[07/04 04:55:22     91s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.117, REAL:0.147, MEM:2093.8M, EPOCH TIME: 1720068922.482395
[07/04 04:55:22     91s] **INFO: Flow update: Design timing is met.
[07/04 04:55:22     91s] **INFO: Flow update: Design timing is met.
[07/04 04:55:22     91s] **INFO: Flow update: Design timing is met.
[07/04 04:55:22     91s] #optDebug: fT-D <X 1 0 0 0>
[07/04 04:55:22     91s] Register exp ratio and priority group on 0 nets on 2317 nets : 
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Active setup views:
[07/04 04:55:22     91s]  default
[07/04 04:55:22     91s]   Dominating endpoints: 0
[07/04 04:55:22     91s]   Dominating TNS: -0.000
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Extraction called for design 'mips32' of instances=2220 and nets=2466 using extraction engine 'preRoute' .
[07/04 04:55:22     91s] PreRoute RC Extraction called for design mips32.
[07/04 04:55:22     91s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:22     91s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:22     91s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:22     91s] RCMode: PreRoute
[07/04 04:55:22     91s]       RC Corner Indexes            0   
[07/04 04:55:22     91s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:22     91s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:22     91s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:22     91s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:22     91s] Shrink Factor                : 1.00000
[07/04 04:55:22     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Trim Metal Layers:
[07/04 04:55:22     91s] LayerId::1 widthSet size::1
[07/04 04:55:22     91s] LayerId::2 widthSet size::1
[07/04 04:55:22     91s] LayerId::3 widthSet size::1
[07/04 04:55:22     91s] LayerId::4 widthSet size::1
[07/04 04:55:22     91s] LayerId::5 widthSet size::1
[07/04 04:55:22     91s] LayerId::6 widthSet size::1
[07/04 04:55:22     91s] LayerId::7 widthSet size::1
[07/04 04:55:22     91s] LayerId::8 widthSet size::1
[07/04 04:55:22     91s] LayerId::9 widthSet size::1
[07/04 04:55:22     91s] LayerId::10 widthSet size::1
[07/04 04:55:22     91s] Updating RC grid for preRoute extraction ...
[07/04 04:55:22     91s] eee: pegSigSF::1.070000
[07/04 04:55:22     91s] Initializing multi-corner resistance tables ...
[07/04 04:55:22     91s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:55:22     91s] eee: l::2 avDens::0.112108 usedTrk::561.721535 availTrk::5010.526316 sigTrk::561.721535
[07/04 04:55:22     91s] eee: l::3 avDens::0.127234 usedTrk::1030.596575 availTrk::8100.000000 sigTrk::1030.596575
[07/04 04:55:22     91s] eee: l::4 avDens::0.109831 usedTrk::389.900431 availTrk::3550.000000 sigTrk::389.900431
[07/04 04:55:22     91s] eee: l::5 avDens::0.046786 usedTrk::170.767929 availTrk::3650.000000 sigTrk::170.767929
[07/04 04:55:22     91s] eee: l::6 avDens::0.047777 usedTrk::140.943286 availTrk::2950.000000 sigTrk::140.943286
[07/04 04:55:22     91s] eee: l::7 avDens::0.001956 usedTrk::0.163000 availTrk::83.333333 sigTrk::0.163000
[07/04 04:55:22     91s] eee: l::8 avDens::0.086991 usedTrk::176.880786 availTrk::2033.333333 sigTrk::176.880786
[07/04 04:55:22     91s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:55:22     91s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:22     91s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:22     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267448 uaWl=1.000000 uaWlH=0.296946 aWlH=0.000000 lMod=0 pMax=0.852300 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:22     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2154.391M)
[07/04 04:55:22     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:22     91s] GigaOpt Hold Optimizer is used
[07/04 04:55:22     91s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/04 04:55:22     91s] Deleting Lib Analyzer.
[07/04 04:55:22     91s] End AAE Lib Interpolated Model. (MEM=2154.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] Creating Lib Analyzer ...
[07/04 04:55:22     91s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:22     91s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:22     91s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:22     91s] 
[07/04 04:55:22     91s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:22     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=2154.4M
[07/04 04:55:22     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=2154.4M
[07/04 04:55:22     92s] Creating Lib Analyzer, finished. 
[07/04 04:55:22     92s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:32 mem=2154.4M ***
[07/04 04:55:22     92s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:32.1/0:01:38.2 (0.9), mem = 2154.4M
[07/04 04:55:22     92s] OPTC: user 20.0
[07/04 04:55:22     92s] 
[07/04 04:55:22     92s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:22     92s] Deleting Lib Analyzer.
[07/04 04:55:22     92s] 
[07/04 04:55:22     92s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:23     92s] Starting delay calculation for Hold views
[07/04 04:55:23     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:23     92s] #################################################################################
[07/04 04:55:23     92s] # Design Stage: PreRoute
[07/04 04:55:23     92s] # Design Name: mips32
[07/04 04:55:23     92s] # Design Mode: 45nm
[07/04 04:55:23     92s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:23     92s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:23     92s] # Signoff Settings: SI Off 
[07/04 04:55:23     92s] #################################################################################
[07/04 04:55:23     92s] Calculate delays in Single mode...
[07/04 04:55:23     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2152.4M, InitMEM = 2152.4M)
[07/04 04:55:23     92s] Start delay calculation (fullDC) (1 T). (MEM=2152.39)
[07/04 04:55:23     92s] End AAE Lib Interpolated Model. (MEM=2163.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:23     92s] Total number of fetched objects 2734
[07/04 04:55:23     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:23     92s] End delay calculation. (MEM=2136.43 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:23     92s] End delay calculation (fullDC). (MEM=2136.43 CPU=0:00:00.6 REAL=0:00:00.0)
[07/04 04:55:23     92s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2136.4M) ***
[07/04 04:55:23     92s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:33 mem=2136.4M)
[07/04 04:55:23     93s] 
[07/04 04:55:23     93s] Active hold views:
[07/04 04:55:23     93s]  default
[07/04 04:55:23     93s]   Dominating endpoints: 0
[07/04 04:55:23     93s]   Dominating TNS: -0.000
[07/04 04:55:23     93s] 
[07/04 04:55:23     93s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:33 mem=2168.4M ***
[07/04 04:55:23     93s] OPTC: user 20.0
[07/04 04:55:23     93s] Done building hold timer [194 node(s), 261 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:33 mem=2168.4M ***
[07/04 04:55:24     93s] Starting delay calculation for Setup views
[07/04 04:55:24     93s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:24     93s] #################################################################################
[07/04 04:55:24     93s] # Design Stage: PreRoute
[07/04 04:55:24     93s] # Design Name: mips32
[07/04 04:55:24     93s] # Design Mode: 45nm
[07/04 04:55:24     93s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:24     93s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:24     93s] # Signoff Settings: SI Off 
[07/04 04:55:24     93s] #################################################################################
[07/04 04:55:24     93s] Calculate delays in Single mode...
[07/04 04:55:24     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 2156.9M, InitMEM = 2156.9M)
[07/04 04:55:24     93s] Start delay calculation (fullDC) (1 T). (MEM=2156.91)
[07/04 04:55:24     93s] End AAE Lib Interpolated Model. (MEM=2168.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:24     93s] Total number of fetched objects 2734
[07/04 04:55:24     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:24     93s] End delay calculation. (MEM=2136.43 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:24     93s] End delay calculation (fullDC). (MEM=2136.43 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:24     93s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2136.4M) ***
[07/04 04:55:24     93s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:34 mem=2136.4M)
[07/04 04:55:24     93s] Done building cte setup timing graph (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:34 mem=2136.4M ***
[07/04 04:55:24     94s] *info: category slack lower bound [L 0.0] default
[07/04 04:55:24     94s] *info: category slack lower bound [H 0.0] reg2reg 
[07/04 04:55:24     94s] --------------------------------------------------- 
[07/04 04:55:24     94s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/04 04:55:24     94s] --------------------------------------------------- 
[07/04 04:55:24     94s]          WNS    reg2regWNS
[07/04 04:55:24     94s]     6.069 ns      6.069 ns
[07/04 04:55:24     94s] --------------------------------------------------- 
[07/04 04:55:24     94s] OPTC: m1 20.0 20.0
[07/04 04:55:24     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:24     94s] Summary for sequential cells identification: 
[07/04 04:55:24     94s]   Identified SBFF number: 16
[07/04 04:55:24     94s]   Identified MBFF number: 0
[07/04 04:55:24     94s]   Identified SB Latch number: 0
[07/04 04:55:24     94s]   Identified MB Latch number: 0
[07/04 04:55:24     94s]   Not identified SBFF number: 0
[07/04 04:55:24     94s]   Not identified MBFF number: 0
[07/04 04:55:24     94s]   Not identified SB Latch number: 0
[07/04 04:55:24     94s]   Not identified MB Latch number: 0
[07/04 04:55:24     94s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:24     94s]  Visiting view : default
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:24     94s]  Visiting view : default
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:24     94s] TLC MultiMap info (StdDelay):
[07/04 04:55:24     94s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:24     94s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:24     94s]  Setting StdDelay to: 10.2ps
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] Creating Lib Analyzer ...
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:24     94s] Summary for sequential cells identification: 
[07/04 04:55:24     94s]   Identified SBFF number: 16
[07/04 04:55:24     94s]   Identified MBFF number: 0
[07/04 04:55:24     94s]   Identified SB Latch number: 0
[07/04 04:55:24     94s]   Identified MB Latch number: 0
[07/04 04:55:24     94s]   Not identified SBFF number: 0
[07/04 04:55:24     94s]   Not identified MBFF number: 0
[07/04 04:55:24     94s]   Not identified SB Latch number: 0
[07/04 04:55:24     94s]   Not identified MB Latch number: 0
[07/04 04:55:24     94s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:24     94s]  Visiting view : default
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:24     94s]  Visiting view : default
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:24     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:24     94s] TLC MultiMap info (StdDelay):
[07/04 04:55:24     94s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:24     94s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:24     94s]  Setting StdDelay to: 10.2ps
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:24     94s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:24     94s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:24     94s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:24     94s] 
[07/04 04:55:24     94s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:25     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=2152.4M
[07/04 04:55:25     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=2152.4M
[07/04 04:55:25     94s] Creating Lib Analyzer, finished. 
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.2 ps, minBufSize = 3192000 (3.0)
[07/04 04:55:25     94s] *Info: worst delay setup view: default
[07/04 04:55:25     94s] Footprint list for hold buffering (delay unit: ps)
[07/04 04:55:25     94s] =================================================================
[07/04 04:55:25     94s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/04 04:55:25     94s] ------------------------------------------------------------------
[07/04 04:55:25     94s] *Info:       22.1       1.00     20.29    3.0  18.56 BUF_X1 (A,Z)
[07/04 04:55:25     94s] *Info:       29.7       1.00     26.53    3.0  25.53 CLKBUF_X1 (A,Z)
[07/04 04:55:25     94s] *Info:       23.3       1.00     10.92    4.0   9.27 BUF_X2 (A,Z)
[07/04 04:55:25     94s] *Info:       25.5       1.00     14.82    4.0  12.75 CLKBUF_X2 (A,Z)
[07/04 04:55:25     94s] *Info:       28.7       1.00     10.14    5.0   8.58 CLKBUF_X3 (A,Z)
[07/04 04:55:25     94s] *Info:       21.9       1.00      7.02    7.0   4.64 BUF_X4 (A,Z)
[07/04 04:55:25     94s] *Info:       22.6       1.00      3.12   13.0   2.33 BUF_X8 (A,Z)
[07/04 04:55:25     94s] *Info:       22.8       1.00      1.56   25.0   1.17 BUF_X16 (A,Z)
[07/04 04:55:25     94s] *Info:       23.7       1.00      0.78   49.0   0.61 BUF_X32 (A,Z)
[07/04 04:55:25     94s] =================================================================
[07/04 04:55:25     94s] Hold Timer stdDelay = 10.2ps
[07/04 04:55:25     94s]  Visiting view : default
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:25     94s] Hold Timer stdDelay = 10.2ps (default)
[07/04 04:55:25     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.4M, EPOCH TIME: 1720068925.154094
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2152.4M, EPOCH TIME: 1720068925.159334
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  |  0.061  | -0.020  |
|           TNS (ns):| -0.061  |  0.000  | -0.061  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2171.5M, EPOCH TIME: 1720068925.197219
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2171.5M, EPOCH TIME: 1720068925.202168
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] Density: 17.782%
------------------------------------------------------------------

[07/04 04:55:25     94s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1758.1M, totSessionCpu=0:01:34 **
[07/04 04:55:25     94s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:34.4/0:01:40.5 (0.9), mem = 2116.5M
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] =============================================================================================
[07/04 04:55:25     94s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.18-s099_1
[07/04 04:55:25     94s] =============================================================================================
[07/04 04:55:25     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s] [ ViewPruning            ]      7   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:25     94s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.0    1.0
[07/04 04:55:25     94s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:25     94s] [ SlackTraversorInit     ]      3   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:55:25     94s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:25     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:25     94s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:25     94s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:25     94s] [ TimingUpdate           ]      9   0:00:00.3  (  12.4 % )     0:00:01.5 /  0:00:01.5    1.0
[07/04 04:55:25     94s] [ FullDelayCalc          ]      2   0:00:01.2  (  52.1 % )     0:00:01.2 /  0:00:01.2    1.0
[07/04 04:55:25     94s] [ TimingReport           ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:25     94s] [ MISC                   ]          0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.1
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s]  BuildHoldData #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:34.4/0:01:40.5 (0.9), mem = 2116.5M
[07/04 04:55:25     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.23
[07/04 04:55:25     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=2116.5M
[07/04 04:55:25     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=2116.5M
[07/04 04:55:25     94s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:25     94s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2800 dbu)
[07/04 04:55:25     94s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:25     94s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:25     94s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:25     94s] *info: Run optDesign holdfix with 1 thread.
[07/04 04:55:25     94s] Info: 15 nets with fixed/cover wires excluded.
[07/04 04:55:25     94s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:25     94s] --------------------------------------------------- 
[07/04 04:55:25     94s]    Hold Timing Summary  - Initial 
[07/04 04:55:25     94s] --------------------------------------------------- 
[07/04 04:55:25     94s]  Target slack:       0.0000 ns
[07/04 04:55:25     94s]  View: default 
[07/04 04:55:25     94s]    WNS:      -0.0205
[07/04 04:55:25     94s]    TNS:      -0.0607
[07/04 04:55:25     94s]    VP :            3
[07/04 04:55:25     94s]    Worst hold path end point: cont/state_reg[1]/D 
[07/04 04:55:25     94s] --------------------------------------------------- 
[07/04 04:55:25     94s] Info: Do not create the CCOpt slew target map as it already exists.
[07/04 04:55:25     94s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:25     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=2173.7M
[07/04 04:55:25     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.7M, EPOCH TIME: 1720068925.222324
[07/04 04:55:25     94s] Processing tracks to init pin-track alignment.
[07/04 04:55:25     94s] z: 2, totalTracks: 1
[07/04 04:55:25     94s] z: 4, totalTracks: 1
[07/04 04:55:25     94s] z: 6, totalTracks: 1
[07/04 04:55:25     94s] z: 8, totalTracks: 1
[07/04 04:55:25     94s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:25     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.7M, EPOCH TIME: 1720068925.225054
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:25     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2173.7M, EPOCH TIME: 1720068925.232640
[07/04 04:55:25     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.7M, EPOCH TIME: 1720068925.232689
[07/04 04:55:25     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.7M, EPOCH TIME: 1720068925.233149
[07/04 04:55:25     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2189.7MB).
[07/04 04:55:25     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2189.7M, EPOCH TIME: 1720068925.233630
[07/04 04:55:25     94s] TotalInstCnt at PhyDesignMc Initialization: 2220
[07/04 04:55:25     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=2189.7M
[07/04 04:55:25     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2189.7M, EPOCH TIME: 1720068925.246770
[07/04 04:55:25     94s] Found 0 hard placement blockage before merging.
[07/04 04:55:25     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2189.7M, EPOCH TIME: 1720068925.246846
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *** Starting Core Fixing (fixHold) cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:01:34 mem=2189.7M density=17.782% ***
[07/04 04:55:25     94s] Optimizer Target Slack 0.000 StdDelay is 0.01020  
[07/04 04:55:25     94s] ### Creating RouteCongInterface, started
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] #optDebug: {0, 0.900}
[07/04 04:55:25     94s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

Density: 17.782%
------------------------------------------------------------------
[07/04 04:55:25     94s] *info: Hold Batch Commit is enabled
[07/04 04:55:25     94s] *info: Levelized Batch Commit is enabled
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Phase I ......
[07/04 04:55:25     94s] Executing transform: ECO Safe Resize
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] Worst hold path end point:
[07/04 04:55:25     94s]   cont/state_reg[1]/D
[07/04 04:55:25     94s]     net: cont/N49 (nrTerm=2)
[07/04 04:55:25     94s] |   0|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2199.8M|
[07/04 04:55:25     94s] Worst hold path end point:
[07/04 04:55:25     94s]   cont/state_reg[1]/D
[07/04 04:55:25     94s]     net: cont/N49 (nrTerm=2)
[07/04 04:55:25     94s] |   1|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2199.8M|
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Capturing REF for hold ...
[07/04 04:55:25     94s]    Hold Timing Snapshot: (REF)
[07/04 04:55:25     94s]              All PG WNS: -0.021
[07/04 04:55:25     94s]              All PG TNS: -0.061
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] Executing transform: AddBuffer + LegalResize
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] Worst hold path end point:
[07/04 04:55:25     94s]   cont/state_reg[1]/D
[07/04 04:55:25     94s]     net: cont/N49 (nrTerm=2)
[07/04 04:55:25     94s] |   0|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2199.8M|
[07/04 04:55:25     94s] Worst hold path end point:
[07/04 04:55:25     94s]   cont/state_reg[1]/D
[07/04 04:55:25     94s]     net: cont/N49 (nrTerm=2)
[07/04 04:55:25     94s] |   1|   0.018|     0.00|       0|          1|       0(     0)|   17.79%|   0:00:00.0|  2219.8M|
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Capturing REF for hold ...
[07/04 04:55:25     94s]    Hold Timing Snapshot: (REF)
[07/04 04:55:25     94s]              All PG WNS: 0.018
[07/04 04:55:25     94s]              All PG TNS: 0.000
[07/04 04:55:25     94s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *info:    Total 1 cells added for Phase I
[07/04 04:55:25     94s] *info:        in which 0 is ripple commits (0.000%)
[07/04 04:55:25     94s] --------------------------------------------------- 
[07/04 04:55:25     94s]    Hold Timing Summary  - Phase I 
[07/04 04:55:25     94s] --------------------------------------------------- 
[07/04 04:55:25     94s]  Target slack:       0.0000 ns
[07/04 04:55:25     94s]  View: default 
[07/04 04:55:25     94s]    WNS:       0.0177
[07/04 04:55:25     94s]    TNS:       0.0000
[07/04 04:55:25     94s]    VP :            0
[07/04 04:55:25     94s]    Worst hold path end point: cont/state_reg[1]/D 
[07/04 04:55:25     94s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

Density: 17.785%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *** Finished Core Fixing (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:01:35 mem=2229.8M density=17.785% ***
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *info:
[07/04 04:55:25     94s] *info: Added a total of 1 cells to fix/reduce hold violation
[07/04 04:55:25     94s] *info:          in which 0 termBuffering
[07/04 04:55:25     94s] *info:          in which 0 dummyBuffering
[07/04 04:55:25     94s] *info:
[07/04 04:55:25     94s] *info: Summary: 
[07/04 04:55:25     94s] *info:            1 cell  of type 'BUF_X1' (3.0, 	18.560) used
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2229.8M, EPOCH TIME: 1720068925.400719
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2219.8M, EPOCH TIME: 1720068925.407405
[07/04 04:55:25     94s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2219.8M, EPOCH TIME: 1720068925.407859
[07/04 04:55:25     94s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2219.8M, EPOCH TIME: 1720068925.407915
[07/04 04:55:25     94s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2219.8M, EPOCH TIME: 1720068925.409879
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2219.8M, EPOCH TIME: 1720068925.414988
[07/04 04:55:25     94s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2219.8M, EPOCH TIME: 1720068925.415041
[07/04 04:55:25     94s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.415229
[07/04 04:55:25     94s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2219.8M, EPOCH TIME: 1720068925.415661
[07/04 04:55:25     94s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.415738
[07/04 04:55:25     94s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:2219.8M, EPOCH TIME: 1720068925.415783
[07/04 04:55:25     94s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:2219.8M, EPOCH TIME: 1720068925.415810
[07/04 04:55:25     94s] TDRefine: refinePlace mode is spiral
[07/04 04:55:25     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.14
[07/04 04:55:25     94s] OPERPROF: Starting RefinePlace at level 1, MEM:2219.8M, EPOCH TIME: 1720068925.415865
[07/04 04:55:25     94s] *** Starting refinePlace (0:01:35 mem=2219.8M) ***
[07/04 04:55:25     94s] Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:25     94s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:25     94s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:25     94s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2219.8M, EPOCH TIME: 1720068925.421092
[07/04 04:55:25     94s] Starting refinePlace ...
[07/04 04:55:25     94s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:25     94s] One DDP V2 for no tweak run.
[07/04 04:55:25     94s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:25     94s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2219.8M, EPOCH TIME: 1720068925.429231
[07/04 04:55:25     94s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:55:25     94s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2219.8M, EPOCH TIME: 1720068925.429295
[07/04 04:55:25     94s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.429450
[07/04 04:55:25     94s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2219.8M, EPOCH TIME: 1720068925.429484
[07/04 04:55:25     94s] DDP markSite nrRow 107 nrJob 107
[07/04 04:55:25     94s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.429707
[07/04 04:55:25     94s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2219.8M, EPOCH TIME: 1720068925.429734
[07/04 04:55:25     94s]   Spread Effort: high, pre-route mode, useDDP on.
[07/04 04:55:25     94s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2219.8MB) @(0:01:35 - 0:01:35).
[07/04 04:55:25     94s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:25     94s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:25     94s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:25     94s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:25     94s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:25     94s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:25     94s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:25     94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2203.8MB) @(0:01:35 - 0:01:35).
[07/04 04:55:25     94s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:25     94s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2203.8MB
[07/04 04:55:25     94s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:25     94s]   maximum (X+Y) =         0.00 um
[07/04 04:55:25     94s]   mean    (X+Y) =         0.00 um
[07/04 04:55:25     94s] Summary Report:
[07/04 04:55:25     94s] Instances move: 0 (out of 2207 movable)
[07/04 04:55:25     94s] Instances flipped: 0
[07/04 04:55:25     94s] Mean displacement: 0.00 um
[07/04 04:55:25     94s] Max displacement: 0.00 um 
[07/04 04:55:25     94s] Total instances moved : 0
[07/04 04:55:25     94s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.082, REAL:0.094, MEM:2203.8M, EPOCH TIME: 1720068925.515155
[07/04 04:55:25     94s] Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
[07/04 04:55:25     94s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2203.8MB
[07/04 04:55:25     94s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2203.8MB) @(0:01:35 - 0:01:35).
[07/04 04:55:25     94s] *** Finished refinePlace (0:01:35 mem=2203.8M) ***
[07/04 04:55:25     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.14
[07/04 04:55:25     94s] OPERPROF: Finished RefinePlace at level 1, CPU:0.088, REAL:0.100, MEM:2203.8M, EPOCH TIME: 1720068925.516029
[07/04 04:55:25     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2203.8M, EPOCH TIME: 1720068925.524215
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2203.8M, EPOCH TIME: 1720068925.529666
[07/04 04:55:25     94s] *** maximum move = 0.00 um ***
[07/04 04:55:25     94s] *** Finished re-routing un-routed nets (2203.8M) ***
[07/04 04:55:25     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:2203.8M, EPOCH TIME: 1720068925.530666
[07/04 04:55:25     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.8M, EPOCH TIME: 1720068925.533223
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2203.8M, EPOCH TIME: 1720068925.537620
[07/04 04:55:25     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2203.8M, EPOCH TIME: 1720068925.537671
[07/04 04:55:25     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.538025
[07/04 04:55:25     94s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2219.8M, EPOCH TIME: 1720068925.538462
[07/04 04:55:25     94s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1720068925.538541
[07/04 04:55:25     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2219.8M, EPOCH TIME: 1720068925.538592
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2219.8M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

Density: 17.785%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/04 04:55:25     94s] *** Finish Post CTS Hold Fixing (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:01:35 mem=2229.8M density=17.785%) ***
[07/04 04:55:25     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.23
[07/04 04:55:25     94s] **INFO: total 11 insts, 8 nets marked don't touch
[07/04 04:55:25     94s] **INFO: total 11 insts, 8 nets marked don't touch DB property
[07/04 04:55:25     94s] **INFO: total 11 insts, 8 nets unmarked don't touch
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:25     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2210.8M, EPOCH TIME: 1720068925.572679
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2138.8M, EPOCH TIME: 1720068925.577938
[07/04 04:55:25     94s] TotalInstCnt at PhyDesignMc Destruction: 2221
[07/04 04:55:25     94s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:34.7/0:01:40.9 (0.9), mem = 2138.8M
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] =============================================================================================
[07/04 04:55:25     94s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.18-s099_1
[07/04 04:55:25     94s] =============================================================================================
[07/04 04:55:25     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:25     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:25     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:25     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:25     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ OptimizationStep       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:25     94s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/04 04:55:25     94s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ OptEval                ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:55:25     94s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:25     94s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:25     94s] [ HoldReEval             ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:25     94s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ RefinePlace            ]      1   0:00:00.2  (  40.7 % )     0:00:00.2 /  0:00:00.1    0.9
[07/04 04:55:25     94s] [ TimingUpdate           ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ TimingReport           ]      3   0:00:00.1  (  16.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:25     94s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:25     94s] [ MISC                   ]          0:00:00.0  (   9.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s]  HoldOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:25     94s] ---------------------------------------------------------------------------------------------
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2138.8M, EPOCH TIME: 1720068925.580237
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2138.8M, EPOCH TIME: 1720068925.583890
[07/04 04:55:25     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:25     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     94s] *** Steiner Routed Nets: 0.086%; Threshold: 100; Threshold for Hold: 100
[07/04 04:55:25     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2138.8M
[07/04 04:55:25     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2138.8M
[07/04 04:55:25     94s] Re-routed 0 nets
[07/04 04:55:25     94s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:25     94s] Deleting Lib Analyzer.
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:25     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:25     94s] Summary for sequential cells identification: 
[07/04 04:55:25     94s]   Identified SBFF number: 16
[07/04 04:55:25     94s]   Identified MBFF number: 0
[07/04 04:55:25     94s]   Identified SB Latch number: 0
[07/04 04:55:25     94s]   Identified MB Latch number: 0
[07/04 04:55:25     94s]   Not identified SBFF number: 0
[07/04 04:55:25     94s]   Not identified MBFF number: 0
[07/04 04:55:25     94s]   Not identified SB Latch number: 0
[07/04 04:55:25     94s]   Not identified MB Latch number: 0
[07/04 04:55:25     94s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:25     94s]  Visiting view : default
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:25     94s]  Visiting view : default
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:25     94s] TLC MultiMap info (StdDelay):
[07/04 04:55:25     94s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:25     94s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:25     94s]  Setting StdDelay to: 10.2ps
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:25     94s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/04 04:55:25     94s] OPTC: user 20.0
[07/04 04:55:25     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:25     94s] Summary for sequential cells identification: 
[07/04 04:55:25     94s]   Identified SBFF number: 16
[07/04 04:55:25     94s]   Identified MBFF number: 0
[07/04 04:55:25     94s]   Identified SB Latch number: 0
[07/04 04:55:25     94s]   Identified MB Latch number: 0
[07/04 04:55:25     94s]   Not identified SBFF number: 0
[07/04 04:55:25     94s]   Not identified MBFF number: 0
[07/04 04:55:25     94s]   Not identified SB Latch number: 0
[07/04 04:55:25     94s]   Not identified MB Latch number: 0
[07/04 04:55:25     94s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:25     94s]  Visiting view : default
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:25     94s]  Visiting view : default
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:25     94s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:25     94s] TLC MultiMap info (StdDelay):
[07/04 04:55:25     94s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:25     94s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:25     94s]  Setting StdDelay to: 10.2ps
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:25     94s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/04 04:55:25     94s] GigaOpt: WNS bump threshold: 0.0051
[07/04 04:55:25     94s] GigaOpt: Skipping postEco optimization
[07/04 04:55:25     94s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/04 04:55:25     94s] GigaOpt: Skipping nonLegal postEco optimization
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] Active setup views:
[07/04 04:55:25     94s]  default
[07/04 04:55:25     94s]   Dominating endpoints: 0
[07/04 04:55:25     94s]   Dominating TNS: -0.000
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] OPTC: user 20.0
[07/04 04:55:25     94s] OPTC: user 20.0
[07/04 04:55:25     94s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      ==================== Layers =====================
[07/04 04:55:25     94s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:25     94s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:55:25     94s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:25     94s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:55:25     94s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:55:25     94s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:25     94s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:55:25     94s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:55:25     94s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:55:25     94s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:25     94s] (I)      Started Import and model ( Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:25     94s] (I)      == Non-default Options ==
[07/04 04:55:25     94s] (I)      Build term to term wires                           : false
[07/04 04:55:25     94s] (I)      Maximum routing layer                              : 10
[07/04 04:55:25     94s] (I)      Number of threads                                  : 1
[07/04 04:55:25     94s] (I)      Method to set GCell size                           : row
[07/04 04:55:25     94s] (I)      Counted 6094 PG shapes. We will not process PG shapes layer by layer.
[07/04 04:55:25     94s] (I)      Use row-based GCell size
[07/04 04:55:25     94s] (I)      Use row-based GCell align
[07/04 04:55:25     94s] (I)      layer 0 area = 0
[07/04 04:55:25     94s] (I)      layer 1 area = 0
[07/04 04:55:25     94s] (I)      layer 2 area = 0
[07/04 04:55:25     94s] (I)      layer 3 area = 0
[07/04 04:55:25     94s] (I)      layer 4 area = 0
[07/04 04:55:25     94s] (I)      layer 5 area = 0
[07/04 04:55:25     94s] (I)      layer 6 area = 0
[07/04 04:55:25     94s] (I)      layer 7 area = 0
[07/04 04:55:25     94s] (I)      layer 8 area = 0
[07/04 04:55:25     94s] (I)      layer 9 area = 0
[07/04 04:55:25     94s] (I)      GCell unit size   : 2800
[07/04 04:55:25     94s] (I)      GCell multiplier  : 1
[07/04 04:55:25     94s] (I)      GCell row height  : 2800
[07/04 04:55:25     94s] (I)      Actual row height : 2800
[07/04 04:55:25     94s] (I)      GCell align ref   : 50160 50120
[07/04 04:55:25     94s] [NR-eGR] Track table information for default rule: 
[07/04 04:55:25     94s] [NR-eGR] metal1 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal2 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal3 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal4 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal5 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal6 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal7 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal8 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal9 has single uniform track structure
[07/04 04:55:25     94s] [NR-eGR] metal10 has single uniform track structure
[07/04 04:55:25     94s] (I)      ============== Default via ===============
[07/04 04:55:25     94s] (I)      +---+------------------+-----------------+
[07/04 04:55:25     94s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/04 04:55:25     94s] (I)      +---+------------------+-----------------+
[07/04 04:55:25     94s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[07/04 04:55:25     94s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[07/04 04:55:25     94s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[07/04 04:55:25     94s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[07/04 04:55:25     94s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[07/04 04:55:25     94s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[07/04 04:55:25     94s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[07/04 04:55:25     94s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[07/04 04:55:25     94s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[07/04 04:55:25     94s] (I)      +---+------------------+-----------------+
[07/04 04:55:25     94s] [NR-eGR] Read 10766 PG shapes
[07/04 04:55:25     94s] [NR-eGR] Read 0 clock shapes
[07/04 04:55:25     94s] [NR-eGR] Read 0 other shapes
[07/04 04:55:25     94s] [NR-eGR] #Routing Blockages  : 0
[07/04 04:55:25     94s] [NR-eGR] #Instance Blockages : 0
[07/04 04:55:25     94s] [NR-eGR] #PG Blockages       : 10766
[07/04 04:55:25     94s] [NR-eGR] #Halo Blockages     : 0
[07/04 04:55:25     94s] [NR-eGR] #Boundary Blockages : 0
[07/04 04:55:25     94s] [NR-eGR] #Clock Blockages    : 0
[07/04 04:55:25     94s] [NR-eGR] #Other Blockages    : 0
[07/04 04:55:25     94s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/04 04:55:25     94s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[07/04 04:55:25     94s] [NR-eGR] Read 2317 nets ( ignored 15 )
[07/04 04:55:25     94s] (I)      early_global_route_priority property id does not exist.
[07/04 04:55:25     94s] (I)      Read Num Blocks=10766  Num Prerouted Wires=1820  Num CS=0
[07/04 04:55:25     94s] (I)      Layer 1 (V) : #blockages 1512 : #preroutes 964
[07/04 04:55:25     94s] (I)      Layer 2 (H) : #blockages 1512 : #preroutes 736
[07/04 04:55:25     94s] (I)      Layer 3 (V) : #blockages 1512 : #preroutes 113
[07/04 04:55:25     94s] (I)      Layer 4 (H) : #blockages 1512 : #preroutes 7
[07/04 04:55:25     94s] (I)      Layer 5 (V) : #blockages 1512 : #preroutes 0
[07/04 04:55:25     94s] (I)      Layer 6 (H) : #blockages 1512 : #preroutes 0
[07/04 04:55:25     94s] (I)      Layer 7 (V) : #blockages 1002 : #preroutes 0
[07/04 04:55:25     94s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[07/04 04:55:25     94s] (I)      Layer 9 (V) : #blockages 228 : #preroutes 0
[07/04 04:55:25     94s] (I)      Number of ignored nets                =     15
[07/04 04:55:25     94s] (I)      Number of connected nets              =      0
[07/04 04:55:25     94s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of clock nets                  =     15.  Ignored: No
[07/04 04:55:25     94s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/04 04:55:25     94s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/04 04:55:25     94s] (I)      Ndr track 0 does not exist
[07/04 04:55:25     94s] (I)      ---------------------Grid Graph Info--------------------
[07/04 04:55:25     94s] (I)      Routing area        : (0, 0) - (400140, 400120)
[07/04 04:55:25     94s] (I)      Core area           : (50160, 50120) - (349980, 350000)
[07/04 04:55:25     94s] (I)      Site width          :   380  (dbu)
[07/04 04:55:25     94s] (I)      Row height          :  2800  (dbu)
[07/04 04:55:25     94s] (I)      GCell row height    :  2800  (dbu)
[07/04 04:55:25     94s] (I)      GCell width         :  2800  (dbu)
[07/04 04:55:25     94s] (I)      GCell height        :  2800  (dbu)
[07/04 04:55:25     94s] (I)      Grid                :   142   142    10
[07/04 04:55:25     94s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[07/04 04:55:25     94s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/04 04:55:25     94s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/04 04:55:25     94s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:25     94s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/04 04:55:25     94s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[07/04 04:55:25     94s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/04 04:55:25     94s] (I)      First track coord   :   140   190   140   510   420   510  1540  1630  2260  3310
[07/04 04:55:25     94s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/04 04:55:25     94s] (I)      Total num of tracks :  1429  1053  1429   714   714   714   238   237   125   118
[07/04 04:55:25     94s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/04 04:55:25     94s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/04 04:55:25     94s] (I)      --------------------------------------------------------
[07/04 04:55:25     94s] 
[07/04 04:55:25     94s] [NR-eGR] ============ Routing rule table ============
[07/04 04:55:25     94s] [NR-eGR] Rule id: 0  Nets: 2302
[07/04 04:55:25     94s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/04 04:55:25     94s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[07/04 04:55:25     94s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[07/04 04:55:25     94s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:25     94s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[07/04 04:55:25     94s] [NR-eGR] ========================================
[07/04 04:55:25     94s] [NR-eGR] 
[07/04 04:55:25     94s] (I)      =============== Blocked Tracks ===============
[07/04 04:55:25     94s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:25     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/04 04:55:25     94s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:25     94s] (I)      |     1 |       0 |        0 |         0.00% |
[07/04 04:55:25     94s] (I)      |     2 |  149526 |    47412 |        31.71% |
[07/04 04:55:25     94s] (I)      |     3 |  202918 |     7776 |         3.83% |
[07/04 04:55:25     94s] (I)      |     4 |  101388 |    33156 |        32.70% |
[07/04 04:55:25     94s] (I)      |     5 |  101388 |     7776 |         7.67% |
[07/04 04:55:25     94s] (I)      |     6 |  101388 |    34452 |        33.98% |
[07/04 04:55:25     94s] (I)      |     7 |   33796 |     8424 |        24.93% |
[07/04 04:55:25     94s] (I)      |     8 |   33654 |    15336 |        45.57% |
[07/04 04:55:25     94s] (I)      |     9 |   17750 |     7454 |        41.99% |
[07/04 04:55:25     94s] (I)      |    10 |   16756 |     3738 |        22.31% |
[07/04 04:55:25     94s] (I)      +-------+---------+----------+---------------+
[07/04 04:55:25     94s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      Reset routing kernel
[07/04 04:55:25     94s] (I)      Started Global Routing ( Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      totalPins=7688  totalGlobalPin=7424 (96.57%)
[07/04 04:55:25     94s] (I)      total 2D Cap : 665197 = (324962 H, 340235 V)
[07/04 04:55:25     94s] [NR-eGR] Layer group 1: route 2302 net(s) in layer range [2, 10]
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1a Route ============
[07/04 04:55:25     94s] (I)      Usage: 20231 = (10902 H, 9329 V) = (3.35% H, 2.74% V) = (1.526e+04um H, 1.306e+04um V)
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1b Route ============
[07/04 04:55:25     94s] (I)      Usage: 20231 = (10902 H, 9329 V) = (3.35% H, 2.74% V) = (1.526e+04um H, 1.306e+04um V)
[07/04 04:55:25     94s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.832340e+04um
[07/04 04:55:25     94s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[07/04 04:55:25     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1c Route ============
[07/04 04:55:25     94s] (I)      Usage: 20231 = (10902 H, 9329 V) = (3.35% H, 2.74% V) = (1.526e+04um H, 1.306e+04um V)
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1d Route ============
[07/04 04:55:25     94s] (I)      Usage: 20231 = (10902 H, 9329 V) = (3.35% H, 2.74% V) = (1.526e+04um H, 1.306e+04um V)
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1e Route ============
[07/04 04:55:25     94s] (I)      Usage: 20231 = (10902 H, 9329 V) = (3.35% H, 2.74% V) = (1.526e+04um H, 1.306e+04um V)
[07/04 04:55:25     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.832340e+04um
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] (I)      ============  Phase 1l Route ============
[07/04 04:55:25     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/04 04:55:25     94s] (I)      Layer  2:     134249      8546        10           0      147531    ( 0.00%) 
[07/04 04:55:25     94s] (I)      Layer  3:     194359     12192         0           0      200220    ( 0.00%) 
[07/04 04:55:25     94s] (I)      Layer  4:      89733      5252         3           0      100110    ( 0.00%) 
[07/04 04:55:25     94s] (I)      Layer  5:      93427      1996         1           0      100110    ( 0.00%) 
[07/04 04:55:25     94s] (I)      Layer  6:      86691      1441         0           0      100110    ( 0.00%) 
[07/04 04:55:25     94s] (I)      Layer  7:      25778         6         0        4020       29350    (12.05%) 
[07/04 04:55:25     94s] (I)      Layer  8:      18117         8         0       14448       18922    (43.30%) 
[07/04 04:55:25     94s] (I)      Layer  9:      10303         1         1        8381        9138    (47.84%) 
[07/04 04:55:25     94s] (I)      Layer 10:      12914         0         0        5923       10762    (35.50%) 
[07/04 04:55:25     94s] (I)      Total:        665571     29442        15       32771      716250    ( 4.38%) 
[07/04 04:55:25     94s] (I)      
[07/04 04:55:25     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/04 04:55:25     94s] [NR-eGR]                        OverCon            
[07/04 04:55:25     94s] [NR-eGR]                         #Gcell     %Gcell
[07/04 04:55:25     94s] [NR-eGR]        Layer             (1-2)    OverCon
[07/04 04:55:25     94s] [NR-eGR] ----------------------------------------------
[07/04 04:55:25     94s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal2 ( 2)         7( 0.03%)   ( 0.03%) 
[07/04 04:55:25     94s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal4 ( 4)         3( 0.01%)   ( 0.01%) 
[07/04 04:55:25     94s] [NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR]  metal9 ( 9)         1( 0.01%)   ( 0.01%) 
[07/04 04:55:25     94s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/04 04:55:25     94s] [NR-eGR] ----------------------------------------------
[07/04 04:55:25     94s] [NR-eGR]        Total        12( 0.01%)   ( 0.01%) 
[07/04 04:55:25     94s] [NR-eGR] 
[07/04 04:55:25     94s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      total 2D Cap : 670931 = (326582 H, 344349 V)
[07/04 04:55:25     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/04 04:55:25     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2176.92 MB )
[07/04 04:55:25     94s] (I)      ==================================== Runtime Summary =====================================
[07/04 04:55:25     94s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/04 04:55:25     94s] (I)      ------------------------------------------------------------------------------------------
[07/04 04:55:25     94s] (I)       Early Global Route kernel              100.00%  65.41 sec  65.49 sec  0.08 sec  0.08 sec 
[07/04 04:55:25     94s] (I)       +-Import and model                      32.84%  65.41 sec  65.44 sec  0.03 sec  0.03 sec 
[07/04 04:55:25     94s] (I)       | +-Create place DB                      5.93%  65.41 sec  65.41 sec  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)       | | +-Import place data                  5.86%  65.41 sec  65.41 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read instances and placement     2.08%  65.41 sec  65.41 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read nets                        3.61%  65.41 sec  65.41 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | +-Create route DB                     20.90%  65.41 sec  65.43 sec  0.02 sec  0.02 sec 
[07/04 04:55:25     94s] (I)       | | +-Import route data (1T)            20.60%  65.41 sec  65.43 sec  0.02 sec  0.02 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.48%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read routing blockages         0.00%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read instance blockages        0.51%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read PG blockages              1.40%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read clock blockages           0.02%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read other blockages           0.02%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read halo blockages            0.03%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Read boundary cut boxes        0.00%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read blackboxes                  0.02%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read prerouted                   1.53%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read unlegalized nets            0.23%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Read nets                        0.57%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Set up via pillars               0.02%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Initialize 3D grid graph         0.17%  65.42 sec  65.42 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Model blockage capacity         11.86%  65.42 sec  65.43 sec  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)       | | | | +-Initialize 3D capacity        10.65%  65.42 sec  65.43 sec  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)       | +-Read aux data                        0.00%  65.43 sec  65.43 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | +-Others data preparation              0.22%  65.43 sec  65.43 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | +-Create route kernel                  5.17%  65.43 sec  65.44 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       +-Global Routing                        55.62%  65.44 sec  65.48 sec  0.05 sec  0.05 sec 
[07/04 04:55:25     94s] (I)       | +-Initialization                       1.92%  65.44 sec  65.44 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | +-Net group 1                         46.01%  65.44 sec  65.48 sec  0.04 sec  0.04 sec 
[07/04 04:55:25     94s] (I)       | | +-Generate topology                  2.66%  65.44 sec  65.44 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1a                           6.75%  65.44 sec  65.45 sec  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)       | | | +-Pattern routing (1T)             5.69%  65.44 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Add via demand to 2D             0.79%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1b                           0.22%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1c                           0.02%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1d                           0.03%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1e                           0.27%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | | +-Route legalization               0.00%  65.45 sec  65.45 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       | | +-Phase 1l                          31.81%  65.45 sec  65.48 sec  0.03 sec  0.03 sec 
[07/04 04:55:25     94s] (I)       | | | +-Layer assignment (1T)           29.36%  65.45 sec  65.48 sec  0.02 sec  0.02 sec 
[07/04 04:55:25     94s] (I)       | +-Clean cong LA                        0.00%  65.48 sec  65.48 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)       +-Export 3D cong map                     6.73%  65.48 sec  65.49 sec  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)       | +-Export 2D cong map                   0.55%  65.49 sec  65.49 sec  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)      ===================== Summary by functions =====================
[07/04 04:55:25     94s] (I)       Lv  Step                                 %      Real       CPU 
[07/04 04:55:25     94s] (I)      ----------------------------------------------------------------
[07/04 04:55:25     94s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.08 sec 
[07/04 04:55:25     94s] (I)        1  Global Routing                  55.62%  0.05 sec  0.05 sec 
[07/04 04:55:25     94s] (I)        1  Import and model                32.84%  0.03 sec  0.03 sec 
[07/04 04:55:25     94s] (I)        1  Export 3D cong map               6.73%  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)        2  Net group 1                     46.01%  0.04 sec  0.04 sec 
[07/04 04:55:25     94s] (I)        2  Create route DB                 20.90%  0.02 sec  0.02 sec 
[07/04 04:55:25     94s] (I)        2  Create place DB                  5.93%  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)        2  Create route kernel              5.17%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        2  Initialization                   1.92%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        2  Export 2D cong map               0.55%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        3  Phase 1l                        31.81%  0.03 sec  0.03 sec 
[07/04 04:55:25     94s] (I)        3  Import route data (1T)          20.60%  0.02 sec  0.02 sec 
[07/04 04:55:25     94s] (I)        3  Phase 1a                         6.75%  0.01 sec  0.01 sec 
[07/04 04:55:25     94s] (I)        3  Import place data                5.86%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        3  Generate topology                2.66%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        3  Phase 1e                         0.27%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        3  Phase 1b                         0.22%  0.00 sec  0.00 sec 
[07/04 04:55:25     94s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Layer assignment (1T)           29.36%  0.02 sec  0.02 sec 
[07/04 04:55:25     95s] (I)        4  Model blockage capacity         11.86%  0.01 sec  0.01 sec 
[07/04 04:55:25     95s] (I)        4  Pattern routing (1T)             5.69%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read nets                        4.18%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read blockages ( Layer 2-10 )    2.48%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read instances and placement     2.08%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read prerouted                   1.53%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Add via demand to 2D             0.79%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read unlegalized nets            0.23%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Initialize 3D grid graph         0.17%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Initialize 3D capacity          10.65%  0.01 sec  0.01 sec 
[07/04 04:55:25     95s] (I)        5  Read PG blockages                1.40%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read instance blockages          0.51%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/04 04:55:25     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:2176.9M, EPOCH TIME: 1720068925.823278
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:25     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:25     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2176.9M, EPOCH TIME: 1720068925.824564
[07/04 04:55:25     95s] [hotspot] Hotspot report including placement blocked areas
[07/04 04:55:25     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:2176.9M, EPOCH TIME: 1720068925.824709
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] [hotspot] |            |   max hotspot | total hotspot |
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] [hotspot] | normalized |          0.00 |          0.00 |
[07/04 04:55:25     95s] [hotspot] +------------+---------------+---------------+
[07/04 04:55:25     95s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:25     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/04 04:55:25     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2176.9M, EPOCH TIME: 1720068925.825910
[07/04 04:55:25     95s] Reported timing to dir ./timingReports
[07/04 04:55:25     95s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1731.5M, totSessionCpu=0:01:35 **
[07/04 04:55:25     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.4M, EPOCH TIME: 1720068925.866774
[07/04 04:55:25     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     95s] 
[07/04 04:55:25     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:25     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2117.4M, EPOCH TIME: 1720068925.874230
[07/04 04:55:25     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:25     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:25     95s] 
[07/04 04:55:25     95s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:25     95s] 
[07/04 04:55:25     95s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:26     95s] Starting delay calculation for Hold views
[07/04 04:55:26     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:26     95s] #################################################################################
[07/04 04:55:26     95s] # Design Stage: PreRoute
[07/04 04:55:26     95s] # Design Name: mips32
[07/04 04:55:26     95s] # Design Mode: 45nm
[07/04 04:55:26     95s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:26     95s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:26     95s] # Signoff Settings: SI Off 
[07/04 04:55:26     95s] #################################################################################
[07/04 04:55:26     95s] Calculate delays in Single mode...
[07/04 04:55:26     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2119.4M, InitMEM = 2119.4M)
[07/04 04:55:26     95s] Start delay calculation (fullDC) (1 T). (MEM=2119.42)
[07/04 04:55:26     95s] End AAE Lib Interpolated Model. (MEM=2130.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:26     95s] Total number of fetched objects 2735
[07/04 04:55:26     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:26     95s] End delay calculation. (MEM=2146.63 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:26     95s] End delay calculation (fullDC). (MEM=2146.63 CPU=0:00:00.7 REAL=0:00:00.0)
[07/04 04:55:26     95s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2146.6M) ***
[07/04 04:55:26     96s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:36 mem=2146.6M)
[07/04 04:55:27     96s] Starting delay calculation for Setup views
[07/04 04:55:27     96s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/04 04:55:27     96s] #################################################################################
[07/04 04:55:27     96s] # Design Stage: PreRoute
[07/04 04:55:27     96s] # Design Name: mips32
[07/04 04:55:27     96s] # Design Mode: 45nm
[07/04 04:55:27     96s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:27     96s] # Parasitics Mode: No SPEF/RCDB 
[07/04 04:55:27     96s] # Signoff Settings: SI Off 
[07/04 04:55:27     96s] #################################################################################
[07/04 04:55:27     96s] Calculate delays in Single mode...
[07/04 04:55:27     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 2091.1M, InitMEM = 2091.1M)
[07/04 04:55:27     96s] Start delay calculation (fullDC) (1 T). (MEM=2091.12)
[07/04 04:55:27     96s] End AAE Lib Interpolated Model. (MEM=2102.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:27     97s] Total number of fetched objects 2735
[07/04 04:55:27     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:27     97s] End delay calculation. (MEM=2150.33 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:27     97s] End delay calculation (fullDC). (MEM=2150.33 CPU=0:00:00.7 REAL=0:00:00.0)
[07/04 04:55:27     97s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2150.3M) ***
[07/04 04:55:28     97s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:37 mem=2150.3M)
[07/04 04:55:29     97s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:55:29     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1720068929.696422
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:29     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2121.5M, EPOCH TIME: 1720068929.701435
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] Density: 17.785%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/04 04:55:29     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1720068929.706291
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:29     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2121.5M, EPOCH TIME: 1720068929.712707
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1720068929.717451
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:29     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2121.5M, EPOCH TIME: 1720068929.723751
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] *** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=2121.5M
[07/04 04:55:29     97s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1757.7M, totSessionCpu=0:01:38 **
[07/04 04:55:29     97s] *** Finished optDesign ***
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.3 real=0:00:18.6)
[07/04 04:55:29     97s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:55:29     97s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.6 real=0:00:02.6)
[07/04 04:55:29     97s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[07/04 04:55:29     97s] Info: Destroy the CCOpt slew target map.
[07/04 04:55:29     97s] clean pInstBBox. size 0
[07/04 04:55:29     97s] All LLGs are deleted
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1720068929.770781
[07/04 04:55:29     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.5M, EPOCH TIME: 1720068929.770846
[07/04 04:55:29     97s] Info: pop threads available for lower-level modules during optimization.
[07/04 04:55:29     97s] *** optDesign #1 [finish] : cpu/real = 0:00:15.9/0:00:17.3 (0.9), totSession cpu/real = 0:01:37.7/0:01:45.1 (0.9), mem = 2121.5M
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] =============================================================================================
[07/04 04:55:29     97s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/04 04:55:29     97s] =============================================================================================
[07/04 04:55:29     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:29     97s] ---------------------------------------------------------------------------------------------
[07/04 04:55:29     97s] [ InitOpt                ]      1   0:00:00.5  (   3.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/04 04:55:29     97s] [ GlobalOpt              ]      1   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:29     97s] [ DrvOpt                 ]      2   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.4    1.0
[07/04 04:55:29     97s] [ HoldOpt                ]      1   0:00:00.2  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:29     97s] [ SimplifyNetlist        ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:29     97s] [ AreaOpt                ]      1   0:00:02.4  (  13.6 % )     0:00:02.5 /  0:00:02.5    1.0
[07/04 04:55:29     97s] [ ViewPruning            ]     18   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    0.9
[07/04 04:55:29     97s] [ BuildHoldData          ]      1   0:00:00.6  (   3.7 % )     0:00:02.3 /  0:00:02.3    1.0
[07/04 04:55:29     97s] [ OptSummaryReport       ]      6   0:00:00.4  (   2.3 % )     0:00:04.1 /  0:00:02.8    0.7
[07/04 04:55:29     97s] [ DrvReport              ]      3   0:00:01.4  (   8.1 % )     0:00:01.4 /  0:00:00.2    0.1
[07/04 04:55:29     97s] [ CongRefineRouteType    ]      2   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.1
[07/04 04:55:29     97s] [ SlackTraversorInit     ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[07/04 04:55:29     97s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:29     97s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:29     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:29     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/04 04:55:29     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:29     97s] [ ReportTranViolation    ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[07/04 04:55:29     97s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:29     97s] [ RefinePlace            ]      3   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    0.9
[07/04 04:55:29     97s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[07/04 04:55:29     97s] [ ExtractRC              ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[07/04 04:55:29     97s] [ TimingUpdate           ]     48   0:00:00.9  (   5.3 % )     0:00:03.5 /  0:00:03.5    1.0
[07/04 04:55:29     97s] [ FullDelayCalc          ]      6   0:00:03.9  (  22.4 % )     0:00:03.9 /  0:00:03.8    1.0
[07/04 04:55:29     97s] [ TimingReport           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:29     97s] [ GenerateReports        ]      2   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:55:29     97s] [ MISC                   ]          0:00:03.1  (  17.9 % )     0:00:03.1 /  0:00:03.1    1.0
[07/04 04:55:29     97s] ---------------------------------------------------------------------------------------------
[07/04 04:55:29     97s]  optDesign #1 TOTAL                 0:00:17.3  ( 100.0 % )     0:00:17.3 /  0:00:15.9    0.9
[07/04 04:55:29     97s] ---------------------------------------------------------------------------------------------
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] <CMD> routeDesign
[07/04 04:55:29     97s] #% Begin routeDesign (date=07/04 04:55:29, mem=1662.9M)
[07/04 04:55:29     97s] ### Time Record (routeDesign) is installed.
[07/04 04:55:29     97s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.92 (MB), peak = 1764.07 (MB)
[07/04 04:55:29     97s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/04 04:55:29     97s] #**INFO: setDesignMode -flowEffort standard
[07/04 04:55:29     97s] #**INFO: setDesignMode -powerEffort none
[07/04 04:55:29     97s] **INFO: User settings:
[07/04 04:55:29     97s] setNanoRouteMode -extractThirdPartyCompatible  false
[07/04 04:55:29     97s] setNanoRouteMode -grouteExpTdStdDelay          10.2
[07/04 04:55:29     97s] setDesignMode -process                         45
[07/04 04:55:29     97s] setExtractRCMode -coupling_c_th                0.1
[07/04 04:55:29     97s] setExtractRCMode -engine                       preRoute
[07/04 04:55:29     97s] setExtractRCMode -relative_c_th                1
[07/04 04:55:29     97s] setExtractRCMode -total_c_th                   0
[07/04 04:55:29     97s] setDelayCalMode -enable_high_fanout            true
[07/04 04:55:29     97s] setDelayCalMode -engine                        aae
[07/04 04:55:29     97s] setDelayCalMode -ignoreNetLoad                 false
[07/04 04:55:29     97s] setDelayCalMode -socv_accuracy_mode            low
[07/04 04:55:29     97s] setSIMode -separate_delta_delay_on_data        true
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] #default_rc_corner has no qx tech file defined
[07/04 04:55:29     97s] #No active RC corner or QRC tech file is missing.
[07/04 04:55:29     97s] #**INFO: multi-cut via swapping will be performed after routing.
[07/04 04:55:29     97s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/04 04:55:29     97s] OPERPROF: Starting checkPlace at level 1, MEM:2033.5M, EPOCH TIME: 1720068929.829500
[07/04 04:55:29     97s] Processing tracks to init pin-track alignment.
[07/04 04:55:29     97s] z: 2, totalTracks: 1
[07/04 04:55:29     97s] z: 4, totalTracks: 1
[07/04 04:55:29     97s] z: 6, totalTracks: 1
[07/04 04:55:29     97s] z: 8, totalTracks: 1
[07/04 04:55:29     97s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:29     97s] All LLGs are deleted
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2033.5M, EPOCH TIME: 1720068929.831603
[07/04 04:55:29     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2033.5M, EPOCH TIME: 1720068929.831669
[07/04 04:55:29     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2033.5M, EPOCH TIME: 1720068929.831806
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2033.5M, EPOCH TIME: 1720068929.832132
[07/04 04:55:29     97s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:29     97s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:29     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2033.5M, EPOCH TIME: 1720068929.832289
[07/04 04:55:29     97s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:55:29     97s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:55:29     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:2033.5M, EPOCH TIME: 1720068929.833819
[07/04 04:55:29     97s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:55:29     97s] SiteArray: use 548,864 bytes
[07/04 04:55:29     97s] SiteArray: current memory after site array memory allocation 2033.5M
[07/04 04:55:29     97s] SiteArray: FP blocked sites are writable
[07/04 04:55:29     97s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:55:29     97s] Atter site array init, number of instance map data is 0.
[07/04 04:55:29     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2033.5M, EPOCH TIME: 1720068929.836000
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:29     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2033.5M, EPOCH TIME: 1720068929.836716
[07/04 04:55:29     97s] Begin checking placement ... (start mem=2033.5M, init mem=2033.5M)
[07/04 04:55:29     97s] Begin checking exclusive groups violation ...
[07/04 04:55:29     97s] There are 0 groups to check, max #box is 0, total #box is 0
[07/04 04:55:29     97s] Finished checking exclusive groups violations. Found 0 Vio.
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] Running CheckPlace using 1 thread in normal mode...
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] ...checkPlace normal is done!
[07/04 04:55:29     97s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2033.5M, EPOCH TIME: 1720068929.860892
[07/04 04:55:29     97s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2033.5M, EPOCH TIME: 1720068929.863027
[07/04 04:55:29     97s] *info: Placed = 2221           (Fixed = 14)
[07/04 04:55:29     97s] *info: Unplaced = 0           
[07/04 04:55:29     97s] Placement Density:17.79%(3994/22457)
[07/04 04:55:29     97s] Placement Density (including fixed std cells):17.79%(3994/22457)
[07/04 04:55:29     97s] All LLGs are deleted
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2033.5M, EPOCH TIME: 1720068929.864111
[07/04 04:55:29     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2033.5M, EPOCH TIME: 1720068929.864181
[07/04 04:55:29     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:29     97s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2033.5M)
[07/04 04:55:29     97s] OPERPROF: Finished checkPlace at level 1, CPU:0.035, REAL:0.035, MEM:2033.5M, EPOCH TIME: 1720068929.864571
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/04 04:55:29     97s] *** Changed status on (15) nets in Clock.
[07/04 04:55:29     97s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2033.5M) ***
[07/04 04:55:29     97s] #Start route 15 clock and analog nets...
[07/04 04:55:29     97s] % Begin globalDetailRoute (date=07/04 04:55:29, mem=1662.9M)
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] globalDetailRoute
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] #Start globalDetailRoute on Thu Jul  4 04:55:29 2024
[07/04 04:55:29     97s] #
[07/04 04:55:29     97s] ### Time Record (globalDetailRoute) is installed.
[07/04 04:55:29     97s] ### Time Record (Pre Callback) is installed.
[07/04 04:55:29     97s] RC Grid backup saved.
[07/04 04:55:29     97s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:55:29     97s] ### Time Record (DB Import) is installed.
[07/04 04:55:29     97s] ### Time Record (Timing Data Generation) is installed.
[07/04 04:55:29     97s] ### Time Record (Timing Data Generation) is uninstalled.
[07/04 04:55:29     97s] 
[07/04 04:55:29     97s] Trim Metal Layers:
[07/04 04:55:29     97s] LayerId::1 widthSet size::1
[07/04 04:55:29     97s] LayerId::2 widthSet size::1
[07/04 04:55:29     97s] LayerId::3 widthSet size::1
[07/04 04:55:29     97s] LayerId::4 widthSet size::1
[07/04 04:55:29     97s] LayerId::5 widthSet size::1
[07/04 04:55:29     97s] LayerId::6 widthSet size::1
[07/04 04:55:29     97s] LayerId::7 widthSet size::1
[07/04 04:55:29     97s] LayerId::8 widthSet size::1
[07/04 04:55:29     97s] LayerId::9 widthSet size::1
[07/04 04:55:29     97s] LayerId::10 widthSet size::1
[07/04 04:55:29     97s] Skipped RC grid update for preRoute extraction.
[07/04 04:55:29     97s] eee: pegSigSF::1.070000
[07/04 04:55:29     97s] Initializing multi-corner resistance tables ...
[07/04 04:55:29     97s] eee: l::1 avDens::0.080605 usedTrk::1450.888250 availTrk::18000.000000 sigTrk::1450.888250
[07/04 04:55:29     97s] eee: l::2 avDens::0.112108 usedTrk::561.721535 availTrk::5010.526316 sigTrk::561.721535
[07/04 04:55:29     97s] eee: l::3 avDens::0.127234 usedTrk::1030.596575 availTrk::8100.000000 sigTrk::1030.596575
[07/04 04:55:29     97s] eee: l::4 avDens::0.109831 usedTrk::389.900431 availTrk::3550.000000 sigTrk::389.900431
[07/04 04:55:29     97s] eee: l::5 avDens::0.046786 usedTrk::170.767929 availTrk::3650.000000 sigTrk::170.767929
[07/04 04:55:29     97s] eee: l::6 avDens::0.047777 usedTrk::140.943286 availTrk::2950.000000 sigTrk::140.943286
[07/04 04:55:29     97s] eee: l::7 avDens::0.001956 usedTrk::0.163000 availTrk::83.333333 sigTrk::0.163000
[07/04 04:55:29     97s] eee: l::8 avDens::0.086991 usedTrk::176.880786 availTrk::2033.333333 sigTrk::176.880786
[07/04 04:55:29     97s] eee: l::9 avDens::0.191733 usedTrk::125.824680 availTrk::656.250000 sigTrk::125.824680
[07/04 04:55:29     97s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:29     97s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:29     97s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267448 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.852300 pMod=81 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:29     97s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/04 04:55:29     97s] ### Net info: total nets: 2467
[07/04 04:55:29     97s] ### Net info: dirty nets: 3
[07/04 04:55:29     97s] ### Net info: marked as disconnected nets: 0
[07/04 04:55:29     97s] #num needed restored net=2452
[07/04 04:55:29     97s] #need_extraction net=0 (total=2467)
[07/04 04:55:29     97s] ### Net info: fully routed nets: 15
[07/04 04:55:29     97s] ### Net info: trivial (< 2 pins) nets: 149
[07/04 04:55:29     97s] ### Net info: unrouted nets: 2303
[07/04 04:55:29     97s] ### Net info: re-extraction nets: 0
[07/04 04:55:29     97s] ### Net info: ignored nets: 0
[07/04 04:55:29     97s] ### Net info: skip routing nets: 2452
[07/04 04:55:29     97s] ### import design signature (14): route=1145282294 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2089211433 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=1607235721 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:29     97s] ### Time Record (DB Import) is uninstalled.
[07/04 04:55:29     97s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/04 04:55:29     97s] #RTESIG:78da95d0414bc330140770cf7e8a47b643856dbe9734697215bcaa0cf53a329b76852e85
[07/04 04:55:29     97s] #       263df8edad08c2a4366baeefc7fffff256ebf7c73d304e3bd2db80c61c089ef65c6081c5
[07/04 04:55:29     97s] #       968c94f79c0ee3e8ed81ddaed6cf2faf8586cab6c14176ecba7603e5a7b7e7e6034a57d9
[07/04 04:55:29     97s] #       a18d105c8c8dafef7e34170624648d8fae76fd0686e0fa3f44202e49145a43ec875f3d91
[07/04 04:55:29     97s] #       982b01385f6af27c492921894b3f9149242e574b649214cb78b1840b34e98d65a18070c7
[07/04 04:55:29     97s] #       f1fb4156b59d8dd352a1489d9d145d51a934a6516114b053539f186421f6e364da6983c0
[07/04 04:55:29     97s] #       42b4beb47d395ae787f37f9280f9cebb39c589cbd42f3999e42538c7b16d7ef7d1f02b72
[07/04 04:55:29     97s] #       e6f6b9f9023acc27a0
[07/04 04:55:29     97s] #
[07/04 04:55:29     97s] #Skip comparing routing design signature in db-snapshot flow
[07/04 04:55:29     97s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:29     97s] #RTESIG:78da95d0c14bc330140670cffe158f6c870adb7c2f69d2e42a785519ea75449b76852e85
[07/04 04:55:29     97s] #       263df8df5b1584496dd65cdf8feffbc86afd7abf07c669477a1bd09803c1c39e0b2cb0d8
[07/04 04:55:29     97s] #       9291f296d3613cbddcb1ebd5faf1e9b9d050d93638c8debaaedd40f9e1eda97987d25576
[07/04 04:55:29     97s] #       6823041763e3eb9b1fcd85010959e3a3ab5dbf8121b8fe0f11884b1285d610fbe1574f24
[07/04 04:55:29     97s] #       e64a00ce979a3c5f524a48e2dc4f641289f369894c9262192f96708126bd58160a08771c
[07/04 04:55:29     97s] #       bf1e6455dbd9382d158ad4b793a20b2a95c6342a8c02766cea23832cc47ebc4c3b6d1058
[07/04 04:55:29     97s] #       88d697b62f47ebfc70fa4f1230df7937ab8c90c0bed7cd1773e232f51d7c4c4b1a8ee3ac
[07/04 04:55:29     97s] #       4417477e41cedc9eab4fa77b3456
[07/04 04:55:29     97s] #
[07/04 04:55:29     97s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:29     97s] ### Time Record (Global Routing) is installed.
[07/04 04:55:29     97s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:29     97s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[07/04 04:55:29     97s] #Total number of nets with skipped attribute = 2304 (skipped).
[07/04 04:55:29     97s] #Total number of routable nets = 15.
[07/04 04:55:29     97s] #Total number of nets in the design = 2467.
[07/04 04:55:29     97s] #15 routable nets have routed wires.
[07/04 04:55:29     97s] #2304 skipped nets have only detail routed wires.
[07/04 04:55:29     97s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/04 04:55:29     97s] #No nets have been global routed.
[07/04 04:55:29     97s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:29     97s] #Start routing data preparation on Thu Jul  4 04:55:29 2024
[07/04 04:55:29     97s] #
[07/04 04:55:29     97s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:29     97s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:29     97s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:29     97s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:29     97s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     97s] #Build and mark too close pins for the same net.
[07/04 04:55:30     97s] ### Time Record (Cell Pin Access) is installed.
[07/04 04:55:30     97s] #Rebuild pin access data for design.
[07/04 04:55:30     97s] #Initial pin access analysis.
[07/04 04:55:30     98s] #Detail pin access analysis.
[07/04 04:55:30     98s] ### Time Record (Cell Pin Access) is uninstalled.
[07/04 04:55:30     98s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[07/04 04:55:30     98s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[07/04 04:55:30     98s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[07/04 04:55:30     98s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:30     98s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:30     98s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:30     98s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:30     98s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:30     98s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[07/04 04:55:30     98s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[07/04 04:55:30     98s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[07/04 04:55:30     98s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[07/04 04:55:30     98s] #pin_access_rlayer=2(metal2)
[07/04 04:55:30     98s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/04 04:55:30     98s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/04 04:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.28 (MB), peak = 1764.07 (MB)
[07/04 04:55:30     98s] #Regenerating Ggrids automatically.
[07/04 04:55:30     98s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[07/04 04:55:30     98s] #Using automatically generated G-grids.
[07/04 04:55:30     98s] #Done routing data preparation.
[07/04 04:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.40 (MB), peak = 1764.07 (MB)
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #Finished routing data preparation on Thu Jul  4 04:55:30 2024
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #Cpu time = 00:00:00
[07/04 04:55:30     98s] #Elapsed time = 00:00:00
[07/04 04:55:30     98s] #Increased memory = 8.46 (MB)
[07/04 04:55:30     98s] #Total memory = 1673.40 (MB)
[07/04 04:55:30     98s] #Peak memory = 1764.07 (MB)
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:30     98s] ### Time Record (Global Routing) is installed.
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #Start global routing on Thu Jul  4 04:55:30 2024
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #Start global routing initialization on Thu Jul  4 04:55:30 2024
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #WARNING (NRGR-22) Design is already detail routed.
[07/04 04:55:30     98s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:30     98s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:30     98s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:30     98s] ### track-assign external-init starts on Thu Jul  4 04:55:30 2024 with memory = 1673.40 (MB), peak = 1764.07 (MB)
[07/04 04:55:30     98s] ### Time Record (Track Assignment) is installed.
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] ### Time Record (Track Assignment) is uninstalled.
[07/04 04:55:30     98s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:30     98s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/04 04:55:30     98s] #Cpu time = 00:00:00
[07/04 04:55:30     98s] #Elapsed time = 00:00:00
[07/04 04:55:30     98s] #Increased memory = 8.72 (MB)
[07/04 04:55:30     98s] #Total memory = 1673.40 (MB)
[07/04 04:55:30     98s] #Peak memory = 1764.07 (MB)
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] ### Time Record (Detail Routing) is installed.
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:30     98s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:30     98s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:30     98s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:30     98s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:30     98s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:30     98s] #
[07/04 04:55:30     98s] #Start Detail Routing..
[07/04 04:55:30     98s] #start initial detail routing ...
[07/04 04:55:30     98s] ### Design has 15 dirty nets, 694 dirty-areas)
[07/04 04:55:31     99s] # ECO: 24.61% of the total area was rechecked for DRC, and 0.00% required routing.
[07/04 04:55:31     99s] #   number of violations = 0
[07/04 04:55:31     99s] #694 out of 2221 instances (31.2%) need to be verified(marked ipoed), dirty area = 2.1%.
[07/04 04:55:31     99s] #   number of violations = 0
[07/04 04:55:31     99s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1675.98 (MB), peak = 1764.07 (MB)
[07/04 04:55:31     99s] #Complete Detail Routing.
[07/04 04:55:31     99s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:31     99s] #Total wire length = 1774 um.
[07/04 04:55:31     99s] #Total half perimeter of net bounding box = 867 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal1 = 1 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal2 = 142 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal3 = 770 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal4 = 746 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal5 = 116 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal6 = 0 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal7 = 0 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:31     99s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:31     99s] #Total number of vias = 1326
[07/04 04:55:31     99s] #Up-Via Summary (total 1326):
[07/04 04:55:31     99s] #           
[07/04 04:55:31     99s] #-----------------------
[07/04 04:55:31     99s] # metal1            476
[07/04 04:55:31     99s] # metal2            455
[07/04 04:55:31     99s] # metal3            376
[07/04 04:55:31     99s] # metal4             19
[07/04 04:55:31     99s] #-----------------------
[07/04 04:55:31     99s] #                  1326 
[07/04 04:55:31     99s] #
[07/04 04:55:31     99s] #Total number of DRC violations = 0
[07/04 04:55:31     99s] ### Time Record (Detail Routing) is uninstalled.
[07/04 04:55:31     99s] #Cpu time = 00:00:01
[07/04 04:55:31     99s] #Elapsed time = 00:00:01
[07/04 04:55:31     99s] #Increased memory = 2.58 (MB)
[07/04 04:55:31     99s] #Total memory = 1675.98 (MB)
[07/04 04:55:31     99s] #Peak memory = 1764.07 (MB)
[07/04 04:55:31     99s] #detailRoute Statistics:
[07/04 04:55:31     99s] #Cpu time = 00:00:01
[07/04 04:55:31     99s] #Elapsed time = 00:00:01
[07/04 04:55:31     99s] #Increased memory = 2.58 (MB)
[07/04 04:55:31     99s] #Total memory = 1675.98 (MB)
[07/04 04:55:31     99s] #Peak memory = 1764.07 (MB)
[07/04 04:55:31     99s] #Skip updating routing design signature in db-snapshot flow
[07/04 04:55:31     99s] ### global_detail_route design signature (25): route=1856266591 flt_obj=0 vio=1905142130 shield_wire=1
[07/04 04:55:31     99s] ### Time Record (DB Export) is installed.
[07/04 04:55:31     99s] ### export design design signature (26): route=1856266591 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1288031092 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:31     99s] ### Time Record (DB Export) is uninstalled.
[07/04 04:55:31     99s] ### Time Record (Post Callback) is installed.
[07/04 04:55:31     99s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:55:31     99s] #
[07/04 04:55:31     99s] #globalDetailRoute statistics:
[07/04 04:55:31     99s] #Cpu time = 00:00:02
[07/04 04:55:31     99s] #Elapsed time = 00:00:02
[07/04 04:55:31     99s] #Increased memory = -17.68 (MB)
[07/04 04:55:31     99s] #Total memory = 1645.24 (MB)
[07/04 04:55:31     99s] #Peak memory = 1764.07 (MB)
[07/04 04:55:31     99s] #Number of warnings = 2
[07/04 04:55:31     99s] #Total number of warnings = 18
[07/04 04:55:31     99s] #Number of fails = 0
[07/04 04:55:31     99s] #Total number of fails = 0
[07/04 04:55:31     99s] #Complete globalDetailRoute on Thu Jul  4 04:55:31 2024
[07/04 04:55:31     99s] #
[07/04 04:55:31     99s] ### import design signature (27): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:31     99s] ### Time Record (globalDetailRoute) is uninstalled.
[07/04 04:55:31     99s] % End globalDetailRoute (date=07/04 04:55:31, total cpu=0:00:02.0, real=0:00:02.0, peak res=1662.9M, current mem=1644.8M)
[07/04 04:55:31     99s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[07/04 04:55:31     99s] % Begin globalDetailRoute (date=07/04 04:55:31, mem=1644.8M)
[07/04 04:55:31     99s] 
[07/04 04:55:31     99s] globalDetailRoute
[07/04 04:55:31     99s] 
[07/04 04:55:31     99s] #Start globalDetailRoute on Thu Jul  4 04:55:31 2024
[07/04 04:55:31     99s] #
[07/04 04:55:31     99s] ### Time Record (globalDetailRoute) is installed.
[07/04 04:55:31     99s] ### Time Record (Pre Callback) is installed.
[07/04 04:55:31     99s] Saved RC grid cleaned up.
[07/04 04:55:31     99s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:55:31     99s] ### Time Record (DB Import) is installed.
[07/04 04:55:31     99s] ### Time Record (Timing Data Generation) is installed.
[07/04 04:55:31     99s] #Generating timing data, please wait...
[07/04 04:55:31     99s] #2318 total nets, 15 already routed, 15 will ignore in trialRoute
[07/04 04:55:31     99s] ### run_trial_route starts on Thu Jul  4 04:55:31 2024 with memory = 1644.83 (MB), peak = 1764.07 (MB)
[07/04 04:55:32     99s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:32     99s] ### dump_timing_file starts on Thu Jul  4 04:55:32 2024 with memory = 1644.59 (MB), peak = 1764.07 (MB)
[07/04 04:55:32     99s] ### extractRC starts on Thu Jul  4 04:55:32 2024 with memory = 1644.59 (MB), peak = 1764.07 (MB)
[07/04 04:55:32    100s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:32    100s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:32    100s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:32    100s] #Dump tif for version 2.1
[07/04 04:55:32    100s] End AAE Lib Interpolated Model. (MEM=2046.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:33    100s] Total number of fetched objects 2735
[07/04 04:55:33    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:33    100s] End delay calculation. (MEM=2078.27 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:55:33    101s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1641.37 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] #Done generating timing data.
[07/04 04:55:33    101s] ### Time Record (Timing Data Generation) is uninstalled.
[07/04 04:55:33    101s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/04 04:55:33    101s] ### Net info: total nets: 2467
[07/04 04:55:33    101s] ### Net info: dirty nets: 1
[07/04 04:55:33    101s] ### Net info: marked as disconnected nets: 0
[07/04 04:55:33    101s] #num needed restored net=0
[07/04 04:55:33    101s] #need_extraction net=0 (total=2467)
[07/04 04:55:33    101s] ### Net info: fully routed nets: 15
[07/04 04:55:33    101s] ### Net info: trivial (< 2 pins) nets: 149
[07/04 04:55:33    101s] ### Net info: unrouted nets: 2303
[07/04 04:55:33    101s] ### Net info: re-extraction nets: 0
[07/04 04:55:33    101s] ### Net info: ignored nets: 0
[07/04 04:55:33    101s] ### Net info: skip routing nets: 0
[07/04 04:55:33    101s] #Start reading timing information from file .timing_file_3111826.tif.gz ...
[07/04 04:55:33    101s] #Read in timing information for 100 ports, 2221 instances from timing file .timing_file_3111826.tif.gz.
[07/04 04:55:33    101s] ### import design signature (28): route=1145282294 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1480507775 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:33    101s] ### Time Record (DB Import) is uninstalled.
[07/04 04:55:33    101s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/04 04:55:33    101s] #RTESIG:78da95d13b4fc330100060667ec5c9ed10a4b6dcd9491caf2056401574ad0c71d2488923
[07/04 04:55:33    101s] #       c5f6c0bfc788a928e4e1f53edf73b33d3d1d81713a50b177a8d499e0f9c8054a947b5259
[07/04 04:55:33    101s] #       76cfe91c43ef0fec76b37d797d930554ba7506928fbe6f77507e59dd359f509a4a87d683
[07/04 04:55:33    101s] #       33de37b6befbd502710d4f7301084963bda9cdb083e0ccf0874842605dfcda3c06cf2071
[07/04 04:55:33    101s] #       7e88c151aad2744d714212d77e24279128c00f61694ecac43a2ed7f04ce64078e0f8f320
[07/04 04:55:33    101s] #       a9da5efbf1b6735c305b5ee03c922a077669eacbf4f2a950f150ce6b5beaa18cd6d8d0fd
[07/04 04:55:33    101s] #       270998edad99529c7876b59a51138fb3a037ce31569c357cb61ec7a99e6ebe0179e409ed
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:33    101s] #RTESIG:78da95d13b4fc330100060667ec5c9ed10a4b6dcd9711caf20564015b056863869a4c491
[07/04 04:55:33    101s] #       6267e0df63602a0a7978bdcff7dc6cdf1e8ec0381d28df7bd4fa44f078e40215aa3d6929
[07/04 04:55:33    101s] #       6f399d62e8f58e5d6fb64fcf2f2a87d234de42f2de75cd0e8a4f67dafa030a5b9aa109e0
[07/04 04:55:33    101s] #       6d08b5ab6e7eb5405cc3d34c004252bb602bdbef60f0b6ff431421b0367eadef87c020f1
[07/04 04:55:33    101s] #       a18fc151aad3744d714212977e242791c821f4c3d29c24c53aaed670a932203c70fc7e90
[07/04 04:55:33    101s] #       944d67c278db192e982dcb711e299d013bd7d5797af994eb78281f8c2b4c5f446bddd0fe
[07/04 04:55:33    101s] #       270998eb9c9d545a48603fdd4d17e6c4e5c50e474dbce2822138c7d8daace1b3f5384ef5
[07/04 04:55:33    101s] #       74f5052c4616a3
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:33    101s] ### Time Record (Global Routing) is installed.
[07/04 04:55:33    101s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:33    101s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[07/04 04:55:33    101s] #Total number of routable nets = 2319.
[07/04 04:55:33    101s] #Total number of nets in the design = 2467.
[07/04 04:55:33    101s] #2304 routable nets do not have any wires.
[07/04 04:55:33    101s] #15 routable nets have routed wires.
[07/04 04:55:33    101s] #2304 nets will be global routed.
[07/04 04:55:33    101s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/04 04:55:33    101s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:33    101s] #Start routing data preparation on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:33    101s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:33    101s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:33    101s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:33    101s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:33    101s] #Build and mark too close pins for the same net.
[07/04 04:55:33    101s] ### Time Record (Cell Pin Access) is installed.
[07/04 04:55:33    101s] #Initial pin access analysis.
[07/04 04:55:33    101s] #Detail pin access analysis.
[07/04 04:55:33    101s] ### Time Record (Cell Pin Access) is uninstalled.
[07/04 04:55:33    101s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[07/04 04:55:33    101s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[07/04 04:55:33    101s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[07/04 04:55:33    101s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:33    101s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:33    101s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:33    101s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:33    101s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:33    101s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[07/04 04:55:33    101s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[07/04 04:55:33    101s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[07/04 04:55:33    101s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[07/04 04:55:33    101s] #pin_access_rlayer=2(metal2)
[07/04 04:55:33    101s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/04 04:55:33    101s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/04 04:55:33    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.98 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] #Regenerating Ggrids automatically.
[07/04 04:55:33    101s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[07/04 04:55:33    101s] #Using automatically generated G-grids.
[07/04 04:55:33    101s] #Done routing data preparation.
[07/04 04:55:33    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.10 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:33    101s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:33    101s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:33    101s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:33    101s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Connectivity extraction summary:
[07/04 04:55:33    101s] #15 routed net(s) are imported.
[07/04 04:55:33    101s] #2304 (93.39%) nets are without wires.
[07/04 04:55:33    101s] #148 nets are fixed|skipped|trivial (not extracted).
[07/04 04:55:33    101s] #Total number of nets = 2467.
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Finished routing data preparation on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Cpu time = 00:00:00
[07/04 04:55:33    101s] #Elapsed time = 00:00:00
[07/04 04:55:33    101s] #Increased memory = 8.22 (MB)
[07/04 04:55:33    101s] #Total memory = 1650.10 (MB)
[07/04 04:55:33    101s] #Peak memory = 1764.07 (MB)
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:33    101s] ### Time Record (Global Routing) is installed.
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Start global routing on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Start global routing initialization on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Number of eco nets is 0
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Start global routing data preparation on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### build_merged_routing_blockage_rect_list starts on Thu Jul  4 04:55:33 2024 with memory = 1650.10 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] #Start routing resource analysis on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### init_is_bin_blocked starts on Thu Jul  4 04:55:33 2024 with memory = 1650.10 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### adjust_flow_cap starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### adjust_flow_per_partial_route_obs starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### set_via_blocked starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### copy_flow starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] #Routing resource analysis is done on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### report_flow_cap starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] #  Resource Analysis:
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/04 04:55:33    101s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/04 04:55:33    101s] #  --------------------------------------------------------------
[07/04 04:55:33    101s] #  metal1         H        1027         402        9025    14.66%
[07/04 04:55:33    101s] #  metal2         V         801         252        9025    16.16%
[07/04 04:55:33    101s] #  metal3         H        1363          66        9025     0.00%
[07/04 04:55:33    101s] #  metal4         V         534         180        9025    17.35%
[07/04 04:55:33    101s] #  metal5         H         655          59        9025     0.00%
[07/04 04:55:33    101s] #  metal6         V         481         233        9025    23.14%
[07/04 04:55:33    101s] #  metal7         H         183          55        9025     9.57%
[07/04 04:55:33    101s] #  metal8         V         122         116        9025    43.02%
[07/04 04:55:33    101s] #  metal9         H          55          41        9025    41.89%
[07/04 04:55:33    101s] #  metal10        V          72          24        9025    23.80%
[07/04 04:55:33    101s] #  --------------------------------------------------------------
[07/04 04:55:33    101s] #  Total                   5294      26.22%       90250    18.96%
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #  15 nets (0.61%) with 1 preferred extra spacing.
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### analyze_m2_tracks starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### report_initial_resource starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### mark_pg_pins_accessibility starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### set_net_region starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Global routing data preparation is done on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] ### prepare_level starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### init level 1 starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### Level 1 hgrid = 95 X 95
[07/04 04:55:33    101s] ### prepare_level_flow starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #Global routing initialization is done on Thu Jul  4 04:55:33 2024
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:33    101s] #
[07/04 04:55:33    101s] #start global routing iteration 1...
[07/04 04:55:33    101s] ### init_flow_edge starts on Thu Jul  4 04:55:33 2024 with memory = 1651.19 (MB), peak = 1764.07 (MB)
[07/04 04:55:34    101s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:34    101s] ### routing at level 1 (topmost level) iter 0
[07/04 04:55:36    104s] ### measure_qor starts on Thu Jul  4 04:55:36 2024 with memory = 1662.26 (MB), peak = 1764.07 (MB)
[07/04 04:55:36    104s] ### measure_congestion starts on Thu Jul  4 04:55:36 2024 with memory = 1662.26 (MB), peak = 1764.07 (MB)
[07/04 04:55:36    104s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:36    104s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:36    104s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1657.83 (MB), peak = 1764.07 (MB)
[07/04 04:55:36    104s] #
[07/04 04:55:36    104s] #start global routing iteration 2...
[07/04 04:55:36    104s] ### routing at level 1 (topmost level) iter 1
[07/04 04:55:37    104s] ### measure_qor starts on Thu Jul  4 04:55:36 2024 with memory = 1661.43 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### measure_congestion starts on Thu Jul  4 04:55:36 2024 with memory = 1661.43 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] ### route_end starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[07/04 04:55:37    104s] #Total number of routable nets = 2319.
[07/04 04:55:37    104s] #Total number of nets in the design = 2467.
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #2319 routable nets have routed wires.
[07/04 04:55:37    104s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #Routed nets constraints summary:
[07/04 04:55:37    104s] #-----------------------------
[07/04 04:55:37    104s] #        Rules   Unconstrained  
[07/04 04:55:37    104s] #-----------------------------
[07/04 04:55:37    104s] #      Default            2304  
[07/04 04:55:37    104s] #-----------------------------
[07/04 04:55:37    104s] #        Total            2304  
[07/04 04:55:37    104s] #-----------------------------
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #Routing constraints summary of the whole design:
[07/04 04:55:37    104s] #------------------------------------------------
[07/04 04:55:37    104s] #        Rules   Pref Extra Space   Unconstrained  
[07/04 04:55:37    104s] #------------------------------------------------
[07/04 04:55:37    104s] #      Default                 15            2304  
[07/04 04:55:37    104s] #------------------------------------------------
[07/04 04:55:37    104s] #        Total                 15            2304  
[07/04 04:55:37    104s] #------------------------------------------------
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] ### adjust_flow_per_partial_route_obs starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_base_flow starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### init_flow_edge starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_flow starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### report_overcon starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #                 OverCon       OverCon       OverCon       OverCon          
[07/04 04:55:37    104s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[07/04 04:55:37    104s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[07/04 04:55:37    104s] #  ----------------------------------------------------------------------------------------
[07/04 04:55:37    104s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.24  
[07/04 04:55:37    104s] #  metal2      170(1.88%)     43(0.48%)      8(0.09%)      2(0.02%)   (2.47%)     0.32  
[07/04 04:55:37    104s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[07/04 04:55:37    104s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[07/04 04:55:37    104s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[07/04 04:55:37    104s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.33  
[07/04 04:55:37    104s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[07/04 04:55:37    104s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[07/04 04:55:37    104s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[07/04 04:55:37    104s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[07/04 04:55:37    104s] #  ----------------------------------------------------------------------------------------
[07/04 04:55:37    104s] #     Total    170(0.21%)     43(0.05%)      8(0.01%)      2(0.00%)   (0.28%)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[07/04 04:55:37    104s] #  Overflow after GR: 0.00% H + 0.28% V
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_base_flow starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### init_flow_edge starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_flow starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### generate_cong_map_content starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### Sync with Inovus CongMap starts on Thu Jul  4 04:55:37 2024 with memory = 1657.74 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #Hotspot report including placement blocked areas
[07/04 04:55:37    104s] OPERPROF: Starting HotSpotCal at level 1, MEM:2033.7M, EPOCH TIME: 1720068937.043808
[07/04 04:55:37    104s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/04 04:55:37    104s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/04 04:55:37    104s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/04 04:55:37    104s] [hotspot] |   metal1(H)    |              3.00 |             13.00 |   123.20    67.20   128.80    84.00 |
[07/04 04:55:37    104s] [hotspot] |   metal2(V)    |              6.00 |             48.00 |    39.20    61.59    50.40    89.59 |
[07/04 04:55:37    104s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[07/04 04:55:37    104s] [hotspot] |   metal4(V)    |              1.00 |             18.00 |    16.80    28.00    22.39    33.59 |
[07/04 04:55:37    104s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[07/04 04:55:37    104s] [hotspot] |   metal6(V)    |             26.00 |             78.00 |    16.80    28.00    22.39   173.59 |
[07/04 04:55:37    104s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[07/04 04:55:37    104s] [hotspot] |   metal8(V)    |             26.00 |             78.00 |    16.80    28.00    22.39   173.59 |
[07/04 04:55:37    104s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[07/04 04:55:37    104s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[07/04 04:55:37    104s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/04 04:55:37    104s] [hotspot] |      worst     | (metal6)    26.00 | (metal6)    78.00 |                                     |
[07/04 04:55:37    104s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/04 04:55:37    104s] [hotspot] |   all layers   |              6.00 |             35.00 |                                     |
[07/04 04:55:37    104s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/04 04:55:37    104s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 35.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:37    104s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 6.00/35.00 (area is in unit of 4 std-cell row bins)
[07/04 04:55:37    104s] [hotspot] max/total 6.00/35.00, big hotspot (>10) total 0.00
[07/04 04:55:37    104s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] | top |            hotspot bbox             | hotspot score |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] |  1  |    39.20    61.59    50.40    89.59 |        6.00   |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] |  2  |   106.39    67.20   112.00    78.39 |        2.00   |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] |  3  |   106.39   100.80   112.00   112.00 |        2.00   |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] |  4  |    16.80    28.00    22.39    33.59 |        1.00   |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] [hotspot] |  5  |   179.19    28.00   184.80    33.59 |        1.00   |
[07/04 04:55:37    104s] [hotspot] +-----+-------------------------------------+---------------+
[07/04 04:55:37    104s] Top 5 hotspots total area: 12.00
[07/04 04:55:37    104s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.031, MEM:2049.7M, EPOCH TIME: 1720068937.074453
[07/04 04:55:37    104s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### update starts on Thu Jul  4 04:55:37 2024 with memory = 1658.51 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #Complete Global Routing.
[07/04 04:55:37    104s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:37    104s] #Total wire length = 30617 um.
[07/04 04:55:37    104s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal1 = 19 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal2 = 7697 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal3 = 16154 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal4 = 5065 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal5 = 1377 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal6 = 281 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal7 = 23 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:37    104s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:37    104s] #Total number of vias = 14976
[07/04 04:55:37    104s] #Up-Via Summary (total 14976):
[07/04 04:55:37    104s] #           
[07/04 04:55:37    104s] #-----------------------
[07/04 04:55:37    104s] # metal1           7722
[07/04 04:55:37    104s] # metal2           5488
[07/04 04:55:37    104s] # metal3           1565
[07/04 04:55:37    104s] # metal4            151
[07/04 04:55:37    104s] # metal5             44
[07/04 04:55:37    104s] # metal6              4
[07/04 04:55:37    104s] # metal7              1
[07/04 04:55:37    104s] # metal8              1
[07/04 04:55:37    104s] #-----------------------
[07/04 04:55:37    104s] #                 14976 
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### report_overcon starts on Thu Jul  4 04:55:37 2024 with memory = 1658.57 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### report_overcon starts on Thu Jul  4 04:55:37 2024 with memory = 1658.57 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #Max overcon = 8 tracks.
[07/04 04:55:37    104s] #Total overcon = 0.28%.
[07/04 04:55:37    104s] #Worst layer Gcell overcon rate = 0.00%.
[07/04 04:55:37    104s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### global_route design signature (31): route=791463774 net_attr=1242777353
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #Global routing statistics:
[07/04 04:55:37    104s] #Cpu time = 00:00:03
[07/04 04:55:37    104s] #Elapsed time = 00:00:03
[07/04 04:55:37    104s] #Increased memory = 8.46 (MB)
[07/04 04:55:37    104s] #Total memory = 1658.57 (MB)
[07/04 04:55:37    104s] #Peak memory = 1764.07 (MB)
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #Finished global routing on Thu Jul  4 04:55:37 2024
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] #
[07/04 04:55:37    104s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:37    104s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:37    104s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:37    104s] ### track-assign external-init starts on Thu Jul  4 04:55:37 2024 with memory = 1657.42 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### Time Record (Track Assignment) is installed.
[07/04 04:55:37    104s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    104s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    104s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    104s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    104s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    104s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    104s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    104s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    104s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    104s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    104s] ### Time Record (Track Assignment) is uninstalled.
[07/04 04:55:37    104s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.42 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### track-assign engine-init starts on Thu Jul  4 04:55:37 2024 with memory = 1657.42 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] ### Time Record (Track Assignment) is installed.
[07/04 04:55:37    104s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    104s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    104s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    104s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    104s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    104s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    104s] ### track-assign core-engine starts on Thu Jul  4 04:55:37 2024 with memory = 1657.42 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    104s] #Start Track Assignment.
[07/04 04:55:37    105s] #Done with 3766 horizontal wires in 3 hboxes and 2985 vertical wires in 3 hboxes.
[07/04 04:55:37    105s] #Done with 817 horizontal wires in 3 hboxes and 618 vertical wires in 3 hboxes.
[07/04 04:55:37    105s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[07/04 04:55:37    105s] #
[07/04 04:55:37    105s] #Track assignment summary:
[07/04 04:55:37    105s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/04 04:55:37    105s] #------------------------------------------------------------------------
[07/04 04:55:37    105s] # metal1        18.73 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal2      7470.19 	  0.09%  	  0.00% 	  0.01%
[07/04 04:55:37    105s] # metal3     15210.22 	  0.05%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal4      4278.85 	  0.08%  	  0.00% 	  0.01%
[07/04 04:55:37    105s] # metal5      1261.29 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal6       285.74 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal7        23.12 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/04 04:55:37    105s] #------------------------------------------------------------------------
[07/04 04:55:37    105s] # All       28548.12  	  0.06% 	  0.00% 	  0.00%
[07/04 04:55:37    105s] #Complete Track Assignment.
[07/04 04:55:37    105s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:37    105s] #Total wire length = 30092 um.
[07/04 04:55:37    105s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal1 = 18 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal2 = 7519 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal3 = 15937 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal4 = 4945 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal5 = 1368 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal7 = 23 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal8 = 0 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:37    105s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:37    105s] #Total number of vias = 14976
[07/04 04:55:37    105s] #Up-Via Summary (total 14976):
[07/04 04:55:37    105s] #           
[07/04 04:55:37    105s] #-----------------------
[07/04 04:55:37    105s] # metal1           7722
[07/04 04:55:37    105s] # metal2           5488
[07/04 04:55:37    105s] # metal3           1565
[07/04 04:55:37    105s] # metal4            151
[07/04 04:55:37    105s] # metal5             44
[07/04 04:55:37    105s] # metal6              4
[07/04 04:55:37    105s] # metal7              1
[07/04 04:55:37    105s] # metal8              1
[07/04 04:55:37    105s] #-----------------------
[07/04 04:55:37    105s] #                 14976 
[07/04 04:55:37    105s] #
[07/04 04:55:37    105s] ### track_assign design signature (34): route=1856140473
[07/04 04:55:37    105s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:37    105s] ### Time Record (Track Assignment) is uninstalled.
[07/04 04:55:37    105s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1657.50 (MB), peak = 1764.07 (MB)
[07/04 04:55:37    105s] #
[07/04 04:55:37    105s] #number of short segments in preferred routing layers
[07/04 04:55:37    105s] #	
[07/04 04:55:37    105s] #	
[07/04 04:55:37    105s] #
[07/04 04:55:37    105s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/04 04:55:37    105s] #Cpu time = 00:00:04
[07/04 04:55:37    105s] #Elapsed time = 00:00:04
[07/04 04:55:37    105s] #Increased memory = 15.61 (MB)
[07/04 04:55:37    105s] #Total memory = 1657.50 (MB)
[07/04 04:55:37    105s] #Peak memory = 1764.07 (MB)
[07/04 04:55:37    105s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    105s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    105s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    105s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    105s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    105s] ### Time Record (Detail Routing) is installed.
[07/04 04:55:37    105s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    105s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    105s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    105s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    105s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    105s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    105s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    105s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    105s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    105s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    105s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:37    105s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:37    105s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:37    105s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:37    105s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:37    105s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:37    105s] #
[07/04 04:55:37    105s] #Start Detail Routing..
[07/04 04:55:37    105s] #start initial detail routing ...
[07/04 04:55:37    105s] ### Design has 0 dirty nets, 2021 dirty-areas)
[07/04 04:55:45    113s] ### Gcell dirty-map stats: routing = 38.23%, drc-check-only = 8.28%, dirty-area = 29.70%
[07/04 04:55:45    113s] #   number of violations = 1
[07/04 04:55:45    113s] #
[07/04 04:55:45    113s] #    By Layer and Type :
[07/04 04:55:45    113s] #	          Short   Totals
[07/04 04:55:45    113s] #	metal1        0        0
[07/04 04:55:45    113s] #	metal2        1        1
[07/04 04:55:45    113s] #	Totals        1        1
[07/04 04:55:45    113s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1662.08 (MB), peak = 1764.07 (MB)
[07/04 04:55:45    113s] #start 1st optimization iteration ...
[07/04 04:55:45    113s] ### Gcell dirty-map stats: routing = 38.23%, drc-check-only = 8.28%, dirty-area = 29.70%
[07/04 04:55:45    113s] #   number of violations = 1
[07/04 04:55:45    113s] #
[07/04 04:55:45    113s] #    By Layer and Type :
[07/04 04:55:45    113s] #	          Short   Totals
[07/04 04:55:45    113s] #	metal1        0        0
[07/04 04:55:45    113s] #	metal2        1        1
[07/04 04:55:45    113s] #	Totals        1        1
[07/04 04:55:45    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.52 (MB), peak = 1764.07 (MB)
[07/04 04:55:45    113s] #start 2nd optimization iteration ...
[07/04 04:55:45    113s] ### Gcell dirty-map stats: routing = 38.23%, drc-check-only = 8.28%, dirty-area = 29.70%
[07/04 04:55:45    113s] #   number of violations = 2
[07/04 04:55:45    113s] #
[07/04 04:55:45    113s] #    By Layer and Type :
[07/04 04:55:45    113s] #	         MetSpc    Short   Totals
[07/04 04:55:45    113s] #	metal1        0        0        0
[07/04 04:55:45    113s] #	metal2        1        1        2
[07/04 04:55:45    113s] #	Totals        1        1        2
[07/04 04:55:45    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.01 (MB), peak = 1764.07 (MB)
[07/04 04:55:45    113s] #start 3rd optimization iteration ...
[07/04 04:55:45    113s] ### Gcell dirty-map stats: routing = 38.23%, drc-check-only = 8.28%, dirty-area = 29.70%
[07/04 04:55:45    113s] #   number of violations = 0
[07/04 04:55:45    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.50 (MB), peak = 1764.07 (MB)
[07/04 04:55:45    113s] #Complete Detail Routing.
[07/04 04:55:45    113s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:45    113s] #Total wire length = 32351 um.
[07/04 04:55:45    113s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal1 = 1565 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal2 = 10291 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal3 = 14389 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal4 = 4487 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal5 = 1323 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal6 = 281 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:45    113s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:45    113s] #Total number of vias = 14933
[07/04 04:55:45    113s] #Up-Via Summary (total 14933):
[07/04 04:55:45    113s] #           
[07/04 04:55:45    113s] #-----------------------
[07/04 04:55:45    113s] # metal1           8198
[07/04 04:55:45    113s] # metal2           5300
[07/04 04:55:45    113s] # metal3           1274
[07/04 04:55:45    113s] # metal4            123
[07/04 04:55:45    113s] # metal5             32
[07/04 04:55:45    113s] # metal6              4
[07/04 04:55:45    113s] # metal7              1
[07/04 04:55:45    113s] # metal8              1
[07/04 04:55:45    113s] #-----------------------
[07/04 04:55:45    113s] #                 14933 
[07/04 04:55:45    113s] #
[07/04 04:55:45    113s] #Total number of DRC violations = 0
[07/04 04:55:45    113s] ### Time Record (Detail Routing) is uninstalled.
[07/04 04:55:45    113s] #Cpu time = 00:00:08
[07/04 04:55:45    113s] #Elapsed time = 00:00:08
[07/04 04:55:45    113s] #Increased memory = 2.00 (MB)
[07/04 04:55:45    113s] #Total memory = 1659.50 (MB)
[07/04 04:55:45    113s] #Peak memory = 1764.07 (MB)
[07/04 04:55:45    113s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:45    113s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:45    113s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:45    113s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:45    113s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:45    113s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:45    113s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:45    113s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:45    113s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:45    113s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:45    113s] ### Time Record (Post Route Via Swapping) is installed.
[07/04 04:55:45    113s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:45    113s] #
[07/04 04:55:45    113s] #Start Post Route via swapping...
[07/04 04:55:45    113s] #38.22% of area are rerouted by ECO routing.
[07/04 04:55:46    113s] #   number of violations = 0
[07/04 04:55:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.99 (MB), peak = 1764.07 (MB)
[07/04 04:55:46    113s] #CELL_VIEW mips32,init has no DRC violation.
[07/04 04:55:46    113s] #Total number of DRC violations = 0
[07/04 04:55:46    113s] #No via is swapped.
[07/04 04:55:46    113s] #Post Route via swapping is done.
[07/04 04:55:46    113s] ### Time Record (Post Route Via Swapping) is uninstalled.
[07/04 04:55:46    113s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:46    113s] #Total wire length = 32351 um.
[07/04 04:55:46    113s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal1 = 1565 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal2 = 10291 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal3 = 14389 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal4 = 4487 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal5 = 1323 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal6 = 281 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:46    113s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:46    113s] #Total number of vias = 14933
[07/04 04:55:46    113s] #Up-Via Summary (total 14933):
[07/04 04:55:46    113s] #           
[07/04 04:55:46    113s] #-----------------------
[07/04 04:55:46    113s] # metal1           8198
[07/04 04:55:46    113s] # metal2           5300
[07/04 04:55:46    113s] # metal3           1274
[07/04 04:55:46    113s] # metal4            123
[07/04 04:55:46    113s] # metal5             32
[07/04 04:55:46    113s] # metal6              4
[07/04 04:55:46    113s] # metal7              1
[07/04 04:55:46    113s] # metal8              1
[07/04 04:55:46    113s] #-----------------------
[07/04 04:55:46    113s] #                 14933 
[07/04 04:55:46    113s] #
[07/04 04:55:46    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:46    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:46    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:46    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:46    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:46    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:46    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:46    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:46    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:46    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:46    114s] ### Time Record (Post Route Wire Spreading) is installed.
[07/04 04:55:46    114s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:46    114s] #
[07/04 04:55:46    114s] #Start Post Route wire spreading..
[07/04 04:55:46    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:46    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:46    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:46    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:46    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:46    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:46    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:46    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:46    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:46    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:46    114s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:46    114s] #
[07/04 04:55:46    114s] #Start DRC checking..
[07/04 04:55:47    114s] #   number of violations = 0
[07/04 04:55:47    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1658.88 (MB), peak = 1764.07 (MB)
[07/04 04:55:47    114s] #CELL_VIEW mips32,init has no DRC violation.
[07/04 04:55:47    114s] #Total number of DRC violations = 0
[07/04 04:55:47    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:47    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:47    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:47    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:47    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:47    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:47    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:47    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:47    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:47    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:47    114s] #
[07/04 04:55:47    114s] #Start data preparation for wire spreading...
[07/04 04:55:47    114s] #
[07/04 04:55:47    114s] #Data preparation is done on Thu Jul  4 04:55:47 2024
[07/04 04:55:47    114s] #
[07/04 04:55:47    114s] ### track-assign engine-init starts on Thu Jul  4 04:55:47 2024 with memory = 1658.88 (MB), peak = 1764.07 (MB)
[07/04 04:55:47    114s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:47    114s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:47    114s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:47    114s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:47    114s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:47    114s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/04 04:55:47    114s] #
[07/04 04:55:47    114s] #Start Post Route Wire Spread.
[07/04 04:55:47    115s] #Done with 764 horizontal wires in 6 hboxes and 498 vertical wires in 6 hboxes.
[07/04 04:55:47    115s] #Complete Post Route Wire Spread.
[07/04 04:55:47    115s] #
[07/04 04:55:47    115s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:47    115s] #Total wire length = 32683 um.
[07/04 04:55:47    115s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal1 = 1571 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal2 = 10401 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal3 = 14555 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal4 = 4530 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:47    115s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:47    115s] #Total number of vias = 14933
[07/04 04:55:47    115s] #Up-Via Summary (total 14933):
[07/04 04:55:47    115s] #           
[07/04 04:55:47    115s] #-----------------------
[07/04 04:55:47    115s] # metal1           8198
[07/04 04:55:47    115s] # metal2           5300
[07/04 04:55:47    115s] # metal3           1274
[07/04 04:55:47    115s] # metal4            123
[07/04 04:55:47    115s] # metal5             32
[07/04 04:55:47    115s] # metal6              4
[07/04 04:55:47    115s] # metal7              1
[07/04 04:55:47    115s] # metal8              1
[07/04 04:55:47    115s] #-----------------------
[07/04 04:55:47    115s] #                 14933 
[07/04 04:55:47    115s] #
[07/04 04:55:47    115s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:47    115s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:47    115s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:47    115s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:47    115s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:47    115s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:47    115s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:47    115s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:47    115s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:47    115s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:47    115s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:47    115s] #
[07/04 04:55:47    115s] #Start DRC checking..
[07/04 04:55:48    115s] #   number of violations = 0
[07/04 04:55:48    115s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.67 (MB), peak = 1764.07 (MB)
[07/04 04:55:48    115s] #CELL_VIEW mips32,init has no DRC violation.
[07/04 04:55:48    115s] #Total number of DRC violations = 0
[07/04 04:55:48    115s] #   number of violations = 0
[07/04 04:55:48    115s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.67 (MB), peak = 1764.07 (MB)
[07/04 04:55:48    115s] #CELL_VIEW mips32,init has no DRC violation.
[07/04 04:55:48    115s] #Total number of DRC violations = 0
[07/04 04:55:48    115s] #Post Route wire spread is done.
[07/04 04:55:48    115s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/04 04:55:48    115s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:48    115s] #Total wire length = 32683 um.
[07/04 04:55:48    115s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal1 = 1571 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal2 = 10401 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal3 = 14555 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal4 = 4530 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:48    115s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:48    115s] #Total number of vias = 14933
[07/04 04:55:48    115s] #Up-Via Summary (total 14933):
[07/04 04:55:48    115s] #           
[07/04 04:55:48    115s] #-----------------------
[07/04 04:55:48    115s] # metal1           8198
[07/04 04:55:48    115s] # metal2           5300
[07/04 04:55:48    115s] # metal3           1274
[07/04 04:55:48    115s] # metal4            123
[07/04 04:55:48    115s] # metal5             32
[07/04 04:55:48    115s] # metal6              4
[07/04 04:55:48    115s] # metal7              1
[07/04 04:55:48    115s] # metal8              1
[07/04 04:55:48    115s] #-----------------------
[07/04 04:55:48    115s] #                 14933 
[07/04 04:55:48    115s] #
[07/04 04:55:48    115s] #detailRoute Statistics:
[07/04 04:55:48    115s] #Cpu time = 00:00:10
[07/04 04:55:48    115s] #Elapsed time = 00:00:10
[07/04 04:55:48    115s] #Increased memory = 3.17 (MB)
[07/04 04:55:48    115s] #Total memory = 1660.67 (MB)
[07/04 04:55:48    115s] #Peak memory = 1764.07 (MB)
[07/04 04:55:48    115s] ### global_detail_route design signature (62): route=453921889 flt_obj=0 vio=1905142130 shield_wire=1
[07/04 04:55:48    115s] ### Time Record (DB Export) is installed.
[07/04 04:55:48    115s] ### export design design signature (63): route=453921889 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1648543735 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:48    115s] ### Time Record (DB Export) is uninstalled.
[07/04 04:55:48    115s] ### Time Record (Post Callback) is installed.
[07/04 04:55:48    115s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:55:48    115s] #
[07/04 04:55:48    115s] #globalDetailRoute statistics:
[07/04 04:55:48    115s] #Cpu time = 00:00:16
[07/04 04:55:48    115s] #Elapsed time = 00:00:16
[07/04 04:55:48    115s] #Increased memory = 8.38 (MB)
[07/04 04:55:48    115s] #Total memory = 1653.21 (MB)
[07/04 04:55:48    115s] #Peak memory = 1764.07 (MB)
[07/04 04:55:48    115s] #Number of warnings = 1
[07/04 04:55:48    115s] #Total number of warnings = 20
[07/04 04:55:48    115s] #Number of fails = 0
[07/04 04:55:48    115s] #Total number of fails = 0
[07/04 04:55:48    115s] #Complete globalDetailRoute on Thu Jul  4 04:55:48 2024
[07/04 04:55:48    115s] #
[07/04 04:55:48    115s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:48    115s] ### Time Record (globalDetailRoute) is uninstalled.
[07/04 04:55:48    116s] % End globalDetailRoute (date=07/04 04:55:48, total cpu=0:00:16.2, real=0:00:17.0, peak res=1701.1M, current mem=1652.7M)
[07/04 04:55:48    116s] #Default setup view is reset to default.
[07/04 04:55:48    116s] #Default setup view is reset to default.
[07/04 04:55:48    116s] AAE_INFO: Post Route call back at the end of routeDesign
[07/04 04:55:48    116s] #routeDesign: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1647.73 (MB), peak = 1764.07 (MB)
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:55:48    116s] Severity  ID               Count  Summary                                  
[07/04 04:55:48    116s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[07/04 04:55:48    116s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/04 04:55:48    116s] *** Message Summary: 2 warning(s), 0 error(s)
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] ### Time Record (routeDesign) is uninstalled.
[07/04 04:55:48    116s] ### 
[07/04 04:55:48    116s] ###   Scalability Statistics
[07/04 04:55:48    116s] ### 
[07/04 04:55:48    116s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:48    116s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/04 04:55:48    116s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:48    116s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Timing Data Generation        |        00:00:02|        00:00:02|             1.0|
[07/04 04:55:48    116s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[07/04 04:55:48    116s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[07/04 04:55:48    116s] ###   Detail Routing                |        00:00:10|        00:00:10|             1.0|
[07/04 04:55:48    116s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:48    116s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[07/04 04:55:48    116s] ###   Entire Command                |        00:00:18|        00:00:18|             1.0|
[07/04 04:55:48    116s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:48    116s] ### 
[07/04 04:55:48    116s] #% End routeDesign (date=07/04 04:55:48, total cpu=0:00:18.3, real=0:00:19.0, peak res=1701.1M, current mem=1647.7M)
[07/04 04:55:48    116s] <CMD> setDelayCalMode -engine aae -SIAware false
[07/04 04:55:48    116s] <CMD> optDesign -postRoute -hold -setup
[07/04 04:55:48    116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.7M, totSessionCpu=0:01:56 **
[07/04 04:55:48    116s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:56.1/0:02:03.6 (0.9), mem = 2013.4M
[07/04 04:55:48    116s] Info: 1 threads available for lower-level modules during optimization.
[07/04 04:55:48    116s] GigaOpt running with 1 threads.
[07/04 04:55:48    116s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:56.1/0:02:03.6 (0.9), mem = 2013.4M
[07/04 04:55:48    116s] **INFO: User settings:
[07/04 04:55:48    116s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/04 04:55:48    116s] setNanoRouteMode -grouteExpTdStdDelay                           10.2
[07/04 04:55:48    116s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/04 04:55:48    116s] setDesignMode -process                                          45
[07/04 04:55:48    116s] setExtractRCMode -coupling_c_th                                 0.1
[07/04 04:55:48    116s] setExtractRCMode -engine                                        preRoute
[07/04 04:55:48    116s] setExtractRCMode -relative_c_th                                 1
[07/04 04:55:48    116s] setExtractRCMode -total_c_th                                    0
[07/04 04:55:48    116s] setUsefulSkewMode -ecoRoute                                     false
[07/04 04:55:48    116s] setDelayCalMode -enable_high_fanout                             true
[07/04 04:55:48    116s] setDelayCalMode -engine                                         aae
[07/04 04:55:48    116s] setDelayCalMode -ignoreNetLoad                                  false
[07/04 04:55:48    116s] setDelayCalMode -SIAware                                        false
[07/04 04:55:48    116s] setDelayCalMode -socv_accuracy_mode                             low
[07/04 04:55:48    116s] setOptMode -activeHoldViews                                     { default }
[07/04 04:55:48    116s] setOptMode -activeSetupViews                                    { default }
[07/04 04:55:48    116s] setOptMode -autoHoldViews                                       { default}
[07/04 04:55:48    116s] setOptMode -autoSetupViews                                      { default}
[07/04 04:55:48    116s] setOptMode -autoTDGRSetupViews                                  { default}
[07/04 04:55:48    116s] setOptMode -autoViewHoldTargetSlack                             0
[07/04 04:55:48    116s] setOptMode -drcMargin                                           0
[07/04 04:55:48    116s] setOptMode -fixDrc                                              true
[07/04 04:55:48    116s] setOptMode -optimizeFF                                          true
[07/04 04:55:48    116s] setOptMode -preserveAllSequential                               false
[07/04 04:55:48    116s] setOptMode -setupTargetSlack                                    0
[07/04 04:55:48    116s] setSIMode -separate_delta_delay_on_data                         true
[07/04 04:55:48    116s] setPlaceMode -place_global_place_io_pins                        true
[07/04 04:55:48    116s] setAnalysisMode -analysisType                                   single
[07/04 04:55:48    116s] setAnalysisMode -checkType                                      setup
[07/04 04:55:48    116s] setAnalysisMode -clkSrcPath                                     true
[07/04 04:55:48    116s] setAnalysisMode -clockPropagation                               sdcControl
[07/04 04:55:48    116s] setAnalysisMode -usefulSkew                                     true
[07/04 04:55:48    116s] setAnalysisMode -virtualIPO                                     false
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/04 04:55:48    116s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:48    116s] Summary for sequential cells identification: 
[07/04 04:55:48    116s]   Identified SBFF number: 16
[07/04 04:55:48    116s]   Identified MBFF number: 0
[07/04 04:55:48    116s]   Identified SB Latch number: 0
[07/04 04:55:48    116s]   Identified MB Latch number: 0
[07/04 04:55:48    116s]   Not identified SBFF number: 0
[07/04 04:55:48    116s]   Not identified MBFF number: 0
[07/04 04:55:48    116s]   Not identified SB Latch number: 0
[07/04 04:55:48    116s]   Not identified MB Latch number: 0
[07/04 04:55:48    116s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:48    116s]  Visiting view : default
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:48    116s]  Visiting view : default
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:48    116s] TLC MultiMap info (StdDelay):
[07/04 04:55:48    116s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:48    116s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:48    116s]  Setting StdDelay to: 10.2ps
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:48    116s] Need call spDPlaceInit before registerPrioInstLoc.
[07/04 04:55:48    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2022.4M, EPOCH TIME: 1720068948.349498
[07/04 04:55:48    116s] Processing tracks to init pin-track alignment.
[07/04 04:55:48    116s] z: 2, totalTracks: 1
[07/04 04:55:48    116s] z: 4, totalTracks: 1
[07/04 04:55:48    116s] z: 6, totalTracks: 1
[07/04 04:55:48    116s] z: 8, totalTracks: 1
[07/04 04:55:48    116s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:48    116s] All LLGs are deleted
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.4M, EPOCH TIME: 1720068948.350866
[07/04 04:55:48    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2022.4M, EPOCH TIME: 1720068948.350912
[07/04 04:55:48    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.4M, EPOCH TIME: 1720068948.351313
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2022.4M, EPOCH TIME: 1720068948.351510
[07/04 04:55:48    116s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:48    116s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:48    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2022.4M, EPOCH TIME: 1720068948.353818
[07/04 04:55:48    116s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2022.4M, EPOCH TIME: 1720068948.354713
[07/04 04:55:48    116s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:55:48    116s] SiteArray: use 548,864 bytes
[07/04 04:55:48    116s] SiteArray: current memory after site array memory allocation 2022.4M
[07/04 04:55:48    116s] SiteArray: FP blocked sites are writable
[07/04 04:55:48    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:55:48    116s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2022.4M, EPOCH TIME: 1720068948.355705
[07/04 04:55:48    116s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.004, REAL:0.005, MEM:2022.4M, EPOCH TIME: 1720068948.360209
[07/04 04:55:48    116s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:55:48    116s] Atter site array init, number of instance map data is 0.
[07/04 04:55:48    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2022.4M, EPOCH TIME: 1720068948.360939
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:48    116s] OPERPROF:     Starting CMU at level 3, MEM:2022.4M, EPOCH TIME: 1720068948.361753
[07/04 04:55:48    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2022.4M, EPOCH TIME: 1720068948.362168
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] Bad Lib Cell Checking (CMU) is done! (0)
[07/04 04:55:48    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2022.4M, EPOCH TIME: 1720068948.362490
[07/04 04:55:48    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2022.4M, EPOCH TIME: 1720068948.362517
[07/04 04:55:48    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2022.4M, EPOCH TIME: 1720068948.362764
[07/04 04:55:48    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2022.4MB).
[07/04 04:55:48    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2022.4M, EPOCH TIME: 1720068948.363721
[07/04 04:55:48    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2022.4M, EPOCH TIME: 1720068948.363757
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2020.4M, EPOCH TIME: 1720068948.368288
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] Creating Lib Analyzer ...
[07/04 04:55:48    116s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:48    116s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:48    116s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:48    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=2026.4M
[07/04 04:55:48    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=2026.4M
[07/04 04:55:48    116s] Creating Lib Analyzer, finished. 
[07/04 04:55:48    116s] Effort level <high> specified for reg2reg path_group
[07/04 04:55:48    116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1665.1M, totSessionCpu=0:01:56 **
[07/04 04:55:48    116s] Existing Dirty Nets : 0
[07/04 04:55:48    116s] New Signature Flow (optDesignCheckOptions) ....
[07/04 04:55:48    116s] #Taking db snapshot
[07/04 04:55:48    116s] #Taking db snapshot ... done
[07/04 04:55:48    116s] OPERPROF: Starting checkPlace at level 1, MEM:2028.4M, EPOCH TIME: 1720068948.648348
[07/04 04:55:48    116s] Processing tracks to init pin-track alignment.
[07/04 04:55:48    116s] z: 2, totalTracks: 1
[07/04 04:55:48    116s] z: 4, totalTracks: 1
[07/04 04:55:48    116s] z: 6, totalTracks: 1
[07/04 04:55:48    116s] z: 8, totalTracks: 1
[07/04 04:55:48    116s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:48    116s] All LLGs are deleted
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2028.4M, EPOCH TIME: 1720068948.649740
[07/04 04:55:48    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2028.4M, EPOCH TIME: 1720068948.649803
[07/04 04:55:48    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2028.4M, EPOCH TIME: 1720068948.649836
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2028.4M, EPOCH TIME: 1720068948.650025
[07/04 04:55:48    116s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:48    116s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:48    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2028.4M, EPOCH TIME: 1720068948.652206
[07/04 04:55:48    116s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2028.4M, EPOCH TIME: 1720068948.653094
[07/04 04:55:48    116s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:55:48    116s] SiteArray: use 548,864 bytes
[07/04 04:55:48    116s] SiteArray: current memory after site array memory allocation 2028.4M
[07/04 04:55:48    116s] SiteArray: FP blocked sites are writable
[07/04 04:55:48    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:55:48    116s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2028.4M, EPOCH TIME: 1720068948.654151
[07/04 04:55:48    116s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.004, REAL:0.004, MEM:2028.4M, EPOCH TIME: 1720068948.658437
[07/04 04:55:48    116s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:55:48    116s] Atter site array init, number of instance map data is 0.
[07/04 04:55:48    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2028.4M, EPOCH TIME: 1720068948.658981
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:48    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2028.4M, EPOCH TIME: 1720068948.659689
[07/04 04:55:48    116s] Begin checking placement ... (start mem=2028.4M, init mem=2028.4M)
[07/04 04:55:48    116s] Begin checking exclusive groups violation ...
[07/04 04:55:48    116s] There are 0 groups to check, max #box is 0, total #box is 0
[07/04 04:55:48    116s] Finished checking exclusive groups violations. Found 0 Vio.
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] Running CheckPlace using 1 thread in normal mode...
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] ...checkPlace normal is done!
[07/04 04:55:48    116s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2028.4M, EPOCH TIME: 1720068948.682318
[07/04 04:55:48    116s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2028.4M, EPOCH TIME: 1720068948.683375
[07/04 04:55:48    116s] *info: Placed = 2221           (Fixed = 14)
[07/04 04:55:48    116s] *info: Unplaced = 0           
[07/04 04:55:48    116s] Placement Density:17.79%(3994/22457)
[07/04 04:55:48    116s] Placement Density (including fixed std cells):17.79%(3994/22457)
[07/04 04:55:48    116s] All LLGs are deleted
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2028.4M, EPOCH TIME: 1720068948.684121
[07/04 04:55:48    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2028.4M, EPOCH TIME: 1720068948.684170
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2028.4M)
[07/04 04:55:48    116s] OPERPROF: Finished checkPlace at level 1, CPU:0.036, REAL:0.036, MEM:2028.4M, EPOCH TIME: 1720068948.684418
[07/04 04:55:48    116s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[07/04 04:55:48    116s] setExtractRCMode -engine postRoute
[07/04 04:55:48    116s] *** optDesign -postRoute ***
[07/04 04:55:48    116s] DRC Margin: user margin 0.0; extra margin 0
[07/04 04:55:48    116s] Setup Target Slack: user slack 0
[07/04 04:55:48    116s] Hold Target Slack: user slack 0
[07/04 04:55:48    116s] Opt: RC extraction mode changed to 'detail'
[07/04 04:55:48    116s] All LLGs are deleted
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.4M, EPOCH TIME: 1720068948.689731
[07/04 04:55:48    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.4M, EPOCH TIME: 1720068948.689790
[07/04 04:55:48    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.4M, EPOCH TIME: 1720068948.690172
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2029.4M, EPOCH TIME: 1720068948.690385
[07/04 04:55:48    116s] Max number of tech site patterns supported in site array is 256.
[07/04 04:55:48    116s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:55:48    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2029.4M, EPOCH TIME: 1720068948.692688
[07/04 04:55:48    116s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:55:48    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2029.4M, EPOCH TIME: 1720068948.693581
[07/04 04:55:48    116s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:55:48    116s] SiteArray: use 548,864 bytes
[07/04 04:55:48    116s] SiteArray: current memory after site array memory allocation 2029.4M
[07/04 04:55:48    116s] SiteArray: FP blocked sites are writable
[07/04 04:55:48    116s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2029.4M, EPOCH TIME: 1720068948.694618
[07/04 04:55:48    116s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.004, REAL:0.004, MEM:2029.4M, EPOCH TIME: 1720068948.698870
[07/04 04:55:48    116s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:55:48    116s] Atter site array init, number of instance map data is 0.
[07/04 04:55:48    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2029.4M, EPOCH TIME: 1720068948.699526
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:48    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2029.4M, EPOCH TIME: 1720068948.700459
[07/04 04:55:48    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:48    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:48    116s] Multi-VT timing optimization disabled based on library information.
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:48    116s] Deleting Lib Analyzer.
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:48    116s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:48    116s] Summary for sequential cells identification: 
[07/04 04:55:48    116s]   Identified SBFF number: 16
[07/04 04:55:48    116s]   Identified MBFF number: 0
[07/04 04:55:48    116s]   Identified SB Latch number: 0
[07/04 04:55:48    116s]   Identified MB Latch number: 0
[07/04 04:55:48    116s]   Not identified SBFF number: 0
[07/04 04:55:48    116s]   Not identified MBFF number: 0
[07/04 04:55:48    116s]   Not identified SB Latch number: 0
[07/04 04:55:48    116s]   Not identified MB Latch number: 0
[07/04 04:55:48    116s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:48    116s]  Visiting view : default
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:48    116s]  Visiting view : default
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:48    116s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:48    116s] TLC MultiMap info (StdDelay):
[07/04 04:55:48    116s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:48    116s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:48    116s]  Setting StdDelay to: 10.2ps
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:48    116s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:56.5/0:02:04.1 (0.9), mem = 2029.4M
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] =============================================================================================
[07/04 04:55:48    116s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/04 04:55:48    116s] =============================================================================================
[07/04 04:55:48    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:48    116s] ---------------------------------------------------------------------------------------------
[07/04 04:55:48    116s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:48    116s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  42.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:48    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:48    116s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:48    116s] [ CheckPlace             ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:48    116s] [ MISC                   ]          0:00:00.2  (  48.7 % )     0:00:00.2 /  0:00:00.2    0.9
[07/04 04:55:48    116s] ---------------------------------------------------------------------------------------------
[07/04 04:55:48    116s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:55:48    116s] ---------------------------------------------------------------------------------------------
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] ** INFO : this run is activating 'postRoute' automaton
[07/04 04:55:48    116s] **INFO: flowCheckPoint #1 InitialSummary
[07/04 04:55:48    116s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[07/04 04:55:48    116s] Extraction called for design 'mips32' of instances=2221 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
[07/04 04:55:48    116s] PostRoute (effortLevel low) RC Extraction called for design mips32.
[07/04 04:55:48    116s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:48    116s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:48    116s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:48    116s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[07/04 04:55:48    116s] * Layer Id             : 1 - M1
[07/04 04:55:48    116s]       Thickness        : 0.13
[07/04 04:55:48    116s]       Min Width        : 0.07
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 2 - M2
[07/04 04:55:48    116s]       Thickness        : 0.14
[07/04 04:55:48    116s]       Min Width        : 0.07
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 3 - M3
[07/04 04:55:48    116s]       Thickness        : 0.14
[07/04 04:55:48    116s]       Min Width        : 0.07
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 4 - M4
[07/04 04:55:48    116s]       Thickness        : 0.28
[07/04 04:55:48    116s]       Min Width        : 0.14
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 5 - M5
[07/04 04:55:48    116s]       Thickness        : 0.28
[07/04 04:55:48    116s]       Min Width        : 0.14
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 6 - M6
[07/04 04:55:48    116s]       Thickness        : 0.28
[07/04 04:55:48    116s]       Min Width        : 0.14
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 7 - M7
[07/04 04:55:48    116s]       Thickness        : 0.8
[07/04 04:55:48    116s]       Min Width        : 0.4
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 8 - M8
[07/04 04:55:48    116s]       Thickness        : 0.8
[07/04 04:55:48    116s]       Min Width        : 0.4
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 9 - M9
[07/04 04:55:48    116s]       Thickness        : 2
[07/04 04:55:48    116s]       Min Width        : 0.8
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] * Layer Id             : 10 - M10
[07/04 04:55:48    116s]       Thickness        : 2
[07/04 04:55:48    116s]       Min Width        : 0.8
[07/04 04:55:48    116s]       Layer Dielectric : 4.1
[07/04 04:55:48    116s] extractDetailRC Option : -outfile /tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d  -basic
[07/04 04:55:48    116s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[07/04 04:55:48    116s]       RC Corner Indexes            0   
[07/04 04:55:48    116s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:48    116s] Coupling Cap. Scaling Factor : 1.00000 
[07/04 04:55:48    116s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:48    116s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:48    116s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:48    116s] Shrink Factor                : 1.00000
[07/04 04:55:48    116s] 
[07/04 04:55:48    116s] Trim Metal Layers:
[07/04 04:55:48    116s] LayerId::1 widthSet size::1
[07/04 04:55:48    116s] LayerId::2 widthSet size::1
[07/04 04:55:48    116s] LayerId::3 widthSet size::1
[07/04 04:55:48    116s] LayerId::4 widthSet size::1
[07/04 04:55:48    116s] LayerId::5 widthSet size::1
[07/04 04:55:48    116s] LayerId::6 widthSet size::1
[07/04 04:55:48    116s] LayerId::7 widthSet size::1
[07/04 04:55:48    116s] LayerId::8 widthSet size::1
[07/04 04:55:48    116s] LayerId::9 widthSet size::1
[07/04 04:55:48    116s] LayerId::10 widthSet size::1
[07/04 04:55:48    116s] eee: pegSigSF::1.070000
[07/04 04:55:48    116s] Initializing multi-corner resistance tables ...
[07/04 04:55:48    116s] eee: l::1 avDens::0.085839 usedTrk::1562.271465 availTrk::18200.000000 sigTrk::1562.271465
[07/04 04:55:48    116s] eee: l::2 avDens::0.129548 usedTrk::744.559501 availTrk::5747.368421 sigTrk::744.559501
[07/04 04:55:48    116s] eee: l::3 avDens::0.128454 usedTrk::1053.323531 availTrk::8200.000000 sigTrk::1053.323531
[07/04 04:55:48    116s] eee: l::4 avDens::0.096606 usedTrk::323.628787 availTrk::3350.000000 sigTrk::323.628787
[07/04 04:55:48    116s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:55:48    116s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:55:48    116s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:55:48    116s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:55:48    116s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:55:48    116s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:48    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287669 uaWl=1.000000 uaWlH=0.171115 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:48    116s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2029.4M)
[07/04 04:55:48    116s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for storing RC.
[07/04 04:55:48    116s] Extracted 10.0076% (CPU Time= 0:00:00.0  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 20.0068% (CPU Time= 0:00:00.0  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 30.0059% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 40.0051% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 60.0076% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 70.0068% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 80.0059% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 90.0051% (CPU Time= 0:00:00.1  MEM= 2069.4M)
[07/04 04:55:48    116s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2069.4M)
[07/04 04:55:48    116s] Number of Extracted Resistors     : 38489
[07/04 04:55:48    116s] Number of Extracted Ground Cap.   : 40788
[07/04 04:55:48    116s] Number of Extracted Coupling Cap. : 73556
[07/04 04:55:48    116s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2045.422M)
[07/04 04:55:48    116s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/04 04:55:48    116s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2045.4M)
[07/04 04:55:48    116s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb_Filter.rcdb.d' for storing RC.
[07/04 04:55:49    116s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2317 access done (mem: 2053.422M)
[07/04 04:55:49    116s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2053.422M)
[07/04 04:55:49    116s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2053.422M)
[07/04 04:55:49    116s] processing rcdb (/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d) for hinst (top) of cell (mips32);
[07/04 04:55:49    117s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 0 access done (mem: 2053.422M)
[07/04 04:55:49    117s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2053.422M)
[07/04 04:55:49    117s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2053.422M)
[07/04 04:55:49    117s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:57.1/0:02:04.8 (0.9), mem = 2053.4M
[07/04 04:55:49    117s] OPTC: user 20.0
[07/04 04:55:49    117s] Starting delay calculation for Hold views
[07/04 04:55:49    117s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:55:49    117s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/04 04:55:49    117s] AAE DB initialization (MEM=2060.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/04 04:55:49    117s] #################################################################################
[07/04 04:55:49    117s] # Design Stage: PostRoute
[07/04 04:55:49    117s] # Design Name: mips32
[07/04 04:55:49    117s] # Design Mode: 45nm
[07/04 04:55:49    117s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:49    117s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:55:49    117s] # Signoff Settings: SI Off 
[07/04 04:55:49    117s] #################################################################################
[07/04 04:55:49    117s] Calculate delays in Single mode...
[07/04 04:55:49    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2061.0M, InitMEM = 2061.0M)
[07/04 04:55:49    117s] Start delay calculation (fullDC) (1 T). (MEM=2060.96)
[07/04 04:55:49    117s] 
[07/04 04:55:49    117s] Trim Metal Layers:
[07/04 04:55:49    117s] LayerId::1 widthSet size::1
[07/04 04:55:49    117s] LayerId::2 widthSet size::1
[07/04 04:55:49    117s] LayerId::3 widthSet size::1
[07/04 04:55:49    117s] LayerId::4 widthSet size::1
[07/04 04:55:49    117s] LayerId::5 widthSet size::1
[07/04 04:55:49    117s] LayerId::6 widthSet size::1
[07/04 04:55:49    117s] LayerId::7 widthSet size::1
[07/04 04:55:49    117s] LayerId::8 widthSet size::1
[07/04 04:55:49    117s] LayerId::9 widthSet size::1
[07/04 04:55:49    117s] LayerId::10 widthSet size::1
[07/04 04:55:49    117s] eee: pegSigSF::1.070000
[07/04 04:55:49    117s] Initializing multi-corner resistance tables ...
[07/04 04:55:49    117s] eee: l::1 avDens::0.085839 usedTrk::1562.271465 availTrk::18200.000000 sigTrk::1562.271465
[07/04 04:55:49    117s] eee: l::2 avDens::0.129548 usedTrk::744.559501 availTrk::5747.368421 sigTrk::744.559501
[07/04 04:55:49    117s] eee: l::3 avDens::0.128454 usedTrk::1053.323531 availTrk::8200.000000 sigTrk::1053.323531
[07/04 04:55:49    117s] eee: l::4 avDens::0.096606 usedTrk::323.628787 availTrk::3350.000000 sigTrk::323.628787
[07/04 04:55:49    117s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:55:49    117s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:55:49    117s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:55:49    117s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:55:49    117s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:55:49    117s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:49    117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287669 uaWl=1.000000 uaWlH=0.171115 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:49    117s] siFlow : Timing analysis mode is single, using late cdB files
[07/04 04:55:49    117s] Start AAE Lib Loading. (MEM=2072.48)
[07/04 04:55:49    117s] End AAE Lib Loading. (MEM=2091.55 CPU=0:00:00.0 Real=0:00:00.0)
[07/04 04:55:49    117s] End AAE Lib Interpolated Model. (MEM=2091.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:49    117s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2091.555M)
[07/04 04:55:49    117s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2091.6M)
[07/04 04:55:50    117s] Total number of fetched objects 2735
[07/04 04:55:50    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:50    117s] End delay calculation. (MEM=2124.79 CPU=0:00:00.4 REAL=0:00:01.0)
[07/04 04:55:50    117s] End delay calculation (fullDC). (MEM=2124.79 CPU=0:00:00.6 REAL=0:00:01.0)
[07/04 04:55:50    117s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2124.8M) ***
[07/04 04:55:50    117s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:58 mem=2116.8M)
[07/04 04:55:50    117s] 
[07/04 04:55:50    117s] Active hold views:
[07/04 04:55:50    117s]  default
[07/04 04:55:50    117s]   Dominating endpoints: 0
[07/04 04:55:50    117s]   Dominating TNS: -0.000
[07/04 04:55:50    117s] 
[07/04 04:55:50    117s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:58 mem=2148.8M ***
[07/04 04:55:50    118s] Starting delay calculation for Setup views
[07/04 04:55:50    118s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:55:50    118s] #################################################################################
[07/04 04:55:50    118s] # Design Stage: PostRoute
[07/04 04:55:50    118s] # Design Name: mips32
[07/04 04:55:50    118s] # Design Mode: 45nm
[07/04 04:55:50    118s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:50    118s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:55:50    118s] # Signoff Settings: SI Off 
[07/04 04:55:50    118s] #################################################################################
[07/04 04:55:50    118s] Calculate delays in Single mode...
[07/04 04:55:50    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2137.3M, InitMEM = 2137.3M)
[07/04 04:55:50    118s] Start delay calculation (fullDC) (1 T). (MEM=2137.27)
[07/04 04:55:50    118s] End AAE Lib Interpolated Model. (MEM=2148.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:50    118s] Total number of fetched objects 2735
[07/04 04:55:50    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:50    118s] End delay calculation. (MEM=2116.79 CPU=0:00:00.4 REAL=0:00:00.0)
[07/04 04:55:50    118s] End delay calculation (fullDC). (MEM=2116.79 CPU=0:00:00.5 REAL=0:00:00.0)
[07/04 04:55:50    118s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2116.8M) ***
[07/04 04:55:51    118s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:59 mem=2116.8M)
[07/04 04:55:51    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.8M, EPOCH TIME: 1720068951.060909
[07/04 04:55:51    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:51    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2116.8M, EPOCH TIME: 1720068951.064582
[07/04 04:55:51    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:51    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2132.8M, EPOCH TIME: 1720068951.121166
[07/04 04:55:51    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:51    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2132.8M, EPOCH TIME: 1720068951.125067
[07/04 04:55:51    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:51    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:55:51    118s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:58.8/0:02:06.5 (0.9), mem = 2132.8M
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s] =============================================================================================
[07/04 04:55:51    118s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[07/04 04:55:51    118s] =============================================================================================
[07/04 04:55:51    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:51    118s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    118s] [ ViewPruning            ]     10   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    0.8
[07/04 04:55:51    118s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:51    118s] [ DrvReport              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:51    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.8
[07/04 04:55:51    118s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:51    118s] [ TimingUpdate           ]      5   0:00:00.2  (  14.5 % )     0:00:01.3 /  0:00:01.3    1.0
[07/04 04:55:51    118s] [ FullDelayCalc          ]      2   0:00:01.0  (  60.9 % )     0:00:01.0 /  0:00:01.0    1.0
[07/04 04:55:51    118s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.5
[07/04 04:55:51    118s] [ MISC                   ]          0:00:00.3  (  16.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:51    118s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    118s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/04 04:55:51    118s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1692.4M, totSessionCpu=0:01:59 **
[07/04 04:55:51    118s] OPTC: m1 20.0 20.0
[07/04 04:55:51    118s] Info: Done creating the CCOpt slew target map.
[07/04 04:55:51    118s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/04 04:55:51    118s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:58.8/0:02:06.5 (0.9), mem = 2063.8M
[07/04 04:55:51    118s] Running CCOpt-PRO on entire clock network
[07/04 04:55:51    118s] Net route status summary:
[07/04 04:55:51    118s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:55:51    118s]   Non-clock:  2452 (unrouted=148, trialRouted=0, noStatus=0, routed=2304, fixed=0, [crossesIlmBoundary=0, tooFewTerms=149, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:55:51    118s] Clock tree cells fixed by user: 0 out of 14 (0%)
[07/04 04:55:51    118s] PRO...
[07/04 04:55:51    118s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/04 04:55:51    118s] Initializing clock structures...
[07/04 04:55:51    118s]   Creating own balancer
[07/04 04:55:51    118s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/04 04:55:51    118s]   Removing CTS place status from clock tree and sinks.
[07/04 04:55:51    118s]   Removed CTS place status from 14 clock cells (out of 16 ) and 0 clock sinks (out of 0 ).
[07/04 04:55:51    118s]   Initializing legalizer
[07/04 04:55:51    118s]   Using cell based legalization.
[07/04 04:55:51    118s]   Leaving CCOpt scope - Initializing placement interface...
[07/04 04:55:51    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.8M, EPOCH TIME: 1720068951.181994
[07/04 04:55:51    118s] Processing tracks to init pin-track alignment.
[07/04 04:55:51    118s] z: 2, totalTracks: 1
[07/04 04:55:51    118s] z: 4, totalTracks: 1
[07/04 04:55:51    118s] z: 6, totalTracks: 1
[07/04 04:55:51    118s] z: 8, totalTracks: 1
[07/04 04:55:51    118s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:51    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.8M, EPOCH TIME: 1720068951.184310
[07/04 04:55:51    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:51    118s] 
[07/04 04:55:51    118s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:51    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2063.8M, EPOCH TIME: 1720068951.191535
[07/04 04:55:51    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2063.8M, EPOCH TIME: 1720068951.191592
[07/04 04:55:51    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2063.8M, EPOCH TIME: 1720068951.191761
[07/04 04:55:51    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.8MB).
[07/04 04:55:51    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2063.8M, EPOCH TIME: 1720068951.192265
[07/04 04:55:51    118s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    118s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:51    118s] (I)      Load db... (mem=2063.8M)
[07/04 04:55:51    118s] (I)      Read data from FE... (mem=2063.8M)
[07/04 04:55:51    118s] (I)      Number of ignored instance 0
[07/04 04:55:51    118s] (I)      Number of inbound cells 0
[07/04 04:55:51    118s] (I)      Number of opened ILM blockages 0
[07/04 04:55:51    118s] (I)      Number of instances temporarily fixed by detailed placement 448
[07/04 04:55:51    118s] (I)      numMoveCells=1773, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[07/04 04:55:51    118s] (I)      cell height: 2800, count: 2221
[07/04 04:55:51    118s] (I)      Read rows... (mem=2063.8M)
[07/04 04:55:51    118s] (I)      rowRegion is not equal to core box, resetting core box
[07/04 04:55:51    118s] (I)      rowRegion : (50160, 50120) - (349980, 349720)
[07/04 04:55:51    118s] (I)      coreBox   : (50160, 50120) - (349980, 350000)
[07/04 04:55:51    118s] (I)      Done Read rows (cpu=0.000s, mem=2063.8M)
[07/04 04:55:51    118s] (I)      Done Read data from FE (cpu=0.003s, mem=2063.8M)
[07/04 04:55:51    118s] (I)      Done Load db (cpu=0.003s, mem=2063.8M)
[07/04 04:55:51    118s] (I)      Constructing placeable region... (mem=2063.8M)
[07/04 04:55:51    118s] (I)      Constructing bin map
[07/04 04:55:51    118s] (I)      Initialize bin information with width=28000 height=28000
[07/04 04:55:51    118s] (I)      Done constructing bin map
[07/04 04:55:51    118s] (I)      Compute region effective width... (mem=2063.8M)
[07/04 04:55:51    118s] (I)      Done Compute region effective width (cpu=0.000s, mem=2063.8M)
[07/04 04:55:51    118s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2063.8M)
[07/04 04:55:51    118s]   Legalizer reserving space for clock trees
[07/04 04:55:51    118s]   Accumulated time to calculate placeable region: 0.00058
[07/04 04:55:51    118s]   Reconstructing clock tree datastructures, skew aware...
[07/04 04:55:51    118s]     Validating CTS configuration...
[07/04 04:55:51    118s]     Checking module port directions...
[07/04 04:55:51    118s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    118s]     Non-default CCOpt properties:
[07/04 04:55:51    118s]       Public non-default CCOpt properties:
[07/04 04:55:51    118s]         adjacent_rows_legal: true (default: false)
[07/04 04:55:51    118s]         buffer_cells is set for at least one object
[07/04 04:55:51    118s]         cell_density is set for at least one object
[07/04 04:55:51    118s]         cell_halo_rows: 0 (default: 1)
[07/04 04:55:51    118s]         cell_halo_sites: 0 (default: 4)
[07/04 04:55:51    118s]         primary_delay_corner: default (default: )
[07/04 04:55:51    118s]         route_type is set for at least one object
[07/04 04:55:51    118s]         target_insertion_delay is set for at least one object
[07/04 04:55:51    118s]         target_skew is set for at least one object
[07/04 04:55:51    118s]         target_skew_wire is set for at least one object
[07/04 04:55:51    118s]       Private non-default CCOpt properties:
[07/04 04:55:51    118s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/04 04:55:51    118s]         clock_nets_detailed_routed: 1 (default: false)
[07/04 04:55:51    118s]         force_design_routing_status: 1 (default: auto)
[07/04 04:55:51    118s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/04 04:55:51    118s]     Route type trimming info:
[07/04 04:55:51    118s]       No route type modifications were made.
[07/04 04:55:51    118s] End AAE Lib Interpolated Model. (MEM=2063.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000661
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000692
[07/04 04:55:51    118s] (I)      Initializing Steiner engine. 
[07/04 04:55:51    118s] (I)      ==================== Layers =====================
[07/04 04:55:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:51    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/04 04:55:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:51    118s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[07/04 04:55:51    118s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[07/04 04:55:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:51    118s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[07/04 04:55:51    118s] (I)      |   0 |  0 |  active |   other |        |    MS |
[07/04 04:55:51    118s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[07/04 04:55:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[07/04 04:55:51    118s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[07/04 04:55:51    118s]     Library trimming buffers in power domain auto-default and half-corner default:both.late removed 0 of 3 cells
[07/04 04:55:51    118s]     Original list had 3 cells:
[07/04 04:55:51    118s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:55:51    118s]     Library trimming was not able to trim any cells:
[07/04 04:55:51    118s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000759
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000788
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000812
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000835
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000857
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000878
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000898
[07/04 04:55:51    118s]     Accumulated time to calculate placeable region: 0.000918
[07/04 04:55:51    119s]     Clock tree balancer configuration for clock_tree clk:
[07/04 04:55:51    119s]     Non-default CCOpt properties:
[07/04 04:55:51    119s]       Public non-default CCOpt properties:
[07/04 04:55:51    119s]         cell_density: 1 (default: 0.75)
[07/04 04:55:51    119s]         route_type (leaf): default_route_type_leaf (default: default)
[07/04 04:55:51    119s]         route_type (top): default_route_type_nonleaf (default: default)
[07/04 04:55:51    119s]         route_type (trunk): default_route_type_nonleaf (default: default)
[07/04 04:55:51    119s]       No private non-default CCOpt properties
[07/04 04:55:51    119s]     For power domain auto-default:
[07/04 04:55:51    119s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[07/04 04:55:51    119s]       Inverters:   
[07/04 04:55:51    119s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[07/04 04:55:51    119s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[07/04 04:55:51    119s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 22456.518um^2
[07/04 04:55:51    119s]     Top Routing info:
[07/04 04:55:51    119s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     Trunk Routing info:
[07/04 04:55:51    119s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     Leaf Routing info:
[07/04 04:55:51    119s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     For timing_corner default:both, late and power domain auto-default:
[07/04 04:55:51    119s]       Slew time target (leaf):    0.043ns
[07/04 04:55:51    119s]       Slew time target (trunk):   0.043ns
[07/04 04:55:51    119s]       Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
[07/04 04:55:51    119s]       Buffer unit delay: 0.041ns
[07/04 04:55:51    119s]       Buffer max distance: 272.787um
[07/04 04:55:51    119s]     Fastest wire driving cells and distances:
[07/04 04:55:51    119s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=272.787um, saturatedSlew=0.036ns, speed=3290.555um per ns, cellArea=4.876um^2 per 1000um}
[07/04 04:55:51    119s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=407.273um, saturatedSlew=0.037ns, speed=4984.981um per ns, cellArea=18.941um^2 per 1000um}
[07/04 04:55:51    119s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=411.429um, saturatedSlew=0.037ns, speed=5168.706um per ns, cellArea=16.810um^2 per 1000um}
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Logic Sizing Table:
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     ----------------------------------------------------------
[07/04 04:55:51    119s]     Cell    Instance count    Source    Eligible library cells
[07/04 04:55:51    119s]     ----------------------------------------------------------
[07/04 04:55:51    119s]       (empty table)
[07/04 04:55:51    119s]     ----------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Clock tree balancer configuration for skew_group clk/default:
[07/04 04:55:51    119s]       Sources:                     pin clk
[07/04 04:55:51    119s]       Total number of sinks:       448
[07/04 04:55:51    119s]       Delay constrained sinks:     448
[07/04 04:55:51    119s]       Constrains:                  default
[07/04 04:55:51    119s]       Non-leaf sinks:              0
[07/04 04:55:51    119s]       Ignore pins:                 0
[07/04 04:55:51    119s]      Timing corner default:both.late:
[07/04 04:55:51    119s]       Skew target:                 0.041ns
[07/04 04:55:51    119s]     Primary reporting skew groups are:
[07/04 04:55:51    119s]     skew_group clk/default with 448 clock sinks
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Clock DAG stats initial state:
[07/04 04:55:51    119s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:55:51    119s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:55:51    119s]       misc counts      : r=1, pp=0
[07/04 04:55:51    119s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:55:51    119s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:55:51    119s]     Clock DAG library cell distribution initial state {count}:
[07/04 04:55:51    119s]        Bufs: CLKBUF_X3: 14 
[07/04 04:55:51    119s]     Clock DAG hash initial state: 14647708603770860922 4322464822848939289
[07/04 04:55:51    119s]     CTS services accumulated run-time stats initial state:
[07/04 04:55:51    119s]       delay calculator: calls=6346, total_wall_time=0.425s, mean_wall_time=0.067ms
[07/04 04:55:51    119s]       legalizer: calls=1069, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:55:51    119s]       steiner router: calls=4284, total_wall_time=0.438s, mean_wall_time=0.102ms
[07/04 04:55:51    119s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Layer information for route type default_route_type_leaf:
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:55:51    119s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     metal1     N            H          5.429         0.162         0.881
[07/04 04:55:51    119s]     metal2     N            V          3.571         0.143         0.511
[07/04 04:55:51    119s]     metal3     Y            H          3.571         0.165         0.588
[07/04 04:55:51    119s]     metal4     Y            V          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal5     N            H          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal6     N            V          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal7     N            H          0.188         0.196         0.037
[07/04 04:55:51    119s]     metal8     N            V          0.188         0.196         0.037
[07/04 04:55:51    119s]     metal9     N            H          0.037         0.265         0.010
[07/04 04:55:51    119s]     metal10    N            V          0.037         0.216         0.008
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Layer information for route type default_route_type_nonleaf:
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:55:51    119s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     metal1     N            H          5.429         0.249         1.353
[07/04 04:55:51    119s]     metal2     N            V          3.571         0.220         0.786
[07/04 04:55:51    119s]     metal3     Y            H          3.571         0.251         0.896
[07/04 04:55:51    119s]     metal4     Y            V          1.500         0.255         0.383
[07/04 04:55:51    119s]     metal5     N            H          1.500         0.255         0.383
[07/04 04:55:51    119s]     metal6     N            V          1.500         0.255         0.383
[07/04 04:55:51    119s]     metal7     N            H          0.188         0.269         0.050
[07/04 04:55:51    119s]     metal8     N            V          0.188         0.269         0.050
[07/04 04:55:51    119s]     metal9     N            H          0.037         0.341         0.013
[07/04 04:55:51    119s]     metal10    N            V          0.037         0.326         0.012
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[07/04 04:55:51    119s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Layer information for route type default_route_type_nonleaf:
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     Layer      Preferred    Route    Res.          Cap.          RC
[07/04 04:55:51    119s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     metal1     N            H          5.429         0.162         0.881
[07/04 04:55:51    119s]     metal2     N            V          3.571         0.143         0.511
[07/04 04:55:51    119s]     metal3     Y            H          3.571         0.165         0.588
[07/04 04:55:51    119s]     metal4     Y            V          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal5     N            H          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal6     N            V          1.500         0.171         0.256
[07/04 04:55:51    119s]     metal7     N            H          0.188         0.196         0.037
[07/04 04:55:51    119s]     metal8     N            V          0.188         0.196         0.037
[07/04 04:55:51    119s]     metal9     N            H          0.037         0.265         0.010
[07/04 04:55:51    119s]     metal10    N            V          0.037         0.216         0.008
[07/04 04:55:51    119s]     ----------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Via selection for estimated routes (rule default):
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     ---------------------------------------------------------------------
[07/04 04:55:51    119s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[07/04 04:55:51    119s]     Range                         (Ohm)    (fF)     (fs)     Only
[07/04 04:55:51    119s]     ---------------------------------------------------------------------
[07/04 04:55:51    119s]     metal1-metal2     via1_7      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal2-metal3     via2_5      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal3-metal4     via3_2      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal4-metal5     via4_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal5-metal6     via5_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal6-metal7     via6_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal7-metal8     via7_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal8-metal9     via8_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     metal9-metal10    via9_0      4.000    0.000    0.000    false
[07/04 04:55:51    119s]     ---------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     No ideal or dont_touch nets found in the clock tree
[07/04 04:55:51    119s]     No dont_touch hnets found in the clock tree
[07/04 04:55:51    119s]     No dont_touch hpins found in the clock network.
[07/04 04:55:51    119s]     Checking for illegal sizes of clock logic instances...
[07/04 04:55:51    119s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Filtering reasons for cell type: inverter
[07/04 04:55:51    119s]     =========================================
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     Clock trees    Power domain    Reason                         Library cells
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/04 04:55:51    119s]     CCOpt configuration status: all checks passed.
[07/04 04:55:51    119s]   Reconstructing clock tree datastructures, skew aware done.
[07/04 04:55:51    119s] Initializing clock structures done.
[07/04 04:55:51    119s] PRO...
[07/04 04:55:51    119s]   PRO active optimizations:
[07/04 04:55:51    119s]    - DRV fixing with sizing
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Detected clock skew data from CTS
[07/04 04:55:51    119s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:55:51    119s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]   Clock DAG stats PRO initial state:
[07/04 04:55:51    119s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:55:51    119s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:55:51    119s]     misc counts      : r=1, pp=0
[07/04 04:55:51    119s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:55:51    119s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:55:51    119s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:55:51    119s]     wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
[07/04 04:55:51    119s]     wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
[07/04 04:55:51    119s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:55:51    119s]   Clock DAG net violations PRO initial state:
[07/04 04:55:51    119s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[07/04 04:55:51    119s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/04 04:55:51    119s]     Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:55:51    119s]     Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
[07/04 04:55:51    119s]   Clock DAG library cell distribution PRO initial state {count}:
[07/04 04:55:51    119s]      Bufs: CLKBUF_X3: 14 
[07/04 04:55:51    119s]   Clock DAG hash PRO initial state: 14647708603770860922 4322464822848939289
[07/04 04:55:51    119s]   CTS services accumulated run-time stats PRO initial state:
[07/04 04:55:51    119s]     delay calculator: calls=6361, total_wall_time=0.429s, mean_wall_time=0.067ms
[07/04 04:55:51    119s]     legalizer: calls=1069, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:55:51    119s]     steiner router: calls=4284, total_wall_time=0.438s, mean_wall_time=0.102ms
[07/04 04:55:51    119s]   Primary reporting skew groups PRO initial state:
[07/04 04:55:51    119s]     skew_group default.clk/default: unconstrained
[07/04 04:55:51    119s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:55:51    119s]         max path sink: dp/mdr/q_reg[19]/CK
[07/04 04:55:51    119s]   Skew group summary PRO initial state:
[07/04 04:55:51    119s]     skew_group clk/default: insertion delay [min=0.062, max=0.069, avg=0.066, sd=0.002], skew [0.007 vs 0.041], 100% {0.062, 0.069} (wid=0.007 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:55:51    119s]   Recomputing CTS skew targets...
[07/04 04:55:51    119s]   Resolving skew group constraints...
[07/04 04:55:51    119s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/04 04:55:51    119s]   Resolving skew group constraints done.
[07/04 04:55:51    119s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]   PRO Fixing DRVs...
[07/04 04:55:51    119s]     Clock DAG hash before 'PRO Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:55:51    119s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       delay calculator: calls=6373, total_wall_time=0.429s, mean_wall_time=0.067ms
[07/04 04:55:51    119s]       legalizer: calls=1069, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:55:51    119s]       steiner router: calls=4296, total_wall_time=0.438s, mean_wall_time=0.102ms
[07/04 04:55:51    119s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/04 04:55:51    119s]     CCOpt-PRO: considered: 15, tested: 15, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Statistics: Fix DRVs (cell sizing):
[07/04 04:55:51    119s]     ===================================
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Cell changes by Net Type:
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     top                0                    0           0            0                    0                  0
[07/04 04:55:51    119s]     trunk              0                    0           0            0                    0                  0
[07/04 04:55:51    119s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[07/04 04:55:51    119s]     -------------------------------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[07/04 04:55:51    119s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[07/04 04:55:51    119s]     
[07/04 04:55:51    119s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:55:51    119s]       sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:55:51    119s]       misc counts      : r=1, pp=0
[07/04 04:55:51    119s]       cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:55:51    119s]       cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:55:51    119s]       sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:55:51    119s]       wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
[07/04 04:55:51    119s]       wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
[07/04 04:55:51    119s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:55:51    119s]     Clock DAG net violations after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[07/04 04:55:51    119s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:55:51    119s]       Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
[07/04 04:55:51    119s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/04 04:55:51    119s]        Bufs: CLKBUF_X3: 14 
[07/04 04:55:51    119s]     Clock DAG hash after 'PRO Fixing DRVs': 14647708603770860922 4322464822848939289
[07/04 04:55:51    119s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       delay calculator: calls=6380, total_wall_time=0.430s, mean_wall_time=0.067ms
[07/04 04:55:51    119s]       legalizer: calls=1070, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:55:51    119s]       steiner router: calls=4302, total_wall_time=0.438s, mean_wall_time=0.102ms
[07/04 04:55:51    119s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       skew_group default.clk/default: unconstrained
[07/04 04:55:51    119s]           min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:55:51    119s]           max path sink: dp/mdr/q_reg[19]/CK
[07/04 04:55:51    119s]     Skew group summary after 'PRO Fixing DRVs':
[07/04 04:55:51    119s]       skew_group clk/default: insertion delay [min=0.062, max=0.069], skew [0.007 vs 0.041]
[07/04 04:55:51    119s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/04 04:55:51    119s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Slew Diagnostics: After DRV fixing
[07/04 04:55:51    119s]   ==================================
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Global Causes:
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   -------------------------------------
[07/04 04:55:51    119s]   Cause
[07/04 04:55:51    119s]   -------------------------------------
[07/04 04:55:51    119s]   DRV fixing with buffering is disabled
[07/04 04:55:51    119s]   -------------------------------------
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Top 5 overslews:
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   --------------------------------------------------------------------------------
[07/04 04:55:51    119s]   Overslew    Causes                                      Driving Pin
[07/04 04:55:51    119s]   --------------------------------------------------------------------------------
[07/04 04:55:51    119s]   0.001ns     Inst already optimally sized (CLKBUF_X3)    dp/CTS_ccl_a_buf_00011/Z
[07/04 04:55:51    119s]   --------------------------------------------------------------------------------
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   Cause                           Occurences
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   Inst already optimally sized        1
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Violation diagnostics counts from the 1 nodes that have violations:
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   Cause                           Occurences
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   Inst already optimally sized        1
[07/04 04:55:51    119s]   ------------------------------------------
[07/04 04:55:51    119s]   
[07/04 04:55:51    119s]   Reconnecting optimized routes...
[07/04 04:55:51    119s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]   Set dirty flag on 0 instances, 0 nets
[07/04 04:55:51    119s]   Clock tree timing engine global stage delay update for default:both.late...
[07/04 04:55:51    119s] End AAE Lib Interpolated Model. (MEM=2101.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:51    119s]   Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s]   Clock DAG stats PRO final:
[07/04 04:55:51    119s]     cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
[07/04 04:55:51    119s]     sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
[07/04 04:55:51    119s]     misc counts      : r=1, pp=0
[07/04 04:55:51    119s]     cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
[07/04 04:55:51    119s]     cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
[07/04 04:55:51    119s]     sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[07/04 04:55:51    119s]     wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
[07/04 04:55:51    119s]     wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
[07/04 04:55:51    119s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
[07/04 04:55:51    119s]   Clock DAG net violations PRO final:
[07/04 04:55:51    119s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[07/04 04:55:51    119s]   Clock DAG primary half-corner transition distribution PRO final:
[07/04 04:55:51    119s]     Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
[07/04 04:55:51    119s]     Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
[07/04 04:55:51    119s]   Clock DAG library cell distribution PRO final {count}:
[07/04 04:55:51    119s]      Bufs: CLKBUF_X3: 14 
[07/04 04:55:51    119s]   Clock DAG hash PRO final: 14647708603770860922 4322464822848939289
[07/04 04:55:51    119s]   CTS services accumulated run-time stats PRO final:
[07/04 04:55:51    119s]     delay calculator: calls=6395, total_wall_time=0.433s, mean_wall_time=0.068ms
[07/04 04:55:51    119s]     legalizer: calls=1070, total_wall_time=0.028s, mean_wall_time=0.026ms
[07/04 04:55:51    119s]     steiner router: calls=4302, total_wall_time=0.438s, mean_wall_time=0.102ms
[07/04 04:55:51    119s]   Primary reporting skew groups PRO final:
[07/04 04:55:51    119s]     skew_group default.clk/default: unconstrained
[07/04 04:55:51    119s]         min path sink: dp/rf/RAM_reg[6][12]/CK
[07/04 04:55:51    119s]         max path sink: dp/mdr/q_reg[19]/CK
[07/04 04:55:51    119s]   Skew group summary PRO final:
[07/04 04:55:51    119s]     skew_group clk/default: insertion delay [min=0.062, max=0.069, avg=0.066, sd=0.002], skew [0.007 vs 0.041], 100% {0.062, 0.069} (wid=0.007 ws=0.005) (gid=0.062 gs=0.005)
[07/04 04:55:51    119s] PRO done.
[07/04 04:55:51    119s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/04 04:55:51    119s] numClockCells = 16, numClockCellsFixed = 0, numClockCellsRestored = 14, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/04 04:55:51    119s] Net route status summary:
[07/04 04:55:51    119s]   Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:55:51    119s]   Non-clock:  2452 (unrouted=148, trialRouted=0, noStatus=0, routed=2304, fixed=0, [crossesIlmBoundary=0, tooFewTerms=149, (crossesIlmBoundary AND tooFewTerms=0)])
[07/04 04:55:51    119s] Updating delays...
[07/04 04:55:51    119s] Updating delays done.
[07/04 04:55:51    119s] PRO done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:55:51    119s] Leaving CCOpt scope - Cleaning up placement interface...
[07/04 04:55:51    119s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2164.7M, EPOCH TIME: 1720068951.790719
[07/04 04:55:51    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:448).
[07/04 04:55:51    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    119s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2065.7M, EPOCH TIME: 1720068951.795782
[07/04 04:55:51    119s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:55:51    119s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:59.4/0:02:07.1 (0.9), mem = 2065.7M
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s] =============================================================================================
[07/04 04:55:51    119s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.18-s099_1
[07/04 04:55:51    119s] =============================================================================================
[07/04 04:55:51    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:51    119s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    119s] [ OptimizationStep       ]      1   0:00:00.6  (  94.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:51    119s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:51    119s] [ IncrDelayCalc          ]      2   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/04 04:55:51    119s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:51    119s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    119s]  ClockDrv #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:51    119s] ---------------------------------------------------------------------------------------------
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:51    119s] **INFO: Start fixing DRV (Mem = 2065.70M) ...
[07/04 04:55:51    119s] Begin: GigaOpt DRV Optimization
[07/04 04:55:51    119s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
[07/04 04:55:51    119s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:59.5/0:02:07.2 (0.9), mem = 2065.7M
[07/04 04:55:51    119s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:51    119s] End AAE Lib Interpolated Model. (MEM=2065.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:51    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.24
[07/04 04:55:51    119s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/04 04:55:51    119s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=2065.7M
[07/04 04:55:51    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.7M, EPOCH TIME: 1720068951.829017
[07/04 04:55:51    119s] Processing tracks to init pin-track alignment.
[07/04 04:55:51    119s] z: 2, totalTracks: 1
[07/04 04:55:51    119s] z: 4, totalTracks: 1
[07/04 04:55:51    119s] z: 6, totalTracks: 1
[07/04 04:55:51    119s] z: 8, totalTracks: 1
[07/04 04:55:51    119s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:51    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.7M, EPOCH TIME: 1720068951.831462
[07/04 04:55:51    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:51    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2065.7M, EPOCH TIME: 1720068951.836390
[07/04 04:55:51    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2065.7M, EPOCH TIME: 1720068951.836448
[07/04 04:55:51    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2065.7M, EPOCH TIME: 1720068951.836637
[07/04 04:55:51    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2065.7MB).
[07/04 04:55:51    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2065.7M, EPOCH TIME: 1720068951.837174
[07/04 04:55:51    119s] TotalInstCnt at PhyDesignMc Initialization: 2221
[07/04 04:55:51    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2065.7M
[07/04 04:55:51    119s] #optDebug: Start CG creation (mem=2065.7M)
[07/04 04:55:51    119s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[07/04 04:55:51    119s] (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgPrt (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgEgp (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgPbk (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgNrb(cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgObs (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgCon (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s]  ...processing cgPdm (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2245.4M)
[07/04 04:55:51    119s] ### Creating RouteCongInterface, started
[07/04 04:55:51    119s] {MMLU 0 15 2318}
[07/04 04:55:51    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=2245.4M
[07/04 04:55:51    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2245.4M
[07/04 04:55:51    119s] ### Creating RouteCongInterface, finished
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s] Creating Lib Analyzer ...
[07/04 04:55:51    119s] 
[07/04 04:55:51    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:52    119s] Summary for sequential cells identification: 
[07/04 04:55:52    119s]   Identified SBFF number: 16
[07/04 04:55:52    119s]   Identified MBFF number: 0
[07/04 04:55:52    119s]   Identified SB Latch number: 0
[07/04 04:55:52    119s]   Identified MB Latch number: 0
[07/04 04:55:52    119s]   Not identified SBFF number: 0
[07/04 04:55:52    119s]   Not identified MBFF number: 0
[07/04 04:55:52    119s]   Not identified SB Latch number: 0
[07/04 04:55:52    119s]   Not identified MB Latch number: 0
[07/04 04:55:52    119s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:52    119s]  Visiting view : default
[07/04 04:55:52    119s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    119s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    119s]  Visiting view : default
[07/04 04:55:52    119s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    119s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    119s] TLC MultiMap info (StdDelay):
[07/04 04:55:52    119s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:52    119s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:52    119s]  Setting StdDelay to: 10.2ps
[07/04 04:55:52    119s] 
[07/04 04:55:52    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:52    119s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:52    119s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:52    119s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:52    119s] 
[07/04 04:55:52    119s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:52    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=2245.4M
[07/04 04:55:52    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=2245.4M
[07/04 04:55:52    119s] Creating Lib Analyzer, finished. 
[07/04 04:55:52    119s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/04 04:55:52    119s] [GPS-DRV] Optimizer parameters ============================= 
[07/04 04:55:52    119s] [GPS-DRV] maxDensity (design): 0.95
[07/04 04:55:52    119s] [GPS-DRV] maxLocalDensity: 0.96
[07/04 04:55:52    119s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[07/04 04:55:52    119s] [GPS-DRV] MaintainWNS: 1
[07/04 04:55:52    119s] [GPS-DRV] All active and enabled setup views
[07/04 04:55:52    119s] [GPS-DRV]     default
[07/04 04:55:52    119s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:52    119s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/04 04:55:52    119s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/04 04:55:52    119s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/04 04:55:52    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2264.5M, EPOCH TIME: 1720068952.325121
[07/04 04:55:52    119s] Found 0 hard placement blockage before merging.
[07/04 04:55:52    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2264.5M, EPOCH TIME: 1720068952.325242
[07/04 04:55:52    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:52    120s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/04 04:55:52    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:52    120s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/04 04:55:52    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:52    120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:52    120s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.14|     0.00|       0|       0|       0| 17.79%|          |         |
[07/04 04:55:52    120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/04 04:55:52    120s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.14|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2280.5M|
[07/04 04:55:52    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/04 04:55:52    120s] Bottom Preferred Layer:
[07/04 04:55:52    120s] +---------------+------------+----------+
[07/04 04:55:52    120s] |     Layer     |    CLK     |   Rule   |
[07/04 04:55:52    120s] +---------------+------------+----------+
[07/04 04:55:52    120s] | metal3 (z=3)  |         15 | default  |
[07/04 04:55:52    120s] +---------------+------------+----------+
[07/04 04:55:52    120s] Via Pillar Rule:
[07/04 04:55:52    120s]     None
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2280.5M) ***
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] Deleting 0 temporary hard placement blockage(s).
[07/04 04:55:52    120s] Total-nets :: 2317, Stn-nets :: 0, ratio :: 0 %, Total-len 32663.5, Stn-len 0
[07/04 04:55:52    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2261.4M, EPOCH TIME: 1720068952.419888
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2182.4M, EPOCH TIME: 1720068952.428189
[07/04 04:55:52    120s] TotalInstCnt at PhyDesignMc Destruction: 2221
[07/04 04:55:52    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.24
[07/04 04:55:52    120s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:00.1/0:02:07.8 (0.9), mem = 2182.4M
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] =============================================================================================
[07/04 04:55:52    120s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.18-s099_1
[07/04 04:55:52    120s] =============================================================================================
[07/04 04:55:52    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:52    120s] ---------------------------------------------------------------------------------------------
[07/04 04:55:52    120s] [ SlackTraversorInit     ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:52    120s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:52    120s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  40.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:52    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:52    120s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.4
[07/04 04:55:52    120s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:52    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:52    120s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  21.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:52    120s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:55:52    120s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.4
[07/04 04:55:52    120s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:52    120s] [ MISC                   ]          0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:52    120s] ---------------------------------------------------------------------------------------------
[07/04 04:55:52    120s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:55:52    120s] ---------------------------------------------------------------------------------------------
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] drv optimizer changes nothing and skips refinePlace
[07/04 04:55:52    120s] End: GigaOpt DRV Optimization
[07/04 04:55:52    120s] *info:
[07/04 04:55:52    120s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2182.39M).
[07/04 04:55:52    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2182.4M, EPOCH TIME: 1720068952.431386
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:52    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.005, MEM:2182.4M, EPOCH TIME: 1720068952.436074
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=2182.4M)
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.6M, EPOCH TIME: 1720068952.535884
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:52    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2230.6M, EPOCH TIME: 1720068952.546613
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:55:52    120s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1793.6M, totSessionCpu=0:02:00 **
[07/04 04:55:52    120s]   DRV Snapshot: (REF)
[07/04 04:55:52    120s]          Tran DRV: 0 (0)
[07/04 04:55:52    120s]           Cap DRV: 0 (0)
[07/04 04:55:52    120s]        Fanout DRV: 0 (0)
[07/04 04:55:52    120s]            Glitch: 0 (0)
[07/04 04:55:52    120s] *** Timing Is met
[07/04 04:55:52    120s] *** Check timing (0:00:00.0)
[07/04 04:55:52    120s] *** Setup timing is met (target slack 0ns)
[07/04 04:55:52    120s]   Timing Snapshot: (REF)
[07/04 04:55:52    120s]      Weighted WNS: 0.000
[07/04 04:55:52    120s]       All  PG WNS: 0.000
[07/04 04:55:52    120s]       High PG WNS: 0.000
[07/04 04:55:52    120s]       All  PG TNS: 0.000
[07/04 04:55:52    120s]       High PG TNS: 0.000
[07/04 04:55:52    120s]       Low  PG TNS: 0.000
[07/04 04:55:52    120s]    Category Slack: { [L, 6.136] [H, 6.136] }
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] **INFO: flowCheckPoint #3 OptimizationHold
[07/04 04:55:52    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:52    120s] Deleting Lib Analyzer.
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:52    120s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:52    120s] Summary for sequential cells identification: 
[07/04 04:55:52    120s]   Identified SBFF number: 16
[07/04 04:55:52    120s]   Identified MBFF number: 0
[07/04 04:55:52    120s]   Identified SB Latch number: 0
[07/04 04:55:52    120s]   Identified MB Latch number: 0
[07/04 04:55:52    120s]   Not identified SBFF number: 0
[07/04 04:55:52    120s]   Not identified MBFF number: 0
[07/04 04:55:52    120s]   Not identified SB Latch number: 0
[07/04 04:55:52    120s]   Not identified MB Latch number: 0
[07/04 04:55:52    120s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:52    120s]  Visiting view : default
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    120s]  Visiting view : default
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    120s] TLC MultiMap info (StdDelay):
[07/04 04:55:52    120s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:52    120s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:52    120s]  Setting StdDelay to: 10.2ps
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:52    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2220.7M, EPOCH TIME: 1720068952.668305
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:52    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2220.7M, EPOCH TIME: 1720068952.678926
[07/04 04:55:52    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:52    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:52    120s] GigaOpt Hold Optimizer is used
[07/04 04:55:52    120s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/04 04:55:52    120s] End AAE Lib Interpolated Model. (MEM=2220.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] Creating Lib Analyzer ...
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:52    120s] Summary for sequential cells identification: 
[07/04 04:55:52    120s]   Identified SBFF number: 16
[07/04 04:55:52    120s]   Identified MBFF number: 0
[07/04 04:55:52    120s]   Identified SB Latch number: 0
[07/04 04:55:52    120s]   Identified MB Latch number: 0
[07/04 04:55:52    120s]   Not identified SBFF number: 0
[07/04 04:55:52    120s]   Not identified MBFF number: 0
[07/04 04:55:52    120s]   Not identified SB Latch number: 0
[07/04 04:55:52    120s]   Not identified MB Latch number: 0
[07/04 04:55:52    120s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:52    120s]  Visiting view : default
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    120s]  Visiting view : default
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:52    120s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:52    120s] TLC MultiMap info (StdDelay):
[07/04 04:55:52    120s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:52    120s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:52    120s]  Setting StdDelay to: 10.2ps
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:52    120s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:52    120s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:52    120s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:52    120s] 
[07/04 04:55:52    120s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:53    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=2220.7M
[07/04 04:55:53    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=2220.7M
[07/04 04:55:53    120s] Creating Lib Analyzer, finished. 
[07/04 04:55:53    120s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:01 mem=2220.7M ***
[07/04 04:55:53    120s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:02:00.8/0:02:08.5 (0.9), mem = 2220.7M
[07/04 04:55:53    120s] Saving timing graph ...
[07/04 04:55:53    120s] TG backup dir: /home/vlsi0217/files_14/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/opt_timing_graph_wI3AeS
[07/04 04:55:53    120s] Disk Usage:
[07/04 04:55:53    120s] Filesystem                        1K-blocks      Used Available Use% Mounted on
[07/04 04:55:53    120s] /dev/mapper/ubuntu--vg-ubuntu--lv 515464976 201865964 291541976  41% /
[07/04 04:55:53    121s] Done save timing graph
[07/04 04:55:53    121s] Disk Usage:
[07/04 04:55:53    121s] Filesystem                        1K-blocks      Used Available Use% Mounted on
[07/04 04:55:53    121s] /dev/mapper/ubuntu--vg-ubuntu--lv 515464976 201868676 291539264  41% /
[07/04 04:55:53    121s] OPTC: user 20.0
[07/04 04:55:53    121s] 
[07/04 04:55:53    121s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:53    121s] Deleting Lib Analyzer.
[07/04 04:55:53    121s] 
[07/04 04:55:53    121s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:53    121s] Starting delay calculation for Hold views
[07/04 04:55:53    121s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:55:53    121s] #################################################################################
[07/04 04:55:53    121s] # Design Stage: PostRoute
[07/04 04:55:53    121s] # Design Name: mips32
[07/04 04:55:53    121s] # Design Mode: 45nm
[07/04 04:55:53    121s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:53    121s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:55:53    121s] # Signoff Settings: SI Off 
[07/04 04:55:53    121s] #################################################################################
[07/04 04:55:53    121s] Calculate delays in Single mode...
[07/04 04:55:53    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 2239.7M, InitMEM = 2239.7M)
[07/04 04:55:53    121s] Start delay calculation (fullDC) (1 T). (MEM=2239.72)
[07/04 04:55:53    121s] End AAE Lib Interpolated Model. (MEM=2251.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:54    121s] Total number of fetched objects 2735
[07/04 04:55:54    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:54    121s] End delay calculation. (MEM=2219.23 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:55:54    121s] End delay calculation (fullDC). (MEM=2219.23 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:55:54    121s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2219.2M) ***
[07/04 04:55:54    121s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:02 mem=2219.2M)
[07/04 04:55:54    121s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:02 mem=2219.2M ***
[07/04 04:55:54    121s] OPTC: user 20.0
[07/04 04:55:54    121s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:02 mem=2235.2M ***
[07/04 04:55:54    122s] Restoring timing graph ...
[07/04 04:55:54    122s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/04 04:55:54    122s] Done restore timing graph
[07/04 04:55:54    122s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:03 mem=2235.2M ***
[07/04 04:55:54    122s] *info: category slack lower bound [L 0.0] default
[07/04 04:55:54    122s] *info: category slack lower bound [H 0.0] reg2reg 
[07/04 04:55:54    122s] --------------------------------------------------- 
[07/04 04:55:54    122s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/04 04:55:54    122s] --------------------------------------------------- 
[07/04 04:55:54    122s]          WNS    reg2regWNS
[07/04 04:55:54    122s]     6.136 ns      6.136 ns
[07/04 04:55:54    122s] --------------------------------------------------- 
[07/04 04:55:54    122s] OPTC: m1 20.0 20.0
[07/04 04:55:54    122s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:54    122s] Summary for sequential cells identification: 
[07/04 04:55:54    122s]   Identified SBFF number: 16
[07/04 04:55:54    122s]   Identified MBFF number: 0
[07/04 04:55:54    122s]   Identified SB Latch number: 0
[07/04 04:55:54    122s]   Identified MB Latch number: 0
[07/04 04:55:54    122s]   Not identified SBFF number: 0
[07/04 04:55:54    122s]   Not identified MBFF number: 0
[07/04 04:55:54    122s]   Not identified SB Latch number: 0
[07/04 04:55:54    122s]   Not identified MB Latch number: 0
[07/04 04:55:54    122s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:54    122s]  Visiting view : default
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:54    122s]  Visiting view : default
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:54    122s] TLC MultiMap info (StdDelay):
[07/04 04:55:54    122s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:54    122s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:54    122s]  Setting StdDelay to: 10.2ps
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] Creating Lib Analyzer ...
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:54    122s] Summary for sequential cells identification: 
[07/04 04:55:54    122s]   Identified SBFF number: 16
[07/04 04:55:54    122s]   Identified MBFF number: 0
[07/04 04:55:54    122s]   Identified SB Latch number: 0
[07/04 04:55:54    122s]   Identified MB Latch number: 0
[07/04 04:55:54    122s]   Not identified SBFF number: 0
[07/04 04:55:54    122s]   Not identified MBFF number: 0
[07/04 04:55:54    122s]   Not identified SB Latch number: 0
[07/04 04:55:54    122s]   Not identified MB Latch number: 0
[07/04 04:55:54    122s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:54    122s]  Visiting view : default
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:54    122s]  Visiting view : default
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:54    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:54    122s] TLC MultiMap info (StdDelay):
[07/04 04:55:54    122s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:54    122s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:54    122s]  Setting StdDelay to: 10.2ps
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:54    122s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:54    122s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:54    122s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:54    122s] 
[07/04 04:55:54    122s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:55    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=2235.2M
[07/04 04:55:55    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=2235.2M
[07/04 04:55:55    122s] Creating Lib Analyzer, finished. 
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.2 ps, minBufSize = 3192000 (3.0)
[07/04 04:55:55    122s] *Info: worst delay setup view: default
[07/04 04:55:55    122s] Footprint list for hold buffering (delay unit: ps)
[07/04 04:55:55    122s] =================================================================
[07/04 04:55:55    122s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/04 04:55:55    122s] ------------------------------------------------------------------
[07/04 04:55:55    122s] *Info:       22.1       1.00     20.29    3.0  18.56 BUF_X1 (A,Z)
[07/04 04:55:55    122s] *Info:       29.7       1.00     26.53    3.0  25.53 CLKBUF_X1 (A,Z)
[07/04 04:55:55    122s] *Info:       23.3       1.00     10.92    4.0   9.27 BUF_X2 (A,Z)
[07/04 04:55:55    122s] *Info:       25.5       1.00     14.82    4.0  12.75 CLKBUF_X2 (A,Z)
[07/04 04:55:55    122s] *Info:       28.7       1.00     10.14    5.0   8.58 CLKBUF_X3 (A,Z)
[07/04 04:55:55    122s] *Info:       21.9       1.00      7.02    7.0   4.64 BUF_X4 (A,Z)
[07/04 04:55:55    122s] *Info:       22.6       1.00      3.12   13.0   2.33 BUF_X8 (A,Z)
[07/04 04:55:55    122s] *Info:       22.8       1.00      1.56   25.0   1.17 BUF_X16 (A,Z)
[07/04 04:55:55    122s] *Info:       23.7       1.00      0.78   49.0   0.61 BUF_X32 (A,Z)
[07/04 04:55:55    122s] =================================================================
[07/04 04:55:55    122s] Hold Timer stdDelay = 10.2ps
[07/04 04:55:55    122s]  Visiting view : default
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:55    122s] Hold Timer stdDelay = 10.2ps (default)
[07/04 04:55:55    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2235.2M, EPOCH TIME: 1720068955.176242
[07/04 04:55:55    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2235.2M, EPOCH TIME: 1720068955.180118
[07/04 04:55:55    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:55    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.3M, EPOCH TIME: 1720068955.219643
[07/04 04:55:55    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2254.3M, EPOCH TIME: 1720068955.231594
[07/04 04:55:55    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:55    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    122s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:55:55    122s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1834.2M, totSessionCpu=0:02:03 **
[07/04 04:55:55    122s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:02:02.9/0:02:10.6 (0.9), mem = 2199.3M
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] =============================================================================================
[07/04 04:55:55    122s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.18-s099_1
[07/04 04:55:55    122s] =============================================================================================
[07/04 04:55:55    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s] [ ViewPruning            ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:55    122s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:55    122s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:55    122s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:55:55    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:55:55    122s] [ TimingUpdate           ]      7   0:00:00.2  (   8.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/04 04:55:55    122s] [ FullDelayCalc          ]      2   0:00:00.5  (  25.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:55:55    122s] [ TimingReport           ]      2   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/04 04:55:55    122s] [ SaveTimingGraph        ]      1   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:55:55    122s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:55:55    122s] [ MISC                   ]          0:00:00.5  (  26.6 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s]  BuildHoldData #2 TOTAL             0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:02.9/0:02:10.6 (0.9), mem = 2199.3M
[07/04 04:55:55    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3111826.25
[07/04 04:55:55    122s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:55    122s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:55    122s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:55    122s] HoldSingleBuffer minRootGain=0.000
[07/04 04:55:55    122s] *info: Run optDesign holdfix with 1 thread.
[07/04 04:55:55    122s] Info: 15 clock nets excluded from IPO operation.
[07/04 04:55:55    122s] --------------------------------------------------- 
[07/04 04:55:55    122s]    Hold Timing Summary  - Initial 
[07/04 04:55:55    122s] --------------------------------------------------- 
[07/04 04:55:55    122s]  Target slack:       0.0000 ns
[07/04 04:55:55    122s]  View: default 
[07/04 04:55:55    122s]    WNS:       0.0181
[07/04 04:55:55    122s]    TNS:       0.0000
[07/04 04:55:55    122s]    VP :            0
[07/04 04:55:55    122s]    Worst hold path end point: cont/state_reg[0]/D 
[07/04 04:55:55    122s] --------------------------------------------------- 
[07/04 04:55:55    122s] *** Hold timing is met. Hold fixing is not needed 
[07/04 04:55:55    122s] **INFO: total 0 insts, 0 nets marked don't touch
[07/04 04:55:55    122s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[07/04 04:55:55    122s] **INFO: total 0 insts, 0 nets unmarked don't touch
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] Capturing REF for hold ...
[07/04 04:55:55    122s]    Hold Timing Snapshot: (REF)
[07/04 04:55:55    122s]              All PG WNS: 0.000
[07/04 04:55:55    122s]              All PG TNS: 0.000
[07/04 04:55:55    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3111826.25
[07/04 04:55:55    122s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:02:02.9/0:02:10.6 (0.9), mem = 2239.5M
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] =============================================================================================
[07/04 04:55:55    122s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[07/04 04:55:55    122s] =============================================================================================
[07/04 04:55:55    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:55    122s] [ MISC                   ]          0:00:00.0  (  98.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:55:55    122s] ---------------------------------------------------------------------------------------------
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:55    122s] Deleting Lib Analyzer.
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:55    122s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:55    122s] Summary for sequential cells identification: 
[07/04 04:55:55    122s]   Identified SBFF number: 16
[07/04 04:55:55    122s]   Identified MBFF number: 0
[07/04 04:55:55    122s]   Identified SB Latch number: 0
[07/04 04:55:55    122s]   Identified MB Latch number: 0
[07/04 04:55:55    122s]   Not identified SBFF number: 0
[07/04 04:55:55    122s]   Not identified MBFF number: 0
[07/04 04:55:55    122s]   Not identified SB Latch number: 0
[07/04 04:55:55    122s]   Not identified MB Latch number: 0
[07/04 04:55:55    122s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:55    122s]  Visiting view : default
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:55    122s]  Visiting view : default
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:55    122s] TLC MultiMap info (StdDelay):
[07/04 04:55:55    122s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:55    122s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:55    122s]  Setting StdDelay to: 10.2ps
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:55    122s] **INFO: flowCheckPoint #4 OptimizationPreEco
[07/04 04:55:55    122s] Running postRoute recovery in preEcoRoute mode
[07/04 04:55:55    122s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1830.0M, totSessionCpu=0:02:03 **
[07/04 04:55:55    122s]   DRV Snapshot: (TGT)
[07/04 04:55:55    122s]          Tran DRV: 0 (0)
[07/04 04:55:55    122s]           Cap DRV: 0 (0)
[07/04 04:55:55    122s]        Fanout DRV: 0 (0)
[07/04 04:55:55    122s]            Glitch: 0 (0)
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] Creating Lib Analyzer ...
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/04 04:55:55    122s] Summary for sequential cells identification: 
[07/04 04:55:55    122s]   Identified SBFF number: 16
[07/04 04:55:55    122s]   Identified MBFF number: 0
[07/04 04:55:55    122s]   Identified SB Latch number: 0
[07/04 04:55:55    122s]   Identified MB Latch number: 0
[07/04 04:55:55    122s]   Not identified SBFF number: 0
[07/04 04:55:55    122s]   Not identified MBFF number: 0
[07/04 04:55:55    122s]   Not identified SB Latch number: 0
[07/04 04:55:55    122s]   Not identified MB Latch number: 0
[07/04 04:55:55    122s]   Number of sequential cells which are not FFs: 13
[07/04 04:55:55    122s]  Visiting view : default
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:55    122s]  Visiting view : default
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[07/04 04:55:55    122s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[07/04 04:55:55    122s] TLC MultiMap info (StdDelay):
[07/04 04:55:55    122s]   : default + default + 1 + no RcCorner := 9.5ps
[07/04 04:55:55    122s]   : default + default + 1 + default_rc_corner := 10.2ps
[07/04 04:55:55    122s]  Setting StdDelay to: 10.2ps
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/04 04:55:55    122s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/04 04:55:55    122s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/04 04:55:55    122s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/04 04:55:55    122s] 
[07/04 04:55:55    122s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[07/04 04:55:55    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=2233.6M
[07/04 04:55:55    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=2233.6M
[07/04 04:55:55    123s] Creating Lib Analyzer, finished. 
[07/04 04:55:55    123s] Checking DRV degradation...
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Recovery Manager:
[07/04 04:55:55    123s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/04 04:55:55    123s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/04 04:55:55    123s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/04 04:55:55    123s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/04 04:55:55    123s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2201.63M, totSessionCpu=0:02:03).
[07/04 04:55:55    123s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1834.0M, totSessionCpu=0:02:03 **
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]   DRV Snapshot: (REF)
[07/04 04:55:55    123s]          Tran DRV: 0 (0)
[07/04 04:55:55    123s]           Cap DRV: 0 (0)
[07/04 04:55:55    123s]        Fanout DRV: 0 (0)
[07/04 04:55:55    123s]            Glitch: 0 (0)
[07/04 04:55:55    123s] Skipping pre eco harden opt
[07/04 04:55:55    123s] Running refinePlace -preserveRouting true -hardFence false
[07/04 04:55:55    123s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2239.8M, EPOCH TIME: 1720068955.602253
[07/04 04:55:55    123s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2239.8M, EPOCH TIME: 1720068955.602298
[07/04 04:55:55    123s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2239.8M, EPOCH TIME: 1720068955.602336
[07/04 04:55:55    123s] Processing tracks to init pin-track alignment.
[07/04 04:55:55    123s] z: 2, totalTracks: 1
[07/04 04:55:55    123s] z: 4, totalTracks: 1
[07/04 04:55:55    123s] z: 6, totalTracks: 1
[07/04 04:55:55    123s] z: 8, totalTracks: 1
[07/04 04:55:55    123s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:55:55    123s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2239.8M, EPOCH TIME: 1720068955.603988
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]  Skipping Bad Lib Cell Checking (CMU) !
[07/04 04:55:55    123s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2239.8M, EPOCH TIME: 1720068955.608809
[07/04 04:55:55    123s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2239.8M, EPOCH TIME: 1720068955.608868
[07/04 04:55:55    123s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2239.8M, EPOCH TIME: 1720068955.609182
[07/04 04:55:55    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2239.8MB).
[07/04 04:55:55    123s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2239.8M, EPOCH TIME: 1720068955.609509
[07/04 04:55:55    123s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2239.8M, EPOCH TIME: 1720068955.609532
[07/04 04:55:55    123s] TDRefine: refinePlace mode is spiral
[07/04 04:55:55    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3111826.15
[07/04 04:55:55    123s] OPERPROF:   Starting RefinePlace at level 2, MEM:2239.8M, EPOCH TIME: 1720068955.609582
[07/04 04:55:55    123s] *** Starting refinePlace (0:02:03 mem=2239.8M) ***
[07/04 04:55:55    123s] Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    123s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:55    123s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:55    123s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2239.8M, EPOCH TIME: 1720068955.614177
[07/04 04:55:55    123s] Starting refinePlace ...
[07/04 04:55:55    123s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:55    123s] One DDP V2 for no tweak run.
[07/04 04:55:55    123s] (I)      Default pattern map key = mips32_default.
[07/04 04:55:55    123s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2239.8M, EPOCH TIME: 1720068955.623346
[07/04 04:55:55    123s] DDP initSite1 nrRow 107 nrJob 107
[07/04 04:55:55    123s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2239.8M, EPOCH TIME: 1720068955.623430
[07/04 04:55:55    123s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2239.8M, EPOCH TIME: 1720068955.623547
[07/04 04:55:55    123s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2239.8M, EPOCH TIME: 1720068955.623577
[07/04 04:55:55    123s] DDP markSite nrRow 107 nrJob 107
[07/04 04:55:55    123s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2239.8M, EPOCH TIME: 1720068955.623851
[07/04 04:55:55    123s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2239.8M, EPOCH TIME: 1720068955.623884
[07/04 04:55:55    123s]   Spread Effort: high, post-route mode, useDDP on.
[07/04 04:55:55    123s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2239.8MB) @(0:02:03 - 0:02:03).
[07/04 04:55:55    123s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:55    123s] wireLenOptFixPriorityInst 448 inst fixed
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[07/04 04:55:55    123s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:55:55    123s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:55:55    123s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/04 04:55:55    123s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:55    123s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/04 04:55:55    123s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2223.8MB) @(0:02:03 - 0:02:03).
[07/04 04:55:55    123s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/04 04:55:55    123s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2223.8MB
[07/04 04:55:55    123s] Statistics of distance of Instance movement in refine placement:
[07/04 04:55:55    123s]   maximum (X+Y) =         0.00 um
[07/04 04:55:55    123s]   mean    (X+Y) =         0.00 um
[07/04 04:55:55    123s] Summary Report:
[07/04 04:55:55    123s] Instances move: 0 (out of 2207 movable)
[07/04 04:55:55    123s] Instances flipped: 0
[07/04 04:55:55    123s] Mean displacement: 0.00 um
[07/04 04:55:55    123s] Max displacement: 0.00 um 
[07/04 04:55:55    123s] Total instances moved : 0
[07/04 04:55:55    123s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.085, REAL:0.096, MEM:2223.8M, EPOCH TIME: 1720068955.710439
[07/04 04:55:55    123s] Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
[07/04 04:55:55    123s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2223.8MB
[07/04 04:55:55    123s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2223.8MB) @(0:02:03 - 0:02:03).
[07/04 04:55:55    123s] *** Finished refinePlace (0:02:03 mem=2223.8M) ***
[07/04 04:55:55    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3111826.15
[07/04 04:55:55    123s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.091, REAL:0.102, MEM:2223.8M, EPOCH TIME: 1720068955.711348
[07/04 04:55:55    123s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2223.8M, EPOCH TIME: 1720068955.711390
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.006, REAL:0.006, MEM:2186.8M, EPOCH TIME: 1720068955.716927
[07/04 04:55:55    123s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.104, REAL:0.115, MEM:2186.8M, EPOCH TIME: 1720068955.716981
[07/04 04:55:55    123s] {MMLU 0 15 2318}
[07/04 04:55:55    123s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=2186.8M
[07/04 04:55:55    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=2186.8M
[07/04 04:55:55    123s] Default Rule : ""
[07/04 04:55:55    123s] Non Default Rules :
[07/04 04:55:55    123s] Worst Slack : 6.136 ns
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Start Layer Assignment ...
[07/04 04:55:55    123s] WNS(6.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Select 0 cadidates out of 2467.
[07/04 04:55:55    123s] No critical nets selected. Skipped !
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Start Assign Priority Nets ...
[07/04 04:55:55    123s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/04 04:55:55    123s] Existing Priority Nets 0 (0.0%)
[07/04 04:55:55    123s] Assigned Priority Nets 0 (0.0%)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Set Prefer Layer Routing Effort ...
[07/04 04:55:55    123s] Total Net(2465) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] {MMLU 0 15 2318}
[07/04 04:55:55    123s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=2205.9M
[07/04 04:55:55    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=2205.9M
[07/04 04:55:55    123s] #optDebug: Start CG creation (mem=2205.9M)
[07/04 04:55:55    123s]  ...initializing CG  maxDriveDist 328.312500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 32.831000 
[07/04 04:55:55    123s] (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgPrt (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgEgp (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgPbk (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgNrb(cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgObs (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgCon (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s]  ...processing cgPdm (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2274.6M)
[07/04 04:55:55    123s] Default Rule : ""
[07/04 04:55:55    123s] Non Default Rules :
[07/04 04:55:55    123s] Worst Slack : 6.136 ns
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Start Layer Assignment ...
[07/04 04:55:55    123s] WNS(6.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Select 0 cadidates out of 2467.
[07/04 04:55:55    123s] No critical nets selected. Skipped !
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] Start Assign Priority Nets ...
[07/04 04:55:55    123s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/04 04:55:55    123s] Existing Priority Nets 0 (0.0%)
[07/04 04:55:55    123s] Assigned Priority Nets 0 (0.0%)
[07/04 04:55:55    123s] {MMLU 0 15 2318}
[07/04 04:55:55    123s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=2274.6M
[07/04 04:55:55    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=2274.6M
[07/04 04:55:55    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2274.6M, EPOCH TIME: 1720068955.847048
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2274.6M, EPOCH TIME: 1720068955.853307
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.6M, EPOCH TIME: 1720068955.926176
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:55    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2290.6M, EPOCH TIME: 1720068955.930785
[07/04 04:55:55    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:55    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:55    123s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:55:55    123s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1741.5M, totSessionCpu=0:02:04 **
[07/04 04:55:55    123s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[07/04 04:55:55    123s] -routeWithEco false                       # bool, default=false
[07/04 04:55:55    123s] -routeSelectedNetOnly false               # bool, default=false
[07/04 04:55:55    123s] -routeWithTimingDriven false              # bool, default=false
[07/04 04:55:55    123s] -routeWithSiDriven false                  # bool, default=false
[07/04 04:55:55    123s] Existing Dirty Nets : 0
[07/04 04:55:55    123s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/04 04:55:55    123s] Reset Dirty Nets : 0
[07/04 04:55:55    123s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:03.6/0:02:11.3 (0.9), mem = 2123.6M
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] globalDetailRoute
[07/04 04:55:55    123s] 
[07/04 04:55:55    123s] #Start globalDetailRoute on Thu Jul  4 04:55:55 2024
[07/04 04:55:55    123s] #
[07/04 04:55:55    123s] ### Time Record (globalDetailRoute) is installed.
[07/04 04:55:55    123s] ### Time Record (Pre Callback) is installed.
[07/04 04:55:55    123s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2319 access done (mem: 2123.617M)
[07/04 04:55:55    123s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:55:55    123s] ### Time Record (DB Import) is installed.
[07/04 04:55:55    123s] ### Time Record (Timing Data Generation) is installed.
[07/04 04:55:55    123s] ### Time Record (Timing Data Generation) is uninstalled.
[07/04 04:55:55    123s] ### Net info: total nets: 2467
[07/04 04:55:55    123s] ### Net info: dirty nets: 0
[07/04 04:55:55    123s] ### Net info: marked as disconnected nets: 0
[07/04 04:55:56    123s] #num needed restored net=0
[07/04 04:55:56    123s] #need_extraction net=0 (total=2467)
[07/04 04:55:56    123s] ### Net info: fully routed nets: 2319
[07/04 04:55:56    123s] ### Net info: trivial (< 2 pins) nets: 148
[07/04 04:55:56    123s] ### Net info: unrouted nets: 0
[07/04 04:55:56    123s] ### Net info: re-extraction nets: 0
[07/04 04:55:56    123s] ### Net info: ignored nets: 0
[07/04 04:55:56    123s] ### Net info: skip routing nets: 0
[07/04 04:55:56    123s] ### import design signature (65): route=673865188 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1488720352 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:56    123s] ### Time Record (DB Import) is uninstalled.
[07/04 04:55:56    123s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/04 04:55:56    123s] #RTESIG:78da95d03d0bc230100660677fc5111d2af87197b44db20aae2aa2ae126d2a424da14907
[07/04 04:55:56    123s] #       ffbd8a93a2b6bdf57d38eebdc170bfd800e3342535f1a8f58160b9e10225ca09e9249971
[07/04 04:55:56    123s] #       3a3ca2dd9cf507c3d57a2b15e4a6f016a263591663c86ece5c2f27c86c6eea2280b7215c
[07/04 04:55:56    123s] #       dc79f4d202b10bd771dc85139278f7b5b7d52722a1205475db9d94886e5c76e1894c8170
[07/04 04:55:56    123s] #       caf13910e54569c2f7b3536cd12d25dd02296c464a23301f8ccb4c953188acabafbf2401
[07/04 04:55:56    123s] #       73a5b30d2a7efbcb37a3a56a321c39351ad2e28fe9dd01b4c1e502
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Skip comparing routing design signature in db-snapshot flow
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:56    123s] #RTESIG:78da95d03d6fc230100660667ec5c93004898f3b3b8eed1589b545a86545863808293852
[07/04 04:55:56    123s] #       ec0cfcfb8632514193dc7a8fdefb984cf79b1d304e4bd28b80c61c083e765ca042b52023
[07/04 04:55:56    123s] #       e58ad3a16d7dafd97832fddc7e290d852d8383e45855e51cf29bb7d7cb097257d8a68c10
[07/04 04:55:56    123s] #       5c8c177f9e3db4401cc24d9a0ee184249e7d135cfd1791d010eba66f2649318cab215caa
[07/04 04:55:56    123s] #       0c08971cef0549515636be5e3bc31eb765647a208ddd481b0416a2f5b9ad730689f3cdf5
[07/04 04:55:56    123s] #       9d2460bef2ae43a54f7f79658c90c07e376ba342acdbd61ba8745718474e9da69df88f19
[07/04 04:55:56    123s] #       fd0060fef1b8
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:56    123s] ### Time Record (Global Routing) is installed.
[07/04 04:55:56    123s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:56    123s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[07/04 04:55:56    123s] #Total number of routable nets = 2319.
[07/04 04:55:56    123s] #Total number of nets in the design = 2467.
[07/04 04:55:56    123s] #2319 routable nets have routed wires.
[07/04 04:55:56    123s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/04 04:55:56    123s] #No nets have been global routed.
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:56    123s] #Start routing data preparation on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] #Build and mark too close pins for the same net.
[07/04 04:55:56    123s] ### Time Record (Cell Pin Access) is installed.
[07/04 04:55:56    123s] #Initial pin access analysis.
[07/04 04:55:56    123s] #Detail pin access analysis.
[07/04 04:55:56    123s] ### Time Record (Cell Pin Access) is uninstalled.
[07/04 04:55:56    123s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[07/04 04:55:56    123s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[07/04 04:55:56    123s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[07/04 04:55:56    123s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:56    123s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:56    123s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:55:56    123s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:56    123s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:55:56    123s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[07/04 04:55:56    123s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[07/04 04:55:56    123s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[07/04 04:55:56    123s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[07/04 04:55:56    123s] #pin_access_rlayer=2(metal2)
[07/04 04:55:56    123s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/04 04:55:56    123s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/04 04:55:56    123s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[07/04 04:55:56    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.26 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    123s] #Regenerating Ggrids automatically.
[07/04 04:55:56    123s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[07/04 04:55:56    123s] #Using automatically generated G-grids.
[07/04 04:55:56    123s] #Done routing data preparation.
[07/04 04:55:56    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.38 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Finished routing data preparation on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Cpu time = 00:00:00
[07/04 04:55:56    123s] #Elapsed time = 00:00:00
[07/04 04:55:56    123s] #Increased memory = 8.28 (MB)
[07/04 04:55:56    123s] #Total memory = 1748.38 (MB)
[07/04 04:55:56    123s] #Peak memory = 1878.94 (MB)
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:56    123s] ### Time Record (Global Routing) is installed.
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Start global routing on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Start global routing initialization on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #WARNING (NRGR-22) Design is already detail routed.
[07/04 04:55:56    123s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is installed.
[07/04 04:55:56    123s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:55:56    123s] ### track-assign external-init starts on Thu Jul  4 04:55:56 2024 with memory = 1748.38 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    123s] ### Time Record (Track Assignment) is installed.
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] ### Time Record (Track Assignment) is uninstalled.
[07/04 04:55:56    123s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[07/04 04:55:56    123s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/04 04:55:56    123s] #Cpu time = 00:00:00
[07/04 04:55:56    123s] #Elapsed time = 00:00:00
[07/04 04:55:56    123s] #Increased memory = 8.28 (MB)
[07/04 04:55:56    123s] #Total memory = 1748.38 (MB)
[07/04 04:55:56    123s] #Peak memory = 1878.94 (MB)
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] ### Time Record (Detail Routing) is installed.
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    123s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    123s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    123s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    123s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    123s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Start Detail Routing..
[07/04 04:55:56    123s] #start initial detail routing ...
[07/04 04:55:56    123s] ### Design has 0 dirty nets, has valid drcs
[07/04 04:55:56    123s] ### Gcell dirty-map stats: routing = 0.00%
[07/04 04:55:56    123s] #   number of violations = 0
[07/04 04:55:56    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.38 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    123s] #Complete Detail Routing.
[07/04 04:55:56    123s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:56    123s] #Total wire length = 32683 um.
[07/04 04:55:56    123s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal1 = 1571 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal2 = 10401 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal3 = 14555 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal4 = 4530 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:56    123s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:56    123s] #Total number of vias = 14933
[07/04 04:55:56    123s] #Up-Via Summary (total 14933):
[07/04 04:55:56    123s] #           
[07/04 04:55:56    123s] #-----------------------
[07/04 04:55:56    123s] # metal1           8198
[07/04 04:55:56    123s] # metal2           5300
[07/04 04:55:56    123s] # metal3           1274
[07/04 04:55:56    123s] # metal4            123
[07/04 04:55:56    123s] # metal5             32
[07/04 04:55:56    123s] # metal6              4
[07/04 04:55:56    123s] # metal7              1
[07/04 04:55:56    123s] # metal8              1
[07/04 04:55:56    123s] #-----------------------
[07/04 04:55:56    123s] #                 14933 
[07/04 04:55:56    123s] #
[07/04 04:55:56    123s] #Total number of DRC violations = 0
[07/04 04:55:56    124s] ### Time Record (Detail Routing) is uninstalled.
[07/04 04:55:56    124s] #Cpu time = 00:00:00
[07/04 04:55:56    124s] #Elapsed time = 00:00:00
[07/04 04:55:56    124s] #Increased memory = 0.06 (MB)
[07/04 04:55:56    124s] #Total memory = 1748.44 (MB)
[07/04 04:55:56    124s] #Peak memory = 1878.94 (MB)
[07/04 04:55:56    124s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    124s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    124s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    124s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    124s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    124s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    124s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    124s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    124s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    124s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    124s] ### Time Record (Post Route Wire Spreading) is installed.
[07/04 04:55:56    124s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #Start Post Route wire spreading..
[07/04 04:55:56    124s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    124s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    124s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    124s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    124s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    124s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    124s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    124s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    124s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    124s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #Start data preparation for wire spreading...
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #Data preparation is done on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] ### track-assign engine-init starts on Thu Jul  4 04:55:56 2024 with memory = 1748.44 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    124s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:55:56    124s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:55:56    124s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:55:56    124s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:55:56    124s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:55:56    124s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #Start Post Route Wire Spread.
[07/04 04:55:56    124s] #Done with 116 horizontal wires in 6 hboxes and 56 vertical wires in 6 hboxes.
[07/04 04:55:56    124s] #Complete Post Route Wire Spread.
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:56    124s] #Total wire length = 32708 um.
[07/04 04:55:56    124s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal1 = 1573 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal2 = 10414 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal3 = 14564 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal4 = 4533 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:56    124s] #Total number of vias = 14933
[07/04 04:55:56    124s] #Up-Via Summary (total 14933):
[07/04 04:55:56    124s] #           
[07/04 04:55:56    124s] #-----------------------
[07/04 04:55:56    124s] # metal1           8198
[07/04 04:55:56    124s] # metal2           5300
[07/04 04:55:56    124s] # metal3           1274
[07/04 04:55:56    124s] # metal4            123
[07/04 04:55:56    124s] # metal5             32
[07/04 04:55:56    124s] # metal6              4
[07/04 04:55:56    124s] # metal7              1
[07/04 04:55:56    124s] # metal8              1
[07/04 04:55:56    124s] #-----------------------
[07/04 04:55:56    124s] #                 14933 
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #   number of violations = 0
[07/04 04:55:56    124s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1750.45 (MB), peak = 1878.94 (MB)
[07/04 04:55:56    124s] #CELL_VIEW mips32,init has no DRC violation.
[07/04 04:55:56    124s] #Total number of DRC violations = 0
[07/04 04:55:56    124s] #Post Route wire spread is done.
[07/04 04:55:56    124s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/04 04:55:56    124s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:55:56    124s] #Total wire length = 32708 um.
[07/04 04:55:56    124s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal1 = 1573 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal2 = 10414 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal3 = 14564 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal4 = 4533 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:55:56    124s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:55:56    124s] #Total number of vias = 14933
[07/04 04:55:56    124s] #Up-Via Summary (total 14933):
[07/04 04:55:56    124s] #           
[07/04 04:55:56    124s] #-----------------------
[07/04 04:55:56    124s] # metal1           8198
[07/04 04:55:56    124s] # metal2           5300
[07/04 04:55:56    124s] # metal3           1274
[07/04 04:55:56    124s] # metal4            123
[07/04 04:55:56    124s] # metal5             32
[07/04 04:55:56    124s] # metal6              4
[07/04 04:55:56    124s] # metal7              1
[07/04 04:55:56    124s] # metal8              1
[07/04 04:55:56    124s] #-----------------------
[07/04 04:55:56    124s] #                 14933 
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #detailRoute Statistics:
[07/04 04:55:56    124s] #Cpu time = 00:00:01
[07/04 04:55:56    124s] #Elapsed time = 00:00:01
[07/04 04:55:56    124s] #Increased memory = 2.07 (MB)
[07/04 04:55:56    124s] #Total memory = 1750.45 (MB)
[07/04 04:55:56    124s] #Peak memory = 1878.94 (MB)
[07/04 04:55:56    124s] #Skip updating routing design signature in db-snapshot flow
[07/04 04:55:56    124s] ### global_detail_route design signature (78): route=2030096270 flt_obj=0 vio=1905142130 shield_wire=1
[07/04 04:55:56    124s] ### Time Record (DB Export) is installed.
[07/04 04:55:56    124s] ### export design design signature (79): route=2030096270 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1153784551 dirty_area=0 del_dirty_area=0 cell=1287223316 placement=936801617 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:56    124s] ### Time Record (DB Export) is uninstalled.
[07/04 04:55:56    124s] ### Time Record (Post Callback) is installed.
[07/04 04:55:56    124s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] #globalDetailRoute statistics:
[07/04 04:55:56    124s] #Cpu time = 00:00:01
[07/04 04:55:56    124s] #Elapsed time = 00:00:01
[07/04 04:55:56    124s] #Increased memory = 4.28 (MB)
[07/04 04:55:56    124s] #Total memory = 1745.76 (MB)
[07/04 04:55:56    124s] #Peak memory = 1878.94 (MB)
[07/04 04:55:56    124s] #Number of warnings = 1
[07/04 04:55:56    124s] #Total number of warnings = 21
[07/04 04:55:56    124s] #Number of fails = 0
[07/04 04:55:56    124s] #Total number of fails = 0
[07/04 04:55:56    124s] #Complete globalDetailRoute on Thu Jul  4 04:55:56 2024
[07/04 04:55:56    124s] #
[07/04 04:55:56    124s] ### import design signature (80): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:55:56    124s] ### Time Record (globalDetailRoute) is uninstalled.
[07/04 04:55:56    124s] ### 
[07/04 04:55:56    124s] ###   Scalability Statistics
[07/04 04:55:56    124s] ### 
[07/04 04:55:56    124s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:56    124s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/04 04:55:56    124s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:56    124s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/04 04:55:56    124s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[07/04 04:55:56    124s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:55:56    124s] ### 
[07/04 04:55:56    124s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.0 (0.9), totSession cpu/real = 0:02:04.5/0:02:12.3 (0.9), mem = 2133.6M
[07/04 04:55:56    124s] 
[07/04 04:55:56    124s] =============================================================================================
[07/04 04:55:56    124s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.18-s099_1
[07/04 04:55:56    124s] =============================================================================================
[07/04 04:55:56    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:55:56    124s] ---------------------------------------------------------------------------------------------
[07/04 04:55:56    124s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/04 04:55:56    124s] [ DetailRoute            ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:55:56    124s] [ MISC                   ]          0:00:00.9  (  90.7 % )     0:00:00.9 /  0:00:00.9    0.9
[07/04 04:55:56    124s] ---------------------------------------------------------------------------------------------
[07/04 04:55:56    124s]  EcoRoute #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    0.9
[07/04 04:55:56    124s] ---------------------------------------------------------------------------------------------
[07/04 04:55:56    124s] 
[07/04 04:55:56    124s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1745.8M, totSessionCpu=0:02:05 **
[07/04 04:55:57    124s] New Signature Flow (restoreNanoRouteOptions) ....
[07/04 04:55:57    124s] OPTC: user 20.0
[07/04 04:55:57    124s] **INFO: flowCheckPoint #6 PostEcoSummary
[07/04 04:55:57    124s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[07/04 04:55:57    124s] Extraction called for design 'mips32' of instances=2221 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
[07/04 04:55:57    124s] PostRoute (effortLevel low) RC Extraction called for design mips32.
[07/04 04:55:57    124s] RC Extraction called in multi-corner(1) mode.
[07/04 04:55:57    124s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:55:57    124s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:55:57    124s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[07/04 04:55:57    124s] * Layer Id             : 1 - M1
[07/04 04:55:57    124s]       Thickness        : 0.13
[07/04 04:55:57    124s]       Min Width        : 0.07
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 2 - M2
[07/04 04:55:57    124s]       Thickness        : 0.14
[07/04 04:55:57    124s]       Min Width        : 0.07
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 3 - M3
[07/04 04:55:57    124s]       Thickness        : 0.14
[07/04 04:55:57    124s]       Min Width        : 0.07
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 4 - M4
[07/04 04:55:57    124s]       Thickness        : 0.28
[07/04 04:55:57    124s]       Min Width        : 0.14
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 5 - M5
[07/04 04:55:57    124s]       Thickness        : 0.28
[07/04 04:55:57    124s]       Min Width        : 0.14
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 6 - M6
[07/04 04:55:57    124s]       Thickness        : 0.28
[07/04 04:55:57    124s]       Min Width        : 0.14
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 7 - M7
[07/04 04:55:57    124s]       Thickness        : 0.8
[07/04 04:55:57    124s]       Min Width        : 0.4
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 8 - M8
[07/04 04:55:57    124s]       Thickness        : 0.8
[07/04 04:55:57    124s]       Min Width        : 0.4
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 9 - M9
[07/04 04:55:57    124s]       Thickness        : 2
[07/04 04:55:57    124s]       Min Width        : 0.8
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] * Layer Id             : 10 - M10
[07/04 04:55:57    124s]       Thickness        : 2
[07/04 04:55:57    124s]       Min Width        : 0.8
[07/04 04:55:57    124s]       Layer Dielectric : 4.1
[07/04 04:55:57    124s] extractDetailRC Option : -outfile /tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d -maxResLength 200  -basic
[07/04 04:55:57    124s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[07/04 04:55:57    124s]       RC Corner Indexes            0   
[07/04 04:55:57    124s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:55:57    124s] Coupling Cap. Scaling Factor : 1.00000 
[07/04 04:55:57    124s] Resistance Scaling Factor    : 1.00000 
[07/04 04:55:57    124s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:55:57    124s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:55:57    124s] Shrink Factor                : 1.00000
[07/04 04:55:57    124s] 
[07/04 04:55:57    124s] Trim Metal Layers:
[07/04 04:55:57    124s] LayerId::1 widthSet size::1
[07/04 04:55:57    124s] LayerId::2 widthSet size::1
[07/04 04:55:57    124s] LayerId::3 widthSet size::1
[07/04 04:55:57    124s] LayerId::4 widthSet size::1
[07/04 04:55:57    124s] LayerId::5 widthSet size::1
[07/04 04:55:57    124s] LayerId::6 widthSet size::1
[07/04 04:55:57    124s] LayerId::7 widthSet size::1
[07/04 04:55:57    124s] LayerId::8 widthSet size::1
[07/04 04:55:57    124s] LayerId::9 widthSet size::1
[07/04 04:55:57    124s] LayerId::10 widthSet size::1
[07/04 04:55:57    124s] eee: pegSigSF::1.070000
[07/04 04:55:57    124s] Initializing multi-corner resistance tables ...
[07/04 04:55:57    124s] eee: l::1 avDens::0.085846 usedTrk::1562.391465 availTrk::18200.000000 sigTrk::1562.391465
[07/04 04:55:57    124s] eee: l::2 avDens::0.129704 usedTrk::745.455216 availTrk::5747.368421 sigTrk::745.455216
[07/04 04:55:57    124s] eee: l::3 avDens::0.128530 usedTrk::1053.943538 availTrk::8200.000000 sigTrk::1053.943538
[07/04 04:55:57    124s] eee: l::4 avDens::0.096665 usedTrk::323.828788 availTrk::3350.000000 sigTrk::323.828788
[07/04 04:55:57    124s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:55:57    124s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:55:57    124s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:55:57    124s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:55:57    124s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:55:57    124s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:57    124s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287775 uaWl=1.000000 uaWlH=0.171064 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:57    124s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2133.6M)
[07/04 04:55:57    124s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for storing RC.
[07/04 04:55:57    124s] Extracted 10.0063% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 20.0083% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 30.0063% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 40.0083% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 50.0063% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 60.0083% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 70.0063% (CPU Time= 0:00:00.1  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 80.0083% (CPU Time= 0:00:00.2  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 90.0063% (CPU Time= 0:00:00.2  MEM= 2185.6M)
[07/04 04:55:57    124s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2185.6M)
[07/04 04:55:57    124s] Number of Extracted Resistors     : 38882
[07/04 04:55:57    124s] Number of Extracted Ground Cap.   : 41181
[07/04 04:55:57    124s] Number of Extracted Coupling Cap. : 74248
[07/04 04:55:57    124s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2161.570M)
[07/04 04:55:57    124s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/04 04:55:57    124s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2161.6M)
[07/04 04:55:57    124s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb_Filter.rcdb.d' for storing RC.
[07/04 04:55:57    124s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2317 access done (mem: 2169.570M)
[07/04 04:55:57    124s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2169.570M)
[07/04 04:55:57    124s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2169.570M)
[07/04 04:55:57    124s] processing rcdb (/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d) for hinst (top) of cell (mips32);
[07/04 04:55:57    125s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 0 access done (mem: 2169.570M)
[07/04 04:55:57    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2169.570M)
[07/04 04:55:57    125s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2169.570M)
[07/04 04:55:58    125s] Starting delay calculation for Setup views
[07/04 04:55:58    125s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:55:58    125s] #################################################################################
[07/04 04:55:58    125s] # Design Stage: PostRoute
[07/04 04:55:58    125s] # Design Name: mips32
[07/04 04:55:58    125s] # Design Mode: 45nm
[07/04 04:55:58    125s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:58    125s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:55:58    125s] # Signoff Settings: SI Off 
[07/04 04:55:58    125s] #################################################################################
[07/04 04:55:58    125s] Calculate delays in Single mode...
[07/04 04:55:58    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 2158.1M, InitMEM = 2158.1M)
[07/04 04:55:58    125s] Start delay calculation (fullDC) (1 T). (MEM=2158.05)
[07/04 04:55:58    125s] 
[07/04 04:55:58    125s] Trim Metal Layers:
[07/04 04:55:58    125s] LayerId::1 widthSet size::1
[07/04 04:55:58    125s] LayerId::2 widthSet size::1
[07/04 04:55:58    125s] LayerId::3 widthSet size::1
[07/04 04:55:58    125s] LayerId::4 widthSet size::1
[07/04 04:55:58    125s] LayerId::5 widthSet size::1
[07/04 04:55:58    125s] LayerId::6 widthSet size::1
[07/04 04:55:58    125s] LayerId::7 widthSet size::1
[07/04 04:55:58    125s] LayerId::8 widthSet size::1
[07/04 04:55:58    125s] LayerId::9 widthSet size::1
[07/04 04:55:58    125s] LayerId::10 widthSet size::1
[07/04 04:55:58    125s] eee: pegSigSF::1.070000
[07/04 04:55:58    125s] Initializing multi-corner resistance tables ...
[07/04 04:55:58    125s] eee: l::1 avDens::0.085846 usedTrk::1562.391465 availTrk::18200.000000 sigTrk::1562.391465
[07/04 04:55:58    125s] eee: l::2 avDens::0.129704 usedTrk::745.455216 availTrk::5747.368421 sigTrk::745.455216
[07/04 04:55:58    125s] eee: l::3 avDens::0.128530 usedTrk::1053.943538 availTrk::8200.000000 sigTrk::1053.943538
[07/04 04:55:58    125s] eee: l::4 avDens::0.096665 usedTrk::323.828788 availTrk::3350.000000 sigTrk::323.828788
[07/04 04:55:58    125s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:55:58    125s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:55:58    125s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:55:58    125s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:55:58    125s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:55:58    125s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:55:58    125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287775 uaWl=1.000000 uaWlH=0.171064 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:55:58    125s] End AAE Lib Interpolated Model. (MEM=2169.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:58    125s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2169.570M)
[07/04 04:55:58    125s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2169.6M)
[07/04 04:55:59    126s] Total number of fetched objects 2735
[07/04 04:55:59    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:55:59    126s] End delay calculation. (MEM=2175.73 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:55:59    126s] End delay calculation (fullDC). (MEM=2175.73 CPU=0:00:00.7 REAL=0:00:01.0)
[07/04 04:55:59    126s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2175.7M) ***
[07/04 04:55:59    126s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:07 mem=2175.7M)
[07/04 04:55:59    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.7M, EPOCH TIME: 1720068959.197043
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] 
[07/04 04:55:59    126s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:59    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2175.7M, EPOCH TIME: 1720068959.200743
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.137  |  6.137  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2191.7M, EPOCH TIME: 1720068959.264284
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] 
[07/04 04:55:59    126s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:59    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2191.7M, EPOCH TIME: 1720068959.268354
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:55:59    126s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1711.2M, totSessionCpu=0:02:07 **
[07/04 04:55:59    126s] Executing marking Critical Nets1
[07/04 04:55:59    126s] **INFO: flowCheckPoint #7 OptimizationRecovery
[07/04 04:55:59    126s] *** Timing Is met
[07/04 04:55:59    126s] *** Check timing (0:00:00.0)
[07/04 04:55:59    126s] **INFO: flowCheckPoint #8 FinalSummary
[07/04 04:55:59    126s] OPTC: user 20.0
[07/04 04:55:59    126s] Reported timing to dir ./timingReports
[07/04 04:55:59    126s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1711.2M, totSessionCpu=0:02:07 **
[07/04 04:55:59    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.7M, EPOCH TIME: 1720068959.284023
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] 
[07/04 04:55:59    126s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:55:59    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2087.7M, EPOCH TIME: 1720068959.287632
[07/04 04:55:59    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:55:59    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:55:59    126s] Saving timing graph ...
[07/04 04:55:59    126s] TG backup dir: /home/vlsi0217/files_14/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/opt_timing_graph_7URopQ
[07/04 04:55:59    126s] Disk Usage:
[07/04 04:55:59    126s] Filesystem                        1K-blocks      Used Available Use% Mounted on
[07/04 04:55:59    126s] /dev/mapper/ubuntu--vg-ubuntu--lv 515464976 201841268 291566672  41% /
[07/04 04:55:59    126s] Done save timing graph
[07/04 04:55:59    126s] Disk Usage:
[07/04 04:55:59    126s] Filesystem                        1K-blocks      Used Available Use% Mounted on
[07/04 04:55:59    126s] /dev/mapper/ubuntu--vg-ubuntu--lv 515464976 201843936 291564004  41% /
[07/04 04:55:59    126s] 
[07/04 04:55:59    126s] TimeStamp Deleting Cell Server Begin ...
[07/04 04:55:59    126s] 
[07/04 04:55:59    126s] TimeStamp Deleting Cell Server End ...
[07/04 04:55:59    127s] Starting delay calculation for Hold views
[07/04 04:55:59    127s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:55:59    127s] #################################################################################
[07/04 04:55:59    127s] # Design Stage: PostRoute
[07/04 04:55:59    127s] # Design Name: mips32
[07/04 04:55:59    127s] # Design Mode: 45nm
[07/04 04:55:59    127s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:55:59    127s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:55:59    127s] # Signoff Settings: SI Off 
[07/04 04:55:59    127s] #################################################################################
[07/04 04:55:59    127s] Calculate delays in Single mode...
[07/04 04:55:59    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 2106.7M, InitMEM = 2106.7M)
[07/04 04:55:59    127s] Start delay calculation (fullDC) (1 T). (MEM=2106.73)
[07/04 04:55:59    127s] End AAE Lib Interpolated Model. (MEM=2118.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:56:00    127s] Total number of fetched objects 2735
[07/04 04:56:00    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:56:00    127s] End delay calculation. (MEM=2121.33 CPU=0:00:00.4 REAL=0:00:01.0)
[07/04 04:56:00    127s] End delay calculation (fullDC). (MEM=2121.33 CPU=0:00:00.5 REAL=0:00:01.0)
[07/04 04:56:00    127s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2121.3M) ***
[07/04 04:56:00    127s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:08 mem=2121.3M)
[07/04 04:56:00    127s] Restoring timing graph ...
[07/04 04:56:00    128s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/04 04:56:00    128s] Done restore timing graph
[07/04 04:56:02    128s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.137  |  6.137  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/04 04:56:02    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.6M, EPOCH TIME: 1720068962.521723
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:56:02    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2116.6M, EPOCH TIME: 1720068962.528377
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] Density: 17.785%
------------------------------------------------------------------

[07/04 04:56:02    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.6M, EPOCH TIME: 1720068962.533084
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:56:02    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2116.6M, EPOCH TIME: 1720068962.539220
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.6M, EPOCH TIME: 1720068962.543529
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:56:02    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2116.6M, EPOCH TIME: 1720068962.549452
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] *** Final Summary (holdfix) CPU=0:00:02.2, REAL=0:00:03.0, MEM=2116.6M
[07/04 04:56:02    128s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1745.2M, totSessionCpu=0:02:09 **
[07/04 04:56:02    128s] Opt: RC extraction mode changed to 'detail'
[07/04 04:56:02    128s] *** Finished optDesign ***
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.7 real=0:00:14.3)
[07/04 04:56:02    128s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.4 real=0:00:01.7)
[07/04 04:56:02    128s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[07/04 04:56:02    128s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[07/04 04:56:02    128s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/04 04:56:02    128s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[07/04 04:56:02    128s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:03.0 real=0:00:03.1)
[07/04 04:56:02    128s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[07/04 04:56:02    128s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[07/04 04:56:02    128s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[07/04 04:56:02    128s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[07/04 04:56:02    128s] Info: Destroy the CCOpt slew target map.
[07/04 04:56:02    128s] clean pInstBBox. size 0
[07/04 04:56:02    128s] All LLGs are deleted
[07/04 04:56:02    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:02    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2116.6M, EPOCH TIME: 1720068962.611483
[07/04 04:56:02    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2116.6M, EPOCH TIME: 1720068962.611554
[07/04 04:56:02    128s] Info: pop threads available for lower-level modules during optimization.
[07/04 04:56:02    128s] *** optDesign #2 [finish] : cpu/real = 0:00:12.7/0:00:14.4 (0.9), totSession cpu/real = 0:02:08.8/0:02:17.9 (0.9), mem = 2116.6M
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s] =============================================================================================
[07/04 04:56:02    128s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/04 04:56:02    128s] =============================================================================================
[07/04 04:56:02    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/04 04:56:02    128s] ---------------------------------------------------------------------------------------------
[07/04 04:56:02    128s] [ InitOpt                ]      1   0:00:00.4  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/04 04:56:02    128s] [ DrvOpt                 ]      1   0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:56:02    128s] [ HoldOpt                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/04 04:56:02    128s] [ ViewPruning            ]     26   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.8
[07/04 04:56:02    128s] [ LayerAssignment        ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/04 04:56:02    128s] [ BuildHoldData          ]      2   0:00:01.5  (  10.1 % )     0:00:03.7 /  0:00:03.7    1.0
[07/04 04:56:02    128s] [ OptSummaryReport       ]      6   0:00:01.0  (   6.8 % )     0:00:03.7 /  0:00:02.6    0.7
[07/04 04:56:02    128s] [ DrvReport              ]      9   0:00:01.5  (  10.3 % )     0:00:01.5 /  0:00:00.4    0.2
[07/04 04:56:02    128s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/04 04:56:02    128s] [ CellServerInit         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/04 04:56:02    128s] [ LibAnalyzerInit        ]      2   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.7    1.0
[07/04 04:56:02    128s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/04 04:56:02    128s] [ RefinePlace            ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/04 04:56:02    128s] [ ClockDrv               ]      1   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/04 04:56:02    128s] [ EcoRoute               ]      1   0:00:01.0  (   7.3 % )     0:00:01.0 /  0:00:01.0    0.9
[07/04 04:56:02    128s] [ ExtractRC              ]      2   0:00:01.7  (  12.1 % )     0:00:01.7 /  0:00:01.4    0.8
[07/04 04:56:02    128s] [ TimingUpdate           ]     26   0:00:01.0  (   7.1 % )     0:00:03.9 /  0:00:03.9    1.0
[07/04 04:56:02    128s] [ FullDelayCalc          ]      7   0:00:02.9  (  20.3 % )     0:00:02.9 /  0:00:02.9    1.0
[07/04 04:56:02    128s] [ TimingReport           ]      8   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[07/04 04:56:02    128s] [ GenerateReports        ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/04 04:56:02    128s] [ MISC                   ]          0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/04 04:56:02    128s] ---------------------------------------------------------------------------------------------
[07/04 04:56:02    128s]  optDesign #2 TOTAL                 0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:12.7    0.9
[07/04 04:56:02    128s] ---------------------------------------------------------------------------------------------
[07/04 04:56:02    128s] 
[07/04 04:56:02    128s] <CMD> saveDesign route.enc
[07/04 04:56:02    128s] The in-memory database contained RC information but was not saved. To save 
[07/04 04:56:02    128s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/04 04:56:02    128s] so it should only be saved when it is really desired.
[07/04 04:56:02    128s] #% Begin save design ... (date=07/04 04:56:02, mem=1744.2M)
[07/04 04:56:02    128s] % Begin Save ccopt configuration ... (date=07/04 04:56:02, mem=1744.2M)
[07/04 04:56:02    128s] % End Save ccopt configuration ... (date=07/04 04:56:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1744.4M, current mem=1744.4M)
[07/04 04:56:02    128s] % Begin Save netlist data ... (date=07/04 04:56:02, mem=1744.4M)
[07/04 04:56:02    128s] Writing Binary DB to route.enc.dat/mips32.v.bin in single-threaded mode...
[07/04 04:56:02    128s] % End Save netlist data ... (date=07/04 04:56:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1744.5M, current mem=1744.5M)
[07/04 04:56:02    129s] Saving symbol-table file ...
[07/04 04:56:02    129s] Saving congestion map file route.enc.dat/mips32.route.congmap.gz ...
[07/04 04:56:03    129s] % Begin Save AAE data ... (date=07/04 04:56:03, mem=1744.5M)
[07/04 04:56:03    129s] Saving AAE Data ...
[07/04 04:56:03    129s] % End Save AAE data ... (date=07/04 04:56:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1744.5M, current mem=1744.5M)
[07/04 04:56:03    129s] Saving preference file route.enc.dat/gui.pref.tcl ...
[07/04 04:56:03    129s] Saving mode setting ...
[07/04 04:56:03    129s] Saving global file ...
[07/04 04:56:03    129s] % Begin Save floorplan data ... (date=07/04 04:56:03, mem=1744.9M)
[07/04 04:56:03    129s] Saving floorplan file ...
[07/04 04:56:03    129s] % End Save floorplan data ... (date=07/04 04:56:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1744.9M, current mem=1744.9M)
[07/04 04:56:03    129s] Saving PG file route.enc.dat/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul  4 04:56:03 2024)
[07/04 04:56:03    129s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2118.1M) ***
[07/04 04:56:03    129s] Saving Drc markers ...
[07/04 04:56:03    129s] ... No Drc file written since there is no markers found.
[07/04 04:56:03    129s] % Begin Save placement data ... (date=07/04 04:56:03, mem=1744.9M)
[07/04 04:56:03    129s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/04 04:56:03    129s] Save Adaptive View Pruning View Names to Binary file
[07/04 04:56:03    129s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2121.1M) ***
[07/04 04:56:03    129s] % End Save placement data ... (date=07/04 04:56:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1744.9M, current mem=1744.9M)
[07/04 04:56:03    129s] % Begin Save routing data ... (date=07/04 04:56:03, mem=1744.9M)
[07/04 04:56:03    129s] Saving route file ...
[07/04 04:56:03    129s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2118.1M) ***
[07/04 04:56:03    129s] % End Save routing data ... (date=07/04 04:56:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1745.1M, current mem=1745.1M)
[07/04 04:56:03    129s] Saving property file route.enc.dat/mips32.prop
[07/04 04:56:03    129s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2121.1M) ***
[07/04 04:56:04    129s] #Saving pin access data to file route.enc.dat/mips32.apa ...
[07/04 04:56:04    129s] #
[07/04 04:56:04    129s] % Begin Save power constraints data ... (date=07/04 04:56:04, mem=1745.1M)
[07/04 04:56:04    129s] % End Save power constraints data ... (date=07/04 04:56:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1745.1M, current mem=1745.1M)
[07/04 04:56:04    129s] Generated self-contained design route.enc.dat
[07/04 04:56:04    129s] #% End save design ... (date=07/04 04:56:04, total cpu=0:00:00.8, real=0:00:02.0, peak res=1745.4M, current mem=1745.4M)
[07/04 04:56:04    129s] *** Message Summary: 0 warning(s), 0 error(s)
[07/04 04:56:04    129s] 
[07/04 04:56:04    129s] <CMD> addFiller -prefix FILLER -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[07/04 04:56:04    129s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/04 04:56:04    129s] Type 'man IMPSP-5217' for more detail.
[07/04 04:56:04    129s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2118.1M, EPOCH TIME: 1720068964.432623
[07/04 04:56:04    129s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2118.1M, EPOCH TIME: 1720068964.432701
[07/04 04:56:04    129s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2118.1M, EPOCH TIME: 1720068964.432752
[07/04 04:56:04    129s] Processing tracks to init pin-track alignment.
[07/04 04:56:04    129s] z: 2, totalTracks: 1
[07/04 04:56:04    129s] z: 4, totalTracks: 1
[07/04 04:56:04    129s] z: 6, totalTracks: 1
[07/04 04:56:04    129s] z: 8, totalTracks: 1
[07/04 04:56:04    129s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:56:04    129s] All LLGs are deleted
[07/04 04:56:04    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    129s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2118.1M, EPOCH TIME: 1720068964.434145
[07/04 04:56:04    129s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2118.1M, EPOCH TIME: 1720068964.434193
[07/04 04:56:04    129s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2118.1M, EPOCH TIME: 1720068964.434298
[07/04 04:56:04    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    129s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2118.1M, EPOCH TIME: 1720068964.434483
[07/04 04:56:04    129s] Max number of tech site patterns supported in site array is 256.
[07/04 04:56:04    129s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:56:04    129s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2118.1M, EPOCH TIME: 1720068964.437872
[07/04 04:56:04    129s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:56:04    129s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/04 04:56:04    129s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.016, REAL:0.016, MEM:2118.1M, EPOCH TIME: 1720068964.453497
[07/04 04:56:04    129s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:56:04    129s] SiteArray: use 548,864 bytes
[07/04 04:56:04    129s] SiteArray: current memory after site array memory allocation 2118.1M
[07/04 04:56:04    129s] SiteArray: FP blocked sites are writable
[07/04 04:56:04    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:56:04    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2118.1M, EPOCH TIME: 1720068964.455242
[07/04 04:56:04    129s] Process 42809 wires and vias for routing blockage and capacity analysis
[07/04 04:56:04    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.026, REAL:0.026, MEM:2118.1M, EPOCH TIME: 1720068964.480910
[07/04 04:56:04    129s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:56:04    129s] Atter site array init, number of instance map data is 0.
[07/04 04:56:04    129s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.047, REAL:0.047, MEM:2118.1M, EPOCH TIME: 1720068964.481578
[07/04 04:56:04    129s] 
[07/04 04:56:04    129s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:56:04    129s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.049, REAL:0.049, MEM:2118.1M, EPOCH TIME: 1720068964.482894
[07/04 04:56:04    129s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2118.1M, EPOCH TIME: 1720068964.482946
[07/04 04:56:04    129s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:2118.1M, EPOCH TIME: 1720068964.487377
[07/04 04:56:04    129s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2118.1MB).
[07/04 04:56:04    129s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.051, REAL:0.055, MEM:2118.1M, EPOCH TIME: 1720068964.487826
[07/04 04:56:04    129s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.051, REAL:0.055, MEM:2118.1M, EPOCH TIME: 1720068964.487861
[07/04 04:56:04    129s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2118.1M, EPOCH TIME: 1720068964.488077
[07/04 04:56:04    129s]   Signal wire search tree: 38950 elements. (cpu=0:00:00.0, mem=0.0M)
[07/04 04:56:04    129s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.016, REAL:0.016, MEM:2118.1M, EPOCH TIME: 1720068964.503761
[07/04 04:56:04    129s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2118.1M, EPOCH TIME: 1720068964.509046
[07/04 04:56:04    129s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2118.1M, EPOCH TIME: 1720068964.509126
[07/04 04:56:04    129s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2118.1M, EPOCH TIME: 1720068964.509202
[07/04 04:56:04    129s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2118.1M, EPOCH TIME: 1720068964.509263
[07/04 04:56:04    129s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/04 04:56:04    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:56:04    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:56:04    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f89afb7ae08.
[07/04 04:56:04    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/04 04:56:04    130s] AddFiller main function time CPU:0.317, REAL:0.332
[07/04 04:56:04    130s] Filler instance commit time CPU:0.075, REAL:0.075
[07/04 04:56:04    130s] *INFO: Adding fillers to top-module.
[07/04 04:56:04    130s] *INFO:   Added 1716 filler insts (cell FILLCELL_X32 / prefix FILLER).
[07/04 04:56:04    130s] *INFO:   Added 209 filler insts (cell FILLCELL_X16 / prefix FILLER).
[07/04 04:56:04    130s] *INFO:   Added 539 filler insts (cell FILLCELL_X8 / prefix FILLER).
[07/04 04:56:04    130s] *INFO:   Added 861 filler insts (cell FILLCELL_X4 / prefix FILLER).
[07/04 04:56:04    130s] *INFO:   Added 3396 filler insts (cell FILLCELL_X1 / prefix FILLER).
[07/04 04:56:04    130s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[07/04 04:56:04    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.325, REAL:0.332, MEM:2104.1M, EPOCH TIME: 1720068964.841591
[07/04 04:56:04    130s] *INFO: Total 6721 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[07/04 04:56:04    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.325, REAL:0.332, MEM:2104.1M, EPOCH TIME: 1720068964.841667
[07/04 04:56:04    130s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2104.1M, EPOCH TIME: 1720068964.841704
[07/04 04:56:04    130s] For 6721 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.006, REAL:0.006, MEM:2104.1M, EPOCH TIME: 1720068964.848108
[07/04 04:56:04    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.332, REAL:0.339, MEM:2104.1M, EPOCH TIME: 1720068964.848159
[07/04 04:56:04    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.332, REAL:0.339, MEM:2104.1M, EPOCH TIME: 1720068964.848200
[07/04 04:56:04    130s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2104.1M, EPOCH TIME: 1720068964.848310
[07/04 04:56:04    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8942).
[07/04 04:56:04    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    130s] All LLGs are deleted
[07/04 04:56:04    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:04    130s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2104.1M, EPOCH TIME: 1720068964.862404
[07/04 04:56:04    130s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2103.6M, EPOCH TIME: 1720068964.862610
[07/04 04:56:04    130s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.015, REAL:0.015, MEM:2103.6M, EPOCH TIME: 1720068964.863637
[07/04 04:56:04    130s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.420, REAL:0.431, MEM:2103.6M, EPOCH TIME: 1720068964.863745
[07/04 04:56:04    130s] <CMD> ecoRoute
[07/04 04:56:04    130s] ### Time Record (ecoRoute) is installed.
[07/04 04:56:04    130s] **INFO: User settings:
[07/04 04:56:04    130s] setNanoRouteMode -drouteAntennaFactor                           1
[07/04 04:56:04    130s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[07/04 04:56:04    130s] setNanoRouteMode -drouteStartIteration                          0
[07/04 04:56:04    130s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/04 04:56:04    130s] setNanoRouteMode -grouteExpTdStdDelay                           10.2
[07/04 04:56:04    130s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/04 04:56:04    130s] setDesignMode -process                                          45
[07/04 04:56:04    130s] 
[07/04 04:56:04    130s] #% Begin globalDetailRoute (date=07/04 04:56:04, mem=1749.9M)
[07/04 04:56:04    130s] 
[07/04 04:56:04    130s] globalDetailRoute
[07/04 04:56:04    130s] 
[07/04 04:56:04    130s] #Start globalDetailRoute on Thu Jul  4 04:56:04 2024
[07/04 04:56:04    130s] #
[07/04 04:56:04    130s] ### Time Record (globalDetailRoute) is installed.
[07/04 04:56:04    130s] ### Time Record (Pre Callback) is installed.
[07/04 04:56:04    130s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2317 access done (mem: 2111.578M)
[07/04 04:56:04    130s] ### Time Record (Pre Callback) is uninstalled.
[07/04 04:56:04    130s] ### Time Record (DB Import) is installed.
[07/04 04:56:04    130s] ### Time Record (Timing Data Generation) is installed.
[07/04 04:56:04    130s] ### Time Record (Timing Data Generation) is uninstalled.
[07/04 04:56:04    130s] ### Net info: total nets: 2467
[07/04 04:56:04    130s] ### Net info: dirty nets: 0
[07/04 04:56:04    130s] ### Net info: marked as disconnected nets: 0
[07/04 04:56:05    130s] #num needed restored net=0
[07/04 04:56:05    130s] #need_extraction net=0 (total=2467)
[07/04 04:56:05    130s] ### Net info: fully routed nets: 2319
[07/04 04:56:05    130s] ### Net info: trivial (< 2 pins) nets: 148
[07/04 04:56:05    130s] ### Net info: unrouted nets: 0
[07/04 04:56:05    130s] ### Net info: re-extraction nets: 0
[07/04 04:56:05    130s] ### Net info: ignored nets: 0
[07/04 04:56:05    130s] ### Net info: skip routing nets: 0
[07/04 04:56:05    130s] ### import design signature (81): route=751974780 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1488720352 dirty_area=0 del_dirty_area=0 cell=306801355 placement=1912435785 pin_access=2143049435 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:56:05    130s] ### Time Record (DB Import) is uninstalled.
[07/04 04:56:05    130s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/04 04:56:05    130s] #RTESIG:78da9592cd4ec330108439f3142bb78720d1e08de3bf2b12574015708ddcc44115ae8d62
[07/04 04:56:05    130s] #       e7c0db135109a928d48d6fd67e3bd6cc78b57e7bd802a9b044b58954eb06e1715b312aa9
[07/04 04:56:05    130s] #       dca0e6fcaec2661abdde93ebd5fae9f9850920664c01e033c4d4b4c6b99d693f0814310d
[07/04 04:56:05    130s] #       7bff7e0b63b403449bd274bb392e710d69182d14bb10dc2c2130474805bd71f117e9bebc
[07/04 04:56:05    130s] #       39ec5be86c6f4697fed08ae5f49049c092fe1c287a174c9ae5d8345ef0b0a4fa18d0f944
[07/04 04:56:05    130s] #       745d2f51458aec949f73844c9db8ce682267cb70b90467b5c856c0a500a465952d0105bd
[07/04 04:56:05    130s] #       c0bf407d01a4681e529a0289c9f8ce0cddd4a4f5e3e13f1281f8e06d86aa736154a8cffd
[07/04 04:56:05    130s] #       d9ab6f4ba02342
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Skip comparing routing design signature in db-snapshot flow
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is installed.
[07/04 04:56:05    130s] #RTESIG:78da9592cd4ec330108439f3142bb78754a2c11bc77f5724ae802ae01ab989832adc18c5
[07/04 04:56:05    130s] #       ce81b7276a25a4a21037be59fb79ec99f16afdfeb80352608e6a1ba8d615c2d3ae605452
[07/04 04:56:05    130s] #       b945cdf97d81d5387a7b20b7abf5f3cb2b1340cc103dc0970fb1aa8d737b537f12c842ec
[07/04 04:56:05    130s] #       0fddc71d0cc1f6106c8ce36e733ec435c47eb090edbd779384c0142115b4c6855fa4f9ee
[07/04 04:56:05    130s] #       ccf15043635b33b8f887562ca5874c02e6f4b4206b9d37719263e378c1c592ea7340f389
[07/04 04:56:05    130s] #       e8b25ca28a14d9253fe50899ba709dd044ce96e17209ce4a91ac804b0148f32259020a7a
[07/04 04:56:05    130s] #       857f81fa0a48d134a4340512a2e91ad3376393b61b8eff9108a4f39d4d5065320ccd3890
[07/04 04:56:05    130s] #       d3cbe6bf4e31923362373ff34f2ff8
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:56:05    130s] ### Time Record (Global Routing) is installed.
[07/04 04:56:05    130s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:56:05    130s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[07/04 04:56:05    130s] #Total number of routable nets = 2319.
[07/04 04:56:05    130s] #Total number of nets in the design = 2467.
[07/04 04:56:05    130s] #2319 routable nets have routed wires.
[07/04 04:56:05    130s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/04 04:56:05    130s] #No nets have been global routed.
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is installed.
[07/04 04:56:05    130s] #Start routing data preparation on Thu Jul  4 04:56:05 2024
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] #Build and mark too close pins for the same net.
[07/04 04:56:05    130s] ### Time Record (Cell Pin Access) is installed.
[07/04 04:56:05    130s] #Initial pin access analysis.
[07/04 04:56:05    130s] #Detail pin access analysis.
[07/04 04:56:05    130s] ### Time Record (Cell Pin Access) is uninstalled.
[07/04 04:56:05    130s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[07/04 04:56:05    130s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[07/04 04:56:05    130s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[07/04 04:56:05    130s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:56:05    130s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:56:05    130s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[07/04 04:56:05    130s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:56:05    130s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[07/04 04:56:05    130s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[07/04 04:56:05    130s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[07/04 04:56:05    130s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[07/04 04:56:05    130s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[07/04 04:56:05    130s] #pin_access_rlayer=2(metal2)
[07/04 04:56:05    130s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/04 04:56:05    130s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/04 04:56:05    130s] #Processed 6721/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(6721 insts marked dirty, reset pre-exisiting dirty flag on 6721 insts, 0 nets marked need extraction)
[07/04 04:56:05    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.32 (MB), peak = 1878.94 (MB)
[07/04 04:56:05    130s] #Regenerating Ggrids automatically.
[07/04 04:56:05    130s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[07/04 04:56:05    130s] #Using automatically generated G-grids.
[07/04 04:56:05    130s] #Done routing data preparation.
[07/04 04:56:05    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.45 (MB), peak = 1878.94 (MB)
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Finished routing data preparation on Thu Jul  4 04:56:05 2024
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Cpu time = 00:00:00
[07/04 04:56:05    130s] #Elapsed time = 00:00:00
[07/04 04:56:05    130s] #Increased memory = 8.17 (MB)
[07/04 04:56:05    130s] #Total memory = 1757.45 (MB)
[07/04 04:56:05    130s] #Peak memory = 1878.94 (MB)
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:56:05    130s] ### Time Record (Global Routing) is installed.
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Start global routing on Thu Jul  4 04:56:05 2024
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Start global routing initialization on Thu Jul  4 04:56:05 2024
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #WARNING (NRGR-22) Design is already detail routed.
[07/04 04:56:05    130s] ### Time Record (Global Routing) is uninstalled.
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is installed.
[07/04 04:56:05    130s] ### Time Record (Data Preparation) is uninstalled.
[07/04 04:56:05    130s] ### track-assign external-init starts on Thu Jul  4 04:56:05 2024 with memory = 1757.45 (MB), peak = 1878.94 (MB)
[07/04 04:56:05    130s] ### Time Record (Track Assignment) is installed.
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] ### Time Record (Track Assignment) is uninstalled.
[07/04 04:56:05    130s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[07/04 04:56:05    130s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/04 04:56:05    130s] #Cpu time = 00:00:00
[07/04 04:56:05    130s] #Elapsed time = 00:00:00
[07/04 04:56:05    130s] #Increased memory = 8.17 (MB)
[07/04 04:56:05    130s] #Total memory = 1757.45 (MB)
[07/04 04:56:05    130s] #Peak memory = 1878.94 (MB)
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] ### Time Record (Detail Routing) is installed.
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] #Minimum voltage of a net in the design = 0.000.
[07/04 04:56:05    130s] #Maximum voltage of a net in the design = 1.100.
[07/04 04:56:05    130s] #Voltage range [0.000 - 1.100] has 2381 nets.
[07/04 04:56:05    130s] #Voltage range [0.000 - 0.000] has 84 nets.
[07/04 04:56:05    130s] #Voltage range [1.100 - 1.100] has 2 nets.
[07/04 04:56:05    130s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[07/04 04:56:05    130s] #
[07/04 04:56:05    130s] #Start Detail Routing..
[07/04 04:56:05    130s] #start initial detail routing ...
[07/04 04:56:05    130s] ### Design has 0 dirty nets, 6721 dirty-areas)
[07/04 04:56:06    132s] # ECO: 27.34% of the total area was rechecked for DRC, and 0.00% required routing.
[07/04 04:56:06    132s] #   number of violations = 0
[07/04 04:56:06    132s] #6721 out of 8942 instances (75.2%) need to be verified(marked ipoed), dirty area = 51.7%.
[07/04 04:56:06    132s] #37.2% of the total area is being checked for drcs
[07/04 04:56:06    132s] #37.2% of the total area was checked
[07/04 04:56:06    132s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 29.61%, dirty-area = 59.04%
[07/04 04:56:06    132s] #   number of violations = 0
[07/04 04:56:06    132s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1763.67 (MB), peak = 1878.94 (MB)
[07/04 04:56:07    132s] #Complete Detail Routing.
[07/04 04:56:07    132s] #Total number of nets with non-default rule or having extra spacing = 15
[07/04 04:56:07    132s] #Total wire length = 32708 um.
[07/04 04:56:07    132s] #Total half perimeter of net bounding box = 26365 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal1 = 1573 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal2 = 10414 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal3 = 14564 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal4 = 4533 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal5 = 1328 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal6 = 283 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal7 = 14 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal8 = 1 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal9 = 0 um.
[07/04 04:56:07    132s] #Total wire length on LAYER metal10 = 0 um.
[07/04 04:56:07    132s] #Total number of vias = 14933
[07/04 04:56:07    132s] #Up-Via Summary (total 14933):
[07/04 04:56:07    132s] #           
[07/04 04:56:07    132s] #-----------------------
[07/04 04:56:07    132s] # metal1           8198
[07/04 04:56:07    132s] # metal2           5300
[07/04 04:56:07    132s] # metal3           1274
[07/04 04:56:07    132s] # metal4            123
[07/04 04:56:07    132s] # metal5             32
[07/04 04:56:07    132s] # metal6              4
[07/04 04:56:07    132s] # metal7              1
[07/04 04:56:07    132s] # metal8              1
[07/04 04:56:07    132s] #-----------------------
[07/04 04:56:07    132s] #                 14933 
[07/04 04:56:07    132s] #
[07/04 04:56:07    132s] #Total number of DRC violations = 0
[07/04 04:56:07    132s] ### Time Record (Detail Routing) is uninstalled.
[07/04 04:56:07    132s] #Cpu time = 00:00:02
[07/04 04:56:07    132s] #Elapsed time = 00:00:02
[07/04 04:56:07    132s] #Increased memory = 6.23 (MB)
[07/04 04:56:07    132s] #Total memory = 1763.67 (MB)
[07/04 04:56:07    132s] #Peak memory = 1878.94 (MB)
[07/04 04:56:07    132s] #detailRoute Statistics:
[07/04 04:56:07    132s] #Cpu time = 00:00:02
[07/04 04:56:07    132s] #Elapsed time = 00:00:02
[07/04 04:56:07    132s] #Increased memory = 6.23 (MB)
[07/04 04:56:07    132s] #Total memory = 1763.67 (MB)
[07/04 04:56:07    132s] #Peak memory = 1878.94 (MB)
[07/04 04:56:07    132s] #Skip updating routing design signature in db-snapshot flow
[07/04 04:56:07    132s] ### global_detail_route design signature (92): route=963718544 flt_obj=0 vio=1905142130 shield_wire=1
[07/04 04:56:07    132s] ### Time Record (DB Export) is installed.
[07/04 04:56:07    132s] ### export design design signature (93): route=963718544 fixed_route=1988139209 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2040945547 dirty_area=0 del_dirty_area=0 cell=306801355 placement=1912435785 pin_access=238283708 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:56:07    132s] ### Time Record (DB Export) is uninstalled.
[07/04 04:56:07    132s] ### Time Record (Post Callback) is installed.
[07/04 04:56:07    132s] ### Time Record (Post Callback) is uninstalled.
[07/04 04:56:07    132s] #
[07/04 04:56:07    132s] #globalDetailRoute statistics:
[07/04 04:56:07    132s] #Cpu time = 00:00:02
[07/04 04:56:07    132s] #Elapsed time = 00:00:02
[07/04 04:56:07    132s] #Increased memory = 7.80 (MB)
[07/04 04:56:07    132s] #Total memory = 1757.67 (MB)
[07/04 04:56:07    132s] #Peak memory = 1878.94 (MB)
[07/04 04:56:07    132s] #Number of warnings = 1
[07/04 04:56:07    132s] #Total number of warnings = 22
[07/04 04:56:07    132s] #Number of fails = 0
[07/04 04:56:07    132s] #Total number of fails = 0
[07/04 04:56:07    132s] #Complete globalDetailRoute on Thu Jul  4 04:56:07 2024
[07/04 04:56:07    132s] #
[07/04 04:56:07    132s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=238283708 inst_pattern=1 via=1605868471 routing_via=1774068281
[07/04 04:56:07    132s] ### Time Record (globalDetailRoute) is uninstalled.
[07/04 04:56:07    132s] #% End globalDetailRoute (date=07/04 04:56:07, total cpu=0:00:02.2, real=0:00:03.0, peak res=1757.3M, current mem=1757.3M)
[07/04 04:56:07    132s] ### Time Record (ecoRoute) is uninstalled.
[07/04 04:56:07    132s] ### 
[07/04 04:56:07    132s] ###   Scalability Statistics
[07/04 04:56:07    132s] ### 
[07/04 04:56:07    132s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:56:07    132s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[07/04 04:56:07    132s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:56:07    132s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/04 04:56:07    132s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[07/04 04:56:07    132s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/04 04:56:07    132s] ### --------------------------------+----------------+----------------+----------------+
[07/04 04:56:07    132s] ### 
[07/04 04:56:07    132s] <CMD> checkFiller
[07/04 04:56:07    132s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2125.6M, EPOCH TIME: 1720068967.115035
[07/04 04:56:07    132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2125.6M, EPOCH TIME: 1720068967.115095
[07/04 04:56:07    132s] Processing tracks to init pin-track alignment.
[07/04 04:56:07    132s] z: 2, totalTracks: 1
[07/04 04:56:07    132s] z: 4, totalTracks: 1
[07/04 04:56:07    132s] z: 6, totalTracks: 1
[07/04 04:56:07    132s] z: 8, totalTracks: 1
[07/04 04:56:07    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/04 04:56:07    132s] All LLGs are deleted
[07/04 04:56:07    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2125.6M, EPOCH TIME: 1720068967.117666
[07/04 04:56:07    132s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2125.6M, EPOCH TIME: 1720068967.117724
[07/04 04:56:07    132s] # Building mips32 llgBox search-tree.
[07/04 04:56:07    132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2125.6M, EPOCH TIME: 1720068967.118053
[07/04 04:56:07    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2125.6M, EPOCH TIME: 1720068967.118382
[07/04 04:56:07    132s] Max number of tech site patterns supported in site array is 256.
[07/04 04:56:07    132s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/04 04:56:07    132s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2125.6M, EPOCH TIME: 1720068967.121284
[07/04 04:56:07    132s] After signature check, allow fast init is false, keep pre-filter is true.
[07/04 04:56:07    132s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/04 04:56:07    132s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:2125.6M, EPOCH TIME: 1720068967.122620
[07/04 04:56:07    132s] SiteArray: non-trimmed site array dimensions = 107 x 789
[07/04 04:56:07    132s] SiteArray: use 548,864 bytes
[07/04 04:56:07    132s] SiteArray: current memory after site array memory allocation 2126.2M
[07/04 04:56:07    132s] SiteArray: FP blocked sites are writable
[07/04 04:56:07    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/04 04:56:07    132s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2126.2M, EPOCH TIME: 1720068967.123946
[07/04 04:56:07    132s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.004, REAL:0.004, MEM:2126.2M, EPOCH TIME: 1720068967.128301
[07/04 04:56:07    132s] SiteArray: number of non floorplan blocked sites for llg default is 84423
[07/04 04:56:07    132s] Atter site array init, number of instance map data is 0.
[07/04 04:56:07    132s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:2126.2M, EPOCH TIME: 1720068967.129128
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[07/04 04:56:07    132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2126.2M, EPOCH TIME: 1720068967.131228
[07/04 04:56:07    132s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2126.2M, EPOCH TIME: 1720068967.131284
[07/04 04:56:07    132s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2142.2M, EPOCH TIME: 1720068967.131660
[07/04 04:56:07    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2142.2MB).
[07/04 04:56:07    132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:2142.2M, EPOCH TIME: 1720068967.132460
[07/04 04:56:07    132s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.017, REAL:0.017, MEM:2142.2M, EPOCH TIME: 1720068967.132493
[07/04 04:56:07    132s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2142.2M, EPOCH TIME: 1720068967.146235
[07/04 04:56:07    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8942).
[07/04 04:56:07    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] All LLGs are deleted
[07/04 04:56:07    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/04 04:56:07    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2142.2M, EPOCH TIME: 1720068967.154561
[07/04 04:56:07    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1720068967.154698
[07/04 04:56:07    132s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.009, REAL:0.009, MEM:2141.6M, EPOCH TIME: 1720068967.155051
[07/04 04:56:07    132s] *INFO: Total number of padded cell violations: 0
[07/04 04:56:07    132s] *INFO: Total number of gaps found: 0
[07/04 04:56:07    132s] <CMD> verifyConnectivity -noOpen
[07/04 04:56:07    132s] VERIFY_CONNECTIVITY use new engine.
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] ******** Start: VERIFY CONNECTIVITY ********
[07/04 04:56:07    132s] Start Time: Thu Jul  4 04:56:07 2024
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] Design Name: mips32
[07/04 04:56:07    132s] Database Units: 2000
[07/04 04:56:07    132s] Design Boundary: (0.0000, 0.0000) (200.0700, 200.0600)
[07/04 04:56:07    132s] Error Limit = 1000; Warning Limit = 50
[07/04 04:56:07    132s] Check all nets
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] Begin Summary 
[07/04 04:56:07    132s]   Found no problems or warnings.
[07/04 04:56:07    132s] End Summary
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] End Time: Thu Jul  4 04:56:07 2024
[07/04 04:56:07    132s] Time Elapsed: 0:00:00.0
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] ******** End: VERIFY CONNECTIVITY ********
[07/04 04:56:07    132s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/04 04:56:07    132s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s] <CMD> verify_drc
[07/04 04:56:07    132s] #-check_same_via_cell true               # bool, default=false, user setting
[07/04 04:56:07    132s]  *** Starting Verify DRC (MEM: 2141.6) ***
[07/04 04:56:07    132s] 
[07/04 04:56:07    132s]   VERIFY DRC ...... Starting Verification
[07/04 04:56:07    132s]   VERIFY DRC ...... Initializing
[07/04 04:56:07    132s]   VERIFY DRC ...... Deleting Existing Violations
[07/04 04:56:07    132s]   VERIFY DRC ...... Creating Sub-Areas
[07/04 04:56:07    132s]   VERIFY DRC ...... Using new threading
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 66.960 66.960} 1 of 9
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area: {66.960 0.000 133.920 66.960} 2 of 9
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area: {133.920 0.000 200.070 66.960} 3 of 9
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area: {0.000 66.960 66.960 133.920} 4 of 9
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[07/04 04:56:07    132s]   VERIFY DRC ...... Sub-Area: {66.960 66.960 133.920 133.920} 5 of 9
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area: {133.920 66.960 200.070 133.920} 6 of 9
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area: {0.000 133.920 66.960 200.060} 7 of 9
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area: {66.960 133.920 133.920 200.060} 8 of 9
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area: {133.920 133.920 200.070 200.060} 9 of 9
[07/04 04:56:07    133s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s]   Verification Complete : 1 Viols.
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s] **WARN: (IMPTCM-70):	Option "-droute_vio_display_type_num" for command getNanoRouteMode is obsolete and has been replaced by "-drouteVioDisplayTypeNum". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteVioDisplayTypeNum".
[07/04 04:56:07    133s]  Violation Summary By Layer and Type:
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s] 	         MetSpc   Totals
[07/04 04:56:07    133s] 	metal9        1        1
[07/04 04:56:07    133s] 	Totals        1        1
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 269.1M) ***
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s] <CMD> saveNetlist mips32.final.vnet
[07/04 04:56:07    133s] Writing Netlist "mips32.final.vnet" ...
[07/04 04:56:07    133s] <CMD> extractRC
[07/04 04:56:07    133s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[07/04 04:56:07    133s] Extraction called for design 'mips32' of instances=8942 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
[07/04 04:56:07    133s] PostRoute (effortLevel low) RC Extraction called for design mips32.
[07/04 04:56:07    133s] RC Extraction called in multi-corner(1) mode.
[07/04 04:56:07    133s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/04 04:56:07    133s] Type 'man IMPEXT-6197' for more detail.
[07/04 04:56:07    133s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[07/04 04:56:07    133s] * Layer Id             : 1 - M1
[07/04 04:56:07    133s]       Thickness        : 0.13
[07/04 04:56:07    133s]       Min Width        : 0.07
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 2 - M2
[07/04 04:56:07    133s]       Thickness        : 0.14
[07/04 04:56:07    133s]       Min Width        : 0.07
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 3 - M3
[07/04 04:56:07    133s]       Thickness        : 0.14
[07/04 04:56:07    133s]       Min Width        : 0.07
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 4 - M4
[07/04 04:56:07    133s]       Thickness        : 0.28
[07/04 04:56:07    133s]       Min Width        : 0.14
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 5 - M5
[07/04 04:56:07    133s]       Thickness        : 0.28
[07/04 04:56:07    133s]       Min Width        : 0.14
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 6 - M6
[07/04 04:56:07    133s]       Thickness        : 0.28
[07/04 04:56:07    133s]       Min Width        : 0.14
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 7 - M7
[07/04 04:56:07    133s]       Thickness        : 0.8
[07/04 04:56:07    133s]       Min Width        : 0.4
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 8 - M8
[07/04 04:56:07    133s]       Thickness        : 0.8
[07/04 04:56:07    133s]       Min Width        : 0.4
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 9 - M9
[07/04 04:56:07    133s]       Thickness        : 2
[07/04 04:56:07    133s]       Min Width        : 0.8
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] * Layer Id             : 10 - M10
[07/04 04:56:07    133s]       Thickness        : 2
[07/04 04:56:07    133s]       Min Width        : 0.8
[07/04 04:56:07    133s]       Layer Dielectric : 4.1
[07/04 04:56:07    133s] extractDetailRC Option : -outfile /tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d -maxResLength 200  -basic
[07/04 04:56:07    133s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[07/04 04:56:07    133s]       RC Corner Indexes            0   
[07/04 04:56:07    133s] Capacitance Scaling Factor   : 1.00000 
[07/04 04:56:07    133s] Coupling Cap. Scaling Factor : 1.00000 
[07/04 04:56:07    133s] Resistance Scaling Factor    : 1.00000 
[07/04 04:56:07    133s] Clock Cap. Scaling Factor    : 1.00000 
[07/04 04:56:07    133s] Clock Res. Scaling Factor    : 1.00000 
[07/04 04:56:07    133s] Shrink Factor                : 1.00000
[07/04 04:56:07    133s] 
[07/04 04:56:07    133s] Trim Metal Layers:
[07/04 04:56:08    133s] LayerId::1 widthSet size::1
[07/04 04:56:08    133s] LayerId::2 widthSet size::1
[07/04 04:56:08    133s] LayerId::3 widthSet size::1
[07/04 04:56:08    133s] LayerId::4 widthSet size::1
[07/04 04:56:08    133s] LayerId::5 widthSet size::1
[07/04 04:56:08    133s] LayerId::6 widthSet size::1
[07/04 04:56:08    133s] LayerId::7 widthSet size::1
[07/04 04:56:08    133s] LayerId::8 widthSet size::1
[07/04 04:56:08    133s] LayerId::9 widthSet size::1
[07/04 04:56:08    133s] LayerId::10 widthSet size::1
[07/04 04:56:08    133s] eee: pegSigSF::1.070000
[07/04 04:56:08    133s] Initializing multi-corner resistance tables ...
[07/04 04:56:08    133s] eee: l::1 avDens::0.085846 usedTrk::1562.391465 availTrk::18200.000000 sigTrk::1562.391465
[07/04 04:56:08    133s] eee: l::2 avDens::0.129704 usedTrk::745.455216 availTrk::5747.368421 sigTrk::745.455216
[07/04 04:56:08    133s] eee: l::3 avDens::0.128530 usedTrk::1053.943538 availTrk::8200.000000 sigTrk::1053.943538
[07/04 04:56:08    133s] eee: l::4 avDens::0.096665 usedTrk::323.828788 availTrk::3350.000000 sigTrk::323.828788
[07/04 04:56:08    133s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:56:08    133s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:56:08    133s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:56:08    133s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:56:08    133s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:56:08    133s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:56:08    133s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287775 uaWl=1.000000 uaWlH=0.171064 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:56:08    133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2410.7M)
[07/04 04:56:08    133s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for storing RC.
[07/04 04:56:08    133s] Extracted 10.0059% (CPU Time= 0:00:00.0  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 20.0076% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 30.005% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 40.0067% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 50.0084% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 60.0059% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 70.0076% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 80.005% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 90.0067% (CPU Time= 0:00:00.1  MEM= 2458.7M)
[07/04 04:56:08    133s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2458.7M)
[07/04 04:56:08    133s] Number of Extracted Resistors     : 38723
[07/04 04:56:08    133s] Number of Extracted Ground Cap.   : 41022
[07/04 04:56:08    133s] Number of Extracted Coupling Cap. : 73808
[07/04 04:56:08    133s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2426.711M)
[07/04 04:56:08    133s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/04 04:56:08    133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2426.7M)
[07/04 04:56:08    133s] Creating parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb_Filter.rcdb.d' for storing RC.
[07/04 04:56:08    133s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2317 access done (mem: 2426.711M)
[07/04 04:56:08    133s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2426.711M)
[07/04 04:56:08    133s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2426.711M)
[07/04 04:56:08    133s] processing rcdb (/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d) for hinst (top) of cell (mips32);
[07/04 04:56:08    133s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 0 access done (mem: 2426.711M)
[07/04 04:56:08    133s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2426.711M)
[07/04 04:56:08    133s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2426.711M)
[07/04 04:56:08    133s] <CMD> rcOut -spef mips32.spef
[07/04 04:56:08    133s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2417.195M)
[07/04 04:56:08    133s] RC Out has the following PVT Info:
[07/04 04:56:08    133s]    RC-typical 
[07/04 04:56:08    133s] Dumping Spef file.....
[07/04 04:56:08    133s] Printing D_NET...
[07/04 04:56:08    133s] RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 2417.2M)
[07/04 04:56:08    133s] Closing parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d': 2317 access done (mem: 2417.195M)
[07/04 04:56:08    133s] <CMD> write_sdf -recompute_parallel_arcs ${base_name}.sdf
[07/04 04:56:08    133s] **WARN: (TCLCMD-1465):	The write_sdf option -recompute_parallel_arcs has been deprecated and replaced by the -recompute_delay_calc option. It will continue to function in this release, but you should update your scripts to use the new option. Refer to the command reference for additional information on the new option.
[07/04 04:56:08    134s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/04 04:56:08    134s] #################################################################################
[07/04 04:56:08    134s] # Design Stage: PostRoute
[07/04 04:56:08    134s] # Design Name: mips32
[07/04 04:56:08    134s] # Design Mode: 45nm
[07/04 04:56:08    134s] # Analysis Mode: MMMC Non-OCV 
[07/04 04:56:08    134s] # Parasitics Mode: SPEF/RCDB 
[07/04 04:56:08    134s] # Signoff Settings: SI Off 
[07/04 04:56:08    134s] #################################################################################
[07/04 04:56:08    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 2415.2M, InitMEM = 2415.2M)
[07/04 04:56:08    134s] Start delay calculation (fullDC) (1 T). (MEM=2415.2)
[07/04 04:56:08    134s] 
[07/04 04:56:08    134s] Trim Metal Layers:
[07/04 04:56:08    134s] LayerId::1 widthSet size::1
[07/04 04:56:08    134s] LayerId::2 widthSet size::1
[07/04 04:56:08    134s] LayerId::3 widthSet size::1
[07/04 04:56:08    134s] LayerId::4 widthSet size::1
[07/04 04:56:08    134s] LayerId::5 widthSet size::1
[07/04 04:56:08    134s] LayerId::6 widthSet size::1
[07/04 04:56:08    134s] LayerId::7 widthSet size::1
[07/04 04:56:08    134s] LayerId::8 widthSet size::1
[07/04 04:56:08    134s] LayerId::9 widthSet size::1
[07/04 04:56:08    134s] LayerId::10 widthSet size::1
[07/04 04:56:08    134s] eee: pegSigSF::1.070000
[07/04 04:56:08    134s] Initializing multi-corner resistance tables ...
[07/04 04:56:08    134s] eee: l::1 avDens::0.085846 usedTrk::1562.391465 availTrk::18200.000000 sigTrk::1562.391465
[07/04 04:56:08    134s] eee: l::2 avDens::0.129704 usedTrk::745.455216 availTrk::5747.368421 sigTrk::745.455216
[07/04 04:56:08    134s] eee: l::3 avDens::0.128530 usedTrk::1053.943538 availTrk::8200.000000 sigTrk::1053.943538
[07/04 04:56:08    134s] eee: l::4 avDens::0.096665 usedTrk::323.828788 availTrk::3350.000000 sigTrk::323.828788
[07/04 04:56:08    134s] eee: l::5 avDens::0.032357 usedTrk::97.072285 availTrk::3000.000000 sigTrk::97.072285
[07/04 04:56:08    134s] eee: l::6 avDens::0.020229 usedTrk::20.228785 availTrk::1000.000000 sigTrk::20.228785
[07/04 04:56:08    134s] eee: l::7 avDens::0.031780 usedTrk::1.059321 availTrk::33.333333 sigTrk::1.059321
[07/04 04:56:08    134s] eee: l::8 avDens::0.087834 usedTrk::175.667572 availTrk::2000.000000 sigTrk::175.667572
[07/04 04:56:08    134s] eee: l::9 avDens::0.193983 usedTrk::123.906466 availTrk::638.750000 sigTrk::123.906466
[07/04 04:56:08    134s] eee: l::10 avDens::0.203433 usedTrk::123.755286 availTrk::608.333333 sigTrk::123.755286
[07/04 04:56:08    134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287775 uaWl=1.000000 uaWlH=0.171064 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/04 04:56:09    134s] End AAE Lib Interpolated Model. (MEM=2423.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:56:09    134s] Opening parasitic data file '/tmp/innovus_temp_3111826_katsuo_vlsi0217_uLsJnQ/mips32_3111826_rMWmXQ.rcdb.d' for reading (mem: 2423.406M)
[07/04 04:56:09    134s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2423.4M)
[07/04 04:56:09    135s] Total number of fetched objects 2735
[07/04 04:56:09    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/04 04:56:09    135s] End delay calculation. (MEM=2391.41 CPU=0:00:00.9 REAL=0:00:00.0)
[07/04 04:56:09    135s] End delay calculation (fullDC). (MEM=2391.41 CPU=0:00:00.9 REAL=0:00:01.0)
[07/04 04:56:09    135s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2391.4M) ***
[07/04 04:56:10    135s] <CMD> saveDesign final.enc
[07/04 04:56:10    135s] The in-memory database contained RC information but was not saved. To save 
[07/04 04:56:10    135s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/04 04:56:10    135s] so it should only be saved when it is really desired.
[07/04 04:56:10    135s] #% Begin save design ... (date=07/04 04:56:10, mem=1720.4M)
[07/04 04:56:10    135s] % Begin Save ccopt configuration ... (date=07/04 04:56:10, mem=1720.4M)
[07/04 04:56:10    135s] % End Save ccopt configuration ... (date=07/04 04:56:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.4M, current mem=1720.4M)
[07/04 04:56:10    135s] % Begin Save netlist data ... (date=07/04 04:56:10, mem=1720.4M)
[07/04 04:56:10    135s] Writing Binary DB to final.enc.dat/mips32.v.bin in single-threaded mode...
[07/04 04:56:10    135s] % End Save netlist data ... (date=07/04 04:56:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.5M, current mem=1720.5M)
[07/04 04:56:10    135s] Saving symbol-table file ...
[07/04 04:56:10    135s] Saving congestion map file final.enc.dat/mips32.route.congmap.gz ...
[07/04 04:56:10    135s] % Begin Save AAE data ... (date=07/04 04:56:10, mem=1720.5M)
[07/04 04:56:10    135s] Saving AAE Data ...
[07/04 04:56:10    135s] % End Save AAE data ... (date=07/04 04:56:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.5M, current mem=1720.5M)
[07/04 04:56:10    135s] Saving preference file final.enc.dat/gui.pref.tcl ...
[07/04 04:56:10    135s] Saving mode setting ...
[07/04 04:56:10    135s] Saving global file ...
[07/04 04:56:10    135s] % Begin Save floorplan data ... (date=07/04 04:56:10, mem=1720.7M)
[07/04 04:56:10    135s] Saving floorplan file ...
[07/04 04:56:11    135s] % End Save floorplan data ... (date=07/04 04:56:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1720.7M, current mem=1720.7M)
[07/04 04:56:11    135s] Saving PG file final.enc.dat/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul  4 04:56:11 2024)
[07/04 04:56:11    135s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2095.7M) ***
[07/04 04:56:11    135s] Saving Drc markers ...
[07/04 04:56:11    135s] ... 1 markers are saved ...
[07/04 04:56:11    135s] ... 1 geometry drc markers are saved ...
[07/04 04:56:11    135s] ... 0 antenna drc markers are saved ...
[07/04 04:56:11    135s] % Begin Save placement data ... (date=07/04 04:56:11, mem=1720.7M)
[07/04 04:56:11    135s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/04 04:56:11    135s] Save Adaptive View Pruning View Names to Binary file
[07/04 04:56:11    135s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2098.7M) ***
[07/04 04:56:11    135s] % End Save placement data ... (date=07/04 04:56:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.7M, current mem=1720.7M)
[07/04 04:56:11    135s] % Begin Save routing data ... (date=07/04 04:56:11, mem=1720.7M)
[07/04 04:56:11    135s] Saving route file ...
[07/04 04:56:11    135s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2095.7M) ***
[07/04 04:56:11    135s] % End Save routing data ... (date=07/04 04:56:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1720.7M, current mem=1720.7M)
[07/04 04:56:11    135s] Saving property file final.enc.dat/mips32.prop
[07/04 04:56:11    135s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2098.7M) ***
[07/04 04:56:11    135s] #Saving pin access data to file final.enc.dat/mips32.apa ...
[07/04 04:56:11    135s] #
[07/04 04:56:11    135s] % Begin Save power constraints data ... (date=07/04 04:56:11, mem=1720.7M)
[07/04 04:56:11    135s] % End Save power constraints data ... (date=07/04 04:56:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.7M, current mem=1720.7M)
[07/04 04:56:12    136s] Generated self-contained design final.enc.dat
[07/04 04:56:12    136s] #% End save design ... (date=07/04 04:56:12, total cpu=0:00:00.8, real=0:00:02.0, peak res=1720.9M, current mem=1720.9M)
[07/04 04:56:12    136s] *** Message Summary: 0 warning(s), 0 error(s)
[07/04 04:56:12    136s] 
[07/04 04:57:29    141s] invalid command name "report_reference"
[07/04 04:57:39    142s] invalid command name "report_reference"
[07/04 04:57:46    143s] invalid command name "report_reference"
[07/04 04:59:28    148s] 
[07/04 04:59:28    148s] *** Memory Usage v#1 (Current mem = 2095.719M, initial mem = 487.066M) ***
[07/04 04:59:28    148s] 
[07/04 04:59:28    148s] *** Summary of all messages that are not suppressed in this session:
[07/04 04:59:28    148s] Severity  ID               Count  Summary                                  
[07/04 04:59:28    148s] WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
[07/04 04:59:28    148s] WARNING   IMPLF-78             1  Innovus only takes the MANUFACTURINGGRID...
[07/04 04:59:28    148s] ERROR     IMPLF-223           27  The LEF via '%s' definition already exis...
[07/04 04:59:28    148s] WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
[07/04 04:59:28    148s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/04 04:59:28    148s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[07/04 04:59:28    148s] WARNING   IMPEXT-6197         14  The Cap table file is not specified. Thi...
[07/04 04:59:28    148s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[07/04 04:59:28    148s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[07/04 04:59:28    148s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[07/04 04:59:28    148s] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[07/04 04:59:28    148s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[07/04 04:59:28    148s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/04 04:59:28    148s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/04 04:59:28    148s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[07/04 04:59:28    148s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[07/04 04:59:28    148s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[07/04 04:59:28    148s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/04 04:59:28    148s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[07/04 04:59:28    148s] WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
[07/04 04:59:28    148s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[07/04 04:59:28    148s] WARNING   NRDB-924            16  Duplicate %sinter-layer spacing between ...
[07/04 04:59:28    148s] WARNING   NRGR-22              2  Design is already detail routed.         
[07/04 04:59:28    148s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/04 04:59:28    148s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[07/04 04:59:28    148s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/04 04:59:28    148s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[07/04 04:59:28    148s] WARNING   TCLCMD-1465          1  The write_sdf option -recompute_parallel...
[07/04 04:59:28    148s] *** Message Summary: 136 warning(s), 27 error(s)
[07/04 04:59:28    148s] 
[07/04 04:59:28    148s] --- Ending "Innovus" (totcpu=0:02:28, real=0:05:48, mem=2095.7M) ---
