    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Test
Test__0__DM__MASK EQU 0x1C0000
Test__0__DM__SHIFT EQU 18
Test__0__DR EQU CYREG_PRT2_DR
Test__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Test__0__HSIOM_MASK EQU 0x0F000000
Test__0__HSIOM_SHIFT EQU 24
Test__0__INTCFG EQU CYREG_PRT2_INTCFG
Test__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Test__0__MASK EQU 0x40
Test__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Test__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Test__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Test__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Test__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Test__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Test__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Test__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Test__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Test__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Test__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Test__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Test__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Test__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Test__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Test__0__PC EQU CYREG_PRT2_PC
Test__0__PC2 EQU CYREG_PRT2_PC2
Test__0__PORT EQU 2
Test__0__PS EQU CYREG_PRT2_PS
Test__0__SHIFT EQU 6
Test__DR EQU CYREG_PRT2_DR
Test__INTCFG EQU CYREG_PRT2_INTCFG
Test__INTSTAT EQU CYREG_PRT2_INTSTAT
Test__MASK EQU 0x40
Test__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Test__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Test__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Test__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Test__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Test__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Test__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Test__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Test__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Test__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Test__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Test__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Test__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Test__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Test__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Test__PC EQU CYREG_PRT2_PC
Test__PC2 EQU CYREG_PRT2_PC2
Test__PORT EQU 2
Test__PS EQU CYREG_PRT2_PS
Test__SHIFT EQU 6

; LED_1
LED_1__0__DM__MASK EQU 0x7000
LED_1__0__DM__SHIFT EQU 12
LED_1__0__DR EQU CYREG_PRT0_DR
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_1__0__HSIOM_MASK EQU 0x000F0000
LED_1__0__HSIOM_SHIFT EQU 16
LED_1__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__0__MASK EQU 0x10
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__0__PC EQU CYREG_PRT0_PC
LED_1__0__PC2 EQU CYREG_PRT0_PC2
LED_1__0__PORT EQU 0
LED_1__0__PS EQU CYREG_PRT0_PS
LED_1__0__SHIFT EQU 4
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__MASK EQU 0x10
LED_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__PC EQU CYREG_PRT0_PC
LED_1__PC2 EQU CYREG_PRT0_PC2
LED_1__PORT EQU 0
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 4

; LED_2
LED_2__0__DM__MASK EQU 0x38000
LED_2__0__DM__SHIFT EQU 15
LED_2__0__DR EQU CYREG_PRT0_DR
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_2__0__HSIOM_MASK EQU 0x00F00000
LED_2__0__HSIOM_SHIFT EQU 20
LED_2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__0__MASK EQU 0x20
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__0__PC EQU CYREG_PRT0_PC
LED_2__0__PC2 EQU CYREG_PRT0_PC2
LED_2__0__PORT EQU 0
LED_2__0__PS EQU CYREG_PRT0_PS
LED_2__0__SHIFT EQU 5
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__MASK EQU 0x20
LED_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__PC EQU CYREG_PRT0_PC
LED_2__PC2 EQU CYREG_PRT0_PC2
LED_2__PORT EQU 0
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 5

; LED_3
LED_3__0__DM__MASK EQU 0x1C0000
LED_3__0__DM__SHIFT EQU 18
LED_3__0__DR EQU CYREG_PRT0_DR
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_3__0__HSIOM_MASK EQU 0x0F000000
LED_3__0__HSIOM_SHIFT EQU 24
LED_3__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__0__MASK EQU 0x40
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__0__PC EQU CYREG_PRT0_PC
LED_3__0__PC2 EQU CYREG_PRT0_PC2
LED_3__0__PORT EQU 0
LED_3__0__PS EQU CYREG_PRT0_PS
LED_3__0__SHIFT EQU 6
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__MASK EQU 0x40
LED_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__PC EQU CYREG_PRT0_PC
LED_3__PC2 EQU CYREG_PRT0_PC2
LED_3__PORT EQU 0
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 6

; LED_4
LED_4__0__DM__MASK EQU 0xE00000
LED_4__0__DM__SHIFT EQU 21
LED_4__0__DR EQU CYREG_PRT0_DR
LED_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_4__0__HSIOM_MASK EQU 0xF0000000
LED_4__0__HSIOM_SHIFT EQU 28
LED_4__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_4__0__MASK EQU 0x80
LED_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_4__0__PC EQU CYREG_PRT0_PC
LED_4__0__PC2 EQU CYREG_PRT0_PC2
LED_4__0__PORT EQU 0
LED_4__0__PS EQU CYREG_PRT0_PS
LED_4__0__SHIFT EQU 7
LED_4__DR EQU CYREG_PRT0_DR
LED_4__INTCFG EQU CYREG_PRT0_INTCFG
LED_4__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_4__MASK EQU 0x80
LED_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_4__PC EQU CYREG_PRT0_PC
LED_4__PC2 EQU CYREG_PRT0_PC2
LED_4__PORT EQU 0
LED_4__PS EQU CYREG_PRT0_PS
LED_4__SHIFT EQU 7

; LED_5
LED_5__0__DM__MASK EQU 0x07
LED_5__0__DM__SHIFT EQU 0
LED_5__0__DR EQU CYREG_PRT2_DR
LED_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_5__0__HSIOM_MASK EQU 0x0000000F
LED_5__0__HSIOM_SHIFT EQU 0
LED_5__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_5__0__MASK EQU 0x01
LED_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_5__0__PC EQU CYREG_PRT2_PC
LED_5__0__PC2 EQU CYREG_PRT2_PC2
LED_5__0__PORT EQU 2
LED_5__0__PS EQU CYREG_PRT2_PS
LED_5__0__SHIFT EQU 0
LED_5__DR EQU CYREG_PRT2_DR
LED_5__INTCFG EQU CYREG_PRT2_INTCFG
LED_5__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_5__MASK EQU 0x01
LED_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_5__PC EQU CYREG_PRT2_PC
LED_5__PC2 EQU CYREG_PRT2_PC2
LED_5__PORT EQU 2
LED_5__PS EQU CYREG_PRT2_PS
LED_5__SHIFT EQU 0

; LED_Hi
LED_Hi__0__DM__MASK EQU 0x38
LED_Hi__0__DM__SHIFT EQU 3
LED_Hi__0__DR EQU CYREG_PRT2_DR
LED_Hi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Hi__0__HSIOM_MASK EQU 0x000000F0
LED_Hi__0__HSIOM_SHIFT EQU 4
LED_Hi__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_Hi__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Hi__0__MASK EQU 0x02
LED_Hi__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Hi__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Hi__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Hi__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Hi__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Hi__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Hi__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Hi__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Hi__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Hi__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Hi__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Hi__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Hi__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Hi__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Hi__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Hi__0__PC EQU CYREG_PRT2_PC
LED_Hi__0__PC2 EQU CYREG_PRT2_PC2
LED_Hi__0__PORT EQU 2
LED_Hi__0__PS EQU CYREG_PRT2_PS
LED_Hi__0__SHIFT EQU 1
LED_Hi__DR EQU CYREG_PRT2_DR
LED_Hi__INTCFG EQU CYREG_PRT2_INTCFG
LED_Hi__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Hi__MASK EQU 0x02
LED_Hi__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Hi__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Hi__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Hi__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Hi__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Hi__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Hi__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Hi__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Hi__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Hi__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Hi__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Hi__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Hi__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Hi__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Hi__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Hi__PC EQU CYREG_PRT2_PC
LED_Hi__PC2 EQU CYREG_PRT2_PC2
LED_Hi__PORT EQU 2
LED_Hi__PS EQU CYREG_PRT2_PS
LED_Hi__SHIFT EQU 1

; LED_LO
LED_LO__0__DM__MASK EQU 0xE00
LED_LO__0__DM__SHIFT EQU 9
LED_LO__0__DR EQU CYREG_PRT0_DR
LED_LO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_LO__0__HSIOM_MASK EQU 0x0000F000
LED_LO__0__HSIOM_SHIFT EQU 12
LED_LO__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_LO__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_LO__0__MASK EQU 0x08
LED_LO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_LO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_LO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_LO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_LO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_LO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_LO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_LO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_LO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_LO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_LO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_LO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_LO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_LO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_LO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_LO__0__PC EQU CYREG_PRT0_PC
LED_LO__0__PC2 EQU CYREG_PRT0_PC2
LED_LO__0__PORT EQU 0
LED_LO__0__PS EQU CYREG_PRT0_PS
LED_LO__0__SHIFT EQU 3
LED_LO__DR EQU CYREG_PRT0_DR
LED_LO__INTCFG EQU CYREG_PRT0_INTCFG
LED_LO__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_LO__MASK EQU 0x08
LED_LO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_LO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_LO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_LO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_LO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_LO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_LO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_LO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_LO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_LO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_LO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_LO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_LO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_LO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_LO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_LO__PC EQU CYREG_PRT0_PC
LED_LO__PC2 EQU CYREG_PRT0_PC2
LED_LO__PORT EQU 0
LED_LO__PS EQU CYREG_PRT0_PS
LED_LO__SHIFT EQU 3

; ZC_ISR
ZC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ZC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ZC_ISR__INTC_MASK EQU 0x1000000
ZC_ISR__INTC_NUMBER EQU 24
ZC_ISR__INTC_PRIOR_MASK EQU 0xC0
ZC_ISR__INTC_PRIOR_NUM EQU 0
ZC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
ZC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ZC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ZC_Inv
ZC_Inv__0__DM__MASK EQU 0x7000
ZC_Inv__0__DM__SHIFT EQU 12
ZC_Inv__0__DR EQU CYREG_PRT1_DR
ZC_Inv__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ZC_Inv__0__HSIOM_MASK EQU 0x000F0000
ZC_Inv__0__HSIOM_SHIFT EQU 16
ZC_Inv__0__INTCFG EQU CYREG_PRT1_INTCFG
ZC_Inv__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ZC_Inv__0__MASK EQU 0x10
ZC_Inv__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZC_Inv__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZC_Inv__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZC_Inv__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZC_Inv__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZC_Inv__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZC_Inv__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZC_Inv__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZC_Inv__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZC_Inv__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZC_Inv__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZC_Inv__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZC_Inv__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZC_Inv__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZC_Inv__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZC_Inv__0__PC EQU CYREG_PRT1_PC
ZC_Inv__0__PC2 EQU CYREG_PRT1_PC2
ZC_Inv__0__PORT EQU 1
ZC_Inv__0__PS EQU CYREG_PRT1_PS
ZC_Inv__0__SHIFT EQU 4
ZC_Inv__DR EQU CYREG_PRT1_DR
ZC_Inv__INTCFG EQU CYREG_PRT1_INTCFG
ZC_Inv__INTSTAT EQU CYREG_PRT1_INTSTAT
ZC_Inv__MASK EQU 0x10
ZC_Inv__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZC_Inv__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZC_Inv__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZC_Inv__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZC_Inv__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZC_Inv__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZC_Inv__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZC_Inv__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZC_Inv__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZC_Inv__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZC_Inv__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZC_Inv__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZC_Inv__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZC_Inv__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZC_Inv__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZC_Inv__PC EQU CYREG_PRT1_PC
ZC_Inv__PC2 EQU CYREG_PRT1_PC2
ZC_Inv__PORT EQU 1
ZC_Inv__PS EQU CYREG_PRT1_PS
ZC_Inv__SHIFT EQU 4

; CC_Ctrl
CC_Ctrl__0__DM__MASK EQU 0x38
CC_Ctrl__0__DM__SHIFT EQU 3
CC_Ctrl__0__DR EQU CYREG_PRT1_DR
CC_Ctrl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CC_Ctrl__0__HSIOM_MASK EQU 0x000000F0
CC_Ctrl__0__HSIOM_SHIFT EQU 4
CC_Ctrl__0__INTCFG EQU CYREG_PRT1_INTCFG
CC_Ctrl__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CC_Ctrl__0__MASK EQU 0x02
CC_Ctrl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CC_Ctrl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CC_Ctrl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CC_Ctrl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CC_Ctrl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CC_Ctrl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CC_Ctrl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CC_Ctrl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CC_Ctrl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CC_Ctrl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CC_Ctrl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CC_Ctrl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CC_Ctrl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CC_Ctrl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CC_Ctrl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CC_Ctrl__0__PC EQU CYREG_PRT1_PC
CC_Ctrl__0__PC2 EQU CYREG_PRT1_PC2
CC_Ctrl__0__PORT EQU 1
CC_Ctrl__0__PS EQU CYREG_PRT1_PS
CC_Ctrl__0__SHIFT EQU 1
CC_Ctrl__DR EQU CYREG_PRT1_DR
CC_Ctrl__INTCFG EQU CYREG_PRT1_INTCFG
CC_Ctrl__INTSTAT EQU CYREG_PRT1_INTSTAT
CC_Ctrl__MASK EQU 0x02
CC_Ctrl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CC_Ctrl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CC_Ctrl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CC_Ctrl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CC_Ctrl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CC_Ctrl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CC_Ctrl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CC_Ctrl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CC_Ctrl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CC_Ctrl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CC_Ctrl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CC_Ctrl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CC_Ctrl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CC_Ctrl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CC_Ctrl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CC_Ctrl__PC EQU CYREG_PRT1_PC
CC_Ctrl__PC2 EQU CYREG_PRT1_PC2
CC_Ctrl__PORT EQU 1
CC_Ctrl__PS EQU CYREG_PRT1_PS
CC_Ctrl__SHIFT EQU 1

; Cap_Mod
Cap_Mod__0__DM__MASK EQU 0xE00
Cap_Mod__0__DM__SHIFT EQU 9
Cap_Mod__0__DR EQU CYREG_PRT1_DR
Cap_Mod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Cap_Mod__0__HSIOM_MASK EQU 0x0000F000
Cap_Mod__0__HSIOM_SHIFT EQU 12
Cap_Mod__0__INTCFG EQU CYREG_PRT1_INTCFG
Cap_Mod__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Cap_Mod__0__MASK EQU 0x08
Cap_Mod__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Cap_Mod__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Cap_Mod__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Cap_Mod__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Cap_Mod__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Cap_Mod__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Cap_Mod__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Cap_Mod__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Cap_Mod__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Cap_Mod__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Cap_Mod__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Cap_Mod__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Cap_Mod__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Cap_Mod__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Cap_Mod__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Cap_Mod__0__PC EQU CYREG_PRT1_PC
Cap_Mod__0__PC2 EQU CYREG_PRT1_PC2
Cap_Mod__0__PORT EQU 1
Cap_Mod__0__PS EQU CYREG_PRT1_PS
Cap_Mod__0__SHIFT EQU 3
Cap_Mod__DR EQU CYREG_PRT1_DR
Cap_Mod__INTCFG EQU CYREG_PRT1_INTCFG
Cap_Mod__INTSTAT EQU CYREG_PRT1_INTSTAT
Cap_Mod__MASK EQU 0x08
Cap_Mod__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Cap_Mod__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Cap_Mod__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Cap_Mod__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Cap_Mod__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Cap_Mod__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Cap_Mod__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Cap_Mod__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Cap_Mod__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Cap_Mod__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Cap_Mod__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Cap_Mod__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Cap_Mod__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Cap_Mod__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Cap_Mod__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Cap_Mod__PC EQU CYREG_PRT1_PC
Cap_Mod__PC2 EQU CYREG_PRT1_PC2
Cap_Mod__PORT EQU 1
Cap_Mod__PS EQU CYREG_PRT1_PS
Cap_Mod__SHIFT EQU 3

; Dimming_cy_m0s8_tcpwm_1
Dimming_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Dimming_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Dimming_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Dimming_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Dimming_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Dimming_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Dimming_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Dimming_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Dimming_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Dimming_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Dimming_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Dimming_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Dimming_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Dimming_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Dimming_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Dimming_Reference
Dimming_Reference__0__DM__MASK EQU 0x07
Dimming_Reference__0__DM__SHIFT EQU 0
Dimming_Reference__0__DR EQU CYREG_PRT1_DR
Dimming_Reference__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Dimming_Reference__0__HSIOM_MASK EQU 0x0000000F
Dimming_Reference__0__HSIOM_SHIFT EQU 0
Dimming_Reference__0__INTCFG EQU CYREG_PRT1_INTCFG
Dimming_Reference__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Dimming_Reference__0__MASK EQU 0x01
Dimming_Reference__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Dimming_Reference__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Dimming_Reference__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Dimming_Reference__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Dimming_Reference__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Dimming_Reference__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Dimming_Reference__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Dimming_Reference__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Dimming_Reference__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Dimming_Reference__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Dimming_Reference__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Dimming_Reference__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Dimming_Reference__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Dimming_Reference__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Dimming_Reference__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Dimming_Reference__0__PC EQU CYREG_PRT1_PC
Dimming_Reference__0__PC2 EQU CYREG_PRT1_PC2
Dimming_Reference__0__PORT EQU 1
Dimming_Reference__0__PS EQU CYREG_PRT1_PS
Dimming_Reference__0__SHIFT EQU 0
Dimming_Reference__DR EQU CYREG_PRT1_DR
Dimming_Reference__INTCFG EQU CYREG_PRT1_INTCFG
Dimming_Reference__INTSTAT EQU CYREG_PRT1_INTSTAT
Dimming_Reference__MASK EQU 0x01
Dimming_Reference__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Dimming_Reference__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Dimming_Reference__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Dimming_Reference__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Dimming_Reference__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Dimming_Reference__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Dimming_Reference__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Dimming_Reference__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Dimming_Reference__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Dimming_Reference__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Dimming_Reference__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Dimming_Reference__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Dimming_Reference__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Dimming_Reference__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Dimming_Reference__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Dimming_Reference__PC EQU CYREG_PRT1_PC
Dimming_Reference__PC2 EQU CYREG_PRT1_PC2
Dimming_Reference__PORT EQU 1
Dimming_Reference__PS EQU CYREG_PRT1_PS
Dimming_Reference__SHIFT EQU 0

; I_Sense
I_Sense__0__DM__MASK EQU 0x1C0
I_Sense__0__DM__SHIFT EQU 6
I_Sense__0__DR EQU CYREG_PRT0_DR
I_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I_Sense__0__HSIOM_MASK EQU 0x00000F00
I_Sense__0__HSIOM_SHIFT EQU 8
I_Sense__0__INTCFG EQU CYREG_PRT0_INTCFG
I_Sense__0__INTSTAT EQU CYREG_PRT0_INTSTAT
I_Sense__0__MASK EQU 0x04
I_Sense__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I_Sense__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I_Sense__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I_Sense__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I_Sense__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I_Sense__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I_Sense__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I_Sense__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I_Sense__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I_Sense__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I_Sense__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I_Sense__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I_Sense__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I_Sense__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I_Sense__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I_Sense__0__PC EQU CYREG_PRT0_PC
I_Sense__0__PC2 EQU CYREG_PRT0_PC2
I_Sense__0__PORT EQU 0
I_Sense__0__PS EQU CYREG_PRT0_PS
I_Sense__0__SHIFT EQU 2
I_Sense__DR EQU CYREG_PRT0_DR
I_Sense__INTCFG EQU CYREG_PRT0_INTCFG
I_Sense__INTSTAT EQU CYREG_PRT0_INTSTAT
I_Sense__MASK EQU 0x04
I_Sense__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I_Sense__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I_Sense__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I_Sense__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I_Sense__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I_Sense__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I_Sense__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I_Sense__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I_Sense__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I_Sense__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I_Sense__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I_Sense__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I_Sense__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I_Sense__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I_Sense__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I_Sense__PC EQU CYREG_PRT0_PC
I_Sense__PC2 EQU CYREG_PRT0_PC2
I_Sense__PORT EQU 0
I_Sense__PS EQU CYREG_PRT0_PS
I_Sense__SHIFT EQU 2

; PWM_CLK
PWM_CLK__DIVIDER_MASK EQU 0x0000FFFF
PWM_CLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
PWM_CLK__ENABLE_MASK EQU 0x80000000
PWM_CLK__MASK EQU 0x80000000
PWM_CLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; PWM_ISR
PWM_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_ISR__INTC_MASK EQU 0x20000
PWM_ISR__INTC_NUMBER EQU 17
PWM_ISR__INTC_PRIOR_MASK EQU 0xC000
PWM_ISR__INTC_PRIOR_NUM EQU 1
PWM_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PWM_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM_Out
PWM_Out__0__DM__MASK EQU 0xE00000
PWM_Out__0__DM__SHIFT EQU 21
PWM_Out__0__DR EQU CYREG_PRT2_DR
PWM_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_Out__0__HSIOM_MASK EQU 0xF0000000
PWM_Out__0__HSIOM_SHIFT EQU 28
PWM_Out__0__INTCFG EQU CYREG_PRT2_INTCFG
PWM_Out__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_Out__0__MASK EQU 0x80
PWM_Out__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_Out__0__OUT_SEL_SHIFT EQU 14
PWM_Out__0__OUT_SEL_VAL EQU 2
PWM_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Out__0__PC EQU CYREG_PRT2_PC
PWM_Out__0__PC2 EQU CYREG_PRT2_PC2
PWM_Out__0__PORT EQU 2
PWM_Out__0__PS EQU CYREG_PRT2_PS
PWM_Out__0__SHIFT EQU 7
PWM_Out__DR EQU CYREG_PRT2_DR
PWM_Out__INTCFG EQU CYREG_PRT2_INTCFG
PWM_Out__INTSTAT EQU CYREG_PRT2_INTSTAT
PWM_Out__MASK EQU 0x80
PWM_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Out__PC EQU CYREG_PRT2_PC
PWM_Out__PC2 EQU CYREG_PRT2_PC2
PWM_Out__PORT EQU 2
PWM_Out__PS EQU CYREG_PRT2_PS
PWM_Out__SHIFT EQU 7

; SW_Main
SW_Main__0__DM__MASK EQU 0x38000
SW_Main__0__DM__SHIFT EQU 15
SW_Main__0__DR EQU CYREG_PRT3_DR
SW_Main__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW_Main__0__HSIOM_MASK EQU 0x00F00000
SW_Main__0__HSIOM_SHIFT EQU 20
SW_Main__0__INTCFG EQU CYREG_PRT3_INTCFG
SW_Main__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Main__0__MASK EQU 0x20
SW_Main__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Main__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Main__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Main__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Main__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Main__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Main__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Main__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Main__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Main__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Main__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Main__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Main__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Main__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Main__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Main__0__PC EQU CYREG_PRT3_PC
SW_Main__0__PC2 EQU CYREG_PRT3_PC2
SW_Main__0__PORT EQU 3
SW_Main__0__PS EQU CYREG_PRT3_PS
SW_Main__0__SHIFT EQU 5
SW_Main__DR EQU CYREG_PRT3_DR
SW_Main__INTCFG EQU CYREG_PRT3_INTCFG
SW_Main__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Main__MASK EQU 0x20
SW_Main__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Main__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Main__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Main__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Main__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Main__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Main__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Main__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Main__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Main__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Main__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Main__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Main__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Main__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Main__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Main__PC EQU CYREG_PRT3_PC
SW_Main__PC2 EQU CYREG_PRT3_PC2
SW_Main__PORT EQU 3
SW_Main__PS EQU CYREG_PRT3_PS
SW_Main__SHIFT EQU 5

; SW_Plus
SW_Plus__0__DM__MASK EQU 0x1C0000
SW_Plus__0__DM__SHIFT EQU 18
SW_Plus__0__DR EQU CYREG_PRT3_DR
SW_Plus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW_Plus__0__HSIOM_MASK EQU 0x0F000000
SW_Plus__0__HSIOM_SHIFT EQU 24
SW_Plus__0__INTCFG EQU CYREG_PRT3_INTCFG
SW_Plus__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Plus__0__MASK EQU 0x40
SW_Plus__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Plus__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Plus__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Plus__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Plus__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Plus__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Plus__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Plus__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Plus__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Plus__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Plus__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Plus__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Plus__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Plus__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Plus__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Plus__0__PC EQU CYREG_PRT3_PC
SW_Plus__0__PC2 EQU CYREG_PRT3_PC2
SW_Plus__0__PORT EQU 3
SW_Plus__0__PS EQU CYREG_PRT3_PS
SW_Plus__0__SHIFT EQU 6
SW_Plus__DR EQU CYREG_PRT3_DR
SW_Plus__INTCFG EQU CYREG_PRT3_INTCFG
SW_Plus__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Plus__MASK EQU 0x40
SW_Plus__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Plus__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Plus__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Plus__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Plus__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Plus__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Plus__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Plus__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Plus__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Plus__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Plus__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Plus__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Plus__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Plus__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Plus__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Plus__PC EQU CYREG_PRT3_PC
SW_Plus__PC2 EQU CYREG_PRT3_PC2
SW_Plus__PORT EQU 3
SW_Plus__PS EQU CYREG_PRT3_PS
SW_Plus__SHIFT EQU 6

; WDT_ISR
WDT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_ISR__INTC_MASK EQU 0x200
WDT_ISR__INTC_NUMBER EQU 9
WDT_ISR__INTC_PRIOR_MASK EQU 0xC000
WDT_ISR__INTC_PRIOR_NUM EQU 3
WDT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ZC_NInv
ZC_NInv__0__DM__MASK EQU 0xE00000
ZC_NInv__0__DM__SHIFT EQU 21
ZC_NInv__0__DR EQU CYREG_PRT1_DR
ZC_NInv__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ZC_NInv__0__HSIOM_MASK EQU 0xF0000000
ZC_NInv__0__HSIOM_SHIFT EQU 28
ZC_NInv__0__INTCFG EQU CYREG_PRT1_INTCFG
ZC_NInv__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ZC_NInv__0__MASK EQU 0x80
ZC_NInv__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZC_NInv__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZC_NInv__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZC_NInv__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZC_NInv__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZC_NInv__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZC_NInv__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZC_NInv__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZC_NInv__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZC_NInv__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZC_NInv__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZC_NInv__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZC_NInv__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZC_NInv__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZC_NInv__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZC_NInv__0__PC EQU CYREG_PRT1_PC
ZC_NInv__0__PC2 EQU CYREG_PRT1_PC2
ZC_NInv__0__PORT EQU 1
ZC_NInv__0__PS EQU CYREG_PRT1_PS
ZC_NInv__0__SHIFT EQU 7
ZC_NInv__DR EQU CYREG_PRT1_DR
ZC_NInv__INTCFG EQU CYREG_PRT1_INTCFG
ZC_NInv__INTSTAT EQU CYREG_PRT1_INTSTAT
ZC_NInv__MASK EQU 0x80
ZC_NInv__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZC_NInv__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZC_NInv__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZC_NInv__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZC_NInv__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZC_NInv__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZC_NInv__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZC_NInv__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZC_NInv__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZC_NInv__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZC_NInv__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZC_NInv__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZC_NInv__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZC_NInv__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZC_NInv__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZC_NInv__PC EQU CYREG_PRT1_PC
ZC_NInv__PC2 EQU CYREG_PRT1_PC2
ZC_NInv__PORT EQU 1
ZC_NInv__PS EQU CYREG_PRT1_PS
ZC_NInv__SHIFT EQU 7

; LED_Main
LED_Main__0__DM__MASK EQU 0x1C0
LED_Main__0__DM__SHIFT EQU 6
LED_Main__0__DR EQU CYREG_PRT2_DR
LED_Main__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Main__0__HSIOM_MASK EQU 0x00000F00
LED_Main__0__HSIOM_SHIFT EQU 8
LED_Main__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_Main__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Main__0__MASK EQU 0x04
LED_Main__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Main__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Main__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Main__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Main__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Main__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Main__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Main__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Main__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Main__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Main__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Main__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Main__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Main__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Main__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Main__0__PC EQU CYREG_PRT2_PC
LED_Main__0__PC2 EQU CYREG_PRT2_PC2
LED_Main__0__PORT EQU 2
LED_Main__0__PS EQU CYREG_PRT2_PS
LED_Main__0__SHIFT EQU 2
LED_Main__DR EQU CYREG_PRT2_DR
LED_Main__INTCFG EQU CYREG_PRT2_INTCFG
LED_Main__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Main__MASK EQU 0x04
LED_Main__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Main__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Main__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Main__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Main__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Main__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Main__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Main__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Main__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Main__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Main__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Main__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Main__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Main__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Main__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Main__PC EQU CYREG_PRT2_PC
LED_Main__PC2 EQU CYREG_PRT2_PC2
LED_Main__PORT EQU 2
LED_Main__PS EQU CYREG_PRT2_PS
LED_Main__SHIFT EQU 2

; LED_Plus
LED_Plus__0__DM__MASK EQU 0xE00
LED_Plus__0__DM__SHIFT EQU 9
LED_Plus__0__DR EQU CYREG_PRT2_DR
LED_Plus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Plus__0__HSIOM_MASK EQU 0x0000F000
LED_Plus__0__HSIOM_SHIFT EQU 12
LED_Plus__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_Plus__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Plus__0__MASK EQU 0x08
LED_Plus__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Plus__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Plus__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Plus__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Plus__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Plus__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Plus__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Plus__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Plus__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Plus__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Plus__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Plus__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Plus__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Plus__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Plus__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Plus__0__PC EQU CYREG_PRT2_PC
LED_Plus__0__PC2 EQU CYREG_PRT2_PC2
LED_Plus__0__PORT EQU 2
LED_Plus__0__PS EQU CYREG_PRT2_PS
LED_Plus__0__SHIFT EQU 3
LED_Plus__DR EQU CYREG_PRT2_DR
LED_Plus__INTCFG EQU CYREG_PRT2_INTCFG
LED_Plus__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Plus__MASK EQU 0x08
LED_Plus__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Plus__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Plus__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Plus__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Plus__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Plus__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Plus__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Plus__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Plus__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Plus__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Plus__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Plus__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Plus__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Plus__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Plus__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Plus__PC EQU CYREG_PRT2_PC
LED_Plus__PC2 EQU CYREG_PRT2_PC2
LED_Plus__PORT EQU 2
LED_Plus__PS EQU CYREG_PRT2_PS
LED_Plus__SHIFT EQU 3

; OPTO_Drv
OPTO_Drv__0__DM__MASK EQU 0x1C0
OPTO_Drv__0__DM__SHIFT EQU 6
OPTO_Drv__0__DR EQU CYREG_PRT1_DR
OPTO_Drv__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OPTO_Drv__0__HSIOM_MASK EQU 0x00000F00
OPTO_Drv__0__HSIOM_SHIFT EQU 8
OPTO_Drv__0__INTCFG EQU CYREG_PRT1_INTCFG
OPTO_Drv__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OPTO_Drv__0__MASK EQU 0x04
OPTO_Drv__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OPTO_Drv__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OPTO_Drv__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OPTO_Drv__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OPTO_Drv__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OPTO_Drv__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OPTO_Drv__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OPTO_Drv__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OPTO_Drv__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OPTO_Drv__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OPTO_Drv__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OPTO_Drv__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OPTO_Drv__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OPTO_Drv__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OPTO_Drv__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OPTO_Drv__0__PC EQU CYREG_PRT1_PC
OPTO_Drv__0__PC2 EQU CYREG_PRT1_PC2
OPTO_Drv__0__PORT EQU 1
OPTO_Drv__0__PS EQU CYREG_PRT1_PS
OPTO_Drv__0__SHIFT EQU 2
OPTO_Drv__DR EQU CYREG_PRT1_DR
OPTO_Drv__INTCFG EQU CYREG_PRT1_INTCFG
OPTO_Drv__INTSTAT EQU CYREG_PRT1_INTSTAT
OPTO_Drv__MASK EQU 0x04
OPTO_Drv__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OPTO_Drv__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OPTO_Drv__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OPTO_Drv__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OPTO_Drv__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OPTO_Drv__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OPTO_Drv__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OPTO_Drv__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OPTO_Drv__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OPTO_Drv__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OPTO_Drv__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OPTO_Drv__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OPTO_Drv__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OPTO_Drv__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OPTO_Drv__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OPTO_Drv__PC EQU CYREG_PRT1_PC
OPTO_Drv__PC2 EQU CYREG_PRT1_PC2
OPTO_Drv__PORT EQU 1
OPTO_Drv__PS EQU CYREG_PRT1_PS
OPTO_Drv__SHIFT EQU 2

; Opto_PWM_cy_psoc4_abuf
Opto_PWM_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opto_PWM_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opto_PWM_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opto_PWM_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opto_PWM_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opto_PWM_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opto_PWM_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opto_PWM_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opto_PWM_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opto_PWM_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opto_PWM_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opto_PWM_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opto_PWM_cy_psoc4_abuf__OA_NUMBER EQU 0
Opto_PWM_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opto_PWM_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opto_PWM_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Opto_PWM_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Opto_PWM_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

; Relay_1P
Relay_1P__0__DM__MASK EQU 0x07
Relay_1P__0__DM__SHIFT EQU 0
Relay_1P__0__DR EQU CYREG_PRT0_DR
Relay_1P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Relay_1P__0__HSIOM_MASK EQU 0x0000000F
Relay_1P__0__HSIOM_SHIFT EQU 0
Relay_1P__0__INTCFG EQU CYREG_PRT0_INTCFG
Relay_1P__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Relay_1P__0__MASK EQU 0x01
Relay_1P__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Relay_1P__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Relay_1P__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Relay_1P__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Relay_1P__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Relay_1P__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Relay_1P__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Relay_1P__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Relay_1P__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Relay_1P__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Relay_1P__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Relay_1P__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Relay_1P__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Relay_1P__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Relay_1P__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Relay_1P__0__PC EQU CYREG_PRT0_PC
Relay_1P__0__PC2 EQU CYREG_PRT0_PC2
Relay_1P__0__PORT EQU 0
Relay_1P__0__PS EQU CYREG_PRT0_PS
Relay_1P__0__SHIFT EQU 0
Relay_1P__DR EQU CYREG_PRT0_DR
Relay_1P__INTCFG EQU CYREG_PRT0_INTCFG
Relay_1P__INTSTAT EQU CYREG_PRT0_INTSTAT
Relay_1P__MASK EQU 0x01
Relay_1P__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Relay_1P__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Relay_1P__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Relay_1P__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Relay_1P__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Relay_1P__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Relay_1P__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Relay_1P__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Relay_1P__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Relay_1P__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Relay_1P__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Relay_1P__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Relay_1P__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Relay_1P__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Relay_1P__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Relay_1P__PC EQU CYREG_PRT0_PC
Relay_1P__PC2 EQU CYREG_PRT0_PC2
Relay_1P__PORT EQU 0
Relay_1P__PS EQU CYREG_PRT0_PS
Relay_1P__SHIFT EQU 0

; Relay_3W
Relay_3W__0__DM__MASK EQU 0x38
Relay_3W__0__DM__SHIFT EQU 3
Relay_3W__0__DR EQU CYREG_PRT0_DR
Relay_3W__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Relay_3W__0__HSIOM_MASK EQU 0x000000F0
Relay_3W__0__HSIOM_SHIFT EQU 4
Relay_3W__0__INTCFG EQU CYREG_PRT0_INTCFG
Relay_3W__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Relay_3W__0__MASK EQU 0x02
Relay_3W__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Relay_3W__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Relay_3W__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Relay_3W__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Relay_3W__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Relay_3W__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Relay_3W__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Relay_3W__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Relay_3W__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Relay_3W__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Relay_3W__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Relay_3W__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Relay_3W__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Relay_3W__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Relay_3W__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Relay_3W__0__PC EQU CYREG_PRT0_PC
Relay_3W__0__PC2 EQU CYREG_PRT0_PC2
Relay_3W__0__PORT EQU 0
Relay_3W__0__PS EQU CYREG_PRT0_PS
Relay_3W__0__SHIFT EQU 1
Relay_3W__DR EQU CYREG_PRT0_DR
Relay_3W__INTCFG EQU CYREG_PRT0_INTCFG
Relay_3W__INTSTAT EQU CYREG_PRT0_INTSTAT
Relay_3W__MASK EQU 0x02
Relay_3W__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Relay_3W__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Relay_3W__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Relay_3W__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Relay_3W__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Relay_3W__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Relay_3W__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Relay_3W__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Relay_3W__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Relay_3W__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Relay_3W__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Relay_3W__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Relay_3W__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Relay_3W__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Relay_3W__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Relay_3W__PC EQU CYREG_PRT0_PC
Relay_3W__PC2 EQU CYREG_PRT0_PC2
Relay_3W__PORT EQU 0
Relay_3W__PS EQU CYREG_PRT0_PS
Relay_3W__SHIFT EQU 1

; SW_Minus
SW_Minus__0__DM__MASK EQU 0xE00000
SW_Minus__0__DM__SHIFT EQU 21
SW_Minus__0__DR EQU CYREG_PRT3_DR
SW_Minus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW_Minus__0__HSIOM_MASK EQU 0xF0000000
SW_Minus__0__HSIOM_SHIFT EQU 28
SW_Minus__0__INTCFG EQU CYREG_PRT3_INTCFG
SW_Minus__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Minus__0__MASK EQU 0x80
SW_Minus__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Minus__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Minus__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Minus__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Minus__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Minus__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Minus__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Minus__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Minus__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Minus__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Minus__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Minus__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Minus__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Minus__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Minus__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Minus__0__PC EQU CYREG_PRT3_PC
SW_Minus__0__PC2 EQU CYREG_PRT3_PC2
SW_Minus__0__PORT EQU 3
SW_Minus__0__PS EQU CYREG_PRT3_PS
SW_Minus__0__SHIFT EQU 7
SW_Minus__DR EQU CYREG_PRT3_DR
SW_Minus__INTCFG EQU CYREG_PRT3_INTCFG
SW_Minus__INTSTAT EQU CYREG_PRT3_INTSTAT
SW_Minus__MASK EQU 0x80
SW_Minus__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_Minus__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_Minus__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_Minus__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_Minus__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_Minus__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_Minus__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_Minus__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_Minus__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_Minus__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_Minus__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_Minus__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_Minus__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_Minus__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_Minus__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_Minus__PC EQU CYREG_PRT3_PC
SW_Minus__PC2 EQU CYREG_PRT3_PC2
SW_Minus__PORT EQU 3
SW_Minus__PS EQU CYREG_PRT3_PS
SW_Minus__SHIFT EQU 7

; LED_Minus
LED_Minus__0__DM__MASK EQU 0x7000
LED_Minus__0__DM__SHIFT EQU 12
LED_Minus__0__DR EQU CYREG_PRT2_DR
LED_Minus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Minus__0__HSIOM_MASK EQU 0x000F0000
LED_Minus__0__HSIOM_SHIFT EQU 16
LED_Minus__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_Minus__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Minus__0__MASK EQU 0x10
LED_Minus__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Minus__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Minus__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Minus__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Minus__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Minus__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Minus__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Minus__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Minus__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Minus__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Minus__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Minus__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Minus__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Minus__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Minus__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Minus__0__PC EQU CYREG_PRT2_PC
LED_Minus__0__PC2 EQU CYREG_PRT2_PC2
LED_Minus__0__PORT EQU 2
LED_Minus__0__PS EQU CYREG_PRT2_PS
LED_Minus__0__SHIFT EQU 4
LED_Minus__DR EQU CYREG_PRT2_DR
LED_Minus__INTCFG EQU CYREG_PRT2_INTCFG
LED_Minus__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_Minus__MASK EQU 0x10
LED_Minus__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_Minus__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_Minus__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_Minus__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_Minus__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_Minus__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_Minus__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_Minus__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_Minus__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_Minus__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_Minus__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_Minus__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_Minus__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_Minus__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_Minus__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_Minus__PC EQU CYREG_PRT2_PC
LED_Minus__PC2 EQU CYREG_PRT2_PC2
LED_Minus__PORT EQU 2
LED_Minus__PS EQU CYREG_PRT2_PS
LED_Minus__SHIFT EQU 4

; Zero_Cross_cy_psoc4_abuf
Zero_Cross_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Zero_Cross_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Zero_Cross_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Zero_Cross_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Zero_Cross_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Zero_Cross_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Zero_Cross_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Zero_Cross_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Zero_Cross_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Zero_Cross_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Zero_Cross_cy_psoc4_abuf__INTR_SHIFT EQU 1
Zero_Cross_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
Zero_Cross_cy_psoc4_abuf__OA_NUMBER EQU 1
Zero_Cross_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
Zero_Cross_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
Zero_Cross_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
Zero_Cross_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA1_SW
Zero_Cross_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA1_SW_CLEAR

; Relay_Offset_cy_m0s8_tcpwm_1
Relay_Offset_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Relay_Offset_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Relay_Offset_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Relay_Offset_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Relay_Offset_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Relay_Offset_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Relay_Offset_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Relay_Offset_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Relay_Offset_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Relay_Fire_ISR
Relay_Fire_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Relay_Fire_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Relay_Fire_ISR__INTC_MASK EQU 0x10000
Relay_Fire_ISR__INTC_NUMBER EQU 16
Relay_Fire_ISR__INTC_PRIOR_MASK EQU 0xC0
Relay_Fire_ISR__INTC_PRIOR_NUM EQU 2
Relay_Fire_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Relay_Fire_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Relay_Fire_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x041C1193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x040
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
