module shift_reg_sipo(
  input clk,
  input rstn,
  input sdi,
  output reg [3:0]q
);
  always@(posedge clk or negedge rstn)begin
    if(!rstn)
      q<=4'b0000;
    else 
      q[3:0]<={ q[2:0],sdi};
  end
endmodule
  