<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="Other">
    <gui_name language="en">Other</gui_name>
    <description language="en">Other</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr.html" name="ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr.html" name="S_ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr.html" name="N_ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr2.html" name="ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr2.html" name="S_ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-actlr2.html" name="N_ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-cpacr.html" name="CPACR" size="4">
      <gui_name language="en">Architectural Feature Access Control Register</gui_name>
      <description language="en">Controls access to trace, and to Advanced SIMD and floating-point functionality from EL0, EL1, and EL3...</description>
      <bitField enumerationId="CPACR_ASEDIS" name="ASEDIS">
        <gui_name language="en">ASEDIS</gui_name>
        <description language="en">Disables PL0 and PL1 execution of Advanced SIMD instructions.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="CPACR_TRCDIS" name="TRCDIS">
        <gui_name language="en">TRCDIS</gui_name>
        <description language="en">Traps PL0 and PL1 System register accesses to all implemented trace registers to Undefined mode.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField name="cp11">
        <gui_name language="en">cp11</gui_name>
        <description language="en">The value of this field is ignored. If this field is programmed with a different value to the cp10 field then this field is UNKNOWN on a direct read of the CPACR.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField enumerationId="CPACR_cp10" name="cp10">
        <gui_name language="en">cp10</gui_name>
        <description language="en">Defines the access rights for the floating-point and Advanced SIMD functionality.</description>
        <definition>[21:20]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-hactlr.html" name="HACTLR" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register</gui_name>
      <description language="en">Controls IMPLEMENTATION DEFINED features of Hyp mode operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-hactlr2-ns.html" name="HACTLR2" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-hsctlr.html" name="HSCTLR" size="4">
      <gui_name language="en">Hyp System Control Register</gui_name>
      <description language="en">Provides top level control of the system operation in Hyp mode.</description>
      <bitField enumerationId="HSCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on entry to Hyp mode, the endianness of stage 1 translation table walks in the EL2 translation regime, and the endianness of stage 2 translation table walks in the PL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL2 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL2:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at EL2.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at EL2.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL2:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="HSCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL2 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-sctlr.html" name="SCTLR" size="4">
      <gui_name language="en">System Control Register</gui_name>
      <description language="en">Provides the top level control of the system, including its memory system.</description>
      <bitField enumerationId="SCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_AFE" name="AFE">
        <gui_name language="en">AFE</gui_name>
        <description language="en">Access Flag Enable. When using the Short-descriptor translation table format for the PL1&amp;0 translation regime, this bit enables use of the AP[0] bit in the translation descriptors as the Access flag, and restricts access permissions in the translation descriptors to the simplified model.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_TRE" name="TRE">
        <gui_name language="en">TRE</gui_name>
        <description language="en">TEX remap enable. This bit enables remapping of the TEX[2:1] bits in the PL1&amp;0 translation regime for use as two translation table bits that can be managed by the operating system. Enabling this remapping also changes the scheme used to describe the memory region attributes in the VMSA.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on branch to an exception vector or coming out of reset, and the endianness of stage 1 translation table walks in the PL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_UWXN" name="UWXN">
        <gui_name language="en">UWXN</gui_name>
        <description language="en">Unprivileged write permission implies PL1 XN (Execute-never). This bit can force all memory regions that are writable at PL0 to be treated as XN for accesses from software executing at PL1.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the PL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWE" name="nTWE">
        <gui_name language="en">nTWE</gui_name>
        <description language="en">Traps EL0 execution of WFE instructions to Undefined mode.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWI" name="nTWI">
        <gui_name language="en">nTWI</gui_name>
        <description language="en">Traps EL0 execution of WFI instructions to Undefined mode.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_V" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Vectors bit.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL1 and EL0:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at PL0 and PL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at PL1 and PL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField name="UNK">
        <gui_name language="en">UNK</gui_name>
        <description language="en">Writes to this bit are IGNORED. Reads of this bit return an UNKNOWN value.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL1 and EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL1 and EL0 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-sctlr.html" name="S_SCTLR" size="4">
      <gui_name language="en">System Control Register</gui_name>
      <description language="en">Provides the top level control of the system, including its memory system.</description>
      <bitField enumerationId="SCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_AFE" name="AFE">
        <gui_name language="en">AFE</gui_name>
        <description language="en">Access Flag Enable. When using the Short-descriptor translation table format for the PL1&amp;0 translation regime, this bit enables use of the AP[0] bit in the translation descriptors as the Access flag, and restricts access permissions in the translation descriptors to the simplified model.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_TRE" name="TRE">
        <gui_name language="en">TRE</gui_name>
        <description language="en">TEX remap enable. This bit enables remapping of the TEX[2:1] bits in the PL1&amp;0 translation regime for use as two translation table bits that can be managed by the operating system. Enabling this remapping also changes the scheme used to describe the memory region attributes in the VMSA.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on branch to an exception vector or coming out of reset, and the endianness of stage 1 translation table walks in the PL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_UWXN" name="UWXN">
        <gui_name language="en">UWXN</gui_name>
        <description language="en">Unprivileged write permission implies PL1 XN (Execute-never). This bit can force all memory regions that are writable at PL0 to be treated as XN for accesses from software executing at PL1.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the PL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWE" name="nTWE">
        <gui_name language="en">nTWE</gui_name>
        <description language="en">Traps EL0 execution of WFE instructions to Undefined mode.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWI" name="nTWI">
        <gui_name language="en">nTWI</gui_name>
        <description language="en">Traps EL0 execution of WFI instructions to Undefined mode.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_V" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Vectors bit.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL1 and EL0:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at PL0 and PL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at PL1 and PL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField name="UNK">
        <gui_name language="en">UNK</gui_name>
        <description language="en">Writes to this bit are IGNORED. Reads of this bit return an UNKNOWN value.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL1 and EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL1 and EL0 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-sctlr.html" name="N_SCTLR" size="4">
      <gui_name language="en">System Control Register</gui_name>
      <description language="en">Provides the top level control of the system, including its memory system.</description>
      <bitField enumerationId="SCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_AFE" name="AFE">
        <gui_name language="en">AFE</gui_name>
        <description language="en">Access Flag Enable. When using the Short-descriptor translation table format for the PL1&amp;0 translation regime, this bit enables use of the AP[0] bit in the translation descriptors as the Access flag, and restricts access permissions in the translation descriptors to the simplified model.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_TRE" name="TRE">
        <gui_name language="en">TRE</gui_name>
        <description language="en">TEX remap enable. This bit enables remapping of the TEX[2:1] bits in the PL1&amp;0 translation regime for use as two translation table bits that can be managed by the operating system. Enabling this remapping also changes the scheme used to describe the memory region attributes in the VMSA.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on branch to an exception vector or coming out of reset, and the endianness of stage 1 translation table walks in the PL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_UWXN" name="UWXN">
        <gui_name language="en">UWXN</gui_name>
        <description language="en">Unprivileged write permission implies PL1 XN (Execute-never). This bit can force all memory regions that are writable at PL0 to be treated as XN for accesses from software executing at PL1.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the PL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWE" name="nTWE">
        <gui_name language="en">nTWE</gui_name>
        <description language="en">Traps EL0 execution of WFE instructions to Undefined mode.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_nTWI" name="nTWI">
        <gui_name language="en">nTWI</gui_name>
        <description language="en">Traps EL0 execution of WFI instructions to Undefined mode.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_V" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Vectors bit.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL1 and EL0:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at PL0 and PL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at PL1 and PL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField name="UNK">
        <gui_name language="en">UNK</gui_name>
        <description language="en">Writes to this bit are IGNORED. Reads of this bit return an UNKNOWN value.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL1 and EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL1 and EL0 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPACR_ASEDIS">
    <tcf:enumItem description="This control permits execution of Advanced SIMD instructions at PL0 and PL1." name="This_control_permits_execution_of_Advanced_SIMD_instructions_at_PL0_and_PL1" number="0"/>
    <tcf:enumItem description="All instruction encodings that are Advanced SIMD instruction encodings, but are not also floating-point instruction encodings, are UNDEFINED at PL0 and PL1." name="All_instruction_encodings_that_are_Advanced_SIMD_instruction_encodings_but_are_not_also_floating_point_instruction_encodings_are_UNDEFINED_at_PL0_and_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_TRCDIS">
    <tcf:enumItem description="This control has no effect on PL0 and PL1 System register accesses to trace registers." name="This_control_has_no_effect_on_PL0_and_PL1_System_register_accesses_to_trace_registers" number="0"/>
    <tcf:enumItem description="PL0 and PL1 System register accesses to all implemented trace registers are trapped to Undefined mode." name="PL0_and_PL1_System_register_accesses_to_all_implemented_trace_registers_are_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_cp10">
    <tcf:enumItem description="PL0 and PL1 accesses to floating-point and Advanced SIMD registers or instructions are UNDEFINED." name="PL0_and_PL1_accesses_to_floating_point_and_Advanced_SIMD_registers_or_instructions_are_UNDEFINED" number="0"/>
    <tcf:enumItem description="PL0 accesses to floating-point and Advanced SIMD registers or instructions are UNDEFINED. " name="PL0_accesses_to_floating_point_and_Advanced_SIMD_registers_or_instructions_are_UNDEFINED" number="1"/>
    <tcf:enumItem description="Reserved. The effect of programming this field to this value is CONSTRAINED UNPREDICTABLE. See ." name="Reserved" number="2"/>
    <tcf:enumItem description="This control permits full access to the floating-point and Advanced SIMD functionality from PL0 and PL1." name="This_control_permits_full_access_to_the_floating_point_and_Advanced_SIMD_functionality_from_PL0_and_PL1" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_TE">
    <tcf:enumItem description="Exceptions, including reset, taken to A32 state." name="Exceptions_including_reset_taken_to_A32_state" number="0"/>
    <tcf:enumItem description="Exceptions, including reset, taken to T32 state." name="Exceptions_including_reset_taken_to_T32_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_EE">
    <tcf:enumItem description="Little-endian. PSTATE.E is cleared to 0 on entry to Hyp mode. Stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the PL1&amp;0 translation regime are little-endian." name="Little_endian" number="0"/>
    <tcf:enumItem description="Big-endian. PSTATE.E is set to 1 on entry to Hyp mode. Stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the PL1&amp;0 translation regime are big-endian." name="Big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL2 translation regime is forced to XN for accesses from software executing at EL2." name="Any_region_that_is_writable_in_the_EL2_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL2_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="All instruction access to Normal memory from EL2 can be cached at all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL2_can_be_cached_at_all_levels_of_instruction_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at EL2." name="SETEND_instruction_execution_is_enabled_at_EL2" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at EL2." name="SETEND_instructions_are_UNDEFINED_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at EL2." name="All_IT_instruction_functionality_is_enabled_at_EL2" number="0"/>
    <tcf:enumItem description="Any attempt at EL2 to execute any of the following is UNDEFINED..." name="Any_attempt_at_EL2_to_execute_any_of_the_following_is_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_CP15BEN">
    <tcf:enumItem description="EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="EL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="EL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_C">
    <tcf:enumItem description="All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL2_and_all_accesses_to_the_EL2_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, can be cached at all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL2_and_all_accesses_to_the_EL2_translation_tables_can_be_cached_at_all_levels_of_data_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL2..." name="Alignment_fault_checking_disabled_when_executing_at_EL2" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL2..." name="Alignment_fault_checking_enabled_when_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_M">
    <tcf:enumItem description="EL2 stage 1 address translation disabled..." name="EL2_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL2 stage 1 address translation enabled." name="EL2_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_TE">
    <tcf:enumItem description="Exceptions, including reset, taken to A32 state." name="Exceptions_including_reset_taken_to_A32_state" number="0"/>
    <tcf:enumItem description="Exceptions, including reset, taken to T32 state." name="Exceptions_including_reset_taken_to_T32_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_AFE">
    <tcf:enumItem description="In the translation table descriptors, AP[0] is an access permissions bit. The full range of access permissions is supported. No Access flag is implemented." name="In_the_translation_table_descriptors_AP_0_is_an_access_permissions_bit" number="0"/>
    <tcf:enumItem description="In the translation table descriptors, AP[0] is the Access flag. Only the simplified model for access permissions is supported." name="In_the_translation_table_descriptors_AP_0_is_the_Access_flag" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_TRE">
    <tcf:enumItem description="TEX remap disabled. TEX[2:0] are used, with the C and B bits, to describe the memory region attributes." name="TEX_remap_disabled" number="0"/>
    <tcf:enumItem description="TEX remap enabled. TEX[2:1] are reassigned for use as bits managed by the operating system. The TEX[0], C, and B bits are used to describe the memory region attributes, with the MMU remap registers." name="TEX_remap_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EE">
    <tcf:enumItem description="Little-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset. Stage 1 translation table walks in the PL1&amp;0 translation regime are little-endian." name="Little_endian" number="0"/>
    <tcf:enumItem description="Big-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset. Stage 1 translation table walks in the PL1&amp;0 translation regime are big-endian." name="Big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_UWXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable at PL0 forced to XN for accesses from software executing at PL1." name="Any_region_that_is_writable_at_PL0_forced_to_XN_for_accesses_from_software_executing_at_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the PL1&amp;0 translation regime is forced to XN for accesses from software executing at PL1 or PL0." name="Any_region_that_is_writable_in_the_PL1_0_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_PL1_or_PL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_nTWE">
    <tcf:enumItem description="Any attempt to execute a WFE instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFE_instruction_at_EL0_is_trapped_to_Undefined_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_nTWI">
    <tcf:enumItem description="Any attempt to execute a WFI instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFI_instruction_at_EL0_is_trapped_to_Undefined_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_V">
    <tcf:enumItem description="Normal exception vectors. Base address is held in VBAR." name="Normal_exception_vectors" number="0"/>
    <tcf:enumItem description="High exception vectors (Hivecs), base address 0xFFFF0000. This base address cannot be remapped." name="High_exception_vectors_Hivecs_base_address_0xFFFF0000" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_I">
    <tcf:enumItem description="All instruction access to Normal memory from PL1 and PL0 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_PL1_and_PL0_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="All instruction access to Normal memory from PL1 and PL0 can be cached at all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_PL1_and_PL0_can_be_cached_at_all_levels_of_instruction_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at PL0 and PL1." name="SETEND_instruction_execution_is_enabled_at_PL0_and_PL1" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at PL0 and PL1." name="SETEND_instructions_are_UNDEFINED_at_PL0_and_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at PL1 and PL0." name="All_IT_instruction_functionality_is_enabled_at_PL1_and_PL0" number="0"/>
    <tcf:enumItem description="Any attempt at PL1 or PL0 to execute any of the following is UNDEFINED..." name="Any_attempt_at_PL1_or_PL0_to_execute_any_of_the_following_is_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_CP15BEN">
    <tcf:enumItem description="PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="PL0_and_PL1_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="PL0_and_PL1_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_C">
    <tcf:enumItem description="All data access to Normal memory from PL1 and PL0, and all accesses to the PL1&amp;0 stage 1 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_PL1_and_PL0_and_all_accesses_to_the_PL1_0_stage_1_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="All data access to Normal memory from PL1 and PL0, and all accesses to the PL1&amp;0 stage 1 translation tables, can be cached at all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_PL1_and_PL0_and_all_accesses_to_the_PL1_0_stage_1_translation_tables_can_be_cached_at_all_levels_of_data_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at PL1 or PL0..." name="Alignment_fault_checking_disabled_when_executing_at_PL1_or_PL0" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at PL1 or PL0..." name="Alignment_fault_checking_enabled_when_executing_at_PL1_or_PL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_M">
    <tcf:enumItem description="EL1 and EL0 stage 1 address translation disabled..." name="EL1_and_EL0_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL1 and EL0 stage 1 address translation enabled." name="EL1_and_EL0_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
