Return-Path: niharr@cse.iitm.ac.in
Received: from mail.cse.iitm.ac.in (LHLO mail.cse.iitm.ac.in) (10.6.5.215)
 by mail.cse.iitm.ac.in with LMTP; Tue, 19 Aug 2014 07:33:21 +0530 (IST)
Received: from localhost (localhost.localdomain [127.0.0.1])
	by mail.cse.iitm.ac.in (Postfix) with ESMTP id D18B8F7812E;
	Tue, 19 Aug 2014 07:33:14 +0530 (IST)
X-Virus-Scanned: amavisd-new at mail.cse.iitm.ac.in
X-Spam-Flag: NO
X-Spam-Score: -1.105
X-Spam-Level: 
X-Spam-Status: No, score=-1.105 tagged_above=-10 required=6.6
	tests=[BAYES_00=-1.9, HELO_NO_DOMAIN=0.001, HTML_MESSAGE=0.001,
	RDNS_NONE=0.793] autolearn=no
Received: from mail.cse.iitm.ac.in ([127.0.0.1])
	by localhost (mail.cse.iitm.ac.in [127.0.0.1]) (amavisd-new, port 10024)
	with ESMTP id O-qjaqUsUSUt; Tue, 19 Aug 2014 07:33:11 +0530 (IST)
Received: from mail.cse.iitm.ac.in (mail.cse.iitm.ac.in [10.6.5.215])
	by mail.cse.iitm.ac.in (Postfix) with ESMTP id 91E2FF78104;
	Tue, 19 Aug 2014 07:33:10 +0530 (IST)
Date: Tue, 19 Aug 2014 07:33:10 +0530 (IST)
From: niharr@cse.iitm.ac.in
To: Seminar <seminar@cse.iitm.ac.in>, scholars@cse.iitm.ac.in
Cc: Shankar Balachandran <shankar@cse.iitm.ac.in>, madhu  <madhu@cse.iitm.ac.in>, 
	sridhara  <sridhara@ee.iitm.ac.in>, sdas  <sdas@cse.iitm.ac.in>
Message-ID: <1985892913.52338.1408413790441.JavaMail.root@mail.cse.iitm.ac.in>
In-Reply-To: <2012676843.48387.1407980009112.JavaMail.root@mail.cse.iitm.ac.in>
Subject: Re: MS Seminar Invitation
MIME-Version: 1.0
Content-Type: multipart/alternative; 
	boundary="----=_Part_52337_636428539.1408413790440"
X-Originating-IP: [10.93.0.38]
X-Mailer: Zimbra 6.0.7_GA_2473.DEBIAN5_64 (ZimbraWebClient - FF3.0 (Win)/6.0.7_GA_2473.DEBIAN5_64)

------=_Part_52337_636428539.1408413790440
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit

A gentle reminder 

Regards, 
Nihar Rathod 
CS12S041 
RISE Lab 
CSE Dept. 


From: niharr@cse.iitm.ac.in 
To: "Seminar" <seminar@cse.iitm.ac.in>, scholars@cse.iitm.ac.in 
Cc: "Shankar Balachandran" <shankar@cse.iitm.ac.in>, "madhu" <madhu@cse.iitm.ac.in>, sridhara@ee.iitm.ac.in, "sdas" <sdas@cse.iitm.ac.in> 
Sent: Thursday, August 14, 2014 7:03:29 AM 
Subject: MS Seminar Invitation 




Dear All, 
I am presenting my MS Seminar on 19th August , 2014(Tuesday) . Please make it convenient to attend the talk and give your valuable feedback. 

Details: 

Topic : Low cost router micro-architecture for Network on-Chip 


Speaker : Rathod Nihar B 

Guide : Dr Shankar Balachandran 

Date : August 19 , 2014 
Time : 3PM to 4 PM 
Venue : BSB 361(Seminar Hall), Dept of Computer Science and Engineering 


Abstract 



Network on Chip(NoC) architectures are widely accepted as effective communication fabric to handle large and high performance Chip Multi-Processor (CMP) systems. Chip designers are use more processing elements on a single chip to gain performance by exploiting parallelism. As core count in increases, design complexity, area and power consumption have become serious concern for scalable multi-core systems. Enhancing performance of NoCs under strict area and power budgets is of practical concern. Many low cost router micro-architecture have been proposed with simple design, which consumes less power and area but at the cost of increase in the average latency of the network. 


In this work, we analysed the existing low cost router for unidirectional torus topology. We identified the scenarios that affects the performance of the router. We have optimized the router design and proposed CAERUS router micro-architecture. CAERUS design has an effective ejection policy, which avoids unnecessary traversals and an arbitration policy, which balances the opportunity for progress among the router. Experimental results show that, compared to the existing low-cost router designs, CAERUS reduces the traversal latency of the flits in the network and sustain the throughput at higher injection rates. The area and power expenditures are comparable to the existing low cost router architectures. 

All are invited. 



Thanks, 


Best Regards, Nihar Rathod 
CS12S041 
RISE Lab 
CSE Dept. 

------=_Part_52337_636428539.1408413790440
Content-Type: text/html; charset=utf-8
Content-Transfer-Encoding: quoted-printable

<html><head><style type=3D'text/css'>p { margin: 0; }</style></head><body><=
div style=3D'font-family: Times New Roman; font-size: 12pt; color: #000000'=
>A gentle reminder<br><br>Regards,<br><font color=3D"#3333ff"><font size=3D=
"3">Nihar Rathod</font><br>CS12S041<br>RISE Lab<br>CSE Dept.</font><br><br>=
<hr id=3D"zwchr"><b>From: </b>niharr@cse.iitm.ac.in<br><b>To: </b>"Seminar"=
 &lt;seminar@cse.iitm.ac.in&gt;, scholars@cse.iitm.ac.in<br><b>Cc: </b>"Sha=
nkar Balachandran" &lt;shankar@cse.iitm.ac.in&gt;, "madhu" &lt;madhu@cse.ii=
tm.ac.in&gt;, sridhara@ee.iitm.ac.in, "sdas" &lt;sdas@cse.iitm.ac.in&gt;<br=
><b>Sent: </b>Thursday, August 14, 2014 7:03:29 AM<br><b>Subject: </b>MS Se=
minar Invitation<br><br><style>p { margin: 0; }</style><div style=3D"font-f=
amily: Times New Roman; font-size: 12pt; color: #000000"><div style=3D"font=
-family: Times New Roman; font-size: 12pt; color: #000000"><div style=3D"te=
xt-align: justify;">Dear All,</div><br><font size=3D"3">I am presenting my =
MS Seminar on </font><b style=3D"color: rgb(0, 0, 0); font-family: 'Times N=
ew Roman'; font-size: 12pt;"><span class=3D"Object" id=3D"OBJ_PREFIX_DWT61"=
>19th August</span>, 2014(Tuesday)</b><font size=3D"3">. Please make it con=
venient to attend the talk and give your valuable feedback.</font><br><br><=
font size=3D"3">Details:</font><br><br><b style=3D"color: rgb(0, 0, 0); fon=
t-family: 'Times New Roman'; font-size: 12pt;">Topic &nbsp; &nbsp; &nbsp; :=
 Low cost router micro-architecture for Network on-Chip<br></b><div><div st=
yle=3D"color: rgb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt=
;"><b>Speaker &nbsp;:&nbsp; </b>Rathod Nihar B<br></div><div style=3D"color=
: rgb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt;"><b>Guide =
&nbsp; &nbsp; &nbsp;: &nbsp;</b>Dr Shankar Balachandran<br></div><div style=
=3D"color: rgb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt;">=
<b>Date &nbsp; &nbsp; &nbsp; &nbsp;:</b>&nbsp; <span class=3D"Object" id=3D=
"OBJ_PREFIX_DWT63">August 19</span>, 2014&nbsp;</div><div style=3D"color: r=
gb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt;"><b>Time &nbs=
p; &nbsp; &nbsp; :&nbsp; </b>3PM to 4 PM</div><div style=3D"color: rgb(0, 0=
, 0); font-family: 'Times New Roman'; font-size: 12pt;"><b>Venue &nbsp; &nb=
sp; :&nbsp; </b>BSB 361(Seminar Hall), Dept of Computer Science and Enginee=
ring</div><div style=3D"color: rgb(0, 0, 0); font-family: 'Times New Roman'=
; font-size: 12pt;"><br></div><div style=3D"color: rgb(0, 0, 0); font-famil=
y: 'Times New Roman'; font-size: 12pt;"><b>Abstract</b></div><div style=3D"=
color: rgb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt;"><br>=
<p dir=3D"ltr" style=3D"line-height:1.15;margin-top:0pt;margin-bottom:0pt;"=
 id=3D"docs-internal-guid-5e61ce7d-d236-db5f-cb5f-0946e1a33434"><span style=
=3D"font-size:15px;font-family:Arial;color:#000000;background-color:transpa=
rent;font-weight:normal;font-style:normal;font-variant:normal;text-decorati=
on:none;vertical-align:baseline;">Network on Chip(NoC) architectures are wi=
dely accepted as effective communication fabric to handle large and high pe=
rformance Chip Multi-Processor (CMP) systems. Chip designers are use more p=
rocessing elements on a single chip to gain performance by exploiting paral=
lelism. As core count in increases, design complexity, area and power consu=
mption have become serious concern for scalable multi-core systems. Enhanci=
ng performance of NoCs under strict area and power budgets is of practical =
concern. Many low cost router micro-architecture have &nbsp;been proposed w=
ith simple design, which consumes less power and area but at the cost of in=
crease in the average latency of the network. </span></p><br><p dir=3D"ltr"=
 style=3D"line-height:1.15;margin-top:0pt;margin-bottom:0pt;"><span style=
=3D"font-size:15px;font-family:Arial;color:#000000;background-color:transpa=
rent;font-weight:normal;font-style:normal;font-variant:normal;text-decorati=
on:none;vertical-align:baseline;">In this work, we analysed the existing lo=
w cost router for unidirectional torus topology. We identified the scenario=
s that affects the performance of the router. We have optimized the router =
design and proposed CAERUS router micro-architecture. CAERUS design has an =
effective ejection policy, which avoids unnecessary traversals and an arbit=
ration policy, which balances the opportunity for progress among the router=
. Experimental results show that, compared to the existing low-cost router =
designs, CAERUS reduces the traversal latency of the flits in the network a=
nd sustain the throughput at higher injection rates. The area and power exp=
enditures are comparable to the existing low cost router architectures.</sp=
an></p></div><div><span style=3D"font-family: 'Times New Roman', serif; bac=
kground-color: rgb(255, 255, 255);"><br>All are invited.</span></div><div><=
div style=3D"text-align: left; color: rgb(0, 0, 0); font-family: 'Times New=
 Roman'; font-size: 12pt;"><br></div><div style=3D"text-align: left; color:=
 rgb(0, 0, 0); font-family: 'Times New Roman'; font-size: 12pt;">Thanks,</d=
iv><div style=3D"text-align: left; color: rgb(0, 0, 0); font-family: 'Times=
 New Roman'; font-size: 12pt;"><br></div><div style=3D"text-align: left; fo=
nt-family: 'Times New Roman'; font-size: 12pt;"><font color=3D"#330033">Bes=
t Regards,</font></div><font color=3D"#3333ff"><font size=3D"3">Nihar Ratho=
d</font><br>CS12S041<br>RISE Lab<br>CSE Dept.<br></font></div></div></div><=
/div></div></body></html>
------=_Part_52337_636428539.1408413790440--
