{'b_rptr': {'CDeps': [[[], [], ['rrst_n']], [[], [], ['rrst_n']]],
            'CLines': [[None, None, '16:C'], [None, None, '16:C']],
            'Clocked': False,
            'DDeps': [[], ['b_rptr_next']],
            'DLines': ['17:D', '21:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970765250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970765c10>]},
 'b_rptr_next': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['b_rptr', 'r_en', 'empty']],
                 'DLines': ['11:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe96fc57b50>]},
 'empty': {'CDeps': [[[], [], ['rrst_n']], [[], [], ['rrst_n']]],
           'CLines': [[None, None, '27:C'], [None, None, '27:C']],
           'Clocked': False,
           'DDeps': [[], ['rempty']],
           'DLines': ['27:D', '28:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970765e50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9707650d0>]},
 'g_rptr': {'CDeps': [[[], [], ['rrst_n']], [[], [], ['rrst_n']]],
            'CLines': [[None, None, '16:C'], [None, None, '16:C']],
            'Clocked': False,
            'DDeps': [[], ['g_rptr_next']],
            'DLines': ['18:D', '22:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970765f90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970765b10>]},
 'g_rptr_next': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['b_rptr_next', 'b_rptr_next']],
                 'DLines': ['12:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe96fc73250>]},
 'rempty': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['g_wptr_sync', 'g_rptr_next']],
            'DLines': ['13:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe96fc73790>]}}
