<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1522395576">
  <File Type="PA-TCL" Name="TxRx_5x2_7to1_Appslevel.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="TxRx_5x2_7to1_Appslevel_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="TxRx_5x2_7to1_Appslevel_reports.tcl"/>
  <File Type="RDS-RDS" Name="TxRx_5x2_7to1_Appslevel.vds"/>
  <File Type="RDS-UTIL" Name="TxRx_5x2_7to1_Appslevel_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TxRx_5x2_7to1_Appslevel_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TxRx_5x2_7to1_Appslevel.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="TxRx_5x2_7to1_Appslevel_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="TxRx_5x2_7to1_Appslevel_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../Libraries/Ila_Lib/Ctrl_Ila/Ctrl_Ila.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Vio_Lib/Ctrl_Vio/Ctrl_Vio.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Transmitter_Lib/clock_generator_pll_7_to_1_diff_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Transmitter_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Transmitter_Lib/serdes_7_to_1_diff_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Transmitter_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Transmitter_Lib/n_x_serdes_7_to_1_diff_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Transmitter_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Transmitter_Lib/Ddr_Tx_5x2_7to1.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Transmitter_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Osc_Control_Lib/controller_top.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Osc_Control_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/delay_controller_wrap.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/gearbox_4_to_7.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/gearbox_4_to_7_slave.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Osc_Control_Lib/kcpsm6.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Osc_Control_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Osc_Control_Lib/i2c_controller.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Osc_Control_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/serdes_1_to_7_mmcm_idelay_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/serdes_1_to_7_slave_idelay_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Libraries/Receiver_Lib/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd">
      <FileInfo>
        <Attr Name="Library" Val="Receiver_Lib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Vhdl/TxRx_5x2_7to1_Toplevel.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Vhdl/TxRx_5x2_7to1_Appslevel.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TxRx_5x2_7to1_Appslevel"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../Constraints/Xapp585_RxTx_LPC_LA_02Mar18.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Constraints/Xapp585_RxTx_Timing_05Mar18.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Constraints/Xapp585_RxTx_BitStream_12Mar18.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Constraints/Xapp585_RxTx_HPC_LA_22Mar18.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
