
# Simulation Configuration
num_sim_cores 80 
num_sim_small_cores 80 
core_type nvbit
max_threads_per_core 1024 
num_sim_medium_cores 0
num_sim_large_cores 0


# Clock
# from device query for gtx580 on damint - gpu clock - 1.66 GHz, mem clock - 2100 MHz
clock_cpu 2.0
clock_gpu 2.0
clock_llc 2.0
clock_noc 2.0
clock_mc  2.0


# Small Core Configuration
fetch_wdith 4
width 1
fetch_latency 5
alloc_latency 5
rob_size 1024
schedule ooo
isched_rate 4
msched_rate 4
fsched_rate 4
bp_hist_length 14
max_block_per_core  8  
fetch_policy rr
mt_no_fetch_br 1
fetch_only_load_ready 0
schedule_ratio 4
fetch_ratio 4
gpu_sched 1
icache_num_set 8


# Memory
memory_type l2_decoupled_network
perfect_dcache 0
enable_cache_coherence 0
dram_merge_requests 1
mem_ooo_stores 0
ptx_common_cache 0
const_cache_size 8192
texture_cache_size 8192
shared_mem_size 16384
shared_mem_banks 32
shared_mem_cycles 2
shared_mem_ports 1
byte_level_access 0

l1_small_line_size 128
#96 KB
l1_small_num_set 128 
l1_small_assoc 6
#16 KB
#l1_small_num_set 32
#l1_small_assoc 4

l1_small_latency 30
l2_small_latency 100
llc_latency 200

# L3 Cache (4.5MB 24 way)
num_llc 12 
llc_num_set 128
llc_line_size 128
llc_assoc 24 
llc_num_bank 4
llc_latency 200 


# DRAM
dram_num_mc 6
dram_bus_width 8
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 1
dram_rowbuffer_size 2048
dram_scheduling_policy DRAMSIM3
#dram_scheduling_policy RAMULATOukk



infinite_port 0
pref_train_inst_once 0
pref_framework_on 1



bug_detector_enable 1

sim_cycle_count 0
max_insts 200000000
heartbeat_interval 1000000
forward_progress_limit 100000
blocks_to_simulate 0
ptx_exec_ratio 2
num_warp_scheduler 2


noc_topology simple_noc
noc_dimension 0
link_width 32

## bounds checking 
enable_bounds_checking 0 
enable_bounds_ids_file 0 
bounds_l0_cache_lat 10 
bounds_l1_cache_lat 30 
bounds_l1_cache_miss_lat 300 


# DEBUG
debug_core_id 0
debug_cycle_start 1
debug_cycle_stop 0
debug_front_stage 0
debug_alloc_stage 0
debug_schedule_stage 0
debug_exec_stage 0
debug_dcu_stage 0
debug_retire_stage 0
debug_map_stage 0
debug_mem  0
debug_trace_read 1 
debug_print_trace 1
debug_sim_thread_schedule 0
debug_cache_lib 0
debug_bp_dir 0
