
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022298  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014d8  080223d8  080223d8  000233d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  080238b0  080238b0  000248b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08023988  08023988  00025324  2**0
                  CONTENTS
  5 .ARM          00000008  08023988  08023988  00024988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08023990  08023990  00025324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08023990  08023990  00024990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08023994  08023994  00024994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  08023998  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000025c4  20000324  08023cbc  00025324  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028e8  08023cbc  000258e8  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00025324  2**0
                  CONTENTS, READONLY
 13 .debug_info   00046ee5  00000000  00000000  0002534e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ac98  00000000  00000000  0006c233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003550  00000000  00000000  00076ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000028a8  00000000  00000000  0007a420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a454  00000000  00000000  0007ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004326f  00000000  00000000  000a711c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ced59  00000000  00000000  000ea38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001b90e4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000eb70  00000000  00000000  001b9128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001c7c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	080223c0 	.word	0x080223c0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	080223c0 	.word	0x080223c0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_fmul>:
 8000230:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000234:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000238:	bf1e      	ittt	ne
 800023a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800023e:	ea92 0f0c 	teqne	r2, ip
 8000242:	ea93 0f0c 	teqne	r3, ip
 8000246:	d06f      	beq.n	8000328 <__aeabi_fmul+0xf8>
 8000248:	441a      	add	r2, r3
 800024a:	ea80 0c01 	eor.w	ip, r0, r1
 800024e:	0240      	lsls	r0, r0, #9
 8000250:	bf18      	it	ne
 8000252:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000256:	d01e      	beq.n	8000296 <__aeabi_fmul+0x66>
 8000258:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800025c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000260:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000264:	fba0 3101 	umull	r3, r1, r0, r1
 8000268:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800026c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000270:	bf3e      	ittt	cc
 8000272:	0049      	lslcc	r1, r1, #1
 8000274:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000278:	005b      	lslcc	r3, r3, #1
 800027a:	ea40 0001 	orr.w	r0, r0, r1
 800027e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000282:	2afd      	cmp	r2, #253	@ 0xfd
 8000284:	d81d      	bhi.n	80002c2 <__aeabi_fmul+0x92>
 8000286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800028a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800028e:	bf08      	it	eq
 8000290:	f020 0001 	biceq.w	r0, r0, #1
 8000294:	4770      	bx	lr
 8000296:	f090 0f00 	teq	r0, #0
 800029a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800029e:	bf08      	it	eq
 80002a0:	0249      	lsleq	r1, r1, #9
 80002a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002aa:	3a7f      	subs	r2, #127	@ 0x7f
 80002ac:	bfc2      	ittt	gt
 80002ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80002b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002b6:	4770      	bxgt	lr
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	3a01      	subs	r2, #1
 80002c2:	dc5d      	bgt.n	8000380 <__aeabi_fmul+0x150>
 80002c4:	f112 0f19 	cmn.w	r2, #25
 80002c8:	bfdc      	itt	le
 80002ca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80002ce:	4770      	bxle	lr
 80002d0:	f1c2 0200 	rsb	r2, r2, #0
 80002d4:	0041      	lsls	r1, r0, #1
 80002d6:	fa21 f102 	lsr.w	r1, r1, r2
 80002da:	f1c2 0220 	rsb	r2, r2, #32
 80002de:	fa00 fc02 	lsl.w	ip, r0, r2
 80002e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80002e6:	f140 0000 	adc.w	r0, r0, #0
 80002ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002ee:	bf08      	it	eq
 80002f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002f4:	4770      	bx	lr
 80002f6:	f092 0f00 	teq	r2, #0
 80002fa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80002fe:	bf02      	ittt	eq
 8000300:	0040      	lsleq	r0, r0, #1
 8000302:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000306:	3a01      	subeq	r2, #1
 8000308:	d0f9      	beq.n	80002fe <__aeabi_fmul+0xce>
 800030a:	ea40 000c 	orr.w	r0, r0, ip
 800030e:	f093 0f00 	teq	r3, #0
 8000312:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000316:	bf02      	ittt	eq
 8000318:	0049      	lsleq	r1, r1, #1
 800031a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800031e:	3b01      	subeq	r3, #1
 8000320:	d0f9      	beq.n	8000316 <__aeabi_fmul+0xe6>
 8000322:	ea41 010c 	orr.w	r1, r1, ip
 8000326:	e78f      	b.n	8000248 <__aeabi_fmul+0x18>
 8000328:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800032c:	ea92 0f0c 	teq	r2, ip
 8000330:	bf18      	it	ne
 8000332:	ea93 0f0c 	teqne	r3, ip
 8000336:	d00a      	beq.n	800034e <__aeabi_fmul+0x11e>
 8000338:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800033c:	bf18      	it	ne
 800033e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000342:	d1d8      	bne.n	80002f6 <__aeabi_fmul+0xc6>
 8000344:	ea80 0001 	eor.w	r0, r0, r1
 8000348:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800034c:	4770      	bx	lr
 800034e:	f090 0f00 	teq	r0, #0
 8000352:	bf17      	itett	ne
 8000354:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000358:	4608      	moveq	r0, r1
 800035a:	f091 0f00 	teqne	r1, #0
 800035e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000362:	d014      	beq.n	800038e <__aeabi_fmul+0x15e>
 8000364:	ea92 0f0c 	teq	r2, ip
 8000368:	d101      	bne.n	800036e <__aeabi_fmul+0x13e>
 800036a:	0242      	lsls	r2, r0, #9
 800036c:	d10f      	bne.n	800038e <__aeabi_fmul+0x15e>
 800036e:	ea93 0f0c 	teq	r3, ip
 8000372:	d103      	bne.n	800037c <__aeabi_fmul+0x14c>
 8000374:	024b      	lsls	r3, r1, #9
 8000376:	bf18      	it	ne
 8000378:	4608      	movne	r0, r1
 800037a:	d108      	bne.n	800038e <__aeabi_fmul+0x15e>
 800037c:	ea80 0001 	eor.w	r0, r0, r1
 8000380:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000384:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000388:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800038c:	4770      	bx	lr
 800038e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000392:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000396:	4770      	bx	lr

08000398 <__aeabi_drsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	e002      	b.n	80003a4 <__adddf3>
 800039e:	bf00      	nop

080003a0 <__aeabi_dsub>:
 80003a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003a4 <__adddf3>:
 80003a4:	b530      	push	{r4, r5, lr}
 80003a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ae:	ea94 0f05 	teq	r4, r5
 80003b2:	bf08      	it	eq
 80003b4:	ea90 0f02 	teqeq	r0, r2
 80003b8:	bf1f      	itttt	ne
 80003ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ca:	f000 80e2 	beq.w	8000592 <__adddf3+0x1ee>
 80003ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003d6:	bfb8      	it	lt
 80003d8:	426d      	neglt	r5, r5
 80003da:	dd0c      	ble.n	80003f6 <__adddf3+0x52>
 80003dc:	442c      	add	r4, r5
 80003de:	ea80 0202 	eor.w	r2, r0, r2
 80003e2:	ea81 0303 	eor.w	r3, r1, r3
 80003e6:	ea82 0000 	eor.w	r0, r2, r0
 80003ea:	ea83 0101 	eor.w	r1, r3, r1
 80003ee:	ea80 0202 	eor.w	r2, r0, r2
 80003f2:	ea81 0303 	eor.w	r3, r1, r3
 80003f6:	2d36      	cmp	r5, #54	@ 0x36
 80003f8:	bf88      	it	hi
 80003fa:	bd30      	pophi	{r4, r5, pc}
 80003fc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000400:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000404:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800040c:	d002      	beq.n	8000414 <__adddf3+0x70>
 800040e:	4240      	negs	r0, r0
 8000410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000414:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000418:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800041c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000420:	d002      	beq.n	8000428 <__adddf3+0x84>
 8000422:	4252      	negs	r2, r2
 8000424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000428:	ea94 0f05 	teq	r4, r5
 800042c:	f000 80a7 	beq.w	800057e <__adddf3+0x1da>
 8000430:	f1a4 0401 	sub.w	r4, r4, #1
 8000434:	f1d5 0e20 	rsbs	lr, r5, #32
 8000438:	db0d      	blt.n	8000456 <__adddf3+0xb2>
 800043a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800043e:	fa22 f205 	lsr.w	r2, r2, r5
 8000442:	1880      	adds	r0, r0, r2
 8000444:	f141 0100 	adc.w	r1, r1, #0
 8000448:	fa03 f20e 	lsl.w	r2, r3, lr
 800044c:	1880      	adds	r0, r0, r2
 800044e:	fa43 f305 	asr.w	r3, r3, r5
 8000452:	4159      	adcs	r1, r3
 8000454:	e00e      	b.n	8000474 <__adddf3+0xd0>
 8000456:	f1a5 0520 	sub.w	r5, r5, #32
 800045a:	f10e 0e20 	add.w	lr, lr, #32
 800045e:	2a01      	cmp	r2, #1
 8000460:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000464:	bf28      	it	cs
 8000466:	f04c 0c02 	orrcs.w	ip, ip, #2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	18c0      	adds	r0, r0, r3
 8000470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	d507      	bpl.n	800048a <__adddf3+0xe6>
 800047a:	f04f 0e00 	mov.w	lr, #0
 800047e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000482:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000486:	eb6e 0101 	sbc.w	r1, lr, r1
 800048a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800048e:	d31b      	bcc.n	80004c8 <__adddf3+0x124>
 8000490:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000494:	d30c      	bcc.n	80004b0 <__adddf3+0x10c>
 8000496:	0849      	lsrs	r1, r1, #1
 8000498:	ea5f 0030 	movs.w	r0, r0, rrx
 800049c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a0:	f104 0401 	add.w	r4, r4, #1
 80004a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004ac:	f080 809a 	bcs.w	80005e4 <__adddf3+0x240>
 80004b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004b4:	bf08      	it	eq
 80004b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004ba:	f150 0000 	adcs.w	r0, r0, #0
 80004be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004c2:	ea41 0105 	orr.w	r1, r1, r5
 80004c6:	bd30      	pop	{r4, r5, pc}
 80004c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004cc:	4140      	adcs	r0, r0
 80004ce:	eb41 0101 	adc.w	r1, r1, r1
 80004d2:	3c01      	subs	r4, #1
 80004d4:	bf28      	it	cs
 80004d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004da:	d2e9      	bcs.n	80004b0 <__adddf3+0x10c>
 80004dc:	f091 0f00 	teq	r1, #0
 80004e0:	bf04      	itt	eq
 80004e2:	4601      	moveq	r1, r0
 80004e4:	2000      	moveq	r0, #0
 80004e6:	fab1 f381 	clz	r3, r1
 80004ea:	bf08      	it	eq
 80004ec:	3320      	addeq	r3, #32
 80004ee:	f1a3 030b 	sub.w	r3, r3, #11
 80004f2:	f1b3 0220 	subs.w	r2, r3, #32
 80004f6:	da0c      	bge.n	8000512 <__adddf3+0x16e>
 80004f8:	320c      	adds	r2, #12
 80004fa:	dd08      	ble.n	800050e <__adddf3+0x16a>
 80004fc:	f102 0c14 	add.w	ip, r2, #20
 8000500:	f1c2 020c 	rsb	r2, r2, #12
 8000504:	fa01 f00c 	lsl.w	r0, r1, ip
 8000508:	fa21 f102 	lsr.w	r1, r1, r2
 800050c:	e00c      	b.n	8000528 <__adddf3+0x184>
 800050e:	f102 0214 	add.w	r2, r2, #20
 8000512:	bfd8      	it	le
 8000514:	f1c2 0c20 	rsble	ip, r2, #32
 8000518:	fa01 f102 	lsl.w	r1, r1, r2
 800051c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000520:	bfdc      	itt	le
 8000522:	ea41 010c 	orrle.w	r1, r1, ip
 8000526:	4090      	lslle	r0, r2
 8000528:	1ae4      	subs	r4, r4, r3
 800052a:	bfa2      	ittt	ge
 800052c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000530:	4329      	orrge	r1, r5
 8000532:	bd30      	popge	{r4, r5, pc}
 8000534:	ea6f 0404 	mvn.w	r4, r4
 8000538:	3c1f      	subs	r4, #31
 800053a:	da1c      	bge.n	8000576 <__adddf3+0x1d2>
 800053c:	340c      	adds	r4, #12
 800053e:	dc0e      	bgt.n	800055e <__adddf3+0x1ba>
 8000540:	f104 0414 	add.w	r4, r4, #20
 8000544:	f1c4 0220 	rsb	r2, r4, #32
 8000548:	fa20 f004 	lsr.w	r0, r0, r4
 800054c:	fa01 f302 	lsl.w	r3, r1, r2
 8000550:	ea40 0003 	orr.w	r0, r0, r3
 8000554:	fa21 f304 	lsr.w	r3, r1, r4
 8000558:	ea45 0103 	orr.w	r1, r5, r3
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	f1c4 040c 	rsb	r4, r4, #12
 8000562:	f1c4 0220 	rsb	r2, r4, #32
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 f304 	lsl.w	r3, r1, r4
 800056e:	ea40 0003 	orr.w	r0, r0, r3
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	fa21 f004 	lsr.w	r0, r1, r4
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	f094 0f00 	teq	r4, #0
 8000582:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000586:	bf06      	itte	eq
 8000588:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800058c:	3401      	addeq	r4, #1
 800058e:	3d01      	subne	r5, #1
 8000590:	e74e      	b.n	8000430 <__adddf3+0x8c>
 8000592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000596:	bf18      	it	ne
 8000598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800059c:	d029      	beq.n	80005f2 <__adddf3+0x24e>
 800059e:	ea94 0f05 	teq	r4, r5
 80005a2:	bf08      	it	eq
 80005a4:	ea90 0f02 	teqeq	r0, r2
 80005a8:	d005      	beq.n	80005b6 <__adddf3+0x212>
 80005aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ae:	bf04      	itt	eq
 80005b0:	4619      	moveq	r1, r3
 80005b2:	4610      	moveq	r0, r2
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	ea91 0f03 	teq	r1, r3
 80005ba:	bf1e      	ittt	ne
 80005bc:	2100      	movne	r1, #0
 80005be:	2000      	movne	r0, #0
 80005c0:	bd30      	popne	{r4, r5, pc}
 80005c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005c6:	d105      	bne.n	80005d4 <__adddf3+0x230>
 80005c8:	0040      	lsls	r0, r0, #1
 80005ca:	4149      	adcs	r1, r1
 80005cc:	bf28      	it	cs
 80005ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005d2:	bd30      	pop	{r4, r5, pc}
 80005d4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d8:	bf3c      	itt	cc
 80005da:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005de:	bd30      	popcc	{r4, r5, pc}
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005ec:	f04f 0000 	mov.w	r0, #0
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005f6:	bf1a      	itte	ne
 80005f8:	4619      	movne	r1, r3
 80005fa:	4610      	movne	r0, r2
 80005fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000600:	bf1c      	itt	ne
 8000602:	460b      	movne	r3, r1
 8000604:	4602      	movne	r2, r0
 8000606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800060a:	bf06      	itte	eq
 800060c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000610:	ea91 0f03 	teqeq	r1, r3
 8000614:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	bf00      	nop

0800061c <__aeabi_ui2d>:
 800061c:	f090 0f00 	teq	r0, #0
 8000620:	bf04      	itt	eq
 8000622:	2100      	moveq	r1, #0
 8000624:	4770      	bxeq	lr
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800062c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000630:	f04f 0500 	mov.w	r5, #0
 8000634:	f04f 0100 	mov.w	r1, #0
 8000638:	e750      	b.n	80004dc <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_i2d>:
 800063c:	f090 0f00 	teq	r0, #0
 8000640:	bf04      	itt	eq
 8000642:	2100      	moveq	r1, #0
 8000644:	4770      	bxeq	lr
 8000646:	b530      	push	{r4, r5, lr}
 8000648:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800064c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000650:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000654:	bf48      	it	mi
 8000656:	4240      	negmi	r0, r0
 8000658:	f04f 0100 	mov.w	r1, #0
 800065c:	e73e      	b.n	80004dc <__adddf3+0x138>
 800065e:	bf00      	nop

08000660 <__aeabi_f2d>:
 8000660:	0042      	lsls	r2, r0, #1
 8000662:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000666:	ea4f 0131 	mov.w	r1, r1, rrx
 800066a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800066e:	bf1f      	itttt	ne
 8000670:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000674:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000678:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800067c:	4770      	bxne	lr
 800067e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000682:	bf08      	it	eq
 8000684:	4770      	bxeq	lr
 8000686:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800068a:	bf04      	itt	eq
 800068c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000698:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800069c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	e71c      	b.n	80004dc <__adddf3+0x138>
 80006a2:	bf00      	nop

080006a4 <__aeabi_ul2d>:
 80006a4:	ea50 0201 	orrs.w	r2, r0, r1
 80006a8:	bf08      	it	eq
 80006aa:	4770      	bxeq	lr
 80006ac:	b530      	push	{r4, r5, lr}
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	e00a      	b.n	80006ca <__aeabi_l2d+0x16>

080006b4 <__aeabi_l2d>:
 80006b4:	ea50 0201 	orrs.w	r2, r0, r1
 80006b8:	bf08      	it	eq
 80006ba:	4770      	bxeq	lr
 80006bc:	b530      	push	{r4, r5, lr}
 80006be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006c2:	d502      	bpl.n	80006ca <__aeabi_l2d+0x16>
 80006c4:	4240      	negs	r0, r0
 80006c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006d6:	f43f aed8 	beq.w	800048a <__adddf3+0xe6>
 80006da:	f04f 0203 	mov.w	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006f2:	f1c2 0320 	rsb	r3, r2, #32
 80006f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80006fa:	fa20 f002 	lsr.w	r0, r0, r2
 80006fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000702:	ea40 000e 	orr.w	r0, r0, lr
 8000706:	fa21 f102 	lsr.w	r1, r1, r2
 800070a:	4414      	add	r4, r2
 800070c:	e6bd      	b.n	800048a <__adddf3+0xe6>
 800070e:	bf00      	nop

08000710 <__aeabi_dmul>:
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000716:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800071a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800071e:	bf1d      	ittte	ne
 8000720:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000724:	ea94 0f0c 	teqne	r4, ip
 8000728:	ea95 0f0c 	teqne	r5, ip
 800072c:	f000 f8de 	bleq	80008ec <__aeabi_dmul+0x1dc>
 8000730:	442c      	add	r4, r5
 8000732:	ea81 0603 	eor.w	r6, r1, r3
 8000736:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800073a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800073e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000742:	bf18      	it	ne
 8000744:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000748:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800074c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000750:	d038      	beq.n	80007c4 <__aeabi_dmul+0xb4>
 8000752:	fba0 ce02 	umull	ip, lr, r0, r2
 8000756:	f04f 0500 	mov.w	r5, #0
 800075a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800075e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000762:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000766:	f04f 0600 	mov.w	r6, #0
 800076a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800076e:	f09c 0f00 	teq	ip, #0
 8000772:	bf18      	it	ne
 8000774:	f04e 0e01 	orrne.w	lr, lr, #1
 8000778:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800077c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000780:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000784:	d204      	bcs.n	8000790 <__aeabi_dmul+0x80>
 8000786:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800078a:	416d      	adcs	r5, r5
 800078c:	eb46 0606 	adc.w	r6, r6, r6
 8000790:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000794:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000798:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800079c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007a4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007a8:	bf88      	it	hi
 80007aa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007ae:	d81e      	bhi.n	80007ee <__aeabi_dmul+0xde>
 80007b0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007b4:	bf08      	it	eq
 80007b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007ba:	f150 0000 	adcs.w	r0, r0, #0
 80007be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007c8:	ea46 0101 	orr.w	r1, r6, r1
 80007cc:	ea40 0002 	orr.w	r0, r0, r2
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007d8:	bfc2      	ittt	gt
 80007da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007e2:	bd70      	popgt	{r4, r5, r6, pc}
 80007e4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007e8:	f04f 0e00 	mov.w	lr, #0
 80007ec:	3c01      	subs	r4, #1
 80007ee:	f300 80ab 	bgt.w	8000948 <__aeabi_dmul+0x238>
 80007f2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007f6:	bfde      	ittt	le
 80007f8:	2000      	movle	r0, #0
 80007fa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007fe:	bd70      	pople	{r4, r5, r6, pc}
 8000800:	f1c4 0400 	rsb	r4, r4, #0
 8000804:	3c20      	subs	r4, #32
 8000806:	da35      	bge.n	8000874 <__aeabi_dmul+0x164>
 8000808:	340c      	adds	r4, #12
 800080a:	dc1b      	bgt.n	8000844 <__aeabi_dmul+0x134>
 800080c:	f104 0414 	add.w	r4, r4, #20
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f305 	lsl.w	r3, r0, r5
 8000818:	fa20 f004 	lsr.w	r0, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000828:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000830:	fa21 f604 	lsr.w	r6, r1, r4
 8000834:	eb42 0106 	adc.w	r1, r2, r6
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f1c4 040c 	rsb	r4, r4, #12
 8000848:	f1c4 0520 	rsb	r5, r4, #32
 800084c:	fa00 f304 	lsl.w	r3, r0, r4
 8000850:	fa20 f005 	lsr.w	r0, r0, r5
 8000854:	fa01 f204 	lsl.w	r2, r1, r4
 8000858:	ea40 0002 	orr.w	r0, r0, r2
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000860:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000864:	f141 0100 	adc.w	r1, r1, #0
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f1c4 0520 	rsb	r5, r4, #32
 8000878:	fa00 f205 	lsl.w	r2, r0, r5
 800087c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000880:	fa20 f304 	lsr.w	r3, r0, r4
 8000884:	fa01 f205 	lsl.w	r2, r1, r5
 8000888:	ea43 0302 	orr.w	r3, r3, r2
 800088c:	fa21 f004 	lsr.w	r0, r1, r4
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	fa21 f204 	lsr.w	r2, r1, r4
 8000898:	ea20 0002 	bic.w	r0, r0, r2
 800089c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008a4:	bf08      	it	eq
 80008a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008aa:	bd70      	pop	{r4, r5, r6, pc}
 80008ac:	f094 0f00 	teq	r4, #0
 80008b0:	d10f      	bne.n	80008d2 <__aeabi_dmul+0x1c2>
 80008b2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008b6:	0040      	lsls	r0, r0, #1
 80008b8:	eb41 0101 	adc.w	r1, r1, r1
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf08      	it	eq
 80008c2:	3c01      	subeq	r4, #1
 80008c4:	d0f7      	beq.n	80008b6 <__aeabi_dmul+0x1a6>
 80008c6:	ea41 0106 	orr.w	r1, r1, r6
 80008ca:	f095 0f00 	teq	r5, #0
 80008ce:	bf18      	it	ne
 80008d0:	4770      	bxne	lr
 80008d2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008d6:	0052      	lsls	r2, r2, #1
 80008d8:	eb43 0303 	adc.w	r3, r3, r3
 80008dc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008e0:	bf08      	it	eq
 80008e2:	3d01      	subeq	r5, #1
 80008e4:	d0f7      	beq.n	80008d6 <__aeabi_dmul+0x1c6>
 80008e6:	ea43 0306 	orr.w	r3, r3, r6
 80008ea:	4770      	bx	lr
 80008ec:	ea94 0f0c 	teq	r4, ip
 80008f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008f4:	bf18      	it	ne
 80008f6:	ea95 0f0c 	teqne	r5, ip
 80008fa:	d00c      	beq.n	8000916 <__aeabi_dmul+0x206>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	d1d1      	bne.n	80008ac <__aeabi_dmul+0x19c>
 8000908:	ea81 0103 	eor.w	r1, r1, r3
 800090c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000910:	f04f 0000 	mov.w	r0, #0
 8000914:	bd70      	pop	{r4, r5, r6, pc}
 8000916:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800091a:	bf06      	itte	eq
 800091c:	4610      	moveq	r0, r2
 800091e:	4619      	moveq	r1, r3
 8000920:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000924:	d019      	beq.n	800095a <__aeabi_dmul+0x24a>
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	d102      	bne.n	8000932 <__aeabi_dmul+0x222>
 800092c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000930:	d113      	bne.n	800095a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	d105      	bne.n	8000944 <__aeabi_dmul+0x234>
 8000938:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800093c:	bf1c      	itt	ne
 800093e:	4610      	movne	r0, r2
 8000940:	4619      	movne	r1, r3
 8000942:	d10a      	bne.n	800095a <__aeabi_dmul+0x24a>
 8000944:	ea81 0103 	eor.w	r1, r1, r3
 8000948:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800094c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000950:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000954:	f04f 0000 	mov.w	r0, #0
 8000958:	bd70      	pop	{r4, r5, r6, pc}
 800095a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800095e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000962:	bd70      	pop	{r4, r5, r6, pc}

08000964 <__aeabi_ddiv>:
 8000964:	b570      	push	{r4, r5, r6, lr}
 8000966:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800096a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800096e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000972:	bf1d      	ittte	ne
 8000974:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000978:	ea94 0f0c 	teqne	r4, ip
 800097c:	ea95 0f0c 	teqne	r5, ip
 8000980:	f000 f8a7 	bleq	8000ad2 <__aeabi_ddiv+0x16e>
 8000984:	eba4 0405 	sub.w	r4, r4, r5
 8000988:	ea81 0e03 	eor.w	lr, r1, r3
 800098c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000990:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000994:	f000 8088 	beq.w	8000aa8 <__aeabi_ddiv+0x144>
 8000998:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800099c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009b8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009bc:	429d      	cmp	r5, r3
 80009be:	bf08      	it	eq
 80009c0:	4296      	cmpeq	r6, r2
 80009c2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009c6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009ca:	d202      	bcs.n	80009d2 <__aeabi_ddiv+0x6e>
 80009cc:	085b      	lsrs	r3, r3, #1
 80009ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d2:	1ab6      	subs	r6, r6, r2
 80009d4:	eb65 0503 	sbc.w	r5, r5, r3
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009e2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a28:	085b      	lsrs	r3, r3, #1
 8000a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a36:	bf22      	ittt	cs
 8000a38:	1ab6      	subcs	r6, r6, r2
 8000a3a:	4675      	movcs	r5, lr
 8000a3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a40:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a44:	d018      	beq.n	8000a78 <__aeabi_ddiv+0x114>
 8000a46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a62:	d1c0      	bne.n	80009e6 <__aeabi_ddiv+0x82>
 8000a64:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a68:	d10b      	bne.n	8000a82 <__aeabi_ddiv+0x11e>
 8000a6a:	ea41 0100 	orr.w	r1, r1, r0
 8000a6e:	f04f 0000 	mov.w	r0, #0
 8000a72:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a76:	e7b6      	b.n	80009e6 <__aeabi_ddiv+0x82>
 8000a78:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a7c:	bf04      	itt	eq
 8000a7e:	4301      	orreq	r1, r0
 8000a80:	2000      	moveq	r0, #0
 8000a82:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a86:	bf88      	it	hi
 8000a88:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a8c:	f63f aeaf 	bhi.w	80007ee <__aeabi_dmul+0xde>
 8000a90:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a94:	bf04      	itt	eq
 8000a96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a9e:	f150 0000 	adcs.w	r0, r0, #0
 8000aa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	pop	{r4, r5, r6, pc}
 8000aa8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000aac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000ab4:	bfc2      	ittt	gt
 8000ab6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000abe:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac4:	f04f 0e00 	mov.w	lr, #0
 8000ac8:	3c01      	subs	r4, #1
 8000aca:	e690      	b.n	80007ee <__aeabi_dmul+0xde>
 8000acc:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad0:	e68d      	b.n	80007ee <__aeabi_dmul+0xde>
 8000ad2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ad6:	ea94 0f0c 	teq	r4, ip
 8000ada:	bf08      	it	eq
 8000adc:	ea95 0f0c 	teqeq	r5, ip
 8000ae0:	f43f af3b 	beq.w	800095a <__aeabi_dmul+0x24a>
 8000ae4:	ea94 0f0c 	teq	r4, ip
 8000ae8:	d10a      	bne.n	8000b00 <__aeabi_ddiv+0x19c>
 8000aea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aee:	f47f af34 	bne.w	800095a <__aeabi_dmul+0x24a>
 8000af2:	ea95 0f0c 	teq	r5, ip
 8000af6:	f47f af25 	bne.w	8000944 <__aeabi_dmul+0x234>
 8000afa:	4610      	mov	r0, r2
 8000afc:	4619      	mov	r1, r3
 8000afe:	e72c      	b.n	800095a <__aeabi_dmul+0x24a>
 8000b00:	ea95 0f0c 	teq	r5, ip
 8000b04:	d106      	bne.n	8000b14 <__aeabi_ddiv+0x1b0>
 8000b06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b0a:	f43f aefd 	beq.w	8000908 <__aeabi_dmul+0x1f8>
 8000b0e:	4610      	mov	r0, r2
 8000b10:	4619      	mov	r1, r3
 8000b12:	e722      	b.n	800095a <__aeabi_dmul+0x24a>
 8000b14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b18:	bf18      	it	ne
 8000b1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b1e:	f47f aec5 	bne.w	80008ac <__aeabi_dmul+0x19c>
 8000b22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b26:	f47f af0d 	bne.w	8000944 <__aeabi_dmul+0x234>
 8000b2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b2e:	f47f aeeb 	bne.w	8000908 <__aeabi_dmul+0x1f8>
 8000b32:	e712      	b.n	800095a <__aeabi_dmul+0x24a>

08000b34 <__gedf2>:
 8000b34:	f04f 3cff 	mov.w	ip, #4294967295
 8000b38:	e006      	b.n	8000b48 <__cmpdf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__ledf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	e002      	b.n	8000b48 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__cmpdf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	bf18      	it	ne
 8000b5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b5e:	d01b      	beq.n	8000b98 <__cmpdf2+0x54>
 8000b60:	b001      	add	sp, #4
 8000b62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b66:	bf0c      	ite	eq
 8000b68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b6c:	ea91 0f03 	teqne	r1, r3
 8000b70:	bf02      	ittt	eq
 8000b72:	ea90 0f02 	teqeq	r0, r2
 8000b76:	2000      	moveq	r0, #0
 8000b78:	4770      	bxeq	lr
 8000b7a:	f110 0f00 	cmn.w	r0, #0
 8000b7e:	ea91 0f03 	teq	r1, r3
 8000b82:	bf58      	it	pl
 8000b84:	4299      	cmppl	r1, r3
 8000b86:	bf08      	it	eq
 8000b88:	4290      	cmpeq	r0, r2
 8000b8a:	bf2c      	ite	cs
 8000b8c:	17d8      	asrcs	r0, r3, #31
 8000b8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b92:	f040 0001 	orr.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__cmpdf2+0x64>
 8000ba2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba6:	d107      	bne.n	8000bb8 <__cmpdf2+0x74>
 8000ba8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb0:	d1d6      	bne.n	8000b60 <__cmpdf2+0x1c>
 8000bb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb6:	d0d3      	beq.n	8000b60 <__cmpdf2+0x1c>
 8000bb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_cdrcmple>:
 8000bc0:	4684      	mov	ip, r0
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	4662      	mov	r2, ip
 8000bc6:	468c      	mov	ip, r1
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4663      	mov	r3, ip
 8000bcc:	e000      	b.n	8000bd0 <__aeabi_cdcmpeq>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_cdcmpeq>:
 8000bd0:	b501      	push	{r0, lr}
 8000bd2:	f7ff ffb7 	bl	8000b44 <__cmpdf2>
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	bf48      	it	mi
 8000bda:	f110 0f00 	cmnmi.w	r0, #0
 8000bde:	bd01      	pop	{r0, pc}

08000be0 <__aeabi_dcmpeq>:
 8000be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be4:	f7ff fff4 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000be8:	bf0c      	ite	eq
 8000bea:	2001      	moveq	r0, #1
 8000bec:	2000      	movne	r0, #0
 8000bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_dcmplt>:
 8000bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf8:	f7ff ffea 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000bfc:	bf34      	ite	cc
 8000bfe:	2001      	movcc	r0, #1
 8000c00:	2000      	movcs	r0, #0
 8000c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c06:	bf00      	nop

08000c08 <__aeabi_dcmple>:
 8000c08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c0c:	f7ff ffe0 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000c10:	bf94      	ite	ls
 8000c12:	2001      	movls	r0, #1
 8000c14:	2000      	movhi	r0, #0
 8000c16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c1a:	bf00      	nop

08000c1c <__aeabi_dcmpge>:
 8000c1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c20:	f7ff ffce 	bl	8000bc0 <__aeabi_cdrcmple>
 8000c24:	bf94      	ite	ls
 8000c26:	2001      	movls	r0, #1
 8000c28:	2000      	movhi	r0, #0
 8000c2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2e:	bf00      	nop

08000c30 <__aeabi_dcmpgt>:
 8000c30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c34:	f7ff ffc4 	bl	8000bc0 <__aeabi_cdrcmple>
 8000c38:	bf34      	ite	cc
 8000c3a:	2001      	movcc	r0, #1
 8000c3c:	2000      	movcs	r0, #0
 8000c3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c42:	bf00      	nop

08000c44 <__aeabi_d2iz>:
 8000c44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c48:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c4c:	d215      	bcs.n	8000c7a <__aeabi_d2iz+0x36>
 8000c4e:	d511      	bpl.n	8000c74 <__aeabi_d2iz+0x30>
 8000c50:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c58:	d912      	bls.n	8000c80 <__aeabi_d2iz+0x3c>
 8000c5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c66:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6e:	bf18      	it	ne
 8000c70:	4240      	negne	r0, r0
 8000c72:	4770      	bx	lr
 8000c74:	f04f 0000 	mov.w	r0, #0
 8000c78:	4770      	bx	lr
 8000c7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c7e:	d105      	bne.n	8000c8c <__aeabi_d2iz+0x48>
 8000c80:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	bf08      	it	eq
 8000c86:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c8a:	4770      	bx	lr
 8000c8c:	f04f 0000 	mov.w	r0, #0
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <__aeabi_d2uiz>:
 8000c94:	004a      	lsls	r2, r1, #1
 8000c96:	d211      	bcs.n	8000cbc <__aeabi_d2uiz+0x28>
 8000c98:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c9c:	d211      	bcs.n	8000cc2 <__aeabi_d2uiz+0x2e>
 8000c9e:	d50d      	bpl.n	8000cbc <__aeabi_d2uiz+0x28>
 8000ca0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ca4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ca8:	d40e      	bmi.n	8000cc8 <__aeabi_d2uiz+0x34>
 8000caa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000cba:	4770      	bx	lr
 8000cbc:	f04f 0000 	mov.w	r0, #0
 8000cc0:	4770      	bx	lr
 8000cc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cc6:	d102      	bne.n	8000cce <__aeabi_d2uiz+0x3a>
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ccc:	4770      	bx	lr
 8000cce:	f04f 0000 	mov.w	r0, #0
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_frsub>:
 8000cd4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cd8:	e002      	b.n	8000ce0 <__addsf3>
 8000cda:	bf00      	nop

08000cdc <__aeabi_fsub>:
 8000cdc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ce0 <__addsf3>:
 8000ce0:	0042      	lsls	r2, r0, #1
 8000ce2:	bf1f      	itttt	ne
 8000ce4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce8:	ea92 0f03 	teqne	r2, r3
 8000cec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf4:	d06a      	beq.n	8000dcc <__addsf3+0xec>
 8000cf6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfe:	bfc1      	itttt	gt
 8000d00:	18d2      	addgt	r2, r2, r3
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	4048      	eorgt	r0, r1
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	bfb8      	it	lt
 8000d0a:	425b      	neglt	r3, r3
 8000d0c:	2b19      	cmp	r3, #25
 8000d0e:	bf88      	it	hi
 8000d10:	4770      	bxhi	lr
 8000d12:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d1e:	bf18      	it	ne
 8000d20:	4240      	negne	r0, r0
 8000d22:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d26:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d2a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d2e:	bf18      	it	ne
 8000d30:	4249      	negne	r1, r1
 8000d32:	ea92 0f03 	teq	r2, r3
 8000d36:	d03f      	beq.n	8000db8 <__addsf3+0xd8>
 8000d38:	f1a2 0201 	sub.w	r2, r2, #1
 8000d3c:	fa41 fc03 	asr.w	ip, r1, r3
 8000d40:	eb10 000c 	adds.w	r0, r0, ip
 8000d44:	f1c3 0320 	rsb	r3, r3, #32
 8000d48:	fa01 f103 	lsl.w	r1, r1, r3
 8000d4c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__addsf3+0x78>
 8000d52:	4249      	negs	r1, r1
 8000d54:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d58:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d5c:	d313      	bcc.n	8000d86 <__addsf3+0xa6>
 8000d5e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d62:	d306      	bcc.n	8000d72 <__addsf3+0x92>
 8000d64:	0840      	lsrs	r0, r0, #1
 8000d66:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6a:	f102 0201 	add.w	r2, r2, #1
 8000d6e:	2afe      	cmp	r2, #254	@ 0xfe
 8000d70:	d251      	bcs.n	8000e16 <__addsf3+0x136>
 8000d72:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7a:	bf08      	it	eq
 8000d7c:	f020 0001 	biceq.w	r0, r0, #1
 8000d80:	ea40 0003 	orr.w	r0, r0, r3
 8000d84:	4770      	bx	lr
 8000d86:	0049      	lsls	r1, r1, #1
 8000d88:	eb40 0000 	adc.w	r0, r0, r0
 8000d8c:	3a01      	subs	r2, #1
 8000d8e:	bf28      	it	cs
 8000d90:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d94:	d2ed      	bcs.n	8000d72 <__addsf3+0x92>
 8000d96:	fab0 fc80 	clz	ip, r0
 8000d9a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9e:	ebb2 020c 	subs.w	r2, r2, ip
 8000da2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da6:	bfaa      	itet	ge
 8000da8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dac:	4252      	neglt	r2, r2
 8000dae:	4318      	orrge	r0, r3
 8000db0:	bfbc      	itt	lt
 8000db2:	40d0      	lsrlt	r0, r2
 8000db4:	4318      	orrlt	r0, r3
 8000db6:	4770      	bx	lr
 8000db8:	f092 0f00 	teq	r2, #0
 8000dbc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dc0:	bf06      	itte	eq
 8000dc2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dc6:	3201      	addeq	r2, #1
 8000dc8:	3b01      	subne	r3, #1
 8000dca:	e7b5      	b.n	8000d38 <__addsf3+0x58>
 8000dcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd4:	bf18      	it	ne
 8000dd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dda:	d021      	beq.n	8000e20 <__addsf3+0x140>
 8000ddc:	ea92 0f03 	teq	r2, r3
 8000de0:	d004      	beq.n	8000dec <__addsf3+0x10c>
 8000de2:	f092 0f00 	teq	r2, #0
 8000de6:	bf08      	it	eq
 8000de8:	4608      	moveq	r0, r1
 8000dea:	4770      	bx	lr
 8000dec:	ea90 0f01 	teq	r0, r1
 8000df0:	bf1c      	itt	ne
 8000df2:	2000      	movne	r0, #0
 8000df4:	4770      	bxne	lr
 8000df6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dfa:	d104      	bne.n	8000e06 <__addsf3+0x126>
 8000dfc:	0040      	lsls	r0, r0, #1
 8000dfe:	bf28      	it	cs
 8000e00:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e04:	4770      	bx	lr
 8000e06:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e0a:	bf3c      	itt	cc
 8000e0c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e10:	4770      	bxcc	lr
 8000e12:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e16:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1e:	4770      	bx	lr
 8000e20:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e24:	bf16      	itet	ne
 8000e26:	4608      	movne	r0, r1
 8000e28:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e2c:	4601      	movne	r1, r0
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	bf06      	itte	eq
 8000e32:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e36:	ea90 0f01 	teqeq	r0, r1
 8000e3a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_ui2f>:
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e004      	b.n	8000e50 <__aeabi_i2f+0x8>
 8000e46:	bf00      	nop

08000e48 <__aeabi_i2f>:
 8000e48:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e4c:	bf48      	it	mi
 8000e4e:	4240      	negmi	r0, r0
 8000e50:	ea5f 0c00 	movs.w	ip, r0
 8000e54:	bf08      	it	eq
 8000e56:	4770      	bxeq	lr
 8000e58:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e5c:	4601      	mov	r1, r0
 8000e5e:	f04f 0000 	mov.w	r0, #0
 8000e62:	e01c      	b.n	8000e9e <__aeabi_l2f+0x2a>

08000e64 <__aeabi_ul2f>:
 8000e64:	ea50 0201 	orrs.w	r2, r0, r1
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	e00a      	b.n	8000e88 <__aeabi_l2f+0x14>
 8000e72:	bf00      	nop

08000e74 <__aeabi_l2f>:
 8000e74:	ea50 0201 	orrs.w	r2, r0, r1
 8000e78:	bf08      	it	eq
 8000e7a:	4770      	bxeq	lr
 8000e7c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e80:	d502      	bpl.n	8000e88 <__aeabi_l2f+0x14>
 8000e82:	4240      	negs	r0, r0
 8000e84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e88:	ea5f 0c01 	movs.w	ip, r1
 8000e8c:	bf02      	ittt	eq
 8000e8e:	4684      	moveq	ip, r0
 8000e90:	4601      	moveq	r1, r0
 8000e92:	2000      	moveq	r0, #0
 8000e94:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e98:	bf08      	it	eq
 8000e9a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e9e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ea2:	fabc f28c 	clz	r2, ip
 8000ea6:	3a08      	subs	r2, #8
 8000ea8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eac:	db10      	blt.n	8000ed0 <__aeabi_l2f+0x5c>
 8000eae:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb2:	4463      	add	r3, ip
 8000eb4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb8:	f1c2 0220 	rsb	r2, r2, #32
 8000ebc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ec0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec4:	eb43 0002 	adc.w	r0, r3, r2
 8000ec8:	bf08      	it	eq
 8000eca:	f020 0001 	biceq.w	r0, r0, #1
 8000ece:	4770      	bx	lr
 8000ed0:	f102 0220 	add.w	r2, r2, #32
 8000ed4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed8:	f1c2 0220 	rsb	r2, r2, #32
 8000edc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee0:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee4:	eb43 0002 	adc.w	r0, r3, r2
 8000ee8:	bf08      	it	eq
 8000eea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eee:	4770      	bx	lr

08000ef0 <__aeabi_f2iz>:
 8000ef0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ef8:	d30f      	bcc.n	8000f1a <__aeabi_f2iz+0x2a>
 8000efa:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000efe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f02:	d90d      	bls.n	8000f20 <__aeabi_f2iz+0x30>
 8000f04:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f0c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f10:	fa23 f002 	lsr.w	r0, r3, r2
 8000f14:	bf18      	it	ne
 8000f16:	4240      	negne	r0, r0
 8000f18:	4770      	bx	lr
 8000f1a:	f04f 0000 	mov.w	r0, #0
 8000f1e:	4770      	bx	lr
 8000f20:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f24:	d101      	bne.n	8000f2a <__aeabi_f2iz+0x3a>
 8000f26:	0242      	lsls	r2, r0, #9
 8000f28:	d105      	bne.n	8000f36 <__aeabi_f2iz+0x46>
 8000f2a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f2e:	bf08      	it	eq
 8000f30:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f34:	4770      	bx	lr
 8000f36:	f04f 0000 	mov.w	r0, #0
 8000f3a:	4770      	bx	lr

08000f3c <__aeabi_f2uiz>:
 8000f3c:	0042      	lsls	r2, r0, #1
 8000f3e:	d20e      	bcs.n	8000f5e <__aeabi_f2uiz+0x22>
 8000f40:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f44:	d30b      	bcc.n	8000f5e <__aeabi_f2uiz+0x22>
 8000f46:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f4a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f4e:	d409      	bmi.n	8000f64 <__aeabi_f2uiz+0x28>
 8000f50:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f54:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f58:	fa23 f002 	lsr.w	r0, r3, r2
 8000f5c:	4770      	bx	lr
 8000f5e:	f04f 0000 	mov.w	r0, #0
 8000f62:	4770      	bx	lr
 8000f64:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f68:	d101      	bne.n	8000f6e <__aeabi_f2uiz+0x32>
 8000f6a:	0242      	lsls	r2, r0, #9
 8000f6c:	d102      	bne.n	8000f74 <__aeabi_f2uiz+0x38>
 8000f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f72:	4770      	bx	lr
 8000f74:	f04f 0000 	mov.w	r0, #0
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <__aeabi_uldivmod>:
 8000f7c:	b953      	cbnz	r3, 8000f94 <__aeabi_uldivmod+0x18>
 8000f7e:	b94a      	cbnz	r2, 8000f94 <__aeabi_uldivmod+0x18>
 8000f80:	2900      	cmp	r1, #0
 8000f82:	bf08      	it	eq
 8000f84:	2800      	cmpeq	r0, #0
 8000f86:	bf1c      	itt	ne
 8000f88:	f04f 31ff 	movne.w	r1, #4294967295
 8000f8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000f90:	f000 b9a0 	b.w	80012d4 <__aeabi_idiv0>
 8000f94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f9c:	f000 f83c 	bl	8001018 <__udivmoddi4>
 8000fa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fa8:	b004      	add	sp, #16
 8000faa:	4770      	bx	lr

08000fac <__aeabi_d2lz>:
 8000fac:	b538      	push	{r3, r4, r5, lr}
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	460d      	mov	r5, r1
 8000fb6:	f7ff fe1d 	bl	8000bf4 <__aeabi_dcmplt>
 8000fba:	b928      	cbnz	r0, 8000fc8 <__aeabi_d2lz+0x1c>
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	4629      	mov	r1, r5
 8000fc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fc4:	f000 b80a 	b.w	8000fdc <__aeabi_d2ulz>
 8000fc8:	4620      	mov	r0, r4
 8000fca:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000fce:	f000 f805 	bl	8000fdc <__aeabi_d2ulz>
 8000fd2:	4240      	negs	r0, r0
 8000fd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fd8:	bd38      	pop	{r3, r4, r5, pc}
 8000fda:	bf00      	nop

08000fdc <__aeabi_d2ulz>:
 8000fdc:	b5d0      	push	{r4, r6, r7, lr}
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <__aeabi_d2ulz+0x34>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	4606      	mov	r6, r0
 8000fe4:	460f      	mov	r7, r1
 8000fe6:	f7ff fb93 	bl	8000710 <__aeabi_dmul>
 8000fea:	f7ff fe53 	bl	8000c94 <__aeabi_d2uiz>
 8000fee:	4604      	mov	r4, r0
 8000ff0:	f7ff fb14 	bl	800061c <__aeabi_ui2d>
 8000ff4:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <__aeabi_d2ulz+0x38>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f7ff fb8a 	bl	8000710 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4630      	mov	r0, r6
 8001002:	4639      	mov	r1, r7
 8001004:	f7ff f9cc 	bl	80003a0 <__aeabi_dsub>
 8001008:	f7ff fe44 	bl	8000c94 <__aeabi_d2uiz>
 800100c:	4621      	mov	r1, r4
 800100e:	bdd0      	pop	{r4, r6, r7, pc}
 8001010:	3df00000 	.word	0x3df00000
 8001014:	41f00000 	.word	0x41f00000

08001018 <__udivmoddi4>:
 8001018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800101c:	9d08      	ldr	r5, [sp, #32]
 800101e:	460c      	mov	r4, r1
 8001020:	2b00      	cmp	r3, #0
 8001022:	d14e      	bne.n	80010c2 <__udivmoddi4+0xaa>
 8001024:	4694      	mov	ip, r2
 8001026:	458c      	cmp	ip, r1
 8001028:	4686      	mov	lr, r0
 800102a:	fab2 f282 	clz	r2, r2
 800102e:	d962      	bls.n	80010f6 <__udivmoddi4+0xde>
 8001030:	b14a      	cbz	r2, 8001046 <__udivmoddi4+0x2e>
 8001032:	f1c2 0320 	rsb	r3, r2, #32
 8001036:	4091      	lsls	r1, r2
 8001038:	fa20 f303 	lsr.w	r3, r0, r3
 800103c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001040:	4319      	orrs	r1, r3
 8001042:	fa00 fe02 	lsl.w	lr, r0, r2
 8001046:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800104a:	fa1f f68c 	uxth.w	r6, ip
 800104e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001052:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001056:	fb07 1114 	mls	r1, r7, r4, r1
 800105a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800105e:	fb04 f106 	mul.w	r1, r4, r6
 8001062:	4299      	cmp	r1, r3
 8001064:	d90a      	bls.n	800107c <__udivmoddi4+0x64>
 8001066:	eb1c 0303 	adds.w	r3, ip, r3
 800106a:	f104 30ff 	add.w	r0, r4, #4294967295
 800106e:	f080 8112 	bcs.w	8001296 <__udivmoddi4+0x27e>
 8001072:	4299      	cmp	r1, r3
 8001074:	f240 810f 	bls.w	8001296 <__udivmoddi4+0x27e>
 8001078:	3c02      	subs	r4, #2
 800107a:	4463      	add	r3, ip
 800107c:	1a59      	subs	r1, r3, r1
 800107e:	fa1f f38e 	uxth.w	r3, lr
 8001082:	fbb1 f0f7 	udiv	r0, r1, r7
 8001086:	fb07 1110 	mls	r1, r7, r0, r1
 800108a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800108e:	fb00 f606 	mul.w	r6, r0, r6
 8001092:	429e      	cmp	r6, r3
 8001094:	d90a      	bls.n	80010ac <__udivmoddi4+0x94>
 8001096:	eb1c 0303 	adds.w	r3, ip, r3
 800109a:	f100 31ff 	add.w	r1, r0, #4294967295
 800109e:	f080 80fc 	bcs.w	800129a <__udivmoddi4+0x282>
 80010a2:	429e      	cmp	r6, r3
 80010a4:	f240 80f9 	bls.w	800129a <__udivmoddi4+0x282>
 80010a8:	4463      	add	r3, ip
 80010aa:	3802      	subs	r0, #2
 80010ac:	1b9b      	subs	r3, r3, r6
 80010ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010b2:	2100      	movs	r1, #0
 80010b4:	b11d      	cbz	r5, 80010be <__udivmoddi4+0xa6>
 80010b6:	40d3      	lsrs	r3, r2
 80010b8:	2200      	movs	r2, #0
 80010ba:	e9c5 3200 	strd	r3, r2, [r5]
 80010be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c2:	428b      	cmp	r3, r1
 80010c4:	d905      	bls.n	80010d2 <__udivmoddi4+0xba>
 80010c6:	b10d      	cbz	r5, 80010cc <__udivmoddi4+0xb4>
 80010c8:	e9c5 0100 	strd	r0, r1, [r5]
 80010cc:	2100      	movs	r1, #0
 80010ce:	4608      	mov	r0, r1
 80010d0:	e7f5      	b.n	80010be <__udivmoddi4+0xa6>
 80010d2:	fab3 f183 	clz	r1, r3
 80010d6:	2900      	cmp	r1, #0
 80010d8:	d146      	bne.n	8001168 <__udivmoddi4+0x150>
 80010da:	42a3      	cmp	r3, r4
 80010dc:	d302      	bcc.n	80010e4 <__udivmoddi4+0xcc>
 80010de:	4290      	cmp	r0, r2
 80010e0:	f0c0 80f0 	bcc.w	80012c4 <__udivmoddi4+0x2ac>
 80010e4:	1a86      	subs	r6, r0, r2
 80010e6:	eb64 0303 	sbc.w	r3, r4, r3
 80010ea:	2001      	movs	r0, #1
 80010ec:	2d00      	cmp	r5, #0
 80010ee:	d0e6      	beq.n	80010be <__udivmoddi4+0xa6>
 80010f0:	e9c5 6300 	strd	r6, r3, [r5]
 80010f4:	e7e3      	b.n	80010be <__udivmoddi4+0xa6>
 80010f6:	2a00      	cmp	r2, #0
 80010f8:	f040 8090 	bne.w	800121c <__udivmoddi4+0x204>
 80010fc:	eba1 040c 	sub.w	r4, r1, ip
 8001100:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001104:	fa1f f78c 	uxth.w	r7, ip
 8001108:	2101      	movs	r1, #1
 800110a:	fbb4 f6f8 	udiv	r6, r4, r8
 800110e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001112:	fb08 4416 	mls	r4, r8, r6, r4
 8001116:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800111a:	fb07 f006 	mul.w	r0, r7, r6
 800111e:	4298      	cmp	r0, r3
 8001120:	d908      	bls.n	8001134 <__udivmoddi4+0x11c>
 8001122:	eb1c 0303 	adds.w	r3, ip, r3
 8001126:	f106 34ff 	add.w	r4, r6, #4294967295
 800112a:	d202      	bcs.n	8001132 <__udivmoddi4+0x11a>
 800112c:	4298      	cmp	r0, r3
 800112e:	f200 80cd 	bhi.w	80012cc <__udivmoddi4+0x2b4>
 8001132:	4626      	mov	r6, r4
 8001134:	1a1c      	subs	r4, r3, r0
 8001136:	fa1f f38e 	uxth.w	r3, lr
 800113a:	fbb4 f0f8 	udiv	r0, r4, r8
 800113e:	fb08 4410 	mls	r4, r8, r0, r4
 8001142:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001146:	fb00 f707 	mul.w	r7, r0, r7
 800114a:	429f      	cmp	r7, r3
 800114c:	d908      	bls.n	8001160 <__udivmoddi4+0x148>
 800114e:	eb1c 0303 	adds.w	r3, ip, r3
 8001152:	f100 34ff 	add.w	r4, r0, #4294967295
 8001156:	d202      	bcs.n	800115e <__udivmoddi4+0x146>
 8001158:	429f      	cmp	r7, r3
 800115a:	f200 80b0 	bhi.w	80012be <__udivmoddi4+0x2a6>
 800115e:	4620      	mov	r0, r4
 8001160:	1bdb      	subs	r3, r3, r7
 8001162:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001166:	e7a5      	b.n	80010b4 <__udivmoddi4+0x9c>
 8001168:	f1c1 0620 	rsb	r6, r1, #32
 800116c:	408b      	lsls	r3, r1
 800116e:	fa22 f706 	lsr.w	r7, r2, r6
 8001172:	431f      	orrs	r7, r3
 8001174:	fa20 fc06 	lsr.w	ip, r0, r6
 8001178:	fa04 f301 	lsl.w	r3, r4, r1
 800117c:	ea43 030c 	orr.w	r3, r3, ip
 8001180:	40f4      	lsrs	r4, r6
 8001182:	fa00 f801 	lsl.w	r8, r0, r1
 8001186:	0c38      	lsrs	r0, r7, #16
 8001188:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800118c:	fbb4 fef0 	udiv	lr, r4, r0
 8001190:	fa1f fc87 	uxth.w	ip, r7
 8001194:	fb00 441e 	mls	r4, r0, lr, r4
 8001198:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800119c:	fb0e f90c 	mul.w	r9, lr, ip
 80011a0:	45a1      	cmp	r9, r4
 80011a2:	fa02 f201 	lsl.w	r2, r2, r1
 80011a6:	d90a      	bls.n	80011be <__udivmoddi4+0x1a6>
 80011a8:	193c      	adds	r4, r7, r4
 80011aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011ae:	f080 8084 	bcs.w	80012ba <__udivmoddi4+0x2a2>
 80011b2:	45a1      	cmp	r9, r4
 80011b4:	f240 8081 	bls.w	80012ba <__udivmoddi4+0x2a2>
 80011b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80011bc:	443c      	add	r4, r7
 80011be:	eba4 0409 	sub.w	r4, r4, r9
 80011c2:	fa1f f983 	uxth.w	r9, r3
 80011c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80011ca:	fb00 4413 	mls	r4, r0, r3, r4
 80011ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80011d6:	45a4      	cmp	ip, r4
 80011d8:	d907      	bls.n	80011ea <__udivmoddi4+0x1d2>
 80011da:	193c      	adds	r4, r7, r4
 80011dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80011e0:	d267      	bcs.n	80012b2 <__udivmoddi4+0x29a>
 80011e2:	45a4      	cmp	ip, r4
 80011e4:	d965      	bls.n	80012b2 <__udivmoddi4+0x29a>
 80011e6:	3b02      	subs	r3, #2
 80011e8:	443c      	add	r4, r7
 80011ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80011ee:	fba0 9302 	umull	r9, r3, r0, r2
 80011f2:	eba4 040c 	sub.w	r4, r4, ip
 80011f6:	429c      	cmp	r4, r3
 80011f8:	46ce      	mov	lr, r9
 80011fa:	469c      	mov	ip, r3
 80011fc:	d351      	bcc.n	80012a2 <__udivmoddi4+0x28a>
 80011fe:	d04e      	beq.n	800129e <__udivmoddi4+0x286>
 8001200:	b155      	cbz	r5, 8001218 <__udivmoddi4+0x200>
 8001202:	ebb8 030e 	subs.w	r3, r8, lr
 8001206:	eb64 040c 	sbc.w	r4, r4, ip
 800120a:	fa04 f606 	lsl.w	r6, r4, r6
 800120e:	40cb      	lsrs	r3, r1
 8001210:	431e      	orrs	r6, r3
 8001212:	40cc      	lsrs	r4, r1
 8001214:	e9c5 6400 	strd	r6, r4, [r5]
 8001218:	2100      	movs	r1, #0
 800121a:	e750      	b.n	80010be <__udivmoddi4+0xa6>
 800121c:	f1c2 0320 	rsb	r3, r2, #32
 8001220:	fa20 f103 	lsr.w	r1, r0, r3
 8001224:	fa0c fc02 	lsl.w	ip, ip, r2
 8001228:	fa24 f303 	lsr.w	r3, r4, r3
 800122c:	4094      	lsls	r4, r2
 800122e:	430c      	orrs	r4, r1
 8001230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001234:	fa00 fe02 	lsl.w	lr, r0, r2
 8001238:	fa1f f78c 	uxth.w	r7, ip
 800123c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001240:	fb08 3110 	mls	r1, r8, r0, r3
 8001244:	0c23      	lsrs	r3, r4, #16
 8001246:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800124a:	fb00 f107 	mul.w	r1, r0, r7
 800124e:	4299      	cmp	r1, r3
 8001250:	d908      	bls.n	8001264 <__udivmoddi4+0x24c>
 8001252:	eb1c 0303 	adds.w	r3, ip, r3
 8001256:	f100 36ff 	add.w	r6, r0, #4294967295
 800125a:	d22c      	bcs.n	80012b6 <__udivmoddi4+0x29e>
 800125c:	4299      	cmp	r1, r3
 800125e:	d92a      	bls.n	80012b6 <__udivmoddi4+0x29e>
 8001260:	3802      	subs	r0, #2
 8001262:	4463      	add	r3, ip
 8001264:	1a5b      	subs	r3, r3, r1
 8001266:	b2a4      	uxth	r4, r4
 8001268:	fbb3 f1f8 	udiv	r1, r3, r8
 800126c:	fb08 3311 	mls	r3, r8, r1, r3
 8001270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001274:	fb01 f307 	mul.w	r3, r1, r7
 8001278:	42a3      	cmp	r3, r4
 800127a:	d908      	bls.n	800128e <__udivmoddi4+0x276>
 800127c:	eb1c 0404 	adds.w	r4, ip, r4
 8001280:	f101 36ff 	add.w	r6, r1, #4294967295
 8001284:	d213      	bcs.n	80012ae <__udivmoddi4+0x296>
 8001286:	42a3      	cmp	r3, r4
 8001288:	d911      	bls.n	80012ae <__udivmoddi4+0x296>
 800128a:	3902      	subs	r1, #2
 800128c:	4464      	add	r4, ip
 800128e:	1ae4      	subs	r4, r4, r3
 8001290:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001294:	e739      	b.n	800110a <__udivmoddi4+0xf2>
 8001296:	4604      	mov	r4, r0
 8001298:	e6f0      	b.n	800107c <__udivmoddi4+0x64>
 800129a:	4608      	mov	r0, r1
 800129c:	e706      	b.n	80010ac <__udivmoddi4+0x94>
 800129e:	45c8      	cmp	r8, r9
 80012a0:	d2ae      	bcs.n	8001200 <__udivmoddi4+0x1e8>
 80012a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80012a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80012aa:	3801      	subs	r0, #1
 80012ac:	e7a8      	b.n	8001200 <__udivmoddi4+0x1e8>
 80012ae:	4631      	mov	r1, r6
 80012b0:	e7ed      	b.n	800128e <__udivmoddi4+0x276>
 80012b2:	4603      	mov	r3, r0
 80012b4:	e799      	b.n	80011ea <__udivmoddi4+0x1d2>
 80012b6:	4630      	mov	r0, r6
 80012b8:	e7d4      	b.n	8001264 <__udivmoddi4+0x24c>
 80012ba:	46d6      	mov	lr, sl
 80012bc:	e77f      	b.n	80011be <__udivmoddi4+0x1a6>
 80012be:	4463      	add	r3, ip
 80012c0:	3802      	subs	r0, #2
 80012c2:	e74d      	b.n	8001160 <__udivmoddi4+0x148>
 80012c4:	4606      	mov	r6, r0
 80012c6:	4623      	mov	r3, r4
 80012c8:	4608      	mov	r0, r1
 80012ca:	e70f      	b.n	80010ec <__udivmoddi4+0xd4>
 80012cc:	3e02      	subs	r6, #2
 80012ce:	4463      	add	r3, ip
 80012d0:	e730      	b.n	8001134 <__udivmoddi4+0x11c>
 80012d2:	bf00      	nop

080012d4 <__aeabi_idiv0>:
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop

080012d8 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012fc:	68fb      	ldr	r3, [r7, #12]
}
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001314:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001316:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001324:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4013      	ands	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001344:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	43db      	mvns	r3, r3
 800134a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134e:	4013      	ands	r3, r2
 8001350:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001360:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001362:	4a24      	ldr	r2, [pc, #144]	@ (80013f4 <MX_ADC_Init+0x98>)
 8001364:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001366:	4b22      	ldr	r3, [pc, #136]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001368:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800136c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001374:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800137a:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <MX_ADC_Init+0x94>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001380:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001382:	2204      	movs	r2, #4
 8001384:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800138c:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <MX_ADC_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001392:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <MX_ADC_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <MX_ADC_Init+0x94>)
 800139a:	2201      	movs	r2, #1
 800139c:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800139e:	4b14      	ldr	r3, [pc, #80]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013a6:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ac:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013ba:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013c4:	2207      	movs	r2, #7
 80013c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013ca:	2207      	movs	r2, #7
 80013cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013d8:	2200      	movs	r2, #0
 80013da:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013dc:	4804      	ldr	r0, [pc, #16]	@ (80013f0 <MX_ADC_Init+0x94>)
 80013de:	f002 fb01 	bl	80039e4 <HAL_ADC_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80013e8:	f000 fd8e 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000340 	.word	0x20000340
 80013f4:	40012400 	.word	0x40012400

080013f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0c      	ldr	r2, [pc, #48]	@ (8001448 <HAL_ADC_MspInit+0x50>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d112      	bne.n	8001440 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800141a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800141e:	f7ff ff73 	bl	8001308 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	2002      	movs	r0, #2
 8001424:	f7ff ff58 	bl	80012d8 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8001428:	2310      	movs	r3, #16
 800142a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142c:	2303      	movs	r3, #3
 800142e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	4619      	mov	r1, r3
 800143a:	4804      	ldr	r0, [pc, #16]	@ (800144c <HAL_ADC_MspInit+0x54>)
 800143c:	f004 f8d2 	bl	80055e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8001440:	bf00      	nop
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40012400 	.word	0x40012400
 800144c:	48000400 	.word	0x48000400

08001450 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a07      	ldr	r2, [pc, #28]	@ (800147c <HAL_ADC_MspDeInit+0x2c>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d107      	bne.n	8001472 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001462:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001466:	f7ff ff67 	bl	8001338 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 800146a:	2110      	movs	r1, #16
 800146c:	4804      	ldr	r0, [pc, #16]	@ (8001480 <HAL_ADC_MspDeInit+0x30>)
 800146e:	f004 fa19 	bl	80058a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40012400 	.word	0x40012400
 8001480:	48000400 	.word	0x48000400

08001484 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001488:	4b03      	ldr	r3, [pc, #12]	@ (8001498 <SYS_InitMeasurement+0x14>)
 800148a:	4a04      	ldr	r2, [pc, #16]	@ (800149c <SYS_InitMeasurement+0x18>)
 800148c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000340 	.word	0x20000340
 800149c:	40012400 	.word	0x40012400

080014a0 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80014ae:	4813      	ldr	r0, [pc, #76]	@ (80014fc <SYS_GetBatteryLevel+0x5c>)
 80014b0:	f000 f82a 	bl	8001508 <ADC_ReadChannels>
 80014b4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d102      	bne.n	80014c2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	e016      	b.n	80014f0 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80014c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <SYS_GetBatteryLevel+0x60>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d00b      	beq.n	80014e6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80014ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <SYS_GetBatteryLevel+0x60>)
 80014d0:	881b      	ldrh	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80014d8:	fb03 f202 	mul.w	r2, r3, r2
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e2:	80fb      	strh	r3, [r7, #6]
 80014e4:	e004      	b.n	80014f0 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80014e6:	4a07      	ldr	r2, [pc, #28]	@ (8001504 <SYS_GetBatteryLevel+0x64>)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80014f0:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	b4002000 	.word	0xb4002000
 8001500:	1fff75aa 	.word	0x1fff75aa
 8001504:	004c08d8 	.word	0x004c08d8

08001508 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001520:	f7ff ff1c 	bl	800135c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001524:	481a      	ldr	r0, [pc, #104]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001526:	f003 f87c 	bl	8004622 <HAL_ADCEx_Calibration_Start>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001530:	f000 fcea 	bl	8001f08 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	4619      	mov	r1, r3
 8001546:	4812      	ldr	r0, [pc, #72]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001548:	f002 fd88 	bl	800405c <HAL_ADC_ConfigChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001552:	f000 fcd9 	bl	8001f08 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001556:	480e      	ldr	r0, [pc, #56]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001558:	f002 fc64 	bl	8003e24 <HAL_ADC_Start>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001562:	f000 fcd1 	bl	8001f08 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001566:	f04f 31ff 	mov.w	r1, #4294967295
 800156a:	4809      	ldr	r0, [pc, #36]	@ (8001590 <ADC_ReadChannels+0x88>)
 800156c:	f002 fcd2 	bl	8003f14 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001570:	4807      	ldr	r0, [pc, #28]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001572:	f002 fc9d 	bl	8003eb0 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001576:	4806      	ldr	r0, [pc, #24]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001578:	f002 fd63 	bl	8004042 <HAL_ADC_GetValue>
 800157c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800157e:	4804      	ldr	r0, [pc, #16]	@ (8001590 <ADC_ReadChannels+0x88>)
 8001580:	f002 fbc4 	bl	8003d0c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001584:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000340 	.word	0x20000340

08001594 <LL_AHB1_GRP1_EnableClock>:
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800159c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80015a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80015ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4013      	ands	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015b8:	68fb      	ldr	r3, [r7, #12]
}
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015c8:	2004      	movs	r0, #4
 80015ca:	f7ff ffe3 	bl	8001594 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff ffe0 	bl	8001594 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2100      	movs	r1, #0
 80015d8:	200b      	movs	r0, #11
 80015da:	f003 f9c8 	bl	800496e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015de:	200b      	movs	r0, #11
 80015e0:	f003 f9df 	bl	80049a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2100      	movs	r1, #0
 80015e8:	200c      	movs	r0, #12
 80015ea:	f003 f9c0 	bl	800496e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80015ee:	200c      	movs	r0, #12
 80015f0:	f003 f9d7 	bl	80049a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2100      	movs	r1, #0
 80015f8:	200d      	movs	r0, #13
 80015fa:	f003 f9b8 	bl	800496e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80015fe:	200d      	movs	r0, #13
 8001600:	f003 f9cf 	bl	80049a2 <HAL_NVIC_EnableIRQ>

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001614:	23ff      	movs	r3, #255	@ 0xff
 8001616:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800161e:	d311      	bcc.n	8001644 <FLASH_IF_Write+0x3c>
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <FLASH_IF_Write+0x48>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	029a      	lsls	r2, r3, #10
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <FLASH_IF_Write+0x4c>)
 8001628:	4013      	ands	r3, r2
 800162a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800162e:	3b01      	subs	r3, #1
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	4293      	cmp	r3, r2
 8001634:	d306      	bcc.n	8001644 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f000 f85a 	bl	80016f4 <FLASH_IF_INT_Write>
 8001640:	4603      	mov	r3, r0
 8001642:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 8001644:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	1fff75e0 	.word	0x1fff75e0
 8001654:	03fffc00 	.word	0x03fffc00

08001658 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001664:	23ff      	movs	r3, #255	@ 0xff
 8001666:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800166e:	d311      	bcc.n	8001694 <FLASH_IF_Read+0x3c>
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <FLASH_IF_Read+0x48>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	029a      	lsls	r2, r3, #10
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <FLASH_IF_Read+0x4c>)
 8001678:	4013      	ands	r3, r2
 800167a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800167e:	3b01      	subs	r3, #1
 8001680:	68ba      	ldr	r2, [r7, #8]
 8001682:	4293      	cmp	r3, r2
 8001684:	d306      	bcc.n	8001694 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	68b9      	ldr	r1, [r7, #8]
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f000 f93a 	bl	8001904 <FLASH_IF_INT_Read>
 8001690:	4603      	mov	r3, r0
 8001692:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001694:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	1fff75e0 	.word	0x1fff75e0
 80016a4:	03fffc00 	.word	0x03fffc00

080016a8 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016b2:	23ff      	movs	r3, #255	@ 0xff
 80016b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016bc:	d310      	bcc.n	80016e0 <FLASH_IF_Erase+0x38>
 80016be:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <FLASH_IF_Erase+0x44>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	029a      	lsls	r2, r3, #10
 80016c4:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <FLASH_IF_Erase+0x48>)
 80016c6:	4013      	ands	r3, r2
 80016c8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80016cc:	3b01      	subs	r3, #1
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d305      	bcc.n	80016e0 <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80016d4:	6839      	ldr	r1, [r7, #0]
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 f932 	bl	8001940 <FLASH_IF_INT_Erase>
 80016dc:	4603      	mov	r3, r0
 80016de:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80016e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	1fff75e0 	.word	0x1fff75e0
 80016f0:	03fffc00 	.word	0x03fffc00

080016f4 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b090      	sub	sp, #64	@ 0x40
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00c      	beq.n	8001732 <FLASH_IF_INT_Write+0x3e>
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d009      	beq.n	8001732 <FLASH_IF_INT_Write+0x3e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f003 0307 	and.w	r3, r3, #7
 8001724:	2b00      	cmp	r3, #0
 8001726:	d104      	bne.n	8001732 <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 8001732:	f06f 0305 	mvn.w	r3, #5
 8001736:	e0da      	b.n	80018ee <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001738:	f000 f992 	bl	8001a60 <FLASH_IF_INT_Clear_Error>
 800173c:	4603      	mov	r3, r0
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 8001742:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 80cf 	bne.w	80018ea <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 800174c:	f003 fd74 	bl	8005238 <HAL_FLASH_Unlock>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	f040 80c6 	bne.w	80018e4 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 8001758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800175a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800175e:	4b66      	ldr	r3, [pc, #408]	@ (80018f8 <FLASH_IF_INT_Write+0x204>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	0299      	lsls	r1, r3, #10
 8001764:	4b65      	ldr	r3, [pc, #404]	@ (80018fc <FLASH_IF_INT_Write+0x208>)
 8001766:	400b      	ands	r3, r1
 8001768:	fbb2 f1f3 	udiv	r1, r2, r3
 800176c:	fb01 f303 	mul.w	r3, r1, r3
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	0adb      	lsrs	r3, r3, #11
 8001774:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001776:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4413      	add	r3, r2
 800177c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001780:	3b01      	subs	r3, #1
 8001782:	4a5d      	ldr	r2, [pc, #372]	@ (80018f8 <FLASH_IF_INT_Write+0x204>)
 8001784:	6812      	ldr	r2, [r2, #0]
 8001786:	0291      	lsls	r1, r2, #10
 8001788:	4a5c      	ldr	r2, [pc, #368]	@ (80018fc <FLASH_IF_INT_Write+0x208>)
 800178a:	400a      	ands	r2, r1
 800178c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001790:	fb01 f202 	mul.w	r2, r1, r2
 8001794:	1a9b      	subs	r3, r3, r2
 8001796:	0ada      	lsrs	r2, r3, #11
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	3301      	adds	r3, #1
 800179e:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d905      	bls.n	80017b2 <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 80017a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017ac:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80017b0:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017b6:	e089      	b.n	80018cc <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 80017b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ba:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80017be:	02db      	lsls	r3, r3, #11
 80017c0:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 80017c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f000 f925 	bl	8001a14 <FLASH_IF_INT_IsEmpty>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d031      	beq.n	8001834 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 80017d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001900 <FLASH_IF_INT_Write+0x20c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d103      	bne.n	80017e0 <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 80017d8:	23fa      	movs	r3, #250	@ 0xfa
 80017da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80017de:	e07e      	b.n	80018de <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80017e0:	4b47      	ldr	r3, [pc, #284]	@ (8001900 <FLASH_IF_INT_Write+0x20c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6939      	ldr	r1, [r7, #16]
 80017e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 f88a 	bl	8001904 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80017f0:	4b43      	ldr	r3, [pc, #268]	@ (8001900 <FLASH_IF_INT_Write+0x20c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017fa:	4413      	add	r3, r2
 80017fc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80017fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001800:	b292      	uxth	r2, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f01c fc86 	bl	801e114 <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f896 	bl	8001940 <FLASH_IF_INT_Erase>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 800181a:	23fe      	movs	r3, #254	@ 0xfe
 800181c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 8001820:	e05d      	b.n	80018de <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 8001826:	4b36      	ldr	r3, [pc, #216]	@ (8001900 <FLASH_IF_INT_Write+0x20c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 800182c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001830:	61fb      	str	r3, [r7, #28]
 8001832:	e005      	b.n	8001840 <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 8001834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 8001838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800183a:	623b      	str	r3, [r7, #32]
          current_length = length;
 800183c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800183e:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001840:	2300      	movs	r3, #0
 8001842:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001844:	e026      	b.n	8001894 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 8001846:	6a3a      	ldr	r2, [r7, #32]
 8001848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184a:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001852:	2001      	movs	r0, #1
 8001854:	f003 fcac 	bl	80051b0 <HAL_FLASH_Program>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d113      	bne.n	8001886 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 800185e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001860:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001864:	6a3a      	ldr	r2, [r7, #32]
 8001866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001868:	4413      	add	r3, r2
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	4299      	cmp	r1, r3
 8001870:	bf08      	it	eq
 8001872:	4290      	cmpeq	r0, r2
 8001874:	d003      	beq.n	800187e <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001876:	23fc      	movs	r3, #252	@ 0xfc
 8001878:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 800187c:	e00e      	b.n	800189c <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	3308      	adds	r3, #8
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
 8001884:	e003      	b.n	800188e <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001886:	23fc      	movs	r3, #252	@ 0xfc
 8001888:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 800188c:	e006      	b.n	800189c <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800188e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001890:	3308      	adds	r3, #8
 8001892:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001894:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	429a      	cmp	r2, r3
 800189a:	d3d4      	bcc.n	8001846 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 800189c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d11b      	bne.n	80018dc <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 80018a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80018a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018a8:	4413      	add	r3, r2
 80018aa:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 80018ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018b0:	4413      	add	r3, r2
 80018b2:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80018be:	bf28      	it	cs
 80018c0:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80018c4:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80018c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018c8:	3301      	adds	r3, #1
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	4413      	add	r3, r2
 80018d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018d4:	429a      	cmp	r2, r3
 80018d6:	f4ff af6f 	bcc.w	80017b8 <FLASH_IF_INT_Write+0xc4>
 80018da:	e000      	b.n	80018de <FLASH_IF_INT_Write+0x1ea>
          break;
 80018dc:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80018de:	f003 fccd 	bl	800527c <HAL_FLASH_Lock>
 80018e2:	e002      	b.n	80018ea <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80018e4:	23fb      	movs	r3, #251	@ 0xfb
 80018e6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80018ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3740      	adds	r7, #64	@ 0x40
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	1fff75e0 	.word	0x1fff75e0
 80018fc:	03fffc00 	.word	0x03fffc00
 8001900:	200003a4 	.word	0x200003a4

08001904 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001910:	2300      	movs	r3, #0
 8001912:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d002      	beq.n	8001920 <FLASH_IF_INT_Read+0x1c>
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d102      	bne.n	8001926 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001920:	f06f 0305 	mvn.w	r3, #5
 8001924:	e008      	b.n	8001938 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	b29b      	uxth	r3, r3
 800192a:	461a      	mov	r2, r3
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f01c fbf0 	bl	801e114 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001934:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800194a:	2300      	movs	r3, #0
 800194c:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d102      	bne.n	8001966 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001960:	f06f 0305 	mvn.w	r3, #5
 8001964:	e04e      	b.n	8001a04 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001966:	f000 f87b 	bl	8001a60 <FLASH_IF_INT_Clear_Error>
 800196a:	4603      	mov	r3, r0
 800196c:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 800196e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d144      	bne.n	8001a00 <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001976:	f003 fc5f 	bl	8005238 <HAL_FLASH_Unlock>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d13d      	bne.n	80019fc <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001980:	2302      	movs	r3, #2
 8001982:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800198a:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <FLASH_IF_INT_Erase+0xcc>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	0299      	lsls	r1, r3, #10
 8001990:	4b1f      	ldr	r3, [pc, #124]	@ (8001a10 <FLASH_IF_INT_Erase+0xd0>)
 8001992:	400b      	ands	r3, r1
 8001994:	fbb2 f1f3 	udiv	r1, r2, r3
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	0adb      	lsrs	r3, r3, #11
 80019a0:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	4413      	add	r3, r2
 80019a8:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80019ac:	3b01      	subs	r3, #1
 80019ae:	4a17      	ldr	r2, [pc, #92]	@ (8001a0c <FLASH_IF_INT_Erase+0xcc>)
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	0291      	lsls	r1, r2, #10
 80019b4:	4a16      	ldr	r2, [pc, #88]	@ (8001a10 <FLASH_IF_INT_Erase+0xd0>)
 80019b6:	400a      	ands	r2, r1
 80019b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80019bc:	fb01 f202 	mul.w	r2, r1, r2
 80019c0:	1a9b      	subs	r3, r3, r2
 80019c2:	0ada      	lsrs	r2, r3, #11
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	3301      	adds	r3, #1
 80019ca:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80019cc:	f107 0214 	add.w	r2, r7, #20
 80019d0:	f107 0308 	add.w	r3, r7, #8
 80019d4:	4611      	mov	r1, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f003 fd30 	bl	800543c <HAL_FLASHEx_Erase>
 80019dc:	4603      	mov	r3, r0
 80019de:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 80019e0:	7fbb      	ldrb	r3, [r7, #30]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d007      	beq.n	80019f6 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 80019e6:	7fbb      	ldrb	r3, [r7, #30]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d101      	bne.n	80019f0 <FLASH_IF_INT_Erase+0xb0>
 80019ec:	2301      	movs	r3, #1
 80019ee:	e001      	b.n	80019f4 <FLASH_IF_INT_Erase+0xb4>
 80019f0:	f06f 0301 	mvn.w	r3, #1
 80019f4:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019f6:	f003 fc41 	bl	800527c <HAL_FLASH_Lock>
 80019fa:	e001      	b.n	8001a00 <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80019fc:	23fb      	movs	r3, #251	@ 0xfb
 80019fe:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001a00:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3720      	adds	r7, #32
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	1fff75e0 	.word	0x1fff75e0
 8001a10:	03fffc00 	.word	0x03fffc00

08001a14 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	e011      	b.n	8001a4c <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a32:	bf08      	it	eq
 8001a34:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001a38:	d002      	beq.n	8001a40 <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	60fb      	str	r3, [r7, #12]
      break;
 8001a3e:	e009      	b.n	8001a54 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3308      	adds	r3, #8
 8001a44:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	3308      	adds	r3, #8
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d3e9      	bcc.n	8001a28 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001a54:	68fb      	ldr	r3, [r7, #12]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001a66:	23fb      	movs	r3, #251	@ 0xfb
 8001a68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001a6a:	f003 fbe5 	bl	8005238 <HAL_FLASH_Unlock>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d110      	bne.n	8001a96 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001a74:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <FLASH_IF_INT_Clear_Error+0x44>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa4 <FLASH_IF_INT_Clear_Error+0x44>)
 8001a7a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <FLASH_IF_INT_Clear_Error+0x44>)
 8001a82:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001a86:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001a88:	f003 fbf8 	bl	800527c <HAL_FLASH_Lock>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	58004000 	.word	0x58004000

08001aa8 <LL_AHB2_GRP1_EnableClock>:
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ab4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ab6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001acc:	68fb      	ldr	r3, [r7, #12]
}
 8001ace:	bf00      	nop
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aec:	2001      	movs	r0, #1
 8001aee:	f7ff ffdb 	bl	8001aa8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af2:	2002      	movs	r0, #2
 8001af4:	f7ff ffd8 	bl	8001aa8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af8:	2004      	movs	r0, #4
 8001afa:	f7ff ffd5 	bl	8001aa8 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2108      	movs	r1, #8
 8001b02:	4840      	ldr	r0, [pc, #256]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001b04:	f003 ff9c 	bl	8005a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	2120      	movs	r1, #32
 8001b0c:	483d      	ldr	r0, [pc, #244]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001b0e:	f003 ff97 	bl	8005a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	f240 2131 	movw	r1, #561	@ 0x231
 8001b18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1c:	f003 ff90 	bl	8005a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001b20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b26:	2312      	movs	r3, #18
 8001b28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b32:	2304      	movs	r3, #4
 8001b34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b3e:	f003 fd51 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b48:	2312      	movs	r3, #18
 8001b4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b54:	2304      	movs	r3, #4
 8001b56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4829      	ldr	r0, [pc, #164]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001b5e:	f003 fd41 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001b62:	2328      	movs	r3, #40	@ 0x28
 8001b64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b66:	2301      	movs	r3, #1
 8001b68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	4619      	mov	r1, r3
 8001b76:	4823      	ldr	r0, [pc, #140]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001b78:	f003 fd34 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001b7c:	2331      	movs	r3, #49	@ 0x31
 8001b7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	2301      	movs	r3, #1
 8001b82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b94:	f003 fd26 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001b98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b9e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	4815      	ldr	r0, [pc, #84]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001bae:	f003 fd19 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bb6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bcc:	f003 fd0a 	bl	80055e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001bd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4619      	mov	r1, r3
 8001be4:	4807      	ldr	r0, [pc, #28]	@ (8001c04 <MX_GPIO_Init+0x12c>)
 8001be6:	f003 fcfd 	bl	80055e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2100      	movs	r1, #0
 8001bee:	2029      	movs	r0, #41	@ 0x29
 8001bf0:	f002 febd 	bl	800496e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bf4:	2029      	movs	r0, #41	@ 0x29
 8001bf6:	f002 fed4 	bl	80049a2 <HAL_NVIC_EnableIRQ>

}
 8001bfa:	bf00      	nop
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	48000400 	.word	0x48000400

08001c08 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001c10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c18:	f023 0218 	bic.w	r2, r3, #24
 8001c1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr
	...

08001c34 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001c3c:	1d39      	adds	r1, r7, #4
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c42:	2201      	movs	r2, #1
 8001c44:	4803      	ldr	r0, [pc, #12]	@ (8001c54 <__io_putchar+0x20>)
 8001c46:	f006 fb70 	bl	800832a <HAL_UART_Transmit>
  return ch;
 8001c4a:	687b      	ldr	r3, [r7, #4]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	200004ac 	.word	0x200004ac

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5e:	f001 fcd3 	bl	8003608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c62:	f000 f869 	bl	8001d38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c66:	f7ff ff37 	bl	8001ad8 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001c6a:	f008 fdad 	bl	800a7c8 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001c6e:	f001 f877 	bl	8002d60 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001c72:	f001 f8c1 	bl	8002df8 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001c76:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001c7a:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001c7c:	463b      	mov	r3, r7
 8001c7e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001c82:	4826      	ldr	r0, [pc, #152]	@ (8001d1c <main+0xc4>)
 8001c84:	f008 fbf1 	bl	800a46a <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001c88:	bf00      	nop
 8001c8a:	4b24      	ldr	r3, [pc, #144]	@ (8001d1c <main+0xc4>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	69db      	ldr	r3, [r3, #28]
 8001c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c98:	d0f7      	beq.n	8001c8a <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001c9a:	bf00      	nop
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d1c <main+0xc4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001caa:	d1f7      	bne.n	8001c9c <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001cac:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <main+0xc4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d1c <main+0xc4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001cba:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <main+0xc8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cc8:	4816      	ldr	r0, [pc, #88]	@ (8001d24 <main+0xcc>)
 8001cca:	f01c ff59 	bl	801eb80 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001cce:	4813      	ldr	r0, [pc, #76]	@ (8001d1c <main+0xc4>)
 8001cd0:	f008 fc26 	bl	800a520 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001cd4:	4814      	ldr	r0, [pc, #80]	@ (8001d28 <main+0xd0>)
 8001cd6:	f7fe fa53 	bl	8000180 <strlen>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	4911      	ldr	r1, [pc, #68]	@ (8001d28 <main+0xd0>)
 8001ce4:	480d      	ldr	r0, [pc, #52]	@ (8001d1c <main+0xc4>)
 8001ce6:	f006 fb20 	bl	800832a <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001cea:	2201      	movs	r2, #1
 8001cec:	490f      	ldr	r1, [pc, #60]	@ (8001d2c <main+0xd4>)
 8001cee:	480b      	ldr	r0, [pc, #44]	@ (8001d1c <main+0xc4>)
 8001cf0:	f006 fba2 	bl	8008438 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // Procesar trama recibida
	    if (uart_rx_complete) {
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <main+0xd8>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <main+0xaa>
	        ProcessUartData();
 8001cfe:	f000 f8ab 	bl	8001e58 <ProcessUartData>
	    }

	    // Si se presion el botn, solicitar lectura del medidor
	    if (button_pressed) {
 8001d02:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <main+0xdc>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d004      	beq.n	8001d16 <main+0xbe>
	        button_pressed = 0;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <main+0xdc>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
	        RequestMeterRead();
 8001d12:	f000 f87b 	bl	8001e0c <RequestMeterRead>
	    }
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001d16:	f008 fd5f 	bl	800a7d8 <MX_LoRaWAN_Process>
	    if (uart_rx_complete) {
 8001d1a:	e7eb      	b.n	8001cf4 <main+0x9c>
 8001d1c:	200004ac 	.word	0x200004ac
 8001d20:	08001ded 	.word	0x08001ded
 8001d24:	200003ac 	.word	0x200003ac
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	2000066c 	.word	0x2000066c
 8001d30:	20000872 	.word	0x20000872
 8001d34:	200003a9 	.word	0x200003a9

08001d38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b09a      	sub	sp, #104	@ 0x68
 8001d3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3e:	f107 0320 	add.w	r3, r7, #32
 8001d42:	2248      	movs	r2, #72	@ 0x48
 8001d44:	2100      	movs	r1, #0
 8001d46:	4618      	mov	r0, r3
 8001d48:	f01e fbd3 	bl	80204f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
 8001d5c:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001d5e:	f003 fe9f 	bl	8005aa0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001d62:	2000      	movs	r0, #0
 8001d64:	f7ff ff50 	bl	8001c08 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d68:	4b1f      	ldr	r3, [pc, #124]	@ (8001de8 <SystemClock_Config+0xb0>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d70:	4a1d      	ldr	r2, [pc, #116]	@ (8001de8 <SystemClock_Config+0xb0>)
 8001d72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	4b1b      	ldr	r3, [pc, #108]	@ (8001de8 <SystemClock_Config+0xb0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001d84:	2324      	movs	r3, #36	@ 0x24
 8001d86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d88:	2381      	movs	r3, #129	@ 0x81
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001d90:	2300      	movs	r3, #0
 8001d92:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001d94:	23b0      	movs	r3, #176	@ 0xb0
 8001d96:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d9c:	f107 0320 	add.w	r3, r7, #32
 8001da0:	4618      	mov	r0, r3
 8001da2:	f004 f9c9 	bl	8006138 <HAL_RCC_OscConfig>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001dac:	f000 f8ac 	bl	8001f08 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001db0:	234f      	movs	r3, #79	@ 0x4f
 8001db2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dc8:	f107 0308 	add.w	r3, r7, #8
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f004 fd34 	bl	800683c <HAL_RCC_ClockConfig>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001dda:	f000 f895 	bl	8001f08 <Error_Handler>
  }
}
 8001dde:	bf00      	nop
 8001de0:	3768      	adds	r7, #104	@ 0x68
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	58000400 	.word	0x58000400

08001dec <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001df4:	2200      	movs	r2, #0
 8001df6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dfe:	f003 fe1f 	bl	8005a40 <HAL_GPIO_WritePin>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <RequestMeterRead>:

/**
 * @brief Solicita lectura del medidor (enva comando si es necesario)
 */
static void RequestMeterRead(void)
{
 8001e0c:	b5b0      	push	{r4, r5, r7, lr}
 8001e0e:	b08c      	sub	sp, #48	@ 0x30
 8001e10:	af00      	add	r7, sp, #0
    char msg[] = "\r\n[BOTON] Solicitando lectura del medidor...\r\n";
 8001e12:	4b0f      	ldr	r3, [pc, #60]	@ (8001e50 <RequestMeterRead+0x44>)
 8001e14:	463c      	mov	r4, r7
 8001e16:	461d      	mov	r5, r3
 8001e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e20:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e24:	c407      	stmia	r4!, {r0, r1, r2}
 8001e26:	8023      	strh	r3, [r4, #0]
 8001e28:	3402      	adds	r4, #2
 8001e2a:	0c1b      	lsrs	r3, r3, #16
 8001e2c:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001e2e:	463b      	mov	r3, r7
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe f9a5 	bl	8000180 <strlen>
 8001e36:	4603      	mov	r3, r0
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4639      	mov	r1, r7
 8001e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e40:	4804      	ldr	r0, [pc, #16]	@ (8001e54 <RequestMeterRead+0x48>)
 8001e42:	f006 fa72 	bl	800832a <HAL_UART_Transmit>
    // char cmd[] = "/?!\r\n";  // Comando de solicitud
    // HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

    // Nota: Si el medidor enva datos automticamente, no necesitas enviar nada
    // Los datos llegarn por el callback y se procesarn en ProcessUartData()
}
 8001e46:	bf00      	nop
 8001e48:	3730      	adds	r7, #48	@ 0x30
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	080223d8 	.word	0x080223d8
 8001e54:	200004ac 	.word	0x200004ac

08001e58 <ProcessUartData>:

/**
 * @brief Procesa la trama OBIS recibida
 */
static void ProcessUartData(void)
{
 8001e58:	b5b0      	push	{r4, r5, r7, lr}
 8001e5a:	b08e      	sub	sp, #56	@ 0x38
 8001e5c:	af00      	add	r7, sp, #0
    char header[] = "\r\n>>> TRAMA COMPLETA <<<\r\n";
 8001e5e:	4b23      	ldr	r3, [pc, #140]	@ (8001eec <ProcessUartData+0x94>)
 8001e60:	f107 041c 	add.w	r4, r7, #28
 8001e64:	461d      	mov	r5, r3
 8001e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e6e:	c403      	stmia	r4!, {r0, r1}
 8001e70:	8022      	strh	r2, [r4, #0]
 8001e72:	3402      	adds	r4, #2
 8001e74:	0c13      	lsrs	r3, r2, #16
 8001e76:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)header, strlen(header), HAL_MAX_DELAY);
 8001e78:	f107 031c 	add.w	r3, r7, #28
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe f97f 	bl	8000180 <strlen>
 8001e82:	4603      	mov	r3, r0
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	f107 011c 	add.w	r1, r7, #28
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8e:	4818      	ldr	r0, [pc, #96]	@ (8001ef0 <ProcessUartData+0x98>)
 8001e90:	f006 fa4b 	bl	800832a <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_rx_buffer, uart_rx_index, HAL_MAX_DELAY);
 8001e94:	4b17      	ldr	r3, [pc, #92]	@ (8001ef4 <ProcessUartData+0x9c>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	4916      	ldr	r1, [pc, #88]	@ (8001ef8 <ProcessUartData+0xa0>)
 8001ea0:	4813      	ldr	r0, [pc, #76]	@ (8001ef0 <ProcessUartData+0x98>)
 8001ea2:	f006 fa42 	bl	800832a <HAL_UART_Transmit>

    char footer[] = "\r\n>>> FIN TRAMA <<<\r\n\r\n";
 8001ea6:	4b15      	ldr	r3, [pc, #84]	@ (8001efc <ProcessUartData+0xa4>)
 8001ea8:	1d3c      	adds	r4, r7, #4
 8001eaa:	461d      	mov	r5, r3
 8001eac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eb0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001eb4:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart1, (uint8_t*)footer, strlen(footer), HAL_MAX_DELAY);
 8001eb8:	1d3b      	adds	r3, r7, #4
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe f960 	bl	8000180 <strlen>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	1d39      	adds	r1, r7, #4
 8001ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eca:	4809      	ldr	r0, [pc, #36]	@ (8001ef0 <ProcessUartData+0x98>)
 8001ecc:	f006 fa2d 	bl	800832a <HAL_UART_Transmit>

    // Marcar que hay datos listos para enviar por LoRaWAN
    meter_data_ready = 1;
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <ProcessUartData+0xa8>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]

    uart_rx_complete = 0;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <ProcessUartData+0xac>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
    uart_rx_index = 0;
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <ProcessUartData+0x9c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	801a      	strh	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	3738      	adds	r7, #56	@ 0x38
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	08022408 	.word	0x08022408
 8001ef0:	200004ac 	.word	0x200004ac
 8001ef4:	20000870 	.word	0x20000870
 8001ef8:	20000670 	.word	0x20000670
 8001efc:	08022424 	.word	0x08022424
 8001f00:	200003a8 	.word	0x200003a8
 8001f04:	20000872 	.word	0x20000872

08001f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f0c:	b672      	cpsid	i
}
 8001f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <Error_Handler+0x8>

08001f14 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <LL_APB1_GRP1_EnableClock>:
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f40:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4013      	ands	r3, r2
 8001f56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f58:	68fb      	ldr	r3, [r7, #12]
}
 8001f5a:	bf00      	nop
 8001f5c:	3714      	adds	r7, #20
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr

08001f64 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08c      	sub	sp, #48	@ 0x30
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	222c      	movs	r2, #44	@ 0x2c
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f01e fabe 	bl	80204f2 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f76:	4b22      	ldr	r3, [pc, #136]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f78:	4a22      	ldr	r2, [pc, #136]	@ (8002004 <MX_RTC_Init+0xa0>)
 8001f7a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001f7c:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f7e:	221f      	movs	r2, #31
 8001f80:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f82:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f88:	4b1d      	ldr	r3, [pc, #116]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f9a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001f9c:	4b18      	ldr	r3, [pc, #96]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001fa2:	4b17      	ldr	r3, [pc, #92]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001fa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001faa:	4815      	ldr	r0, [pc, #84]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001fac:	f005 f902 	bl	80071b4 <HAL_RTC_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001fb6:	f7ff ffa7 	bl	8001f08 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001fba:	4811      	ldr	r0, [pc, #68]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001fbc:	f005 fbf8 	bl	80077b0 <HAL_RTCEx_SetSSRU_IT>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001fc6:	f7ff ff9f 	bl	8001f08 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001fd6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001fda:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4805      	ldr	r0, [pc, #20]	@ (8002000 <MX_RTC_Init+0x9c>)
 8001fea:	f005 f965 	bl	80072b8 <HAL_RTC_SetAlarm_IT>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001ff4:	f7ff ff88 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	3730      	adds	r7, #48	@ 0x30
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	200003c4 	.word	0x200003c4
 8002004:	40002800 	.word	0x40002800

08002008 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b090      	sub	sp, #64	@ 0x40
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002010:	f107 0308 	add.w	r3, r7, #8
 8002014:	2238      	movs	r2, #56	@ 0x38
 8002016:	2100      	movs	r1, #0
 8002018:	4618      	mov	r0, r3
 800201a:	f01e fa6a 	bl	80204f2 <memset>
  if(rtcHandle->Instance==RTC)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a16      	ldr	r2, [pc, #88]	@ (800207c <HAL_RTC_MspInit+0x74>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d125      	bne.n	8002074 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002028:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800202c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800202e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002032:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002034:	f107 0308 	add.w	r3, r7, #8
 8002038:	4618      	mov	r0, r3
 800203a:	f004 ffa1 	bl	8006f80 <HAL_RCCEx_PeriphCLKConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002044:	f7ff ff60 	bl	8001f08 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002048:	f7ff ff64 	bl	8001f14 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800204c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002050:	f7ff ff70 	bl	8001f34 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8002054:	2200      	movs	r2, #0
 8002056:	2100      	movs	r1, #0
 8002058:	2002      	movs	r0, #2
 800205a:	f002 fc88 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800205e:	2002      	movs	r0, #2
 8002060:	f002 fc9f 	bl	80049a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002064:	2200      	movs	r2, #0
 8002066:	2100      	movs	r1, #0
 8002068:	202a      	movs	r0, #42	@ 0x2a
 800206a:	f002 fc80 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800206e:	202a      	movs	r0, #42	@ 0x2a
 8002070:	f002 fc97 	bl	80049a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002074:	bf00      	nop
 8002076:	3740      	adds	r7, #64	@ 0x40
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40002800 	.word	0x40002800

08002080 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002084:	4b03      	ldr	r3, [pc, #12]	@ (8002094 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8002086:	2201      	movs	r2, #1
 8002088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr
 8002094:	58000400 	.word	0x58000400

08002098 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 800209c:	bf00      	nop
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 80020b4:	f001 fac8 	bl	8003648 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 80020b8:	f7ff ffe2 	bl	8002080 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80020bc:	2001      	movs	r0, #1
 80020be:	f003 fd81 	bl	8005bc4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80020ca:	f001 facb 	bl	8003664 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80020ce:	f001 f8f3 	bl	80032b8 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80020da:	f001 fab5 	bl	8003648 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80020de:	2101      	movs	r1, #1
 80020e0:	2000      	movs	r0, #0
 80020e2:	f003 fceb 	bl	8005abc <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}

080020ea <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 80020ee:	f001 fab9 	bl	8003664 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr

08002102 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002106:	bf00      	nop
 8002108:	e7fd      	b.n	8002106 <NMI_Handler+0x4>

0800210a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800210e:	bf00      	nop
 8002110:	e7fd      	b.n	800210e <HardFault_Handler+0x4>

08002112 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002116:	bf00      	nop
 8002118:	e7fd      	b.n	8002116 <MemManage_Handler+0x4>

0800211a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	bf00      	nop
 8002120:	e7fd      	b.n	800211e <BusFault_Handler+0x4>

08002122 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002122:	b480      	push	{r7}
 8002124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002126:	bf00      	nop
 8002128:	e7fd      	b.n	8002126 <UsageFault_Handler+0x4>

0800212a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr

08002136 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr

08002142 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr

0800214e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
	...

0800215c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8002162:	f005 fb61 	bl	8007828 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200003c4 	.word	0x200003c4

08002170 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <DMA1_Channel1_IRQHandler+0x10>)
 8002176:	f002 feab 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000540 	.word	0x20000540

08002184 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <DMA1_Channel2_IRQHandler+0x10>)
 800218a:	f002 fea1 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200005a0 	.word	0x200005a0

08002198 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800219c:	4802      	ldr	r0, [pc, #8]	@ (80021a8 <DMA1_Channel3_IRQHandler+0x10>)
 800219e:	f002 fe97 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000600 	.word	0x20000600

080021ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021b0:	4802      	ldr	r0, [pc, #8]	@ (80021bc <USART1_IRQHandler+0x10>)
 80021b2:	f006 fa0d 	bl	80085d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200004ac 	.word	0x200004ac

080021c0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80021c4:	4802      	ldr	r0, [pc, #8]	@ (80021d0 <LPUART1_IRQHandler+0x10>)
 80021c6:	f006 fa03 	bl	80085d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000418 	.word	0x20000418

080021d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 80021d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021dc:	f003 fc48 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80021e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021e4:	f003 fc44 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}

080021ec <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <RTC_Alarm_IRQHandler+0x10>)
 80021f2:	f005 f9c9 	bl	8007588 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200003c4 	.word	0x200003c4

08002200 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8002204:	4802      	ldr	r0, [pc, #8]	@ (8002210 <SUBGHZ_Radio_IRQHandler+0x10>)
 8002206:	f005 fe7d 	bl	8007f04 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	200003fc 	.word	0x200003fc

08002214 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002220:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002222:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4313      	orrs	r3, r2
 800222a:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800222c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002230:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4013      	ands	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002238:	68fb      	ldr	r3, [r7, #12]
}
 800223a:	bf00      	nop
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <MX_SUBGHZ_Init+0x20>)
 800224a:	2208      	movs	r2, #8
 800224c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800224e:	4805      	ldr	r0, [pc, #20]	@ (8002264 <MX_SUBGHZ_Init+0x20>)
 8002250:	f005 fbd6 	bl	8007a00 <HAL_SUBGHZ_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800225a:	f7ff fe55 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	200003fc 	.word	0x200003fc

08002268 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002270:	2001      	movs	r0, #1
 8002272:	f7ff ffcf 	bl	8002214 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002276:	2200      	movs	r2, #0
 8002278:	2100      	movs	r1, #0
 800227a:	2032      	movs	r0, #50	@ 0x32
 800227c:	f002 fb77 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002280:	2032      	movs	r0, #50	@ 0x32
 8002282:	f002 fb8e 	bl	80049a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <LL_RCC_SetClkAfterWakeFromStop>:
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80022a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	608b      	str	r3, [r1, #8]
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80022b8:	4b02      	ldr	r3, [pc, #8]	@ (80022c4 <LL_FLASH_GetUDN+0x10>)
 80022ba:	681b      	ldr	r3, [r3, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	1fff7580 	.word	0x1fff7580

080022c8 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80022cc:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <LL_FLASH_GetDeviceID+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	b2db      	uxtb	r3, r3
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	1fff7584 	.word	0x1fff7584

080022e0 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80022e4:	4b03      	ldr	r3, [pc, #12]	@ (80022f4 <LL_FLASH_GetSTCompanyID+0x14>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	0a1b      	lsrs	r3, r3, #8
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	1fff7584 	.word	0x1fff7584

080022f8 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80022fc:	2000      	movs	r0, #0
 80022fe:	f7ff ffc6 	bl	800228e <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8002302:	f01c fc2d 	bl	801eb60 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <SystemApp_Init+0x50>)
 8002308:	2201      	movs	r2, #1
 800230a:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 800230c:	f000 f978 	bl	8002600 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8002310:	f01c feb6 	bl	801f080 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8002314:	480d      	ldr	r0, [pc, #52]	@ (800234c <SystemApp_Init+0x54>)
 8002316:	f01c ff61 	bl	801f1dc <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <SystemApp_Init+0x58>)
 800231c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002320:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8002322:	2002      	movs	r0, #2
 8002324:	f01c ff68 	bl	801f1f8 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8002328:	f7ff f8ac 	bl	8001484 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 800232c:	f000 f99c 	bl	8002668 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8002330:	f01b fe4a 	bl	801dfc8 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002334:	2101      	movs	r1, #1
 8002336:	2001      	movs	r0, #1
 8002338:	f01b fe86 	bl	801e048 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 800233c:	2101      	movs	r1, #1
 800233e:	2001      	movs	r0, #1
 8002340:	f01b fe52 	bl	801dfe8 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000408 	.word	0x20000408
 800234c:	08002521 	.word	0x08002521
 8002350:	58004000 	.word	0x58004000

08002354 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002358:	f01b fea6 	bl	801e0a8 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}

08002360 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800236a:	f7ff f899 	bl	80014a0 <SYS_GetBatteryLevel>
 800236e:	4603      	mov	r3, r0
 8002370:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002372:	88bb      	ldrh	r3, [r7, #4]
 8002374:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002378:	4293      	cmp	r3, r2
 800237a:	d902      	bls.n	8002382 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800237c:	23fe      	movs	r3, #254	@ 0xfe
 800237e:	71fb      	strb	r3, [r7, #7]
 8002380:	e014      	b.n	80023ac <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002382:	88bb      	ldrh	r3, [r7, #4]
 8002384:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8002388:	d202      	bcs.n	8002390 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	71fb      	strb	r3, [r7, #7]
 800238e:	e00d      	b.n	80023ac <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002390:	88bb      	ldrh	r3, [r7, #4]
 8002392:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8002396:	461a      	mov	r2, r3
 8002398:	4613      	mov	r3, r2
 800239a:	01db      	lsls	r3, r3, #7
 800239c:	1a9b      	subs	r3, r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	461a      	mov	r2, r3
 80023a2:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <GetBatteryLevel+0x58>)
 80023a4:	fba3 2302 	umull	r2, r3, r3, r2
 80023a8:	09db      	lsrs	r3, r3, #7
 80023aa:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80023ac:	79fb      	ldrb	r3, [r7, #7]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	1b4e81b5 	.word	0x1b4e81b5

080023bc <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 f923 	bl	8002614 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe fd8d 	bl	8000ef0 <__aeabi_f2iz>
 80023d6:	4603      	mov	r3, r0
 80023d8:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80023da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 80023e6:	b590      	push	{r4, r7, lr}
 80023e8:	b087      	sub	sp, #28
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 80023f2:	f7ff ff5f 	bl	80022b4 <LL_FLASH_GetUDN>
 80023f6:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fe:	d138      	bne.n	8002472 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002400:	f001 f93e 	bl	8003680 <HAL_GetUIDw0>
 8002404:	4604      	mov	r4, r0
 8002406:	f001 f94f 	bl	80036a8 <HAL_GetUIDw2>
 800240a:	4603      	mov	r3, r0
 800240c:	4423      	add	r3, r4
 800240e:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002410:	f001 f940 	bl	8003694 <HAL_GetUIDw1>
 8002414:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	0e1a      	lsrs	r2, r3, #24
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3307      	adds	r3, #7
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	0c1a      	lsrs	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3306      	adds	r3, #6
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	0a1a      	lsrs	r2, r3, #8
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3305      	adds	r3, #5
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	0e1a      	lsrs	r2, r3, #24
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3303      	adds	r3, #3
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	0c1a      	lsrs	r2, r3, #16
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3302      	adds	r3, #2
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	0a1a      	lsrs	r2, r3, #8
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3301      	adds	r3, #1
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	b2da      	uxtb	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002470:	e031      	b.n	80024d6 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3307      	adds	r3, #7
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	0a1a      	lsrs	r2, r3, #8
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3306      	adds	r3, #6
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	0c1a      	lsrs	r2, r3, #16
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3305      	adds	r3, #5
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	0e1a      	lsrs	r2, r3, #24
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3304      	adds	r3, #4
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80024a0:	f7ff ff12 	bl	80022c8 <LL_FLASH_GetDeviceID>
 80024a4:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3303      	adds	r3, #3
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80024b0:	f7ff ff16 	bl	80022e0 <LL_FLASH_GetSTCompanyID>
 80024b4:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	3302      	adds	r3, #2
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	0a1a      	lsrs	r2, r3, #8
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3301      	adds	r3, #1
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	0c1b      	lsrs	r3, r3, #16
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	701a      	strb	r2, [r3, #0]
}
 80024d6:	bf00      	nop
 80024d8:	371c      	adds	r7, #28
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd90      	pop	{r4, r7, pc}

080024de <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80024de:	b590      	push	{r4, r7, lr}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 80024e6:	f7ff fee5 	bl	80022b4 <LL_FLASH_GetUDN>
 80024ea:	4602      	mov	r2, r0
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d10d      	bne.n	8002516 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80024fa:	f001 f8c1 	bl	8003680 <HAL_GetUIDw0>
 80024fe:	4604      	mov	r4, r0
 8002500:	f001 f8c8 	bl	8003694 <HAL_GetUIDw1>
 8002504:	4603      	mov	r3, r0
 8002506:	405c      	eors	r4, r3
 8002508:	f001 f8ce 	bl	80036a8 <HAL_GetUIDw2>
 800250c:	4603      	mov	r3, r0
 800250e:	ea84 0203 	eor.w	r2, r4, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	bd90      	pop	{r4, r7, pc}
	...

08002520 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af02      	add	r7, sp, #8
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800252a:	f107 0308 	add.w	r3, r7, #8
 800252e:	4618      	mov	r0, r3
 8002530:	f01b feca 	bl	801e2c8 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800253a:	9200      	str	r2, [sp, #0]
 800253c:	4a07      	ldr	r2, [pc, #28]	@ (800255c <TimestampNow+0x3c>)
 800253e:	2110      	movs	r1, #16
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 f81d 	bl	8002580 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7fd fe1a 	bl	8000180 <strlen>
 800254c:	4603      	mov	r3, r0
 800254e:	b29a      	uxth	r2, r3
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002554:	bf00      	nop
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	0802243c 	.word	0x0802243c

08002560 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002564:	2101      	movs	r1, #1
 8002566:	2002      	movs	r0, #2
 8002568:	f01b fd3e 	bl	801dfe8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 800256c:	bf00      	nop
 800256e:	bd80      	pop	{r7, pc}

08002570 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002574:	2100      	movs	r1, #0
 8002576:	2002      	movs	r0, #2
 8002578:	f01b fd36 	bl	801dfe8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 800257c:	bf00      	nop
 800257e:	bd80      	pop	{r7, pc}

08002580 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002580:	b40c      	push	{r2, r3}
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 800258c:	f107 031c 	add.w	r3, r7, #28
 8002590:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002592:	6839      	ldr	r1, [r7, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f01c f801 	bl	801e5a0 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025a8:	b002      	add	sp, #8
 80025aa:	4770      	bx	lr

080025ac <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_GetTick+0x24>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80025d2:	f000 f9d7 	bl	8002984 <TIMER_IF_GetTimerValue>
 80025d6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80025d8:	687b      	ldr	r3, [r7, #4]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000408 	.word	0x20000408

080025e8 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 fa4d 	bl	8002a92 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80025f8:	bf00      	nop
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8002604:	f001 f85a 	bl	80036bc <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002608:	f001 f85e 	bl	80036c8 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 800260c:	f001 f862 	bl	80036d4 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002610:	bf00      	nop
 8002612:	bd80      	pop	{r7, pc}

08002614 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002614:	b480      	push	{r7}
 8002616:	b087      	sub	sp, #28
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 800261c:	4b0d      	ldr	r3, [pc, #52]	@ (8002654 <EnvSensors_Read+0x40>)
 800261e:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002620:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <EnvSensors_Read+0x44>)
 8002622:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002624:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <EnvSensors_Read+0x48>)
 8002626:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <EnvSensors_Read+0x4c>)
 800263e:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a08      	ldr	r2, [pc, #32]	@ (8002664 <EnvSensors_Read+0x50>)
 8002644:	611a      	str	r2, [r3, #16]

  return 0;
 8002646:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002648:	4618      	mov	r0, r3
 800264a:	371c      	adds	r7, #28
 800264c:	46bd      	mov	sp, r7
 800264e:	bc80      	pop	{r7}
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	42480000 	.word	0x42480000
 8002658:	41900000 	.word	0x41900000
 800265c:	447a0000 	.word	0x447a0000
 8002660:	003e090d 	.word	0x003e090d
 8002664:	000503ab 	.word	0x000503ab

08002668 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8002672:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0
	return 1;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <_kill>:

int _kill(int pid, int sig)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002696:	f01d ffa3 	bl	80205e0 <__errno>
 800269a:	4603      	mov	r3, r0
 800269c:	2216      	movs	r2, #22
 800269e:	601a      	str	r2, [r3, #0]
	return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_exit>:

void _exit (int status)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026b4:	f04f 31ff 	mov.w	r1, #4294967295
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ffe7 	bl	800268c <_kill>
	while (1) {}		/* Make sure we hang here */
 80026be:	bf00      	nop
 80026c0:	e7fd      	b.n	80026be <_exit+0x12>

080026c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e00a      	b.n	80026ea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026d4:	f3af 8000 	nop.w
 80026d8:	4601      	mov	r1, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	60ba      	str	r2, [r7, #8]
 80026e0:	b2ca      	uxtb	r2, r1
 80026e2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3301      	adds	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	dbf0      	blt.n	80026d4 <_read+0x12>
	}

return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	e009      	b.n	8002722 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	60ba      	str	r2, [r7, #8]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fa8c 	bl	8001c34 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	3301      	adds	r3, #1
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	429a      	cmp	r2, r3
 8002728:	dbf1      	blt.n	800270e <_write+0x12>
	}
	return len;
 800272a:	687b      	ldr	r3, [r7, #4]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <_close>:

int _close(int file)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800275a:	605a      	str	r2, [r3, #4]
	return 0;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <_isatty>:

int _isatty(int file)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	return 1;
 8002770:	2301      	movs	r3, #1
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr

0800277c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
	return 0;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800279c:	4a14      	ldr	r2, [pc, #80]	@ (80027f0 <_sbrk+0x5c>)
 800279e:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <_sbrk+0x60>)
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027a8:	4b13      	ldr	r3, [pc, #76]	@ (80027f8 <_sbrk+0x64>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d102      	bne.n	80027b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027b0:	4b11      	ldr	r3, [pc, #68]	@ (80027f8 <_sbrk+0x64>)
 80027b2:	4a12      	ldr	r2, [pc, #72]	@ (80027fc <_sbrk+0x68>)
 80027b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027b6:	4b10      	ldr	r3, [pc, #64]	@ (80027f8 <_sbrk+0x64>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d207      	bcs.n	80027d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027c4:	f01d ff0c 	bl	80205e0 <__errno>
 80027c8:	4603      	mov	r3, r0
 80027ca:	220c      	movs	r2, #12
 80027cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295
 80027d2:	e009      	b.n	80027e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027d4:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <_sbrk+0x64>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027da:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	4a05      	ldr	r2, [pc, #20]	@ (80027f8 <_sbrk+0x64>)
 80027e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027e6:	68fb      	ldr	r3, [r7, #12]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20010000 	.word	0x20010000
 80027f4:	00000400 	.word	0x00000400
 80027f8:	2000040c 	.word	0x2000040c
 80027fc:	200028e8 	.word	0x200028e8

08002800 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
}
 8002818:	4618      	mov	r0, r3
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr
	...

08002824 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 800282e:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <TIMER_IF_Init+0x5c>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	f083 0301 	eor.w	r3, r3, #1
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d01b      	beq.n	8002874 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800283c:	4b11      	ldr	r3, [pc, #68]	@ (8002884 <TIMER_IF_Init+0x60>)
 800283e:	f04f 32ff 	mov.w	r2, #4294967295
 8002842:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002844:	f7ff fb8e 	bl	8001f64 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002848:	f000 f856 	bl	80028f8 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800284c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002850:	480c      	ldr	r0, [pc, #48]	@ (8002884 <TIMER_IF_Init+0x60>)
 8002852:	f004 fe3d 	bl	80074d0 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002856:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <TIMER_IF_Init+0x60>)
 8002858:	f04f 32ff 	mov.w	r2, #4294967295
 800285c:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800285e:	4809      	ldr	r0, [pc, #36]	@ (8002884 <TIMER_IF_Init+0x60>)
 8002860:	f004 ff74 	bl	800774c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002864:	2000      	movs	r0, #0
 8002866:	f000 f9d3 	bl	8002c10 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800286a:	f000 f85f 	bl	800292c <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800286e:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <TIMER_IF_Init+0x5c>)
 8002870:	2201      	movs	r2, #1
 8002872:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002874:	79fb      	ldrb	r3, [r7, #7]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000410 	.word	0x20000410
 8002884:	200003c4 	.word	0x200003c4

08002888 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08e      	sub	sp, #56	@ 0x38
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002896:	f107 0308 	add.w	r3, r7, #8
 800289a:	222c      	movs	r2, #44	@ 0x2c
 800289c:	2100      	movs	r1, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f01d fe27 	bl	80204f2 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80028a4:	f000 f828 	bl	80028f8 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <TIMER_IF_StartTimer+0x68>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	4413      	add	r3, r2
 80028b0:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	43db      	mvns	r3, r3
 80028ba:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80028bc:	2300      	movs	r3, #0
 80028be:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80028c0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80028c4:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80028c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028ca:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80028cc:	f107 0308 	add.w	r3, r7, #8
 80028d0:	2201      	movs	r2, #1
 80028d2:	4619      	mov	r1, r3
 80028d4:	4807      	ldr	r0, [pc, #28]	@ (80028f4 <TIMER_IF_StartTimer+0x6c>)
 80028d6:	f004 fcef 	bl	80072b8 <HAL_RTC_SetAlarm_IT>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80028e0:	f7ff fb12 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80028e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3738      	adds	r7, #56	@ 0x38
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000414 	.word	0x20000414
 80028f4:	200003c4 	.word	0x200003c4

080028f8 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002902:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <TIMER_IF_StopTimer+0x2c>)
 8002904:	2201      	movs	r2, #1
 8002906:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002908:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800290c:	4806      	ldr	r0, [pc, #24]	@ (8002928 <TIMER_IF_StopTimer+0x30>)
 800290e:	f004 fddf 	bl	80074d0 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002912:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <TIMER_IF_StopTimer+0x30>)
 8002914:	f04f 32ff 	mov.w	r2, #4294967295
 8002918:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800291a:	79fb      	ldrb	r3, [r7, #7]
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40002800 	.word	0x40002800
 8002928:	200003c4 	.word	0x200003c4

0800292c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002930:	f000 f98e 	bl	8002c50 <GetTimerTicks>
 8002934:	4603      	mov	r3, r0
 8002936:	4a03      	ldr	r2, [pc, #12]	@ (8002944 <TIMER_IF_SetTimerContext+0x18>)
 8002938:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800293a:	4b02      	ldr	r3, [pc, #8]	@ (8002944 <TIMER_IF_SetTimerContext+0x18>)
 800293c:	681b      	ldr	r3, [r3, #0]
}
 800293e:	4618      	mov	r0, r3
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20000414 	.word	0x20000414

08002948 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800294c:	4b02      	ldr	r3, [pc, #8]	@ (8002958 <TIMER_IF_GetTimerContext+0x10>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	20000414 	.word	0x20000414

0800295c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002966:	f000 f973 	bl	8002c50 <GetTimerTicks>
 800296a:	4602      	mov	r2, r0
 800296c:	4b04      	ldr	r3, [pc, #16]	@ (8002980 <TIMER_IF_GetTimerElapsedTime+0x24>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002974:	687b      	ldr	r3, [r7, #4]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000414 	.word	0x20000414

08002984 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800298e:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <TIMER_IF_GetTimerValue+0x24>)
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002996:	f000 f95b 	bl	8002c50 <GetTimerTicks>
 800299a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 800299c:	687b      	ldr	r3, [r7, #4]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000410 	.word	0x20000410

080029ac <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80029b2:	2300      	movs	r3, #0
 80029b4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 80029b6:	2303      	movs	r3, #3
 80029b8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 80029ba:	687b      	ldr	r3, [r7, #4]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr

080029c6 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80029c6:	b5b0      	push	{r4, r5, r7, lr}
 80029c8:	b084      	sub	sp, #16
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80029ce:	2100      	movs	r1, #0
 80029d0:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	2000      	movs	r0, #0
 80029d6:	460a      	mov	r2, r1
 80029d8:	4603      	mov	r3, r0
 80029da:	0d95      	lsrs	r5, r2, #22
 80029dc:	0294      	lsls	r4, r2, #10
 80029de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	4620      	mov	r0, r4
 80029e8:	4629      	mov	r1, r5
 80029ea:	f7fe fac7 	bl	8000f7c <__aeabi_uldivmod>
 80029ee:	4602      	mov	r2, r0
 80029f0:	460b      	mov	r3, r1
 80029f2:	4613      	mov	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80029f6:	68fb      	ldr	r3, [r7, #12]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bdb0      	pop	{r4, r5, r7, pc}

08002a00 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002a00:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002a04:	b085      	sub	sp, #20
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	2000      	movs	r0, #0
 8002a12:	460c      	mov	r4, r1
 8002a14:	4605      	mov	r5, r0
 8002a16:	4620      	mov	r0, r4
 8002a18:	4629      	mov	r1, r5
 8002a1a:	f04f 0a00 	mov.w	sl, #0
 8002a1e:	f04f 0b00 	mov.w	fp, #0
 8002a22:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002a26:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002a2a:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002a2e:	4650      	mov	r0, sl
 8002a30:	4659      	mov	r1, fp
 8002a32:	1b02      	subs	r2, r0, r4
 8002a34:	eb61 0305 	sbc.w	r3, r1, r5
 8002a38:	f04f 0000 	mov.w	r0, #0
 8002a3c:	f04f 0100 	mov.w	r1, #0
 8002a40:	0099      	lsls	r1, r3, #2
 8002a42:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002a46:	0090      	lsls	r0, r2, #2
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	eb12 0804 	adds.w	r8, r2, r4
 8002a50:	eb43 0905 	adc.w	r9, r3, r5
 8002a54:	f04f 0200 	mov.w	r2, #0
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4699      	mov	r9, r3
 8002a6c:	4640      	mov	r0, r8
 8002a6e:	4649      	mov	r1, r9
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	0a82      	lsrs	r2, r0, #10
 8002a7a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002a7e:	0a8b      	lsrs	r3, r1, #10
 8002a80:	4613      	mov	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002a84:	68fb      	ldr	r3, [r7, #12]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002a90:	4770      	bx	lr

08002a92 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ff93 	bl	80029c6 <TIMER_IF_Convert_ms2Tick>
 8002aa0:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002aa2:	f000 f8d5 	bl	8002c50 <GetTimerTicks>
 8002aa6:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002aa8:	e000      	b.n	8002aac <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002aaa:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002aac:	f000 f8d0 	bl	8002c50 <GetTimerTicks>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d8f6      	bhi.n	8002aaa <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002ace:	f01c f995 	bl	801edfc <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002ae2:	f000 f8a5 	bl	8002c30 <TIMER_IF_BkUp_Read_MSBticks>
 8002ae6:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	3301      	adds	r3, #1
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 f88f 	bl	8002c10 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002af2:	bf00      	nop
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002afa:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002afe:	b08c      	sub	sp, #48	@ 0x30
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002b08:	f000 f8a2 	bl	8002c50 <GetTimerTicks>
 8002b0c:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002b0e:	f000 f88f 	bl	8002c30 <TIMER_IF_BkUp_Read_MSBticks>
 8002b12:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b16:	2200      	movs	r2, #0
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	60fa      	str	r2, [r7, #12]
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	f04f 0300 	mov.w	r3, #0
 8002b24:	68b9      	ldr	r1, [r7, #8]
 8002b26:	000b      	movs	r3, r1
 8002b28:	2200      	movs	r2, #0
 8002b2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	460c      	mov	r4, r1
 8002b30:	4605      	mov	r5, r0
 8002b32:	eb12 0804 	adds.w	r8, r2, r4
 8002b36:	eb43 0905 	adc.w	r9, r3, r5
 8002b3a:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002b3e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	0a82      	lsrs	r2, r0, #10
 8002b4c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002b50:	0a8b      	lsrs	r3, r1, #10
 8002b52:	4613      	mov	r3, r2
 8002b54:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	603b      	str	r3, [r7, #0]
 8002b5c:	607a      	str	r2, [r7, #4]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002b64:	f04f 0b00 	mov.w	fp, #0
 8002b68:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff ff46 	bl	8002a00 <TIMER_IF_Convert_Tick2ms>
 8002b74:	4603      	mov	r3, r0
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3730      	adds	r7, #48	@ 0x30
 8002b82:	46bd      	mov	sp, r7
 8002b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002b88 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	2100      	movs	r1, #0
 8002b94:	4803      	ldr	r0, [pc, #12]	@ (8002ba4 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002b96:	f004 fe6b 	bl	8007870 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	200003c4 	.word	0x200003c4

08002ba8 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	4803      	ldr	r0, [pc, #12]	@ (8002bc4 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002bb6:	f004 fe5b 	bl	8007870 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200003c4 	.word	0x200003c4

08002bc8 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4804      	ldr	r0, [pc, #16]	@ (8002be8 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002bd6:	f004 fe63 	bl	80078a0 <HAL_RTCEx_BKUPRead>
 8002bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002bdc:	687b      	ldr	r3, [r7, #4]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	200003c4 	.word	0x200003c4

08002bec <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	4804      	ldr	r0, [pc, #16]	@ (8002c0c <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002bfa:	f004 fe51 	bl	80078a0 <HAL_RTCEx_BKUPRead>
 8002bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002c00:	687b      	ldr	r3, [r7, #4]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	200003c4 	.word	0x200003c4

08002c10 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	2102      	movs	r1, #2
 8002c1c:	4803      	ldr	r0, [pc, #12]	@ (8002c2c <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002c1e:	f004 fe27 	bl	8007870 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	200003c4 	.word	0x200003c4

08002c30 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002c36:	2102      	movs	r1, #2
 8002c38:	4804      	ldr	r0, [pc, #16]	@ (8002c4c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002c3a:	f004 fe31 	bl	80078a0 <HAL_RTCEx_BKUPRead>
 8002c3e:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002c40:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	200003c4 	.word	0x200003c4

08002c50 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002c56:	480b      	ldr	r0, [pc, #44]	@ (8002c84 <GetTimerTicks+0x34>)
 8002c58:	f7ff fdd8 	bl	800280c <LL_RTC_TIME_GetSubSecond>
 8002c5c:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002c5e:	e003      	b.n	8002c68 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002c60:	4808      	ldr	r0, [pc, #32]	@ (8002c84 <GetTimerTicks+0x34>)
 8002c62:	f7ff fdd3 	bl	800280c <LL_RTC_TIME_GetSubSecond>
 8002c66:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002c68:	4806      	ldr	r0, [pc, #24]	@ (8002c84 <GetTimerTicks+0x34>)
 8002c6a:	f7ff fdcf 	bl	800280c <LL_RTC_TIME_GetSubSecond>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d1f4      	bne.n	8002c60 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40002800 	.word	0x40002800

08002c88 <LL_AHB2_GRP1_EnableClock>:
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002c90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c94:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ca0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cac:	68fb      	ldr	r3, [r7, #12]
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <LL_APB1_GRP2_EnableClock>:
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cc6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002cd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <LL_APB1_GRP2_DisableClock>:
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cf4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cfe:	4013      	ands	r3, r2
 8002d00:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr

08002d0c <LL_APB2_GRP1_EnableClock>:
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d30:	68fb      	ldr	r3, [r7, #12]
}
 8002d32:	bf00      	nop
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <LL_APB2_GRP1_DisableClock>:
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d52:	4013      	ands	r3, r2
 8002d54:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr

08002d60 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002d64:	4b22      	ldr	r3, [pc, #136]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d66:	4a23      	ldr	r2, [pc, #140]	@ (8002df4 <MX_LPUART1_UART_Init+0x94>)
 8002d68:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002d6a:	4b21      	ldr	r3, [pc, #132]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d70:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d72:	4b1f      	ldr	r3, [pc, #124]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002d78:	4b1d      	ldr	r3, [pc, #116]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002d84:	4b1a      	ldr	r3, [pc, #104]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d86:	220c      	movs	r2, #12
 8002d88:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d8a:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d90:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d96:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d9c:	4b14      	ldr	r3, [pc, #80]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002da2:	4b13      	ldr	r3, [pc, #76]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002da8:	4811      	ldr	r0, [pc, #68]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002daa:	f005 fa6e 	bl	800828a <HAL_UART_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002db4:	f7ff f8a8 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002db8:	2100      	movs	r1, #0
 8002dba:	480d      	ldr	r0, [pc, #52]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002dbc:	f007 fc1a 	bl	800a5f4 <HAL_UARTEx_SetTxFifoThreshold>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002dc6:	f7ff f89f 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dca:	2100      	movs	r1, #0
 8002dcc:	4808      	ldr	r0, [pc, #32]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002dce:	f007 fc4f 	bl	800a670 <HAL_UARTEx_SetRxFifoThreshold>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002dd8:	f7ff f896 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002ddc:	4804      	ldr	r0, [pc, #16]	@ (8002df0 <MX_LPUART1_UART_Init+0x90>)
 8002dde:	f007 fbd1 	bl	800a584 <HAL_UARTEx_DisableFifoMode>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002de8:	f7ff f88e 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002dec:	bf00      	nop
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	20000418 	.word	0x20000418
 8002df4:	40008000 	.word	0x40008000

08002df8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dfc:	4b23      	ldr	r3, [pc, #140]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002dfe:	4a24      	ldr	r2, [pc, #144]	@ (8002e90 <MX_USART1_UART_Init+0x98>)
 8002e00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002e02:	4b22      	ldr	r3, [pc, #136]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e04:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002e08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0a:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e10:	4b1e      	ldr	r3, [pc, #120]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002e16:	4b1d      	ldr	r3, [pc, #116]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e1c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e20:	220c      	movs	r2, #12
 8002e22:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e24:	4b19      	ldr	r3, [pc, #100]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e2a:	4b18      	ldr	r3, [pc, #96]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e30:	4b16      	ldr	r3, [pc, #88]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e36:	4b15      	ldr	r3, [pc, #84]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e3c:	4b13      	ldr	r3, [pc, #76]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e42:	4812      	ldr	r0, [pc, #72]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e44:	f005 fa21 	bl	800828a <HAL_UART_Init>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002e4e:	f7ff f85b 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e52:	2100      	movs	r1, #0
 8002e54:	480d      	ldr	r0, [pc, #52]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e56:	f007 fbcd 	bl	800a5f4 <HAL_UARTEx_SetTxFifoThreshold>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002e60:	f7ff f852 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e64:	2100      	movs	r1, #0
 8002e66:	4809      	ldr	r0, [pc, #36]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e68:	f007 fc02 	bl	800a670 <HAL_UARTEx_SetRxFifoThreshold>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002e72:	f7ff f849 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002e76:	4805      	ldr	r0, [pc, #20]	@ (8002e8c <MX_USART1_UART_Init+0x94>)
 8002e78:	f007 fb84 	bl	800a584 <HAL_UARTEx_DisableFifoMode>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002e82:	f7ff f841 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200004ac 	.word	0x200004ac
 8002e90:	40013800 	.word	0x40013800

08002e94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b096      	sub	sp, #88	@ 0x58
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	60da      	str	r2, [r3, #12]
 8002eaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002eac:	f107 030c 	add.w	r3, r7, #12
 8002eb0:	2238      	movs	r2, #56	@ 0x38
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f01d fb1c 	bl	80204f2 <memset>
  if(uartHandle->Instance==LPUART1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a7a      	ldr	r2, [pc, #488]	@ (80030a8 <HAL_UART_MspInit+0x214>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d155      	bne.n	8002f70 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ecc:	f107 030c 	add.w	r3, r7, #12
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f004 f855 	bl	8006f80 <HAL_RCCEx_PeriphCLKConfig>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002edc:	f7ff f814 	bl	8001f08 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ee0:	2001      	movs	r0, #1
 8002ee2:	f7ff fee9 	bl	8002cb8 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ee6:	2004      	movs	r0, #4
 8002ee8:	f7ff fece 	bl	8002c88 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8002eec:	2303      	movs	r3, #3
 8002eee:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002efc:	2308      	movs	r3, #8
 8002efe:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f00:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002f04:	4619      	mov	r1, r3
 8002f06:	4869      	ldr	r0, [pc, #420]	@ (80030ac <HAL_UART_MspInit+0x218>)
 8002f08:	f002 fb6c 	bl	80055e4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8002f0c:	4b68      	ldr	r3, [pc, #416]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f0e:	4a69      	ldr	r2, [pc, #420]	@ (80030b4 <HAL_UART_MspInit+0x220>)
 8002f10:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8002f12:	4b67      	ldr	r3, [pc, #412]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f14:	2216      	movs	r2, #22
 8002f16:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f18:	4b65      	ldr	r3, [pc, #404]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f1a:	2210      	movs	r2, #16
 8002f1c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f1e:	4b64      	ldr	r3, [pc, #400]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f24:	4b62      	ldr	r3, [pc, #392]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f26:	2280      	movs	r2, #128	@ 0x80
 8002f28:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f2a:	4b61      	ldr	r3, [pc, #388]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f30:	4b5f      	ldr	r3, [pc, #380]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8002f36:	4b5e      	ldr	r3, [pc, #376]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8002f42:	485b      	ldr	r0, [pc, #364]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f44:	f001 fd4a 	bl	80049dc <HAL_DMA_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8002f4e:	f7fe ffdb 	bl	8001f08 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a56      	ldr	r2, [pc, #344]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f56:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002f58:	4a55      	ldr	r2, [pc, #340]	@ (80030b0 <HAL_UART_MspInit+0x21c>)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2100      	movs	r1, #0
 8002f62:	2026      	movs	r0, #38	@ 0x26
 8002f64:	f001 fd03 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002f68:	2026      	movs	r0, #38	@ 0x26
 8002f6a:	f001 fd1a 	bl	80049a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002f6e:	e096      	b.n	800309e <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a50      	ldr	r2, [pc, #320]	@ (80030b8 <HAL_UART_MspInit+0x224>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	f040 8091 	bne.w	800309e <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f80:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002f84:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f86:	f107 030c 	add.w	r3, r7, #12
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f003 fff8 	bl	8006f80 <HAL_RCCEx_PeriphCLKConfig>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_UART_MspInit+0x106>
      Error_Handler();
 8002f96:	f7fe ffb7 	bl	8001f08 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f9a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002f9e:	f7ff feb5 	bl	8002d0c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa2:	2002      	movs	r0, #2
 8002fa4:	f7ff fe70 	bl	8002c88 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 8002fa8:	2380      	movs	r3, #128	@ 0x80
 8002faa:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fac:	2302      	movs	r3, #2
 8002fae:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fb8:	2307      	movs	r3, #7
 8002fba:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8002fbc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	483e      	ldr	r0, [pc, #248]	@ (80030bc <HAL_UART_MspInit+0x228>)
 8002fc4:	f002 fb0e 	bl	80055e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 8002fc8:	2340      	movs	r3, #64	@ 0x40
 8002fca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fd8:	2307      	movs	r3, #7
 8002fda:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8002fdc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4836      	ldr	r0, [pc, #216]	@ (80030bc <HAL_UART_MspInit+0x228>)
 8002fe4:	f002 fafe 	bl	80055e4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8002fe8:	4b35      	ldr	r3, [pc, #212]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8002fea:	4a36      	ldr	r2, [pc, #216]	@ (80030c4 <HAL_UART_MspInit+0x230>)
 8002fec:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002fee:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8002ff0:	2211      	movs	r2, #17
 8002ff2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ff4:	4b32      	ldr	r3, [pc, #200]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ffa:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003000:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003002:	2280      	movs	r2, #128	@ 0x80
 8003004:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003006:	4b2e      	ldr	r3, [pc, #184]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003008:	2200      	movs	r2, #0
 800300a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 800300e:	2200      	movs	r2, #0
 8003010:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003012:	4b2b      	ldr	r3, [pc, #172]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003014:	2200      	movs	r2, #0
 8003016:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003018:	4b29      	ldr	r3, [pc, #164]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 800301a:	2200      	movs	r2, #0
 800301c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800301e:	4828      	ldr	r0, [pc, #160]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003020:	f001 fcdc 	bl	80049dc <HAL_DMA_Init>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_UART_MspInit+0x19a>
      Error_Handler();
 800302a:	f7fe ff6d 	bl	8001f08 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a23      	ldr	r2, [pc, #140]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003032:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003036:	4a22      	ldr	r2, [pc, #136]	@ (80030c0 <HAL_UART_MspInit+0x22c>)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 800303c:	4b22      	ldr	r3, [pc, #136]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 800303e:	4a23      	ldr	r2, [pc, #140]	@ (80030cc <HAL_UART_MspInit+0x238>)
 8003040:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003042:	4b21      	ldr	r3, [pc, #132]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003044:	2212      	movs	r2, #18
 8003046:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003048:	4b1f      	ldr	r3, [pc, #124]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 800304a:	2210      	movs	r2, #16
 800304c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800304e:	4b1e      	ldr	r3, [pc, #120]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003050:	2200      	movs	r2, #0
 8003052:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003054:	4b1c      	ldr	r3, [pc, #112]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003056:	2280      	movs	r2, #128	@ 0x80
 8003058:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800305a:	4b1b      	ldr	r3, [pc, #108]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 800305c:	2200      	movs	r2, #0
 800305e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003060:	4b19      	ldr	r3, [pc, #100]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003062:	2200      	movs	r2, #0
 8003064:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003066:	4b18      	ldr	r3, [pc, #96]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003068:	2200      	movs	r2, #0
 800306a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800306c:	4b16      	ldr	r3, [pc, #88]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 800306e:	2200      	movs	r2, #0
 8003070:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003072:	4815      	ldr	r0, [pc, #84]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003074:	f001 fcb2 	bl	80049dc <HAL_DMA_Init>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 800307e:	f7fe ff43 	bl	8001f08 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a10      	ldr	r2, [pc, #64]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 8003086:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003088:	4a0f      	ldr	r2, [pc, #60]	@ (80030c8 <HAL_UART_MspInit+0x234>)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800308e:	2200      	movs	r2, #0
 8003090:	2100      	movs	r1, #0
 8003092:	2024      	movs	r0, #36	@ 0x24
 8003094:	f001 fc6b 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003098:	2024      	movs	r0, #36	@ 0x24
 800309a:	f001 fc82 	bl	80049a2 <HAL_NVIC_EnableIRQ>
}
 800309e:	bf00      	nop
 80030a0:	3758      	adds	r7, #88	@ 0x58
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40008000 	.word	0x40008000
 80030ac:	48000800 	.word	0x48000800
 80030b0:	20000540 	.word	0x20000540
 80030b4:	40020008 	.word	0x40020008
 80030b8:	40013800 	.word	0x40013800
 80030bc:	48000400 	.word	0x48000400
 80030c0:	200005a0 	.word	0x200005a0
 80030c4:	4002001c 	.word	0x4002001c
 80030c8:	20000600 	.word	0x20000600
 80030cc:	40020030 	.word	0x40020030

080030d0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a18      	ldr	r2, [pc, #96]	@ (8003140 <HAL_UART_MspDeInit+0x70>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d10f      	bne.n	8003102 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 80030e2:	2001      	movs	r0, #1
 80030e4:	f7ff fe00 	bl	8002ce8 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 80030e8:	2103      	movs	r1, #3
 80030ea:	4816      	ldr	r0, [pc, #88]	@ (8003144 <HAL_UART_MspDeInit+0x74>)
 80030ec:	f002 fbda 	bl	80058a4 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030f4:	4618      	mov	r0, r3
 80030f6:	f001 fd19 	bl	8004b2c <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 80030fa:	2026      	movs	r0, #38	@ 0x26
 80030fc:	f001 fc5f 	bl	80049be <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8003100:	e01a      	b.n	8003138 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a10      	ldr	r2, [pc, #64]	@ (8003148 <HAL_UART_MspDeInit+0x78>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d115      	bne.n	8003138 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 800310c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003110:	f7ff fe14 	bl	8002d3c <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8003114:	21c0      	movs	r1, #192	@ 0xc0
 8003116:	480d      	ldr	r0, [pc, #52]	@ (800314c <HAL_UART_MspDeInit+0x7c>)
 8003118:	f002 fbc4 	bl	80058a4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003122:	4618      	mov	r0, r3
 8003124:	f001 fd02 	bl	8004b2c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800312c:	4618      	mov	r0, r3
 800312e:	f001 fcfd 	bl	8004b2c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003132:	2024      	movs	r0, #36	@ 0x24
 8003134:	f001 fc43 	bl	80049be <HAL_NVIC_DisableIRQ>
}
 8003138:	bf00      	nop
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40008000 	.word	0x40008000
 8003144:	48000800 	.word	0x48000800
 8003148:	40013800 	.word	0x40013800
 800314c:	48000400 	.word	0x48000400

08003150 <LL_APB1_GRP2_ForceReset>:
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8003158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800315c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800315e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4313      	orrs	r3, r2
 8003166:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr

08003172 <LL_APB1_GRP2_ReleaseReset>:
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800317a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800317e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	43db      	mvns	r3, r3
 8003184:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003188:	4013      	ands	r3, r2
 800318a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr
	...

08003198 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <LL_EXTI_EnableIT_0_31+0x24>)
 80031a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80031a6:	4905      	ldr	r1, [pc, #20]	@ (80031bc <LL_EXTI_EnableIT_0_31+0x24>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	58000800 	.word	0x58000800

080031c0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80031c8:	4a07      	ldr	r2, [pc, #28]	@ (80031e8 <vcom_Init+0x28>)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80031ce:	f7fe f9f9 	bl	80015c4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80031d2:	f7ff fdc5 	bl	8002d60 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 80031d6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80031da:	f7ff ffdd 	bl	8003198 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80031de:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	20000664 	.word	0x20000664

080031ec <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 80031f0:	2001      	movs	r0, #1
 80031f2:	f7ff ffad 	bl	8003150 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 80031f6:	2001      	movs	r0, #1
 80031f8:	f7ff ffbb 	bl	8003172 <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 80031fc:	4804      	ldr	r0, [pc, #16]	@ (8003210 <vcom_DeInit+0x24>)
 80031fe:	f7ff ff67 	bl	80030d0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8003202:	200f      	movs	r0, #15
 8003204:	f001 fbdb 	bl	80049be <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003208:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800320a:	4618      	mov	r0, r3
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000418 	.word	0x20000418

08003214 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8003220:	887b      	ldrh	r3, [r7, #2]
 8003222:	461a      	mov	r2, r3
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4804      	ldr	r0, [pc, #16]	@ (8003238 <vcom_Trace_DMA+0x24>)
 8003228:	f005 f952 	bl	80084d0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 800322c:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	20000418 	.word	0x20000418

0800323c <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8003244:	4a19      	ldr	r2, [pc, #100]	@ (80032ac <vcom_ReceiveInit+0x70>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800324a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800324e:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 8003250:	f107 0308 	add.w	r3, r7, #8
 8003254:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003258:	4815      	ldr	r0, [pc, #84]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 800325a:	f007 f906 	bl	800a46a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 800325e:	bf00      	nop
 8003260:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800326a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800326e:	d0f7      	beq.n	8003260 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 8003270:	bf00      	nop
 8003272:	4b0f      	ldr	r3, [pc, #60]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800327c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003280:	d1f7      	bne.n	8003272 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 8003282:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	4b09      	ldr	r3, [pc, #36]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003290:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 8003292:	4807      	ldr	r0, [pc, #28]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 8003294:	f007 f944 	bl	800a520 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 8003298:	2201      	movs	r2, #1
 800329a:	4906      	ldr	r1, [pc, #24]	@ (80032b4 <vcom_ReceiveInit+0x78>)
 800329c:	4804      	ldr	r0, [pc, #16]	@ (80032b0 <vcom_ReceiveInit+0x74>)
 800329e:	f005 f8cb 	bl	8008438 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80032a2:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20000668 	.word	0x20000668
 80032b0:	20000418 	.word	0x20000418
 80032b4:	20000660 	.word	0x20000660

080032b8 <vcom_Resume>:

void vcom_Resume(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80032bc:	4804      	ldr	r0, [pc, #16]	@ (80032d0 <vcom_Resume+0x18>)
 80032be:	f001 fb8d 	bl	80049dc <HAL_DMA_Init>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <vcom_Resume+0x14>
  {
    Error_Handler();
 80032c8:	f7fe fe1e 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80032cc:	bf00      	nop
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000540 	.word	0x20000540

080032d4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a05      	ldr	r2, [pc, #20]	@ (80032f8 <HAL_UART_TxCpltCallback+0x24>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d103      	bne.n	80032ee <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 80032e6:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <HAL_UART_TxCpltCallback+0x28>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2000      	movs	r0, #0
 80032ec:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80032ee:	bf00      	nop
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40008000 	.word	0x40008000
 80032fc:	20000664 	.word	0x20000664

08003300 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a37      	ldr	r2, [pc, #220]	@ (80033ec <HAL_UART_RxCpltCallback+0xec>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d150      	bne.n	80033b4 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 8003312:	4b37      	ldr	r3, [pc, #220]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 800331c:	d835      	bhi.n	800338a <HAL_UART_RxCpltCallback+0x8a>
 800331e:	4b35      	ldr	r3, [pc, #212]	@ (80033f4 <HAL_UART_RxCpltCallback+0xf4>)
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d130      	bne.n	800338a <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 8003328:	4b31      	ldr	r3, [pc, #196]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	b29b      	uxth	r3, r3
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	b291      	uxth	r1, r2
 8003332:	4a2f      	ldr	r2, [pc, #188]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003334:	8011      	strh	r1, [r2, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	4b2f      	ldr	r3, [pc, #188]	@ (80033f8 <HAL_UART_RxCpltCallback+0xf8>)
 800333a:	7819      	ldrb	r1, [r3, #0]
 800333c:	4b2f      	ldr	r3, [pc, #188]	@ (80033fc <HAL_UART_RxCpltCallback+0xfc>)
 800333e:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 8003340:	4b2b      	ldr	r3, [pc, #172]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	461a      	mov	r2, r3
 8003348:	4b2c      	ldr	r3, [pc, #176]	@ (80033fc <HAL_UART_RxCpltCallback+0xfc>)
 800334a:	2100      	movs	r1, #0
 800334c:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 800334e:	4b2a      	ldr	r3, [pc, #168]	@ (80033f8 <HAL_UART_RxCpltCallback+0xf8>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b29      	cmp	r3, #41	@ 0x29
 8003354:	d119      	bne.n	800338a <HAL_UART_RxCpltCallback+0x8a>
 8003356:	4b26      	ldr	r3, [pc, #152]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	b29b      	uxth	r3, r3
 800335c:	2b0e      	cmp	r3, #14
 800335e:	d914      	bls.n	800338a <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 8003360:	4927      	ldr	r1, [pc, #156]	@ (8003400 <HAL_UART_RxCpltCallback+0x100>)
 8003362:	4826      	ldr	r0, [pc, #152]	@ (80033fc <HAL_UART_RxCpltCallback+0xfc>)
 8003364:	f01d f8df 	bl	8020526 <strstr>
 8003368:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00c      	beq.n	800338a <HAL_UART_RxCpltCallback+0x8a>
 8003370:	4b1f      	ldr	r3, [pc, #124]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003372:	881b      	ldrh	r3, [r3, #0]
 8003374:	b29b      	uxth	r3, r3
 8003376:	3b01      	subs	r3, #1
 8003378:	4a20      	ldr	r2, [pc, #128]	@ (80033fc <HAL_UART_RxCpltCallback+0xfc>)
 800337a:	441a      	add	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3306      	adds	r3, #6
 8003380:	429a      	cmp	r2, r3
 8003382:	d902      	bls.n	800338a <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 8003384:	4b1b      	ldr	r3, [pc, #108]	@ (80033f4 <HAL_UART_RxCpltCallback+0xf4>)
 8003386:	2201      	movs	r2, #1
 8003388:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 800338a:	4b19      	ldr	r3, [pc, #100]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	b29b      	uxth	r3, r3
 8003390:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003394:	d908      	bls.n	80033a8 <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 8003396:	4b16      	ldr	r3, [pc, #88]	@ (80033f0 <HAL_UART_RxCpltCallback+0xf0>)
 8003398:	2200      	movs	r2, #0
 800339a:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 800339c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033a0:	2100      	movs	r1, #0
 80033a2:	4816      	ldr	r0, [pc, #88]	@ (80033fc <HAL_UART_RxCpltCallback+0xfc>)
 80033a4:	f01d f8a5 	bl	80204f2 <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 80033a8:	2201      	movs	r2, #1
 80033aa:	4913      	ldr	r1, [pc, #76]	@ (80033f8 <HAL_UART_RxCpltCallback+0xf8>)
 80033ac:	4815      	ldr	r0, [pc, #84]	@ (8003404 <HAL_UART_RxCpltCallback+0x104>)
 80033ae:	f005 f843 	bl	8008438 <HAL_UART_Receive_IT>
        return;
 80033b2:	e018      	b.n	80033e6 <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a13      	ldr	r2, [pc, #76]	@ (8003408 <HAL_UART_RxCpltCallback+0x108>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d113      	bne.n	80033e6 <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80033be:	4b13      	ldr	r3, [pc, #76]	@ (800340c <HAL_UART_RxCpltCallback+0x10c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_UART_RxCpltCallback+0xdc>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 80033d0:	4b0e      	ldr	r3, [pc, #56]	@ (800340c <HAL_UART_RxCpltCallback+0x10c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2200      	movs	r2, #0
 80033d6:	2101      	movs	r1, #1
 80033d8:	480d      	ldr	r0, [pc, #52]	@ (8003410 <HAL_UART_RxCpltCallback+0x110>)
 80033da:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80033dc:	2201      	movs	r2, #1
 80033de:	490c      	ldr	r1, [pc, #48]	@ (8003410 <HAL_UART_RxCpltCallback+0x110>)
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f005 f829 	bl	8008438 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	40013800 	.word	0x40013800
 80033f0:	20000870 	.word	0x20000870
 80033f4:	20000872 	.word	0x20000872
 80033f8:	2000066c 	.word	0x2000066c
 80033fc:	20000670 	.word	0x20000670
 8003400:	08022448 	.word	0x08022448
 8003404:	200004ac 	.word	0x200004ac
 8003408:	40008000 	.word	0x40008000
 800340c:	20000668 	.word	0x20000668
 8003410:	20000660 	.word	0x20000660

08003414 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003414:	480d      	ldr	r0, [pc, #52]	@ (800344c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003416:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003418:	f7ff f9f2 	bl	8002800 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800341c:	480c      	ldr	r0, [pc, #48]	@ (8003450 <LoopForever+0x6>)
  ldr r1, =_edata
 800341e:	490d      	ldr	r1, [pc, #52]	@ (8003454 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003420:	4a0d      	ldr	r2, [pc, #52]	@ (8003458 <LoopForever+0xe>)
  movs r3, #0
 8003422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003424:	e002      	b.n	800342c <LoopCopyDataInit>

08003426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800342a:	3304      	adds	r3, #4

0800342c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800342c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800342e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003430:	d3f9      	bcc.n	8003426 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003432:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003434:	4c0a      	ldr	r4, [pc, #40]	@ (8003460 <LoopForever+0x16>)
  movs r3, #0
 8003436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003438:	e001      	b.n	800343e <LoopFillZerobss>

0800343a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800343a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800343c:	3204      	adds	r2, #4

0800343e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800343e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003440:	d3fb      	bcc.n	800343a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003442:	f01d f8d3 	bl	80205ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003446:	f7fe fc07 	bl	8001c58 <main>

0800344a <LoopForever>:

LoopForever:
    b LoopForever
 800344a:	e7fe      	b.n	800344a <LoopForever>
  ldr   r0, =_estack
 800344c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003454:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8003458:	08023998 	.word	0x08023998
  ldr r2, =_sbss
 800345c:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 8003460:	200028e8 	.word	0x200028e8

08003464 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003464:	e7fe      	b.n	8003464 <ADC_IRQHandler>

08003466 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800346c:	1d3b      	adds	r3, r7, #4
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	60da      	str	r2, [r3, #12]
 8003478:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800347a:	2310      	movs	r3, #16
 800347c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800347e:	2301      	movs	r3, #1
 8003480:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003486:	2303      	movs	r3, #3
 8003488:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	4619      	mov	r1, r3
 800348e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003492:	f002 f8a7 	bl	80055e4 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8003496:	2320      	movs	r3, #32
 8003498:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800349a:	1d3b      	adds	r3, r7, #4
 800349c:	4619      	mov	r1, r3
 800349e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034a2:	f002 f89f 	bl	80055e4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80034a6:	2200      	movs	r2, #0
 80034a8:	2120      	movs	r1, #32
 80034aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034ae:	f002 fac7 	bl	8005a40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80034b2:	2200      	movs	r2, #0
 80034b4:	2110      	movs	r1, #16
 80034b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034ba:	f002 fac1 	bl	8005a40 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	4603      	mov	r3, r0
 80034d0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80034d2:	79fb      	ldrb	r3, [r7, #7]
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d83f      	bhi.n	8003558 <BSP_RADIO_ConfigRFSwitch+0x90>
 80034d8:	a201      	add	r2, pc, #4	@ (adr r2, 80034e0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 80034da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034de:	bf00      	nop
 80034e0:	080034f1 	.word	0x080034f1
 80034e4:	0800350b 	.word	0x0800350b
 80034e8:	08003525 	.word	0x08003525
 80034ec:	0800353f 	.word	0x0800353f
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80034f0:	2200      	movs	r2, #0
 80034f2:	2110      	movs	r1, #16
 80034f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034f8:	f002 faa2 	bl	8005a40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80034fc:	2200      	movs	r2, #0
 80034fe:	2120      	movs	r1, #32
 8003500:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003504:	f002 fa9c 	bl	8005a40 <HAL_GPIO_WritePin>
      break;      
 8003508:	e027      	b.n	800355a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800350a:	2201      	movs	r2, #1
 800350c:	2110      	movs	r1, #16
 800350e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003512:	f002 fa95 	bl	8005a40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003516:	2200      	movs	r2, #0
 8003518:	2120      	movs	r1, #32
 800351a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800351e:	f002 fa8f 	bl	8005a40 <HAL_GPIO_WritePin>
      break;
 8003522:	e01a      	b.n	800355a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003524:	2201      	movs	r2, #1
 8003526:	2110      	movs	r1, #16
 8003528:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800352c:	f002 fa88 	bl	8005a40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003530:	2201      	movs	r2, #1
 8003532:	2120      	movs	r1, #32
 8003534:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003538:	f002 fa82 	bl	8005a40 <HAL_GPIO_WritePin>
      break;
 800353c:	e00d      	b.n	800355a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800353e:	2200      	movs	r2, #0
 8003540:	2110      	movs	r1, #16
 8003542:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003546:	f002 fa7b 	bl	8005a40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800354a:	2201      	movs	r2, #1
 800354c:	2120      	movs	r1, #32
 800354e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003552:	f002 fa75 	bl	8005a40 <HAL_GPIO_WritePin>
      break;
 8003556:	e000      	b.n	800355a <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8003558:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8003568:	2302      	movs	r3, #2
}
 800356a:	4618      	mov	r0, r3
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr

08003572 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8003572:	b480      	push	{r7}
 8003574:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8003576:	2301      	movs	r3, #1
}
 8003578:	4618      	mov	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8003584:	2301      	movs	r3, #1
}
 8003586:	4618      	mov	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr

0800358e <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800358e:	b480      	push	{r7}
 8003590:	b085      	sub	sp, #20
 8003592:	af00      	add	r7, sp, #0
 8003594:	4603      	mov	r3, r0
 8003596:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d102      	bne.n	80035a4 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800359e:	230f      	movs	r3, #15
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	e001      	b.n	80035a8 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80035a4:	2316      	movs	r3, #22
 80035a6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80035a8:	68fb      	ldr	r3, [r7, #12]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr

080035b4 <LL_DBGMCU_DisableDBGSleepMode>:
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80035b8:	4b04      	ldr	r3, [pc, #16]	@ (80035cc <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a03      	ldr	r2, [pc, #12]	@ (80035cc <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80035be:	f023 0301 	bic.w	r3, r3, #1
 80035c2:	6053      	str	r3, [r2, #4]
}
 80035c4:	bf00      	nop
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	e0042000 	.word	0xe0042000

080035d0 <LL_DBGMCU_DisableDBGStopMode>:
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80035d4:	4b04      	ldr	r3, [pc, #16]	@ (80035e8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	4a03      	ldr	r2, [pc, #12]	@ (80035e8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80035da:	f023 0302 	bic.w	r3, r3, #2
 80035de:	6053      	str	r3, [r2, #4]
}
 80035e0:	bf00      	nop
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	e0042000 	.word	0xe0042000

080035ec <LL_DBGMCU_DisableDBGStandbyMode>:
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80035f0:	4b04      	ldr	r3, [pc, #16]	@ (8003604 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	4a03      	ldr	r2, [pc, #12]	@ (8003604 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80035f6:	f023 0304 	bic.w	r3, r3, #4
 80035fa:	6053      	str	r3, [r2, #4]
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	e0042000 	.word	0xe0042000

08003608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003612:	2003      	movs	r0, #3
 8003614:	f001 f9a0 	bl	8004958 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003618:	f003 fad4 	bl	8006bc4 <HAL_RCC_GetHCLKFreq>
 800361c:	4603      	mov	r3, r0
 800361e:	4a09      	ldr	r2, [pc, #36]	@ (8003644 <HAL_Init+0x3c>)
 8003620:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003622:	200f      	movs	r0, #15
 8003624:	f7fe ffc2 	bl	80025ac <HAL_InitTick>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d002      	beq.n	8003634 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	71fb      	strb	r3, [r7, #7]
 8003632:	e001      	b.n	8003638 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003634:	f7fe fd5f 	bl	80020f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003638:	79fb      	ldrb	r3, [r7, #7]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20000014 	.word	0x20000014

08003648 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800364c:	4b04      	ldr	r3, [pc, #16]	@ (8003660 <HAL_SuspendTick+0x18>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a03      	ldr	r2, [pc, #12]	@ (8003660 <HAL_SuspendTick+0x18>)
 8003652:	f023 0302 	bic.w	r3, r3, #2
 8003656:	6013      	str	r3, [r2, #0]
}
 8003658:	bf00      	nop
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	e000e010 	.word	0xe000e010

08003664 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <HAL_ResumeTick+0x18>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a03      	ldr	r2, [pc, #12]	@ (800367c <HAL_ResumeTick+0x18>)
 800366e:	f043 0302 	orr.w	r3, r3, #2
 8003672:	6013      	str	r3, [r2, #0]
}
 8003674:	bf00      	nop
 8003676:	46bd      	mov	sp, r7
 8003678:	bc80      	pop	{r7}
 800367a:	4770      	bx	lr
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8003684:	4b02      	ldr	r3, [pc, #8]	@ (8003690 <HAL_GetUIDw0+0x10>)
 8003686:	681b      	ldr	r3, [r3, #0]
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	1fff7590 	.word	0x1fff7590

08003694 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003698:	4b02      	ldr	r3, [pc, #8]	@ (80036a4 <HAL_GetUIDw1+0x10>)
 800369a:	681b      	ldr	r3, [r3, #0]
}
 800369c:	4618      	mov	r0, r3
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr
 80036a4:	1fff7594 	.word	0x1fff7594

080036a8 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80036ac:	4b02      	ldr	r3, [pc, #8]	@ (80036b8 <HAL_GetUIDw2+0x10>)
 80036ae:	681b      	ldr	r3, [r3, #0]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr
 80036b8:	1fff7598 	.word	0x1fff7598

080036bc <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80036c0:	f7ff ff78 	bl	80035b4 <LL_DBGMCU_DisableDBGSleepMode>
}
 80036c4:	bf00      	nop
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80036cc:	f7ff ff80 	bl	80035d0 <LL_DBGMCU_DisableDBGStopMode>
}
 80036d0:	bf00      	nop
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80036d8:	f7ff ff88 	bl	80035ec <LL_DBGMCU_DisableDBGStandbyMode>
}
 80036dc:	bf00      	nop
 80036de:	bd80      	pop	{r7, pc}

080036e0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	431a      	orrs	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	601a      	str	r2, [r3, #0]
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003714:	4618      	mov	r0, r3
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800371e:	b480      	push	{r7}
 8003720:	b085      	sub	sp, #20
 8003722:	af00      	add	r7, sp, #0
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	695a      	ldr	r2, [r3, #20]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2107      	movs	r1, #7
 8003736:	fa01 f303 	lsl.w	r3, r1, r3
 800373a:	43db      	mvns	r3, r3
 800373c:	401a      	ands	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	fa01 f303 	lsl.w	r3, r1, r3
 800374a:	431a      	orrs	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003750:	bf00      	nop
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	bc80      	pop	{r7}
 8003758:	4770      	bx	lr

0800375a <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
 8003762:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	695a      	ldr	r2, [r3, #20]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2107      	movs	r1, #7
 8003770:	fa01 f303 	lsl.w	r3, r1, r3
 8003774:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800377c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr

0800378a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr

080037ae <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	f003 031f 	and.w	r3, r3, #31
 80037c4:	210f      	movs	r1, #15
 80037c6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ca:	43db      	mvns	r3, r3
 80037cc:	401a      	ands	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	0e9b      	lsrs	r3, r3, #26
 80037d2:	f003 010f 	and.w	r1, r3, #15
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	f003 031f 	and.w	r3, r3, #31
 80037dc:	fa01 f303 	lsl.w	r3, r1, r3
 80037e0:	431a      	orrs	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80037e6:	bf00      	nop
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003804:	431a      	orrs	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr

08003814 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003828:	43db      	mvns	r3, r3
 800382a:	401a      	ands	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr

0800383a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800383a:	b480      	push	{r7}
 800383c:	b085      	sub	sp, #20
 800383e:	af00      	add	r7, sp, #0
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	60b9      	str	r1, [r7, #8]
 8003844:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	43db      	mvns	r3, r3
 8003850:	401a      	ands	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	0219      	lsls	r1, r3, #8
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	400b      	ands	r3, r1
 800385a:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 800385e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003862:	431a      	orrs	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003868:	bf00      	nop
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr

08003872 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003882:	f023 0317 	bic.w	r3, r3, #23
 8003886:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80038a8:	f023 0317 	bic.w	r3, r3, #23
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6093      	str	r3, [r2, #8]
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr

080038ba <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038ce:	d101      	bne.n	80038d4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80038d0:	2301      	movs	r3, #1
 80038d2:	e000      	b.n	80038d6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr

080038e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038f0:	f023 0317 	bic.w	r3, r3, #23
 80038f4:	f043 0201 	orr.w	r2, r3, #1
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	bc80      	pop	{r7}
 8003904:	4770      	bx	lr

08003906 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003916:	f023 0317 	bic.w	r3, r3, #23
 800391a:	f043 0202 	orr.w	r2, r3, #2
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr

0800392c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b01      	cmp	r3, #1
 800393e:	d101      	bne.n	8003944 <LL_ADC_IsEnabled+0x18>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <LL_ADC_IsEnabled+0x1a>
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr

08003950 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b02      	cmp	r3, #2
 8003962:	d101      	bne.n	8003968 <LL_ADC_IsDisableOngoing+0x18>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <LL_ADC_IsDisableOngoing+0x1a>
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	bc80      	pop	{r7}
 8003972:	4770      	bx	lr

08003974 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003984:	f023 0317 	bic.w	r3, r3, #23
 8003988:	f043 0204 	orr.w	r2, r3, #4
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr

0800399a <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80039aa:	f023 0317 	bic.w	r3, r3, #23
 80039ae:	f043 0210 	orr.w	r2, r3, #16
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr

080039c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d101      	bne.n	80039d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80039d4:	2301      	movs	r3, #1
 80039d6:	e000      	b.n	80039da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	bc80      	pop	{r7}
 80039e2:	4770      	bx	lr

080039e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e17e      	b.n	8003d04 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d109      	bne.n	8003a28 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7fd fcef 	bl	80013f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff ff44 	bl	80038ba <LL_ADC_IsInternalRegulatorEnabled>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d115      	bne.n	8003a64 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff ff18 	bl	8003872 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a42:	4b9e      	ldr	r3, [pc, #632]	@ (8003cbc <HAL_ADC_Init+0x2d8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	099b      	lsrs	r3, r3, #6
 8003a48:	4a9d      	ldr	r2, [pc, #628]	@ (8003cc0 <HAL_ADC_Init+0x2dc>)
 8003a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4e:	099b      	lsrs	r3, r3, #6
 8003a50:	3301      	adds	r3, #1
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a56:	e002      	b.n	8003a5e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f9      	bne.n	8003a58 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff ff26 	bl	80038ba <LL_ADC_IsInternalRegulatorEnabled>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10d      	bne.n	8003a90 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a78:	f043 0210 	orr.w	r2, r3, #16
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a84:	f043 0201 	orr.w	r2, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff ff93 	bl	80039c0 <LL_ADC_REG_IsConversionOngoing>
 8003a9a:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f040 8124 	bne.w	8003cf2 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f040 8120 	bne.w	8003cf2 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003aba:	f043 0202 	orr.w	r2, r3, #2
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff ff30 	bl	800392c <LL_ADC_IsEnabled>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f040 80a7 	bne.w	8003c22 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	7e1b      	ldrb	r3, [r3, #24]
 8003adc:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ade:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	7e5b      	ldrb	r3, [r3, #25]
 8003ae4:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ae6:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	7e9b      	ldrb	r3, [r3, #26]
 8003aec:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003aee:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003af4:	2a00      	cmp	r2, #0
 8003af6:	d002      	beq.n	8003afe <HAL_ADC_Init+0x11a>
 8003af8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003afc:	e000      	b.n	8003b00 <HAL_ADC_Init+0x11c>
 8003afe:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003b00:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003b06:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	da04      	bge.n	8003b1a <HAL_ADC_Init+0x136>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b18:	e001      	b.n	8003b1e <HAL_ADC_Init+0x13a>
 8003b1a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003b1e:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b26:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003b28:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d114      	bne.n	8003b64 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	7e9b      	ldrb	r3, [r3, #26]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d104      	bne.n	8003b4c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	e00b      	b.n	8003b64 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d009      	beq.n	8003b80 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b70:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8003b8a:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6812      	ldr	r2, [r2, #0]
 8003b92:	69b9      	ldr	r1, [r7, #24]
 8003b94:	430b      	orrs	r3, r1
 8003b96:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d111      	bne.n	8003bda <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003bc2:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003bc8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003bce:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f043 0301 	orr.w	r3, r3, #1
 8003bd8:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	4b38      	ldr	r3, [pc, #224]	@ (8003cc4 <HAL_ADC_Init+0x2e0>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	6979      	ldr	r1, [r7, #20]
 8003bea:	430b      	orrs	r3, r1
 8003bec:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003bf6:	d014      	beq.n	8003c22 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c00:	d00f      	beq.n	8003c22 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003c06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c0a:	d00a      	beq.n	8003c22 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003cc8 <HAL_ADC_Init+0x2e4>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003c1c:	492a      	ldr	r1, [pc, #168]	@ (8003cc8 <HAL_ADC_Init+0x2e4>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	f7ff fd76 	bl	800371e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6818      	ldr	r0, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4923      	ldr	r1, [pc, #140]	@ (8003ccc <HAL_ADC_Init+0x2e8>)
 8003c3e:	f7ff fd6e 	bl	800371e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d108      	bne.n	8003c5c <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f062 020f 	orn	r2, r2, #15
 8003c58:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c5a:	e017      	b.n	8003c8c <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c64:	d112      	bne.n	8003c8c <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	3b01      	subs	r3, #1
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	f003 031c 	and.w	r3, r3, #28
 8003c78:	f06f 020f 	mvn.w	r2, #15
 8003c7c:	fa02 f103 	lsl.w	r1, r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2100      	movs	r1, #0
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff fd61 	bl	800375a <LL_ADC_GetSamplingTimeCommonChannels>
 8003c98:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d116      	bne.n	8003cd0 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cac:	f023 0303 	bic.w	r3, r3, #3
 8003cb0:	f043 0201 	orr.w	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003cb8:	e023      	b.n	8003d02 <HAL_ADC_Init+0x31e>
 8003cba:	bf00      	nop
 8003cbc:	20000014 	.word	0x20000014
 8003cc0:	053e2d63 	.word	0x053e2d63
 8003cc4:	1ffffc02 	.word	0x1ffffc02
 8003cc8:	40012708 	.word	0x40012708
 8003ccc:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd4:	f023 0312 	bic.w	r3, r3, #18
 8003cd8:	f043 0210 	orr.w	r2, r3, #16
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce4:	f043 0201 	orr.w	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003cf0:	e007      	b.n	8003d02 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf6:	f043 0210 	orr.w	r2, r3, #16
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003d02:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3720      	adds	r7, #32
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e07a      	b.n	8003e14 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d22:	f043 0202 	orr.w	r2, r3, #2
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 face 	bl	80042cc <ADC_ConversionStop>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10f      	bne.n	8003d5a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fb92 	bl	8004464 <ADC_Disable>
 8003d40:	4603      	mov	r3, r0
 8003d42:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d102      	bne.n	8003d50 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff fd9f 	bl	8003898 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6812      	ldr	r2, [r2, #0]
 8003d64:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003d68:	f023 0303 	bic.w	r3, r3, #3
 8003d6c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f240 329f 	movw	r2, #927	@ 0x39f
 8003d76:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68d9      	ldr	r1, [r3, #12]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	4b26      	ldr	r3, [pc, #152]	@ (8003e1c <HAL_ADC_DeInit+0x110>)
 8003d84:	400b      	ands	r3, r1
 8003d86:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695a      	ldr	r2, [r3, #20]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0207 	bic.w	r2, r2, #7
 8003d96:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2200      	movs	r2, #0
 8003da4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6a1a      	ldr	r2, [r3, #32]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003db4:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003dc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003de4:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003de6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e20 <HAL_ADC_DeInit+0x114>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a0d      	ldr	r2, [pc, #52]	@ (8003e20 <HAL_ADC_DeInit+0x114>)
 8003dec:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003df0:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fd fb2c 	bl	8001450 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	833e0200 	.word	0x833e0200
 8003e20:	40012708 	.word	0x40012708

08003e24 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fdc5 	bl	80039c0 <LL_ADC_REG_IsConversionOngoing>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d132      	bne.n	8003ea2 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_ADC_Start+0x26>
 8003e46:	2302      	movs	r3, #2
 8003e48:	e02e      	b.n	8003ea8 <HAL_ADC_Start+0x84>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 fa80 	bl	8004358 <ADC_Enable>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d11a      	bne.n	8003e98 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e66:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e6a:	f023 0301 	bic.w	r3, r3, #1
 8003e6e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	221c      	movs	r2, #28
 8003e82:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fd6f 	bl	8003974 <LL_ADC_REG_StartConversion>
 8003e96:	e006      	b.n	8003ea6 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003ea0:	e001      	b.n	8003ea6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_ADC_Stop+0x16>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e022      	b.n	8003f0c <HAL_ADC_Stop+0x5c>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f9fc 	bl	80042cc <ADC_ConversionStop>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d111      	bne.n	8003f02 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fac0 	bl	8004464 <ADC_Disable>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003ee8:	7bfb      	ldrb	r3, [r7, #15]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ef6:	f023 0301 	bic.w	r3, r3, #1
 8003efa:	f043 0201 	orr.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	2b08      	cmp	r3, #8
 8003f24:	d102      	bne.n	8003f2c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8003f26:	2308      	movs	r3, #8
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	e010      	b.n	8003f4e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d007      	beq.n	8003f4a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3e:	f043 0220 	orr.w	r2, r3, #32
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e077      	b.n	800403a <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003f4a:	2304      	movs	r3, #4
 8003f4c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003f4e:	f7fe fb37 	bl	80025c0 <HAL_GetTick>
 8003f52:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003f54:	e021      	b.n	8003f9a <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5c:	d01d      	beq.n	8003f9a <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003f5e:	f7fe fb2f 	bl	80025c0 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d302      	bcc.n	8003f74 <HAL_ADC_PollForConversion+0x60>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d112      	bne.n	8003f9a <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10b      	bne.n	8003f9a <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e04f      	b.n	800403a <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0d6      	beq.n	8003f56 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff fbe6 	bl	800378a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d031      	beq.n	8004028 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	7e9b      	ldrb	r3, [r3, #26]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d12d      	bne.n	8004028 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d126      	bne.n	8004028 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fcee 	bl	80039c0 <LL_ADC_REG_IsConversionOngoing>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d112      	bne.n	8004010 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 020c 	bic.w	r2, r2, #12
 8003ff8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004002:	f023 0301 	bic.w	r3, r3, #1
 8004006:	f043 0201 	orr.w	r2, r3, #1
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	659a      	str	r2, [r3, #88]	@ 0x58
 800400e:	e00b      	b.n	8004028 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004014:	f043 0220 	orr.w	r2, r3, #32
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004020:	f043 0201 	orr.w	r2, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	7e1b      	ldrb	r3, [r3, #24]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d103      	bne.n	8004038 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	220c      	movs	r2, #12
 8004036:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004042:	b480      	push	{r7}
 8004044:	b083      	sub	sp, #12
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	bc80      	pop	{r7}
 8004058:	4770      	bx	lr
	...

0800405c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b088      	sub	sp, #32
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x28>
 8004080:	2302      	movs	r3, #2
 8004082:	e110      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x24a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff fc95 	bl	80039c0 <LL_ADC_REG_IsConversionOngoing>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	f040 80f7 	bne.w	800428c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	f000 80b1 	beq.w	800420a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040b0:	d004      	beq.n	80040bc <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80040b6:	4a7e      	ldr	r2, [pc, #504]	@ (80042b0 <HAL_ADC_ConfigChannel+0x254>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d108      	bne.n	80040ce <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f7ff fb92 	bl	80037f0 <LL_ADC_REG_SetSequencerChAdd>
 80040cc:	e041      	b.n	8004152 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f003 031f 	and.w	r3, r3, #31
 80040da:	210f      	movs	r1, #15
 80040dc:	fa01 f303 	lsl.w	r3, r1, r3
 80040e0:	43db      	mvns	r3, r3
 80040e2:	401a      	ands	r2, r3
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d105      	bne.n	80040fc <HAL_ADC_ConfigChannel+0xa0>
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	0e9b      	lsrs	r3, r3, #26
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	e011      	b.n	8004120 <HAL_ADC_ConfigChannel+0xc4>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	fa93 f3a3 	rbit	r3, r3
 8004108:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d101      	bne.n	8004118 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8004114:	2320      	movs	r3, #32
 8004116:	e003      	b.n	8004120 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	fab3 f383 	clz	r3, r3
 800411e:	b2db      	uxtb	r3, r3
 8004120:	6839      	ldr	r1, [r7, #0]
 8004122:	6849      	ldr	r1, [r1, #4]
 8004124:	f001 011f 	and.w	r1, r1, #31
 8004128:	408b      	lsls	r3, r1
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	089b      	lsrs	r3, r3, #2
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	429a      	cmp	r2, r3
 800413e:	d808      	bhi.n	8004152 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6859      	ldr	r1, [r3, #4]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	f7ff fb2e 	bl	80037ae <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6819      	ldr	r1, [r3, #0]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	461a      	mov	r2, r3
 8004160:	f7ff fb6b 	bl	800383a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	f280 8097 	bge.w	800429c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800416e:	4851      	ldr	r0, [pc, #324]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004170:	f7ff fac8 	bl	8003704 <LL_ADC_GetCommonPathInternalCh>
 8004174:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a4f      	ldr	r2, [pc, #316]	@ (80042b8 <HAL_ADC_ConfigChannel+0x25c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d120      	bne.n	80041c2 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004186:	2b00      	cmp	r3, #0
 8004188:	d11b      	bne.n	80041c2 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004190:	4619      	mov	r1, r3
 8004192:	4848      	ldr	r0, [pc, #288]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004194:	f7ff faa4 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004198:	4b48      	ldr	r3, [pc, #288]	@ (80042bc <HAL_ADC_ConfigChannel+0x260>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	099b      	lsrs	r3, r3, #6
 800419e:	4a48      	ldr	r2, [pc, #288]	@ (80042c0 <HAL_ADC_ConfigChannel+0x264>)
 80041a0:	fba2 2303 	umull	r2, r3, r2, r3
 80041a4:	099b      	lsrs	r3, r3, #6
 80041a6:	1c5a      	adds	r2, r3, #1
 80041a8:	4613      	mov	r3, r2
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80041b2:	e002      	b.n	80041ba <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f9      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80041c0:	e06c      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a3f      	ldr	r2, [pc, #252]	@ (80042c4 <HAL_ADC_ConfigChannel+0x268>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d10c      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d107      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041dc:	4619      	mov	r1, r3
 80041de:	4835      	ldr	r0, [pc, #212]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 80041e0:	f7ff fa7e 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
 80041e4:	e05a      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a37      	ldr	r2, [pc, #220]	@ (80042c8 <HAL_ADC_ConfigChannel+0x26c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d155      	bne.n	800429c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d150      	bne.n	800429c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004200:	4619      	mov	r1, r3
 8004202:	482c      	ldr	r0, [pc, #176]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004204:	f7ff fa6c 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
 8004208:	e048      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004212:	d004      	beq.n	800421e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004218:	4a25      	ldr	r2, [pc, #148]	@ (80042b0 <HAL_ADC_ConfigChannel+0x254>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d107      	bne.n	800422e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4619      	mov	r1, r3
 8004228:	4610      	mov	r0, r2
 800422a:	f7ff faf3 	bl	8003814 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	da32      	bge.n	800429c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004236:	481f      	ldr	r0, [pc, #124]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004238:	f7ff fa64 	bl	8003704 <LL_ADC_GetCommonPathInternalCh>
 800423c:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1d      	ldr	r2, [pc, #116]	@ (80042b8 <HAL_ADC_ConfigChannel+0x25c>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d107      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800424e:	4619      	mov	r1, r3
 8004250:	4818      	ldr	r0, [pc, #96]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004252:	f7ff fa45 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
 8004256:	e021      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a19      	ldr	r2, [pc, #100]	@ (80042c4 <HAL_ADC_ConfigChannel+0x268>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d107      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004268:	4619      	mov	r1, r3
 800426a:	4812      	ldr	r0, [pc, #72]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 800426c:	f7ff fa38 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
 8004270:	e014      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a14      	ldr	r2, [pc, #80]	@ (80042c8 <HAL_ADC_ConfigChannel+0x26c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d10f      	bne.n	800429c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004282:	4619      	mov	r1, r3
 8004284:	480b      	ldr	r0, [pc, #44]	@ (80042b4 <HAL_ADC_ConfigChannel+0x258>)
 8004286:	f7ff fa2b 	bl	80036e0 <LL_ADC_SetCommonPathInternalCh>
 800428a:	e007      	b.n	800429c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004290:	f043 0220 	orr.w	r2, r3, #32
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80042a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3720      	adds	r7, #32
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	80000004 	.word	0x80000004
 80042b4:	40012708 	.word	0x40012708
 80042b8:	b0001000 	.word	0xb0001000
 80042bc:	20000014 	.word	0x20000014
 80042c0:	053e2d63 	.word	0x053e2d63
 80042c4:	b8004000 	.word	0xb8004000
 80042c8:	b4002000 	.word	0xb4002000

080042cc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff fb71 	bl	80039c0 <LL_ADC_REG_IsConversionOngoing>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d033      	beq.n	800434c <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff fb31 	bl	8003950 <LL_ADC_IsDisableOngoing>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d104      	bne.n	80042fe <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff fb4e 	bl	800399a <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042fe:	f7fe f95f 	bl	80025c0 <HAL_GetTick>
 8004302:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004304:	e01b      	b.n	800433e <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004306:	f7fe f95b 	bl	80025c0 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d914      	bls.n	800433e <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00d      	beq.n	800433e <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004326:	f043 0210 	orr.w	r2, r3, #16
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004332:	f043 0201 	orr.w	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e007      	b.n	800434e <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0304 	and.w	r3, r3, #4
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1dc      	bne.n	8004306 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004360:	2300      	movs	r3, #0
 8004362:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4618      	mov	r0, r3
 800436a:	f7ff fadf 	bl	800392c <LL_ADC_IsEnabled>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d169      	bne.n	8004448 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	4b36      	ldr	r3, [pc, #216]	@ (8004454 <ADC_Enable+0xfc>)
 800437c:	4013      	ands	r3, r2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00d      	beq.n	800439e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004386:	f043 0210 	orr.w	r2, r3, #16
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004392:	f043 0201 	orr.w	r2, r3, #1
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e055      	b.n	800444a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fa9c 	bl	80038e0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80043a8:	482b      	ldr	r0, [pc, #172]	@ (8004458 <ADC_Enable+0x100>)
 80043aa:	f7ff f9ab 	bl	8003704 <LL_ADC_GetCommonPathInternalCh>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00f      	beq.n	80043d8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043b8:	4b28      	ldr	r3, [pc, #160]	@ (800445c <ADC_Enable+0x104>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	4a28      	ldr	r2, [pc, #160]	@ (8004460 <ADC_Enable+0x108>)
 80043c0:	fba2 2303 	umull	r2, r3, r2, r3
 80043c4:	099b      	lsrs	r3, r3, #6
 80043c6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80043c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80043ca:	e002      	b.n	80043d2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	3b01      	subs	r3, #1
 80043d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f9      	bne.n	80043cc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	7e5b      	ldrb	r3, [r3, #25]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d033      	beq.n	8004448 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80043e0:	f7fe f8ee 	bl	80025c0 <HAL_GetTick>
 80043e4:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043e6:	e028      	b.n	800443a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff fa9d 	bl	800392c <LL_ADC_IsEnabled>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d104      	bne.n	8004402 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff fa6f 	bl	80038e0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004402:	f7fe f8dd 	bl	80025c0 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d914      	bls.n	800443a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b01      	cmp	r3, #1
 800441c:	d00d      	beq.n	800443a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004422:	f043 0210 	orr.w	r2, r3, #16
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442e:	f043 0201 	orr.w	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e007      	b.n	800444a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b01      	cmp	r3, #1
 8004446:	d1cf      	bne.n	80043e8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	80000017 	.word	0x80000017
 8004458:	40012708 	.word	0x40012708
 800445c:	20000014 	.word	0x20000014
 8004460:	053e2d63 	.word	0x053e2d63

08004464 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fa6d 	bl	8003950 <LL_ADC_IsDisableOngoing>
 8004476:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff fa55 	bl	800392c <LL_ADC_IsEnabled>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d047      	beq.n	8004518 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d144      	bne.n	8004518 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 0305 	and.w	r3, r3, #5
 8004498:	2b01      	cmp	r3, #1
 800449a:	d10c      	bne.n	80044b6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff fa30 	bl	8003906 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2203      	movs	r2, #3
 80044ac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80044ae:	f7fe f887 	bl	80025c0 <HAL_GetTick>
 80044b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044b4:	e029      	b.n	800450a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ba:	f043 0210 	orr.w	r2, r3, #16
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c6:	f043 0201 	orr.w	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e023      	b.n	800451a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80044d2:	f7fe f875 	bl	80025c0 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d914      	bls.n	800450a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00d      	beq.n	800450a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f2:	f043 0210 	orr.w	r2, r3, #16
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	f043 0201 	orr.w	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e007      	b.n	800451a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1dc      	bne.n	80044d2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <LL_ADC_SetCalibrationFactor>:
{
 8004522:	b480      	push	{r7}
 8004524:	b083      	sub	sp, #12
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
 800452a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004532:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr

0800454a <LL_ADC_GetCalibrationFactor>:
{
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004558:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800455c:	4618      	mov	r0, r3
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr

08004566 <LL_ADC_Enable>:
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004576:	f023 0317 	bic.w	r3, r3, #23
 800457a:	f043 0201 	orr.w	r2, r3, #1
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	609a      	str	r2, [r3, #8]
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr

0800458c <LL_ADC_Disable>:
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800459c:	f023 0317 	bic.w	r3, r3, #23
 80045a0:	f043 0202 	orr.w	r2, r3, #2
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	609a      	str	r2, [r3, #8]
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr

080045b2 <LL_ADC_IsEnabled>:
{
 80045b2:	b480      	push	{r7}
 80045b4:	b083      	sub	sp, #12
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d101      	bne.n	80045ca <LL_ADC_IsEnabled+0x18>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e000      	b.n	80045cc <LL_ADC_IsEnabled+0x1a>
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr

080045d6 <LL_ADC_StartCalibration>:
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045e6:	f023 0317 	bic.w	r3, r3, #23
 80045ea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	609a      	str	r2, [r3, #8]
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr

080045fc <LL_ADC_IsCalibrationOnGoing>:
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800460c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004610:	d101      	bne.n	8004616 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	bc80      	pop	{r7}
 8004620:	4770      	bx	lr

08004622 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b088      	sub	sp, #32
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800462a:	2300      	movs	r3, #0
 800462c:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800462e:	2300      	movs	r3, #0
 8004630:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_ADCEx_Calibration_Start+0x1e>
 800463c:	2302      	movs	r3, #2
 800463e:	e0b9      	b.n	80047b4 <HAL_ADCEx_Calibration_Start+0x192>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f7ff ff0b 	bl	8004464 <ADC_Disable>
 800464e:	4603      	mov	r3, r0
 8004650:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff ffab 	bl	80045b2 <LL_ADC_IsEnabled>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	f040 809d 	bne.w	800479e <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004668:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800466c:	f043 0202 	orr.w	r2, r3, #2
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	f248 0303 	movw	r3, #32771	@ 0x8003
 800467e:	4013      	ands	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6812      	ldr	r2, [r2, #0]
 800468c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004690:	f023 0303 	bic.w	r3, r3, #3
 8004694:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e02e      	b.n	80046fa <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff ff98 	bl	80045d6 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80046a6:	e014      	b.n	80046d2 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 80046b4:	d30d      	bcc.n	80046d2 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ba:	f023 0312 	bic.w	r3, r3, #18
 80046be:	f043 0210 	orr.w	r2, r3, #16
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e070      	b.n	80047b4 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff ff90 	bl	80045fc <LL_ADC_IsCalibrationOnGoing>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1e2      	bne.n	80046a8 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7ff ff2f 	bl	800454a <LL_ADC_GetCalibrationFactor>
 80046ec:	4602      	mov	r2, r0
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	4413      	add	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	3301      	adds	r3, #1
 80046f8:	61fb      	str	r3, [r7, #28]
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	2b07      	cmp	r3, #7
 80046fe:	d9cd      	bls.n	800469c <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	fbb2 f3f3 	udiv	r3, r2, r3
 8004708:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff ff29 	bl	8004566 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69b9      	ldr	r1, [r7, #24]
 800471a:	4618      	mov	r0, r3
 800471c:	f7ff ff01 	bl	8004522 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff ff31 	bl	800458c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800472a:	f7fd ff49 	bl	80025c0 <HAL_GetTick>
 800472e:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004730:	e01c      	b.n	800476c <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004732:	f7fd ff45 	bl	80025c0 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d915      	bls.n	800476c <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff ff34 	bl	80045b2 <LL_ADC_IsEnabled>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00d      	beq.n	800476c <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004754:	f043 0210 	orr.w	r2, r3, #16
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004760:	f043 0201 	orr.w	r2, r3, #1
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e023      	b.n	80047b4 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff ff1e 	bl	80045b2 <LL_ADC_IsEnabled>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1da      	bne.n	8004732 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68d9      	ldr	r1, [r3, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	430a      	orrs	r2, r1
 800478a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004790:	f023 0303 	bic.w	r3, r3, #3
 8004794:	f043 0201 	orr.w	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	659a      	str	r2, [r3, #88]	@ 0x58
 800479c:	e005      	b.n	80047aa <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	f043 0210 	orr.w	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3720      	adds	r7, #32
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f003 0307 	and.w	r3, r3, #7
 80047ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004800 <__NVIC_SetPriorityGrouping+0x44>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047d8:	4013      	ands	r3, r2
 80047da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80047e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047ee:	4a04      	ldr	r2, [pc, #16]	@ (8004800 <__NVIC_SetPriorityGrouping+0x44>)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	60d3      	str	r3, [r2, #12]
}
 80047f4:	bf00      	nop
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc80      	pop	{r7}
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	e000ed00 	.word	0xe000ed00

08004804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004808:	4b04      	ldr	r3, [pc, #16]	@ (800481c <__NVIC_GetPriorityGrouping+0x18>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	0a1b      	lsrs	r3, r3, #8
 800480e:	f003 0307 	and.w	r3, r3, #7
}
 8004812:	4618      	mov	r0, r3
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800482a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800482e:	2b00      	cmp	r3, #0
 8004830:	db0b      	blt.n	800484a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004832:	79fb      	ldrb	r3, [r7, #7]
 8004834:	f003 021f 	and.w	r2, r3, #31
 8004838:	4906      	ldr	r1, [pc, #24]	@ (8004854 <__NVIC_EnableIRQ+0x34>)
 800483a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	2001      	movs	r0, #1
 8004842:	fa00 f202 	lsl.w	r2, r0, r2
 8004846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr
 8004854:	e000e100 	.word	0xe000e100

08004858 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	4603      	mov	r3, r0
 8004860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004866:	2b00      	cmp	r3, #0
 8004868:	db12      	blt.n	8004890 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	f003 021f 	and.w	r2, r3, #31
 8004870:	490a      	ldr	r1, [pc, #40]	@ (800489c <__NVIC_DisableIRQ+0x44>)
 8004872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	2001      	movs	r0, #1
 800487a:	fa00 f202 	lsl.w	r2, r0, r2
 800487e:	3320      	adds	r3, #32
 8004880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004884:	f3bf 8f4f 	dsb	sy
}
 8004888:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800488a:	f3bf 8f6f 	isb	sy
}
 800488e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	bc80      	pop	{r7}
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	e000e100 	.word	0xe000e100

080048a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	6039      	str	r1, [r7, #0]
 80048aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	db0a      	blt.n	80048ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	490c      	ldr	r1, [pc, #48]	@ (80048ec <__NVIC_SetPriority+0x4c>)
 80048ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048be:	0112      	lsls	r2, r2, #4
 80048c0:	b2d2      	uxtb	r2, r2
 80048c2:	440b      	add	r3, r1
 80048c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048c8:	e00a      	b.n	80048e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	4908      	ldr	r1, [pc, #32]	@ (80048f0 <__NVIC_SetPriority+0x50>)
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	3b04      	subs	r3, #4
 80048d8:	0112      	lsls	r2, r2, #4
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	440b      	add	r3, r1
 80048de:	761a      	strb	r2, [r3, #24]
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	e000e100 	.word	0xe000e100
 80048f0:	e000ed00 	.word	0xe000ed00

080048f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b089      	sub	sp, #36	@ 0x24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f1c3 0307 	rsb	r3, r3, #7
 800490e:	2b04      	cmp	r3, #4
 8004910:	bf28      	it	cs
 8004912:	2304      	movcs	r3, #4
 8004914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	3304      	adds	r3, #4
 800491a:	2b06      	cmp	r3, #6
 800491c:	d902      	bls.n	8004924 <NVIC_EncodePriority+0x30>
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	3b03      	subs	r3, #3
 8004922:	e000      	b.n	8004926 <NVIC_EncodePriority+0x32>
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004928:	f04f 32ff 	mov.w	r2, #4294967295
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	43da      	mvns	r2, r3
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	401a      	ands	r2, r3
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800493c:	f04f 31ff 	mov.w	r1, #4294967295
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	fa01 f303 	lsl.w	r3, r1, r3
 8004946:	43d9      	mvns	r1, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800494c:	4313      	orrs	r3, r2
         );
}
 800494e:	4618      	mov	r0, r3
 8004950:	3724      	adds	r7, #36	@ 0x24
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f7ff ff2b 	bl	80047bc <__NVIC_SetPriorityGrouping>
}
 8004966:	bf00      	nop
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b086      	sub	sp, #24
 8004972:	af00      	add	r7, sp, #0
 8004974:	4603      	mov	r3, r0
 8004976:	60b9      	str	r1, [r7, #8]
 8004978:	607a      	str	r2, [r7, #4]
 800497a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800497c:	f7ff ff42 	bl	8004804 <__NVIC_GetPriorityGrouping>
 8004980:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	68b9      	ldr	r1, [r7, #8]
 8004986:	6978      	ldr	r0, [r7, #20]
 8004988:	f7ff ffb4 	bl	80048f4 <NVIC_EncodePriority>
 800498c:	4602      	mov	r2, r0
 800498e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004992:	4611      	mov	r1, r2
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff ff83 	bl	80048a0 <__NVIC_SetPriority>
}
 800499a:	bf00      	nop
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b082      	sub	sp, #8
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	4603      	mov	r3, r0
 80049aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff ff35 	bl	8004820 <__NVIC_EnableIRQ>
}
 80049b6:	bf00      	nop
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b082      	sub	sp, #8
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	4603      	mov	r3, r0
 80049c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80049c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff ff43 	bl	8004858 <__NVIC_DisableIRQ>
}
 80049d2:	bf00      	nop
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e08e      	b.n	8004b0c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	4b47      	ldr	r3, [pc, #284]	@ (8004b14 <HAL_DMA_Init+0x138>)
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d80f      	bhi.n	8004a1a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	461a      	mov	r2, r3
 8004a00:	4b45      	ldr	r3, [pc, #276]	@ (8004b18 <HAL_DMA_Init+0x13c>)
 8004a02:	4413      	add	r3, r2
 8004a04:	4a45      	ldr	r2, [pc, #276]	@ (8004b1c <HAL_DMA_Init+0x140>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	091b      	lsrs	r3, r3, #4
 8004a0c:	009a      	lsls	r2, r3, #2
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a42      	ldr	r2, [pc, #264]	@ (8004b20 <HAL_DMA_Init+0x144>)
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a18:	e00e      	b.n	8004a38 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	4b40      	ldr	r3, [pc, #256]	@ (8004b24 <HAL_DMA_Init+0x148>)
 8004a22:	4413      	add	r3, r2
 8004a24:	4a3d      	ldr	r2, [pc, #244]	@ (8004b1c <HAL_DMA_Init+0x140>)
 8004a26:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2a:	091b      	lsrs	r3, r3, #4
 8004a2c:	009a      	lsls	r2, r3, #2
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a3c      	ldr	r2, [pc, #240]	@ (8004b28 <HAL_DMA_Init+0x14c>)
 8004a36:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6812      	ldr	r2, [r2, #0]
 8004a4a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a52:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6819      	ldr	r1, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689a      	ldr	r2, [r3, #8]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	431a      	orrs	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fb24 	bl	80050d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a98:	d102      	bne.n	8004aa0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004aac:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ab6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d010      	beq.n	8004ae2 <HAL_DMA_Init+0x106>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b04      	cmp	r3, #4
 8004ac6:	d80c      	bhi.n	8004ae2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 fb4d 	bl	8005168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ade:	605a      	str	r2, [r3, #4]
 8004ae0:	e008      	b.n	8004af4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40020407 	.word	0x40020407
 8004b18:	bffdfff8 	.word	0xbffdfff8
 8004b1c:	cccccccd 	.word	0xcccccccd
 8004b20:	40020000 	.word	0x40020000
 8004b24:	bffdfbf8 	.word	0xbffdfbf8
 8004b28:	40020400 	.word	0x40020400

08004b2c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e07b      	b.n	8004c36 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0201 	bic.w	r2, r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	4b3a      	ldr	r3, [pc, #232]	@ (8004c40 <HAL_DMA_DeInit+0x114>)
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d80f      	bhi.n	8004b7a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	4b38      	ldr	r3, [pc, #224]	@ (8004c44 <HAL_DMA_DeInit+0x118>)
 8004b62:	4413      	add	r3, r2
 8004b64:	4a38      	ldr	r2, [pc, #224]	@ (8004c48 <HAL_DMA_DeInit+0x11c>)
 8004b66:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6a:	091b      	lsrs	r3, r3, #4
 8004b6c:	009a      	lsls	r2, r3, #2
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a35      	ldr	r2, [pc, #212]	@ (8004c4c <HAL_DMA_DeInit+0x120>)
 8004b76:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b78:	e00e      	b.n	8004b98 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4b33      	ldr	r3, [pc, #204]	@ (8004c50 <HAL_DMA_DeInit+0x124>)
 8004b82:	4413      	add	r3, r2
 8004b84:	4a30      	ldr	r2, [pc, #192]	@ (8004c48 <HAL_DMA_DeInit+0x11c>)
 8004b86:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8a:	091b      	lsrs	r3, r3, #4
 8004b8c:	009a      	lsls	r2, r3, #2
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a2f      	ldr	r2, [pc, #188]	@ (8004c54 <HAL_DMA_DeInit+0x128>)
 8004b96:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba4:	f003 021c 	and.w	r2, r3, #28
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bac:	2101      	movs	r1, #1
 8004bae:	fa01 f202 	lsl.w	r2, r1, r2
 8004bb2:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fa8f 	bl	80050d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004bca:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00f      	beq.n	8004bf4 <HAL_DMA_DeInit+0xc8>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	2b04      	cmp	r3, #4
 8004bda:	d80b      	bhi.n	8004bf4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fac3 	bl	8005168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bf2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40020407 	.word	0x40020407
 8004c44:	bffdfff8 	.word	0xbffdfff8
 8004c48:	cccccccd 	.word	0xcccccccd
 8004c4c:	40020000 	.word	0x40020000
 8004c50:	bffdfbf8 	.word	0xbffdfbf8
 8004c54:	40020400 	.word	0x40020400

08004c58 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d101      	bne.n	8004c78 <HAL_DMA_Start_IT+0x20>
 8004c74:	2302      	movs	r3, #2
 8004c76:	e069      	b.n	8004d4c <HAL_DMA_Start_IT+0xf4>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d155      	bne.n	8004d38 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0201 	bic.w	r2, r2, #1
 8004ca8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	68b9      	ldr	r1, [r7, #8]
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 f9d3 	bl	800505c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f042 020e 	orr.w	r2, r2, #14
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	e00f      	b.n	8004cf0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0204 	bic.w	r2, r2, #4
 8004cde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 020a 	orr.w	r2, r2, #10
 8004cee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d0c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d007      	beq.n	8004d26 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d24:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	e008      	b.n	8004d4a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2280      	movs	r2, #128	@ 0x80
 8004d3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e04f      	b.n	8004e06 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d008      	beq.n	8004d84 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2204      	movs	r2, #4
 8004d76:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e040      	b.n	8004e06 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f022 020e 	bic.w	r2, r2, #14
 8004d92:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d9e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004da2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 0201 	bic.w	r2, r2, #1
 8004db2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db8:	f003 021c 	and.w	r2, r3, #28
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004dd0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00c      	beq.n	8004df4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004de8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004df2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d005      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	73fb      	strb	r3, [r7, #15]
 8004e32:	e047      	b.n	8004ec4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 020e 	bic.w	r2, r2, #14
 8004e42:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 0201 	bic.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e68:	f003 021c 	and.w	r2, r3, #28
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e70:	2101      	movs	r1, #1
 8004e72:	fa01 f202 	lsl.w	r2, r1, r2
 8004e76:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e80:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00c      	beq.n	8004ea4 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e98:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ea2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	4798      	blx	r3
    }
  }
  return status;
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
	...

08004ed0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eec:	f003 031c 	and.w	r3, r3, #28
 8004ef0:	2204      	movs	r2, #4
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d027      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x7c>
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d022      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d107      	bne.n	8004f24 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 0204 	bic.w	r2, r2, #4
 8004f22:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f28:	f003 021c 	and.w	r2, r3, #28
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f30:	2104      	movs	r1, #4
 8004f32:	fa01 f202 	lsl.w	r2, r1, r2
 8004f36:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 8081 	beq.w	8005044 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004f4a:	e07b      	b.n	8005044 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f50:	f003 031c 	and.w	r3, r3, #28
 8004f54:	2202      	movs	r2, #2
 8004f56:	409a      	lsls	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d03d      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x10c>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d038      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10b      	bne.n	8004f90 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 020a 	bic.w	r2, r2, #10
 8004f86:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	4b2e      	ldr	r3, [pc, #184]	@ (8005050 <HAL_DMA_IRQHandler+0x180>)
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d909      	bls.n	8004fb0 <HAL_DMA_IRQHandler+0xe0>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa0:	f003 031c 	and.w	r3, r3, #28
 8004fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <HAL_DMA_IRQHandler+0x184>)
 8004fa6:	2102      	movs	r1, #2
 8004fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fac:	6053      	str	r3, [r2, #4]
 8004fae:	e008      	b.n	8004fc2 <HAL_DMA_IRQHandler+0xf2>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb4:	f003 031c 	and.w	r3, r3, #28
 8004fb8:	4a27      	ldr	r2, [pc, #156]	@ (8005058 <HAL_DMA_IRQHandler+0x188>)
 8004fba:	2102      	movs	r1, #2
 8004fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d038      	beq.n	8005044 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004fda:	e033      	b.n	8005044 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe0:	f003 031c 	and.w	r3, r3, #28
 8004fe4:	2208      	movs	r2, #8
 8004fe6:	409a      	lsls	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4013      	ands	r3, r2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d02a      	beq.n	8005046 <HAL_DMA_IRQHandler+0x176>
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f003 0308 	and.w	r3, r3, #8
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d025      	beq.n	8005046 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 020e 	bic.w	r2, r2, #14
 8005008:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	f003 021c 	and.w	r2, r3, #28
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005016:	2101      	movs	r1, #1
 8005018:	fa01 f202 	lsl.w	r2, r1, r2
 800501c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005044:	bf00      	nop
 8005046:	bf00      	nop
}
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40020080 	.word	0x40020080
 8005054:	40020400 	.word	0x40020400
 8005058:	40020000 	.word	0x40020000

0800505c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
 8005068:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005072:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005078:	2b00      	cmp	r3, #0
 800507a:	d004      	beq.n	8005086 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005084:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508a:	f003 021c 	and.w	r2, r3, #28
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	2101      	movs	r1, #1
 8005094:	fa01 f202 	lsl.w	r2, r1, r2
 8005098:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	2b10      	cmp	r3, #16
 80050a8:	d108      	bne.n	80050bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80050ba:	e007      	b.n	80050cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	60da      	str	r2, [r3, #12]
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr
	...

080050d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005158 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d813      	bhi.n	8005114 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f0:	089b      	lsrs	r3, r3, #2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80050f8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	b2db      	uxtb	r3, r3
 8005106:	3b08      	subs	r3, #8
 8005108:	4a14      	ldr	r2, [pc, #80]	@ (800515c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800510a:	fba2 2303 	umull	r2, r3, r2, r3
 800510e:	091b      	lsrs	r3, r3, #4
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	e011      	b.n	8005138 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005118:	089b      	lsrs	r3, r3, #2
 800511a:	009a      	lsls	r2, r3, #2
 800511c:	4b10      	ldr	r3, [pc, #64]	@ (8005160 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800511e:	4413      	add	r3, r2
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	b2db      	uxtb	r3, r3
 800512a:	3b08      	subs	r3, #8
 800512c:	4a0b      	ldr	r2, [pc, #44]	@ (800515c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800512e:	fba2 2303 	umull	r2, r3, r2, r3
 8005132:	091b      	lsrs	r3, r3, #4
 8005134:	3307      	adds	r3, #7
 8005136:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a0a      	ldr	r2, [pc, #40]	@ (8005164 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800513c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 031f 	and.w	r3, r3, #31
 8005144:	2201      	movs	r2, #1
 8005146:	409a      	lsls	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40020407 	.word	0x40020407
 800515c:	cccccccd 	.word	0xcccccccd
 8005160:	4002081c 	.word	0x4002081c
 8005164:	40020880 	.word	0x40020880

08005168 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005178:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4b0a      	ldr	r3, [pc, #40]	@ (80051a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	461a      	mov	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a08      	ldr	r2, [pc, #32]	@ (80051ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800518c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	3b01      	subs	r3, #1
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	2201      	movs	r2, #1
 8005198:	409a      	lsls	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800519e:	bf00      	nop
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bc80      	pop	{r7}
 80051a6:	4770      	bx	lr
 80051a8:	1000823f 	.word	0x1000823f
 80051ac:	40020940 	.word	0x40020940

080051b0 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80051be:	4b1c      	ldr	r3, [pc, #112]	@ (8005230 <HAL_FLASH_Program+0x80>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_FLASH_Program+0x1a>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e02d      	b.n	8005226 <HAL_FLASH_Program+0x76>
 80051ca:	4b19      	ldr	r3, [pc, #100]	@ (8005230 <HAL_FLASH_Program+0x80>)
 80051cc:	2201      	movs	r2, #1
 80051ce:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80051d0:	4b17      	ldr	r3, [pc, #92]	@ (8005230 <HAL_FLASH_Program+0x80>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80051d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80051da:	f000 f869 	bl	80052b0 <FLASH_WaitForLastOperation>
 80051de:	4603      	mov	r3, r0
 80051e0:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80051e2:	7dfb      	ldrb	r3, [r7, #23]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d11a      	bne.n	800521e <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d105      	bne.n	80051fa <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80051ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051f2:	68b8      	ldr	r0, [r7, #8]
 80051f4:	f000 f8be 	bl	8005374 <FLASH_Program_DoubleWord>
 80051f8:	e004      	b.n	8005204 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	4619      	mov	r1, r3
 80051fe:	68b8      	ldr	r0, [r7, #8]
 8005200:	f000 f8de 	bl	80053c0 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005204:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005208:	f000 f852 	bl	80052b0 <FLASH_WaitForLastOperation>
 800520c:	4603      	mov	r3, r0
 800520e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8005210:	4b08      	ldr	r3, [pc, #32]	@ (8005234 <HAL_FLASH_Program+0x84>)
 8005212:	695a      	ldr	r2, [r3, #20]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	43db      	mvns	r3, r3
 8005218:	4906      	ldr	r1, [pc, #24]	@ (8005234 <HAL_FLASH_Program+0x84>)
 800521a:	4013      	ands	r3, r2
 800521c:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800521e:	4b04      	ldr	r3, [pc, #16]	@ (8005230 <HAL_FLASH_Program+0x80>)
 8005220:	2200      	movs	r2, #0
 8005222:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8005224:	7dfb      	ldrb	r3, [r7, #23]
}
 8005226:	4618      	mov	r0, r3
 8005228:	3718      	adds	r7, #24
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20000874 	.word	0x20000874
 8005234:	58004000 	.word	0x58004000

08005238 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005242:	4b0b      	ldr	r3, [pc, #44]	@ (8005270 <HAL_FLASH_Unlock+0x38>)
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	2b00      	cmp	r3, #0
 8005248:	da0b      	bge.n	8005262 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800524a:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <HAL_FLASH_Unlock+0x38>)
 800524c:	4a09      	ldr	r2, [pc, #36]	@ (8005274 <HAL_FLASH_Unlock+0x3c>)
 800524e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005250:	4b07      	ldr	r3, [pc, #28]	@ (8005270 <HAL_FLASH_Unlock+0x38>)
 8005252:	4a09      	ldr	r2, [pc, #36]	@ (8005278 <HAL_FLASH_Unlock+0x40>)
 8005254:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005256:	4b06      	ldr	r3, [pc, #24]	@ (8005270 <HAL_FLASH_Unlock+0x38>)
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	2b00      	cmp	r3, #0
 800525c:	da01      	bge.n	8005262 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005262:	79fb      	ldrb	r3, [r7, #7]
}
 8005264:	4618      	mov	r0, r3
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	bc80      	pop	{r7}
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	58004000 	.word	0x58004000
 8005274:	45670123 	.word	0x45670123
 8005278:	cdef89ab 	.word	0xcdef89ab

0800527c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005286:	4b09      	ldr	r3, [pc, #36]	@ (80052ac <HAL_FLASH_Lock+0x30>)
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	4a08      	ldr	r2, [pc, #32]	@ (80052ac <HAL_FLASH_Lock+0x30>)
 800528c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005290:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8005292:	4b06      	ldr	r3, [pc, #24]	@ (80052ac <HAL_FLASH_Lock+0x30>)
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	2b00      	cmp	r3, #0
 8005298:	db01      	blt.n	800529e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800529e:	79fb      	ldrb	r3, [r7, #7]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	58004000 	.word	0x58004000

080052b0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80052b8:	f7fd f982 	bl	80025c0 <HAL_GetTick>
 80052bc:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80052be:	e009      	b.n	80052d4 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80052c0:	f7fd f97e 	bl	80025c0 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d801      	bhi.n	80052d4 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e046      	b.n	8005362 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80052d4:	4b25      	ldr	r3, [pc, #148]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052e0:	d0ee      	beq.n	80052c0 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 80052e2:	4b22      	ldr	r3, [pc, #136]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80052f2:	4b1e      	ldr	r3, [pc, #120]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 80052f4:	2201      	movs	r2, #1
 80052f6:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80052fe:	4013      	ands	r3, r2
 8005300:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005308:	d307      	bcc.n	800531a <FLASH_WaitForLastOperation+0x6a>
 800530a:	4b18      	ldr	r3, [pc, #96]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005314:	4915      	ldr	r1, [pc, #84]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	618b      	str	r3, [r1, #24]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d004      	beq.n	800532e <FLASH_WaitForLastOperation+0x7e>
 8005324:	4a11      	ldr	r2, [pc, #68]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800532c:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00e      	beq.n	8005352 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8005334:	4a0e      	ldr	r2, [pc, #56]	@ (8005370 <FLASH_WaitForLastOperation+0xc0>)
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e011      	b.n	8005362 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800533e:	f7fd f93f 	bl	80025c0 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	429a      	cmp	r2, r3
 800534c:	d801      	bhi.n	8005352 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e007      	b.n	8005362 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8005352:	4b06      	ldr	r3, [pc, #24]	@ (800536c <FLASH_WaitForLastOperation+0xbc>)
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800535a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800535e:	d0ee      	beq.n	800533e <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	58004000 	.word	0x58004000
 8005370:	20000874 	.word	0x20000874

08005374 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005380:	4b0e      	ldr	r3, [pc, #56]	@ (80053bc <FLASH_Program_DoubleWord+0x48>)
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	4a0d      	ldr	r2, [pc, #52]	@ (80053bc <FLASH_Program_DoubleWord+0x48>)
 8005386:	f043 0301 	orr.w	r3, r3, #1
 800538a:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005392:	f3bf 8f6f 	isb	sy
}
 8005396:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005398:	e9d7 0100 	ldrd	r0, r1, [r7]
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	000a      	movs	r2, r1
 80053a6:	2300      	movs	r3, #0
 80053a8:	68f9      	ldr	r1, [r7, #12]
 80053aa:	3104      	adds	r1, #4
 80053ac:	4613      	mov	r3, r2
 80053ae:	600b      	str	r3, [r1, #0]
}
 80053b0:	bf00      	nop
 80053b2:	3714      	adds	r7, #20
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bc80      	pop	{r7}
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	58004000 	.word	0x58004000

080053c0 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 80053c0:	b480      	push	{r7}
 80053c2:	b089      	sub	sp, #36	@ 0x24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80053ca:	2340      	movs	r3, #64	@ 0x40
 80053cc:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80053d6:	4b18      	ldr	r3, [pc, #96]	@ (8005438 <FLASH_Program_Fast+0x78>)
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	4a17      	ldr	r2, [pc, #92]	@ (8005438 <FLASH_Program_Fast+0x78>)
 80053dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053e0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053e2:	f3ef 8310 	mrs	r3, PRIMASK
 80053e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80053e8:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 80053ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80053ec:	b672      	cpsid	i
}
 80053ee:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	3304      	adds	r3, #4
 80053fc:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	3304      	adds	r3, #4
 8005402:	617b      	str	r3, [r7, #20]
    row_index--;
 8005404:	7ffb      	ldrb	r3, [r7, #31]
 8005406:	3b01      	subs	r3, #1
 8005408:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800540a:	7ffb      	ldrb	r3, [r7, #31]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1ef      	bne.n	80053f0 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8005410:	bf00      	nop
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <FLASH_Program_Fast+0x78>)
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800541a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800541e:	d0f8      	beq.n	8005412 <FLASH_Program_Fast+0x52>
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f383 8810 	msr	PRIMASK, r3
}
 800542a:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800542c:	bf00      	nop
 800542e:	3724      	adds	r7, #36	@ 0x24
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	58004000 	.word	0x58004000

0800543c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005446:	4b28      	ldr	r3, [pc, #160]	@ (80054e8 <HAL_FLASHEx_Erase+0xac>)
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d101      	bne.n	8005452 <HAL_FLASHEx_Erase+0x16>
 800544e:	2302      	movs	r3, #2
 8005450:	e046      	b.n	80054e0 <HAL_FLASHEx_Erase+0xa4>
 8005452:	4b25      	ldr	r3, [pc, #148]	@ (80054e8 <HAL_FLASHEx_Erase+0xac>)
 8005454:	2201      	movs	r2, #1
 8005456:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005458:	4b23      	ldr	r3, [pc, #140]	@ (80054e8 <HAL_FLASHEx_Erase+0xac>)
 800545a:	2200      	movs	r2, #0
 800545c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800545e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005462:	f7ff ff25 	bl	80052b0 <FLASH_WaitForLastOperation>
 8005466:	4603      	mov	r3, r0
 8005468:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800546a:	7bfb      	ldrb	r3, [r7, #15]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d133      	bne.n	80054d8 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b04      	cmp	r3, #4
 8005476:	d108      	bne.n	800548a <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8005478:	f000 f838 	bl	80054ec <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800547c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005480:	f7ff ff16 	bl	80052b0 <FLASH_WaitForLastOperation>
 8005484:	4603      	mov	r3, r0
 8005486:	73fb      	strb	r3, [r7, #15]
 8005488:	e024      	b.n	80054d4 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	f04f 32ff 	mov.w	r2, #4294967295
 8005490:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	60bb      	str	r3, [r7, #8]
 8005498:	e012      	b.n	80054c0 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 800549a:	68b8      	ldr	r0, [r7, #8]
 800549c:	f000 f836 	bl	800550c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80054a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80054a4:	f7ff ff04 	bl	80052b0 <FLASH_WaitForLastOperation>
 80054a8:	4603      	mov	r3, r0
 80054aa:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	601a      	str	r2, [r3, #0]
          break;
 80054b8:	e00a      	b.n	80054d0 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	3301      	adds	r3, #1
 80054be:	60bb      	str	r3, [r7, #8]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	4413      	add	r3, r2
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d3e4      	bcc.n	800549a <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80054d0:	f000 f878 	bl	80055c4 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80054d4:	f000 f832 	bl	800553c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80054d8:	4b03      	ldr	r3, [pc, #12]	@ (80054e8 <HAL_FLASHEx_Erase+0xac>)
 80054da:	2200      	movs	r2, #0
 80054dc:	701a      	strb	r2, [r3, #0]

  return status;
 80054de:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	20000874 	.word	0x20000874

080054ec <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 80054f0:	4b05      	ldr	r3, [pc, #20]	@ (8005508 <FLASH_MassErase+0x1c>)
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	4a04      	ldr	r2, [pc, #16]	@ (8005508 <FLASH_MassErase+0x1c>)
 80054f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054fa:	f043 0304 	orr.w	r3, r3, #4
 80054fe:	6153      	str	r3, [r2, #20]
#endif
}
 8005500:	bf00      	nop
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr
 8005508:	58004000 	.word	0x58004000

0800550c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8005514:	4b08      	ldr	r3, [pc, #32]	@ (8005538 <FLASH_PageErase+0x2c>)
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	4313      	orrs	r3, r2
 8005522:	4a05      	ldr	r2, [pc, #20]	@ (8005538 <FLASH_PageErase+0x2c>)
 8005524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005528:	f043 0302 	orr.w	r3, r3, #2
 800552c:	6153      	str	r3, [r2, #20]
#endif
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	bc80      	pop	{r7}
 8005536:	4770      	bx	lr
 8005538:	58004000 	.word	0x58004000

0800553c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8005540:	4b1f      	ldr	r3, [pc, #124]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005548:	2b01      	cmp	r3, #1
 800554a:	d117      	bne.n	800557c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800554c:	4b1c      	ldr	r3, [pc, #112]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a1b      	ldr	r2, [pc, #108]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005552:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005556:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005558:	4b19      	ldr	r3, [pc, #100]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a18      	ldr	r2, [pc, #96]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800555e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005562:	6013      	str	r3, [r2, #0]
 8005564:	4b16      	ldr	r3, [pc, #88]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a15      	ldr	r2, [pc, #84]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800556a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800556e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005570:	4b13      	ldr	r3, [pc, #76]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a12      	ldr	r2, [pc, #72]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005576:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800557a:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 800557c:	4b10      	ldr	r3, [pc, #64]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005584:	2b01      	cmp	r3, #1
 8005586:	d117      	bne.n	80055b8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005588:	4b0d      	ldr	r3, [pc, #52]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a0c      	ldr	r2, [pc, #48]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800558e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005592:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005594:	4b0a      	ldr	r3, [pc, #40]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a09      	ldr	r2, [pc, #36]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 800559a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	4b07      	ldr	r3, [pc, #28]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a06      	ldr	r2, [pc, #24]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 80055a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055aa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80055ac:	4b04      	ldr	r3, [pc, #16]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a03      	ldr	r2, [pc, #12]	@ (80055c0 <FLASH_FlushCaches+0x84>)
 80055b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055b6:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80055b8:	bf00      	nop
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr
 80055c0:	58004000 	.word	0x58004000

080055c4 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <FLASH_AcknowledgePageErase+0x1c>)
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	4a04      	ldr	r2, [pc, #16]	@ (80055e0 <FLASH_AcknowledgePageErase+0x1c>)
 80055ce:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80055d2:	f023 0302 	bic.w	r3, r3, #2
 80055d6:	6153      	str	r3, [r2, #20]
#endif
}
 80055d8:	bf00      	nop
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	58004000 	.word	0x58004000

080055e4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055f2:	e140      	b.n	8005876 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	2101      	movs	r1, #1
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005600:	4013      	ands	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 8132 	beq.w	8005870 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f003 0303 	and.w	r3, r3, #3
 8005614:	2b01      	cmp	r3, #1
 8005616:	d005      	beq.n	8005624 <HAL_GPIO_Init+0x40>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f003 0303 	and.w	r3, r3, #3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d130      	bne.n	8005686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	005b      	lsls	r3, r3, #1
 800562e:	2203      	movs	r2, #3
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	43db      	mvns	r3, r3
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4013      	ands	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	005b      	lsls	r3, r3, #1
 8005644:	fa02 f303 	lsl.w	r3, r2, r3
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	4313      	orrs	r3, r2
 800564c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800565a:	2201      	movs	r2, #1
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	43db      	mvns	r3, r3
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4013      	ands	r3, r2
 8005668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	091b      	lsrs	r3, r3, #4
 8005670:	f003 0201 	and.w	r2, r3, #1
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	fa02 f303 	lsl.w	r3, r2, r3
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f003 0303 	and.w	r3, r3, #3
 800568e:	2b03      	cmp	r3, #3
 8005690:	d017      	beq.n	80056c2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	2203      	movs	r2, #3
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	43db      	mvns	r3, r3
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	4013      	ands	r3, r2
 80056a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	689a      	ldr	r2, [r3, #8]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	005b      	lsls	r3, r3, #1
 80056b2:	fa02 f303 	lsl.w	r3, r2, r3
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d123      	bne.n	8005716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	08da      	lsrs	r2, r3, #3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	3208      	adds	r2, #8
 80056d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f003 0307 	and.w	r3, r3, #7
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	220f      	movs	r2, #15
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43db      	mvns	r3, r3
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	4013      	ands	r3, r2
 80056f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	691a      	ldr	r2, [r3, #16]
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	08da      	lsrs	r2, r3, #3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	3208      	adds	r2, #8
 8005710:	6939      	ldr	r1, [r7, #16]
 8005712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	2203      	movs	r2, #3
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	43db      	mvns	r3, r3
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	4013      	ands	r3, r2
 800572c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f003 0203 	and.w	r2, r3, #3
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	fa02 f303 	lsl.w	r3, r2, r3
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4313      	orrs	r3, r2
 8005742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 808c 	beq.w	8005870 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005758:	4a4e      	ldr	r2, [pc, #312]	@ (8005894 <HAL_GPIO_Init+0x2b0>)
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	089b      	lsrs	r3, r3, #2
 800575e:	3302      	adds	r3, #2
 8005760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005764:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f003 0303 	and.w	r3, r3, #3
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	2207      	movs	r2, #7
 8005770:	fa02 f303 	lsl.w	r3, r2, r3
 8005774:	43db      	mvns	r3, r3
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4013      	ands	r3, r2
 800577a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005782:	d00d      	beq.n	80057a0 <HAL_GPIO_Init+0x1bc>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a44      	ldr	r2, [pc, #272]	@ (8005898 <HAL_GPIO_Init+0x2b4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d007      	beq.n	800579c <HAL_GPIO_Init+0x1b8>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a43      	ldr	r2, [pc, #268]	@ (800589c <HAL_GPIO_Init+0x2b8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d101      	bne.n	8005798 <HAL_GPIO_Init+0x1b4>
 8005794:	2302      	movs	r3, #2
 8005796:	e004      	b.n	80057a2 <HAL_GPIO_Init+0x1be>
 8005798:	2307      	movs	r3, #7
 800579a:	e002      	b.n	80057a2 <HAL_GPIO_Init+0x1be>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <HAL_GPIO_Init+0x1be>
 80057a0:	2300      	movs	r3, #0
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	f002 0203 	and.w	r2, r2, #3
 80057a8:	0092      	lsls	r2, r2, #2
 80057aa:	4093      	lsls	r3, r2
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80057b2:	4938      	ldr	r1, [pc, #224]	@ (8005894 <HAL_GPIO_Init+0x2b0>)
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	089b      	lsrs	r3, r3, #2
 80057b8:	3302      	adds	r3, #2
 80057ba:	693a      	ldr	r2, [r7, #16]
 80057bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80057c0:	4b37      	ldr	r3, [pc, #220]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	43db      	mvns	r3, r3
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	4013      	ands	r3, r2
 80057ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d003      	beq.n	80057e4 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80057e4:	4a2e      	ldr	r2, [pc, #184]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80057ea:	4b2d      	ldr	r3, [pc, #180]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	43db      	mvns	r3, r3
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4013      	ands	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800580e:	4a24      	ldr	r2, [pc, #144]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005814:	4b22      	ldr	r3, [pc, #136]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 8005816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800581a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	43db      	mvns	r3, r3
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4013      	ands	r3, r2
 8005824:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800583a:	4a19      	ldr	r2, [pc, #100]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005842:	4b17      	ldr	r3, [pc, #92]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 8005844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005848:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	43db      	mvns	r3, r3
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	4013      	ands	r3, r2
 8005852:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d003      	beq.n	8005868 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	4313      	orrs	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005868:	4a0d      	ldr	r2, [pc, #52]	@ (80058a0 <HAL_GPIO_Init+0x2bc>)
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	3301      	adds	r3, #1
 8005874:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	fa22 f303 	lsr.w	r3, r2, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	f47f aeb7 	bne.w	80055f4 <HAL_GPIO_Init+0x10>
  }
}
 8005886:	bf00      	nop
 8005888:	bf00      	nop
 800588a:	371c      	adds	r7, #28
 800588c:	46bd      	mov	sp, r7
 800588e:	bc80      	pop	{r7}
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40010000 	.word	0x40010000
 8005898:	48000400 	.word	0x48000400
 800589c:	48000800 	.word	0x48000800
 80058a0:	58000800 	.word	0x58000800

080058a4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80058ae:	2300      	movs	r3, #0
 80058b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80058b2:	e0af      	b.n	8005a14 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80058b4:	2201      	movs	r2, #1
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	4013      	ands	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 80a2 	beq.w	8005a0e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80058ca:	4a59      	ldr	r2, [pc, #356]	@ (8005a30 <HAL_GPIO_DeInit+0x18c>)
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	089b      	lsrs	r3, r3, #2
 80058d0:	3302      	adds	r3, #2
 80058d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058d6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f003 0303 	and.w	r3, r3, #3
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	2207      	movs	r2, #7
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4013      	ands	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80058f2:	d00d      	beq.n	8005910 <HAL_GPIO_DeInit+0x6c>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a4f      	ldr	r2, [pc, #316]	@ (8005a34 <HAL_GPIO_DeInit+0x190>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d007      	beq.n	800590c <HAL_GPIO_DeInit+0x68>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005a38 <HAL_GPIO_DeInit+0x194>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d101      	bne.n	8005908 <HAL_GPIO_DeInit+0x64>
 8005904:	2302      	movs	r3, #2
 8005906:	e004      	b.n	8005912 <HAL_GPIO_DeInit+0x6e>
 8005908:	2307      	movs	r3, #7
 800590a:	e002      	b.n	8005912 <HAL_GPIO_DeInit+0x6e>
 800590c:	2301      	movs	r3, #1
 800590e:	e000      	b.n	8005912 <HAL_GPIO_DeInit+0x6e>
 8005910:	2300      	movs	r3, #0
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	f002 0203 	and.w	r2, r2, #3
 8005918:	0092      	lsls	r2, r2, #2
 800591a:	4093      	lsls	r3, r2
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	429a      	cmp	r2, r3
 8005920:	d136      	bne.n	8005990 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005922:	4b46      	ldr	r3, [pc, #280]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005924:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	43db      	mvns	r3, r3
 800592c:	4943      	ldr	r1, [pc, #268]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 800592e:	4013      	ands	r3, r2
 8005930:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005934:	4b41      	ldr	r3, [pc, #260]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005936:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	43db      	mvns	r3, r3
 800593e:	493f      	ldr	r1, [pc, #252]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005940:	4013      	ands	r3, r2
 8005942:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005946:	4b3d      	ldr	r3, [pc, #244]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	43db      	mvns	r3, r3
 800594e:	493b      	ldr	r1, [pc, #236]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005950:	4013      	ands	r3, r2
 8005952:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005954:	4b39      	ldr	r3, [pc, #228]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	43db      	mvns	r3, r3
 800595c:	4937      	ldr	r1, [pc, #220]	@ (8005a3c <HAL_GPIO_DeInit+0x198>)
 800595e:	4013      	ands	r3, r2
 8005960:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	2207      	movs	r2, #7
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005972:	4a2f      	ldr	r2, [pc, #188]	@ (8005a30 <HAL_GPIO_DeInit+0x18c>)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	089b      	lsrs	r3, r3, #2
 8005978:	3302      	adds	r3, #2
 800597a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	43da      	mvns	r2, r3
 8005982:	482b      	ldr	r0, [pc, #172]	@ (8005a30 <HAL_GPIO_DeInit+0x18c>)
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	089b      	lsrs	r3, r3, #2
 8005988:	400a      	ands	r2, r1
 800598a:	3302      	adds	r3, #2
 800598c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	2103      	movs	r1, #3
 800599a:	fa01 f303 	lsl.w	r3, r1, r3
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	08da      	lsrs	r2, r3, #3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3208      	adds	r2, #8
 80059ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f003 0307 	and.w	r3, r3, #7
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	220f      	movs	r2, #15
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43db      	mvns	r3, r3
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	08d2      	lsrs	r2, r2, #3
 80059c4:	4019      	ands	r1, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3208      	adds	r2, #8
 80059ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	2103      	movs	r1, #3
 80059d8:	fa01 f303 	lsl.w	r3, r1, r3
 80059dc:	43db      	mvns	r3, r3
 80059de:	401a      	ands	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	2101      	movs	r1, #1
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	fa01 f303 	lsl.w	r3, r1, r3
 80059f0:	43db      	mvns	r3, r3
 80059f2:	401a      	ands	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	2103      	movs	r1, #3
 8005a02:	fa01 f303 	lsl.w	r3, r1, r3
 8005a06:	43db      	mvns	r3, r3
 8005a08:	401a      	ands	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	3301      	adds	r3, #1
 8005a12:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f47f af49 	bne.w	80058b4 <HAL_GPIO_DeInit+0x10>
  }
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	371c      	adds	r7, #28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	48000400 	.word	0x48000400
 8005a38:	48000800 	.word	0x48000800
 8005a3c:	58000800 	.word	0x58000800

08005a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	807b      	strh	r3, [r7, #2]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a50:	787b      	ldrb	r3, [r7, #1]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a56:	887a      	ldrh	r2, [r7, #2]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a5c:	e002      	b.n	8005a64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a5e:	887a      	ldrh	r2, [r7, #2]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bc80      	pop	{r7}
 8005a6c:	4770      	bx	lr
	...

08005a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005a7a:	4b08      	ldr	r3, [pc, #32]	@ (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	88fb      	ldrh	r3, [r7, #6]
 8005a80:	4013      	ands	r3, r2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d006      	beq.n	8005a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a86:	4a05      	ldr	r2, [pc, #20]	@ (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a88:	88fb      	ldrh	r3, [r7, #6]
 8005a8a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a8c:	88fb      	ldrh	r3, [r7, #6]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f004 ffb2 	bl	800a9f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a94:	bf00      	nop
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	58000800 	.word	0x58000800

08005aa0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aa4:	4b04      	ldr	r3, [pc, #16]	@ (8005ab8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a03      	ldr	r2, [pc, #12]	@ (8005ab8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aae:	6013      	str	r3, [r2, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bc80      	pop	{r7}
 8005ab6:	4770      	bx	lr
 8005ab8:	58000400 	.word	0x58000400

08005abc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10c      	bne.n	8005ae8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005ace:	4b13      	ldr	r3, [pc, #76]	@ (8005b1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ada:	d10d      	bne.n	8005af8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005adc:	f000 f83c 	bl	8005b58 <HAL_PWREx_DisableLowPowerRunMode>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d008      	beq.n	8005af8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005ae6:	e015      	b.n	8005b14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8005b1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005af4:	f000 f822 	bl	8005b3c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005af8:	4b09      	ldr	r3, [pc, #36]	@ (8005b20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	4a08      	ldr	r2, [pc, #32]	@ (8005b20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005afe:	f023 0304 	bic.w	r3, r3, #4
 8005b02:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005b04:	78fb      	ldrb	r3, [r7, #3]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005b0a:	bf30      	wfi
 8005b0c:	e002      	b.n	8005b14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005b0e:	bf40      	sev
    __WFE();
 8005b10:	bf20      	wfe
    __WFE();
 8005b12:	bf20      	wfe
  }
}
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	58000400 	.word	0x58000400
 8005b20:	e000ed00 	.word	0xe000ed00

08005b24 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005b28:	4b03      	ldr	r3, [pc, #12]	@ (8005b38 <HAL_PWREx_GetVoltageRange+0x14>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr
 8005b38:	58000400 	.word	0x58000400

08005b3c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005b40:	4b04      	ldr	r3, [pc, #16]	@ (8005b54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a03      	ldr	r2, [pc, #12]	@ (8005b54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005b46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b4a:	6013      	str	r3, [r2, #0]
}
 8005b4c:	bf00      	nop
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr
 8005b54:	58000400 	.word	0x58000400

08005b58 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005b5e:	4b16      	ldr	r3, [pc, #88]	@ (8005bb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a15      	ldr	r2, [pc, #84]	@ (8005bb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005b64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b68:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005b6a:	4b14      	ldr	r3, [pc, #80]	@ (8005bbc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2232      	movs	r2, #50	@ 0x32
 8005b70:	fb02 f303 	mul.w	r3, r2, r3
 8005b74:	4a12      	ldr	r2, [pc, #72]	@ (8005bc0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005b76:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7a:	0c9b      	lsrs	r3, r3, #18
 8005b7c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005b7e:	e002      	b.n	8005b86 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3b01      	subs	r3, #1
 8005b84:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005b86:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b92:	d102      	bne.n	8005b9a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1f2      	bne.n	8005b80 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005b9a:	4b07      	ldr	r3, [pc, #28]	@ (8005bb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ba6:	d101      	bne.n	8005bac <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e000      	b.n	8005bae <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr
 8005bb8:	58000400 	.word	0x58000400
 8005bbc:	20000014 	.word	0x20000014
 8005bc0:	431bde83 	.word	0x431bde83

08005bc4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	4603      	mov	r3, r0
 8005bcc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005bce:	4b10      	ldr	r3, [pc, #64]	@ (8005c10 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f023 0307 	bic.w	r3, r3, #7
 8005bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8005c10 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005bd8:	f043 0302 	orr.w	r3, r3, #2
 8005bdc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005bde:	4b0d      	ldr	r3, [pc, #52]	@ (8005c14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	4a0c      	ldr	r2, [pc, #48]	@ (8005c14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005be4:	f043 0304 	orr.w	r3, r3, #4
 8005be8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005bea:	79fb      	ldrb	r3, [r7, #7]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d101      	bne.n	8005bf4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005bf0:	bf30      	wfi
 8005bf2:	e002      	b.n	8005bfa <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005bf4:	bf40      	sev
    __WFE();
 8005bf6:	bf20      	wfe
    __WFE();
 8005bf8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005bfa:	4b06      	ldr	r3, [pc, #24]	@ (8005c14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	4a05      	ldr	r2, [pc, #20]	@ (8005c14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005c00:	f023 0304 	bic.w	r3, r3, #4
 8005c04:	6113      	str	r3, [r2, #16]
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr
 8005c10:	58000400 	.word	0x58000400
 8005c14:	e000ed00 	.word	0xe000ed00

08005c18 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005c1c:	4b06      	ldr	r3, [pc, #24]	@ (8005c38 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c28:	d101      	bne.n	8005c2e <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr
 8005c38:	58000400 	.word	0x58000400

08005c3c <LL_RCC_HSE_EnableTcxo>:
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005c4e:	6013      	str	r3, [r2, #0]
}
 8005c50:	bf00      	nop
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr

08005c58 <LL_RCC_HSE_DisableTcxo>:
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c6a:	6013      	str	r3, [r2, #0]
}
 8005c6c:	bf00      	nop
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr

08005c74 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c86:	d101      	bne.n	8005c8c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr

08005c96 <LL_RCC_HSE_Enable>:
{
 8005c96:	b480      	push	{r7}
 8005c98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca8:	6013      	str	r3, [r2, #0]
}
 8005caa:	bf00      	nop
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bc80      	pop	{r7}
 8005cb0:	4770      	bx	lr

08005cb2 <LL_RCC_HSE_Disable>:
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005cb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cc4:	6013      	str	r3, [r2, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bc80      	pop	{r7}
 8005ccc:	4770      	bx	lr

08005cce <LL_RCC_HSE_IsReady>:
{
 8005cce:	b480      	push	{r7}
 8005cd0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005cd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ce0:	d101      	bne.n	8005ce6 <LL_RCC_HSE_IsReady+0x18>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e000      	b.n	8005ce8 <LL_RCC_HSE_IsReady+0x1a>
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bc80      	pop	{r7}
 8005cee:	4770      	bx	lr

08005cf0 <LL_RCC_HSI_Enable>:
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005cf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d02:	6013      	str	r3, [r2, #0]
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr

08005d0c <LL_RCC_HSI_Disable>:
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d1e:	6013      	str	r3, [r2, #0]
}
 8005d20:	bf00      	nop
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bc80      	pop	{r7}
 8005d26:	4770      	bx	lr

08005d28 <LL_RCC_HSI_IsReady>:
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d3a:	d101      	bne.n	8005d40 <LL_RCC_HSI_IsReady+0x18>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <LL_RCC_HSI_IsReady+0x1a>
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bc80      	pop	{r7}
 8005d48:	4770      	bx	lr

08005d4a <LL_RCC_HSI_SetCalibTrimming>:
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	061b      	lsls	r3, r3, #24
 8005d60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d64:	4313      	orrs	r3, r2
 8005d66:	604b      	str	r3, [r1, #4]
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bc80      	pop	{r7}
 8005d70:	4770      	bx	lr

08005d72 <LL_RCC_LSE_IsReady>:
{
 8005d72:	b480      	push	{r7}
 8005d74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005d76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d101      	bne.n	8005d8a <LL_RCC_LSE_IsReady+0x18>
 8005d86:	2301      	movs	r3, #1
 8005d88:	e000      	b.n	8005d8c <LL_RCC_LSE_IsReady+0x1a>
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bc80      	pop	{r7}
 8005d92:	4770      	bx	lr

08005d94 <LL_RCC_LSI_Enable>:
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005da0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005da4:	f043 0301 	orr.w	r3, r3, #1
 8005da8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005dac:	bf00      	nop
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bc80      	pop	{r7}
 8005db2:	4770      	bx	lr

08005db4 <LL_RCC_LSI_Disable>:
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dc4:	f023 0301 	bic.w	r3, r3, #1
 8005dc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005dcc:	bf00      	nop
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <LL_RCC_LSI_IsReady>:
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005dd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d101      	bne.n	8005dec <LL_RCC_LSI_IsReady+0x18>
 8005de8:	2301      	movs	r3, #1
 8005dea:	e000      	b.n	8005dee <LL_RCC_LSI_IsReady+0x1a>
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bc80      	pop	{r7}
 8005df4:	4770      	bx	lr

08005df6 <LL_RCC_MSI_Enable>:
{
 8005df6:	b480      	push	{r7}
 8005df8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005dfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	6013      	str	r3, [r2, #0]
}
 8005e0a:	bf00      	nop
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr

08005e12 <LL_RCC_MSI_Disable>:
{
 8005e12:	b480      	push	{r7}
 8005e14:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005e16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e20:	f023 0301 	bic.w	r3, r3, #1
 8005e24:	6013      	str	r3, [r2, #0]
}
 8005e26:	bf00      	nop
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bc80      	pop	{r7}
 8005e2c:	4770      	bx	lr

08005e2e <LL_RCC_MSI_IsReady>:
{
 8005e2e:	b480      	push	{r7}
 8005e30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	d101      	bne.n	8005e44 <LL_RCC_MSI_IsReady+0x16>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e000      	b.n	8005e46 <LL_RCC_MSI_IsReady+0x18>
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bc80      	pop	{r7}
 8005e4c:	4770      	bx	lr

08005e4e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005e4e:	b480      	push	{r7}
 8005e50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d101      	bne.n	8005e64 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005e60:	2301      	movs	r3, #1
 8005e62:	e000      	b.n	8005e66 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <LL_RCC_MSI_GetRange>:
{
 8005e6e:	b480      	push	{r7}
 8005e70:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005e72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bc80      	pop	{r7}
 8005e82:	4770      	bx	lr

08005e84 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e90:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bc80      	pop	{r7}
 8005e9a:	4770      	bx	lr

08005e9c <LL_RCC_MSI_SetCalibTrimming>:
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	021b      	lsls	r3, r3, #8
 8005eb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	604b      	str	r3, [r1, #4]
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr

08005ec4 <LL_RCC_SetSysClkSource>:
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005ecc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f023 0203 	bic.w	r2, r3, #3
 8005ed6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	608b      	str	r3, [r1, #8]
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr

08005eea <LL_RCC_GetSysClkSource>:
{
 8005eea:	b480      	push	{r7}
 8005eec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005eee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f003 030c 	and.w	r3, r3, #12
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr

08005f00 <LL_RCC_SetAHBPrescaler>:
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	608b      	str	r3, [r1, #8]
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bc80      	pop	{r7}
 8005f24:	4770      	bx	lr

08005f26 <LL_RCC_SetAHB3Prescaler>:
{
 8005f26:	b480      	push	{r7}
 8005f28:	b083      	sub	sp, #12
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f32:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005f36:	f023 020f 	bic.w	r2, r3, #15
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f42:	4313      	orrs	r3, r2
 8005f44:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bc80      	pop	{r7}
 8005f50:	4770      	bx	lr

08005f52 <LL_RCC_SetAPB1Prescaler>:
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	608b      	str	r3, [r1, #8]
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <LL_RCC_SetAPB2Prescaler>:
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005f8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	608b      	str	r3, [r1, #8]
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <LL_RCC_GetAHBPrescaler>:
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bc80      	pop	{r7}
 8005fb2:	4770      	bx	lr

08005fb4 <LL_RCC_GetAHB3Prescaler>:
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005fb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fbc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005fc0:	011b      	lsls	r3, r3, #4
 8005fc2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bc80      	pop	{r7}
 8005fcc:	4770      	bx	lr

08005fce <LL_RCC_GetAPB1Prescaler>:
{
 8005fce:	b480      	push	{r7}
 8005fd0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <LL_RCC_GetAPB2Prescaler>:
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006008:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800600c:	6013      	str	r3, [r2, #0]
}
 800600e:	bf00      	nop
 8006010:	46bd      	mov	sp, r7
 8006012:	bc80      	pop	{r7}
 8006014:	4770      	bx	lr

08006016 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006016:	b480      	push	{r7}
 8006018:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800601a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006024:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006028:	6013      	str	r3, [r2, #0]
}
 800602a:	bf00      	nop
 800602c:	46bd      	mov	sp, r7
 800602e:	bc80      	pop	{r7}
 8006030:	4770      	bx	lr

08006032 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006032:	b480      	push	{r7}
 8006034:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006044:	d101      	bne.n	800604a <LL_RCC_PLL_IsReady+0x18>
 8006046:	2301      	movs	r3, #1
 8006048:	e000      	b.n	800604c <LL_RCC_PLL_IsReady+0x1a>
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr

08006054 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006064:	4618      	mov	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	bc80      	pop	{r7}
 800606a:	4770      	bx	lr

0800606c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800607a:	4618      	mov	r0, r3
 800607c:	46bd      	mov	sp, r7
 800607e:	bc80      	pop	{r7}
 8006080:	4770      	bx	lr

08006082 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006082:	b480      	push	{r7}
 8006084:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006086:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006090:	4618      	mov	r0, r3
 8006092:	46bd      	mov	sp, r7
 8006094:	bc80      	pop	{r7}
 8006096:	4770      	bx	lr

08006098 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006098:	b480      	push	{r7}
 800609a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800609c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f003 0303 	and.w	r3, r3, #3
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bc80      	pop	{r7}
 80060ac:	4770      	bx	lr

080060ae <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80060ae:	b480      	push	{r7}
 80060b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80060b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c0:	d101      	bne.n	80060c6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80060c2:	2301      	movs	r3, #1
 80060c4:	e000      	b.n	80060c8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bc80      	pop	{r7}
 80060ce:	4770      	bx	lr

080060d0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80060dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060e4:	d101      	bne.n	80060ea <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr

080060f4 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80060f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006102:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006106:	d101      	bne.n	800610c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006108:	2301      	movs	r3, #1
 800610a:	e000      	b.n	800610e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006116:	b480      	push	{r7}
 8006118:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800611a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006124:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006128:	d101      	bne.n	800612e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800612a:	2301      	movs	r3, #1
 800612c:	e000      	b.n	8006130 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	46bd      	mov	sp, r7
 8006134:	bc80      	pop	{r7}
 8006136:	4770      	bx	lr

08006138 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b088      	sub	sp, #32
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e36f      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800614a:	f7ff fece 	bl	8005eea <LL_RCC_GetSysClkSource>
 800614e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006150:	f7ff ffa2 	bl	8006098 <LL_RCC_PLL_GetMainSource>
 8006154:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 80c4 	beq.w	80062ec <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d005      	beq.n	8006176 <HAL_RCC_OscConfig+0x3e>
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	2b0c      	cmp	r3, #12
 800616e:	d176      	bne.n	800625e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d173      	bne.n	800625e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e353      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0308 	and.w	r3, r3, #8
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_RCC_OscConfig+0x68>
 8006194:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800619e:	e006      	b.n	80061ae <HAL_RCC_OscConfig+0x76>
 80061a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061a8:	091b      	lsrs	r3, r3, #4
 80061aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d222      	bcs.n	80061f8 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fd3c 	bl	8006c34 <RCC_SetFlashLatencyFromMSIRange>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e331      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061d0:	f043 0308 	orr.w	r3, r3, #8
 80061d4:	6013      	str	r3, [r2, #0]
 80061d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061e8:	4313      	orrs	r3, r2
 80061ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fe53 	bl	8005e9c <LL_RCC_MSI_SetCalibTrimming>
 80061f6:	e021      	b.n	800623c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006202:	f043 0308 	orr.w	r3, r3, #8
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006216:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800621a:	4313      	orrs	r3, r2
 800621c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006222:	4618      	mov	r0, r3
 8006224:	f7ff fe3a 	bl	8005e9c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fd01 	bl	8006c34 <RCC_SetFlashLatencyFromMSIRange>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e2f6      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800623c:	f000 fcc2 	bl	8006bc4 <HAL_RCC_GetHCLKFreq>
 8006240:	4603      	mov	r3, r0
 8006242:	4aa7      	ldr	r2, [pc, #668]	@ (80064e0 <HAL_RCC_OscConfig+0x3a8>)
 8006244:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8006246:	4ba7      	ldr	r3, [pc, #668]	@ (80064e4 <HAL_RCC_OscConfig+0x3ac>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f7fc f9ae 	bl	80025ac <HAL_InitTick>
 8006250:	4603      	mov	r3, r0
 8006252:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006254:	7cfb      	ldrb	r3, [r7, #19]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d047      	beq.n	80062ea <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800625a:	7cfb      	ldrb	r3, [r7, #19]
 800625c:	e2e5      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d02c      	beq.n	80062c0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006266:	f7ff fdc6 	bl	8005df6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800626a:	f7fc f9a9 	bl	80025c0 <HAL_GetTick>
 800626e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006270:	e008      	b.n	8006284 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006272:	f7fc f9a5 	bl	80025c0 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	2b02      	cmp	r3, #2
 800627e:	d901      	bls.n	8006284 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e2d2      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006284:	f7ff fdd3 	bl	8005e2e <LL_RCC_MSI_IsReady>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0f1      	beq.n	8006272 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800628e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006298:	f043 0308 	orr.w	r3, r3, #8
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062b0:	4313      	orrs	r3, r2
 80062b2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff fdef 	bl	8005e9c <LL_RCC_MSI_SetCalibTrimming>
 80062be:	e015      	b.n	80062ec <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80062c0:	f7ff fda7 	bl	8005e12 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062c4:	f7fc f97c 	bl	80025c0 <HAL_GetTick>
 80062c8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062cc:	f7fc f978 	bl	80025c0 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e2a5      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80062de:	f7ff fda6 	bl	8005e2e <LL_RCC_MSI_IsReady>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1f1      	bne.n	80062cc <HAL_RCC_OscConfig+0x194>
 80062e8:	e000      	b.n	80062ec <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80062ea:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d058      	beq.n	80063aa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	2b08      	cmp	r3, #8
 80062fc:	d005      	beq.n	800630a <HAL_RCC_OscConfig+0x1d2>
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	2b0c      	cmp	r3, #12
 8006302:	d108      	bne.n	8006316 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	2b03      	cmp	r3, #3
 8006308:	d105      	bne.n	8006316 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d14b      	bne.n	80063aa <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e289      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8006316:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006328:	4313      	orrs	r3, r2
 800632a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006334:	d102      	bne.n	800633c <HAL_RCC_OscConfig+0x204>
 8006336:	f7ff fcae 	bl	8005c96 <LL_RCC_HSE_Enable>
 800633a:	e00d      	b.n	8006358 <HAL_RCC_OscConfig+0x220>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006344:	d104      	bne.n	8006350 <HAL_RCC_OscConfig+0x218>
 8006346:	f7ff fc79 	bl	8005c3c <LL_RCC_HSE_EnableTcxo>
 800634a:	f7ff fca4 	bl	8005c96 <LL_RCC_HSE_Enable>
 800634e:	e003      	b.n	8006358 <HAL_RCC_OscConfig+0x220>
 8006350:	f7ff fcaf 	bl	8005cb2 <LL_RCC_HSE_Disable>
 8006354:	f7ff fc80 	bl	8005c58 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d012      	beq.n	8006386 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006360:	f7fc f92e 	bl	80025c0 <HAL_GetTick>
 8006364:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006368:	f7fc f92a 	bl	80025c0 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b64      	cmp	r3, #100	@ 0x64
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e257      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800637a:	f7ff fca8 	bl	8005cce <LL_RCC_HSE_IsReady>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0f1      	beq.n	8006368 <HAL_RCC_OscConfig+0x230>
 8006384:	e011      	b.n	80063aa <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006386:	f7fc f91b 	bl	80025c0 <HAL_GetTick>
 800638a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800638c:	e008      	b.n	80063a0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800638e:	f7fc f917 	bl	80025c0 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	2b64      	cmp	r3, #100	@ 0x64
 800639a:	d901      	bls.n	80063a0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e244      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80063a0:	f7ff fc95 	bl	8005cce <LL_RCC_HSE_IsReady>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1f1      	bne.n	800638e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d046      	beq.n	8006444 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	2b04      	cmp	r3, #4
 80063ba:	d005      	beq.n	80063c8 <HAL_RCC_OscConfig+0x290>
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	2b0c      	cmp	r3, #12
 80063c0:	d10e      	bne.n	80063e0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d10b      	bne.n	80063e0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e22a      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff fcb6 	bl	8005d4a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80063de:	e031      	b.n	8006444 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d019      	beq.n	800641c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063e8:	f7ff fc82 	bl	8005cf0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ec:	f7fc f8e8 	bl	80025c0 <HAL_GetTick>
 80063f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063f4:	f7fc f8e4 	bl	80025c0 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e211      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006406:	f7ff fc8f 	bl	8005d28 <LL_RCC_HSI_IsReady>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d0f1      	beq.n	80063f4 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	4618      	mov	r0, r3
 8006416:	f7ff fc98 	bl	8005d4a <LL_RCC_HSI_SetCalibTrimming>
 800641a:	e013      	b.n	8006444 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800641c:	f7ff fc76 	bl	8005d0c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006420:	f7fc f8ce 	bl	80025c0 <HAL_GetTick>
 8006424:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006426:	e008      	b.n	800643a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006428:	f7fc f8ca 	bl	80025c0 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b02      	cmp	r3, #2
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e1f7      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800643a:	f7ff fc75 	bl	8005d28 <LL_RCC_HSI_IsReady>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1f1      	bne.n	8006428 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 0308 	and.w	r3, r3, #8
 800644c:	2b00      	cmp	r3, #0
 800644e:	d06e      	beq.n	800652e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d056      	beq.n	8006506 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8006458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800645c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006460:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69da      	ldr	r2, [r3, #28]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f003 0310 	and.w	r3, r3, #16
 800646c:	429a      	cmp	r2, r3
 800646e:	d031      	beq.n	80064d4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d006      	beq.n	8006488 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e1d0      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d013      	beq.n	80064ba <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8006492:	f7ff fc8f 	bl	8005db4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006496:	f7fc f893 	bl	80025c0 <HAL_GetTick>
 800649a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800649c:	e008      	b.n	80064b0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800649e:	f7fc f88f 	bl	80025c0 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b11      	cmp	r3, #17
 80064aa:	d901      	bls.n	80064b0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e1bc      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80064b0:	f7ff fc90 	bl	8005dd4 <LL_RCC_LSI_IsReady>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1f1      	bne.n	800649e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80064ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064c2:	f023 0210 	bic.w	r2, r3, #16
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064ce:	4313      	orrs	r3, r2
 80064d0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064d4:	f7ff fc5e 	bl	8005d94 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064d8:	f7fc f872 	bl	80025c0 <HAL_GetTick>
 80064dc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80064de:	e00c      	b.n	80064fa <HAL_RCC_OscConfig+0x3c2>
 80064e0:	20000014 	.word	0x20000014
 80064e4:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064e8:	f7fc f86a 	bl	80025c0 <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	2b11      	cmp	r3, #17
 80064f4:	d901      	bls.n	80064fa <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e197      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80064fa:	f7ff fc6b 	bl	8005dd4 <LL_RCC_LSI_IsReady>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0f1      	beq.n	80064e8 <HAL_RCC_OscConfig+0x3b0>
 8006504:	e013      	b.n	800652e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006506:	f7ff fc55 	bl	8005db4 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800650a:	f7fc f859 	bl	80025c0 <HAL_GetTick>
 800650e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006510:	e008      	b.n	8006524 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006512:	f7fc f855 	bl	80025c0 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	2b11      	cmp	r3, #17
 800651e:	d901      	bls.n	8006524 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e182      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006524:	f7ff fc56 	bl	8005dd4 <LL_RCC_LSI_IsReady>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1f1      	bne.n	8006512 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	2b00      	cmp	r3, #0
 8006538:	f000 80d8 	beq.w	80066ec <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800653c:	f7ff fb6c 	bl	8005c18 <LL_PWR_IsEnabledBkUpAccess>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d113      	bne.n	800656e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006546:	f7ff faab 	bl	8005aa0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800654a:	f7fc f839 	bl	80025c0 <HAL_GetTick>
 800654e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006550:	e008      	b.n	8006564 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006552:	f7fc f835 	bl	80025c0 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d901      	bls.n	8006564 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e162      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006564:	f7ff fb58 	bl	8005c18 <LL_PWR_IsEnabledBkUpAccess>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d0f1      	beq.n	8006552 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d07b      	beq.n	800666e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	2b85      	cmp	r3, #133	@ 0x85
 800657c:	d003      	beq.n	8006586 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	2b05      	cmp	r3, #5
 8006584:	d109      	bne.n	800659a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006586:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800658a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006592:	f043 0304 	orr.w	r3, r3, #4
 8006596:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800659a:	f7fc f811 	bl	80025c0 <HAL_GetTick>
 800659e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80065a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065ac:	f043 0301 	orr.w	r3, r3, #1
 80065b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80065b4:	e00a      	b.n	80065cc <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065b6:	f7fc f803 	bl	80025c0 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e12e      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 80065cc:	f7ff fbd1 	bl	8005d72 <LL_RCC_LSE_IsReady>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0ef      	beq.n	80065b6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	2b81      	cmp	r3, #129	@ 0x81
 80065dc:	d003      	beq.n	80065e6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	2b85      	cmp	r3, #133	@ 0x85
 80065e4:	d121      	bne.n	800662a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065e6:	f7fb ffeb 	bl	80025c0 <HAL_GetTick>
 80065ea:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80065ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006600:	e00a      	b.n	8006618 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006602:	f7fb ffdd 	bl	80025c0 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006610:	4293      	cmp	r3, r2
 8006612:	d901      	bls.n	8006618 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e108      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800661c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0ec      	beq.n	8006602 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006628:	e060      	b.n	80066ec <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662a:	f7fb ffc9 	bl	80025c0 <HAL_GetTick>
 800662e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006638:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800663c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006644:	e00a      	b.n	800665c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006646:	f7fb ffbb 	bl	80025c0 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006654:	4293      	cmp	r3, r2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e0e6      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800665c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1ec      	bne.n	8006646 <HAL_RCC_OscConfig+0x50e>
 800666c:	e03e      	b.n	80066ec <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800666e:	f7fb ffa7 	bl	80025c0 <HAL_GetTick>
 8006672:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800667c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006680:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006684:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006688:	e00a      	b.n	80066a0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800668a:	f7fb ff99 	bl	80025c0 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006698:	4293      	cmp	r3, r2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e0c4      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80066a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1ec      	bne.n	800668a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066b0:	f7fb ff86 	bl	80025c0 <HAL_GetTick>
 80066b4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80066b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066c2:	f023 0301 	bic.w	r3, r3, #1
 80066c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80066ca:	e00a      	b.n	80066e2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066cc:	f7fb ff78 	bl	80025c0 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066da:	4293      	cmp	r3, r2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e0a3      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80066e2:	f7ff fb46 	bl	8005d72 <LL_RCC_LSE_IsReady>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1ef      	bne.n	80066cc <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 8099 	beq.w	8006828 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	2b0c      	cmp	r3, #12
 80066fa:	d06c      	beq.n	80067d6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	2b02      	cmp	r3, #2
 8006702:	d14b      	bne.n	800679c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006704:	f7ff fc87 	bl	8006016 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006708:	f7fb ff5a 	bl	80025c0 <HAL_GetTick>
 800670c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800670e:	e008      	b.n	8006722 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006710:	f7fb ff56 	bl	80025c0 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b0a      	cmp	r3, #10
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e083      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006722:	f7ff fc86 	bl	8006032 <LL_RCC_PLL_IsReady>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f1      	bne.n	8006710 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800672c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006730:	68da      	ldr	r2, [r3, #12]
 8006732:	4b40      	ldr	r3, [pc, #256]	@ (8006834 <HAL_RCC_OscConfig+0x6fc>)
 8006734:	4013      	ands	r3, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800673e:	4311      	orrs	r1, r2
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006744:	0212      	lsls	r2, r2, #8
 8006746:	4311      	orrs	r1, r2
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800674c:	4311      	orrs	r1, r2
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006752:	4311      	orrs	r1, r2
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006758:	430a      	orrs	r2, r1
 800675a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800675e:	4313      	orrs	r3, r2
 8006760:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006762:	f7ff fc4a 	bl	8005ffa <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006774:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006776:	f7fb ff23 	bl	80025c0 <HAL_GetTick>
 800677a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800677c:	e008      	b.n	8006790 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800677e:	f7fb ff1f 	bl	80025c0 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	2b0a      	cmp	r3, #10
 800678a:	d901      	bls.n	8006790 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e04c      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006790:	f7ff fc4f 	bl	8006032 <LL_RCC_PLL_IsReady>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0f1      	beq.n	800677e <HAL_RCC_OscConfig+0x646>
 800679a:	e045      	b.n	8006828 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800679c:	f7ff fc3b 	bl	8006016 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a0:	f7fb ff0e 	bl	80025c0 <HAL_GetTick>
 80067a4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067a8:	f7fb ff0a 	bl	80025c0 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b0a      	cmp	r3, #10
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e037      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80067ba:	f7ff fc3a 	bl	8006032 <LL_RCC_PLL_IsReady>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d1f1      	bne.n	80067a8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80067c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c8:	68da      	ldr	r2, [r3, #12]
 80067ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067ce:	4b1a      	ldr	r3, [pc, #104]	@ (8006838 <HAL_RCC_OscConfig+0x700>)
 80067d0:	4013      	ands	r3, r2
 80067d2:	60cb      	str	r3, [r1, #12]
 80067d4:	e028      	b.n	8006828 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d101      	bne.n	80067e2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e023      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	f003 0203 	and.w	r2, r3, #3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d115      	bne.n	8006824 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006802:	429a      	cmp	r2, r3
 8006804:	d10e      	bne.n	8006824 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006810:	021b      	lsls	r3, r3, #8
 8006812:	429a      	cmp	r2, r3
 8006814:	d106      	bne.n	8006824 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006820:	429a      	cmp	r2, r3
 8006822:	d001      	beq.n	8006828 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e000      	b.n	800682a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3720      	adds	r7, #32
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	11c1808c 	.word	0x11c1808c
 8006838:	eefefffc 	.word	0xeefefffc

0800683c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e10f      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006850:	4b89      	ldr	r3, [pc, #548]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0307 	and.w	r3, r3, #7
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d91b      	bls.n	8006896 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800685e:	4b86      	ldr	r3, [pc, #536]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f023 0207 	bic.w	r2, r3, #7
 8006866:	4984      	ldr	r1, [pc, #528]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	4313      	orrs	r3, r2
 800686c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800686e:	f7fb fea7 	bl	80025c0 <HAL_GetTick>
 8006872:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006874:	e008      	b.n	8006888 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006876:	f7fb fea3 	bl	80025c0 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	2b02      	cmp	r3, #2
 8006882:	d901      	bls.n	8006888 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e0f3      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006888:	4b7b      	ldr	r3, [pc, #492]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d1ef      	bne.n	8006876 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d016      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff fb2a 	bl	8005f00 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068ac:	f7fb fe88 	bl	80025c0 <HAL_GetTick>
 80068b0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80068b2:	e008      	b.n	80068c6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068b4:	f7fb fe84 	bl	80025c0 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d901      	bls.n	80068c6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e0d4      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80068c6:	f7ff fbf2 	bl	80060ae <LL_RCC_IsActiveFlag_HPRE>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0f1      	beq.n	80068b4 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d016      	beq.n	800690a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fb20 	bl	8005f26 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068e6:	f7fb fe6b 	bl	80025c0 <HAL_GetTick>
 80068ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068ee:	f7fb fe67 	bl	80025c0 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e0b7      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006900:	f7ff fbe6 	bl	80060d0 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0f1      	beq.n	80068ee <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0304 	and.w	r3, r3, #4
 8006912:	2b00      	cmp	r3, #0
 8006914:	d016      	beq.n	8006944 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	4618      	mov	r0, r3
 800691c:	f7ff fb19 	bl	8005f52 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006920:	f7fb fe4e 	bl	80025c0 <HAL_GetTick>
 8006924:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006926:	e008      	b.n	800693a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006928:	f7fb fe4a 	bl	80025c0 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e09a      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800693a:	f7ff fbdb 	bl	80060f4 <LL_RCC_IsActiveFlag_PPRE1>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d0f1      	beq.n	8006928 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0308 	and.w	r3, r3, #8
 800694c:	2b00      	cmp	r3, #0
 800694e:	d017      	beq.n	8006980 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	00db      	lsls	r3, r3, #3
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fb0e 	bl	8005f78 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800695c:	f7fb fe30 	bl	80025c0 <HAL_GetTick>
 8006960:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006962:	e008      	b.n	8006976 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006964:	f7fb fe2c 	bl	80025c0 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d901      	bls.n	8006976 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e07c      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006976:	f7ff fbce 	bl	8006116 <LL_RCC_IsActiveFlag_PPRE2>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0f1      	beq.n	8006964 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	2b00      	cmp	r3, #0
 800698a:	d043      	beq.n	8006a14 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	2b02      	cmp	r3, #2
 8006992:	d106      	bne.n	80069a2 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006994:	f7ff f99b 	bl	8005cce <LL_RCC_HSE_IsReady>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d11e      	bne.n	80069dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e066      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d106      	bne.n	80069b8 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80069aa:	f7ff fb42 	bl	8006032 <LL_RCC_PLL_IsReady>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d113      	bne.n	80069dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e05b      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d106      	bne.n	80069ce <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80069c0:	f7ff fa35 	bl	8005e2e <LL_RCC_MSI_IsReady>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d108      	bne.n	80069dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e050      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80069ce:	f7ff f9ab 	bl	8005d28 <LL_RCC_HSI_IsReady>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d101      	bne.n	80069dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e049      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff fa6f 	bl	8005ec4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069e6:	f7fb fdeb 	bl	80025c0 <HAL_GetTick>
 80069ea:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ec:	e00a      	b.n	8006a04 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069ee:	f7fb fde7 	bl	80025c0 <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d901      	bls.n	8006a04 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e035      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a04:	f7ff fa71 	bl	8005eea <LL_RCC_GetSysClkSource>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d1ec      	bne.n	80069ee <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a14:	4b18      	ldr	r3, [pc, #96]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d21b      	bcs.n	8006a5a <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a22:	4b15      	ldr	r3, [pc, #84]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f023 0207 	bic.w	r2, r3, #7
 8006a2a:	4913      	ldr	r1, [pc, #76]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a32:	f7fb fdc5 	bl	80025c0 <HAL_GetTick>
 8006a36:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a38:	e008      	b.n	8006a4c <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a3a:	f7fb fdc1 	bl	80025c0 <HAL_GetTick>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d901      	bls.n	8006a4c <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e011      	b.n	8006a70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <HAL_RCC_ClockConfig+0x23c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 0307 	and.w	r3, r3, #7
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d1ef      	bne.n	8006a3a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006a5a:	f000 f8b3 	bl	8006bc4 <HAL_RCC_GetHCLKFreq>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	4a06      	ldr	r2, [pc, #24]	@ (8006a7c <HAL_RCC_ClockConfig+0x240>)
 8006a62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006a64:	4b06      	ldr	r3, [pc, #24]	@ (8006a80 <HAL_RCC_ClockConfig+0x244>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7fb fd9f 	bl	80025ac <HAL_InitTick>
 8006a6e:	4603      	mov	r3, r0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	58004000 	.word	0x58004000
 8006a7c:	20000014 	.word	0x20000014
 8006a80:	20000018 	.word	0x20000018

08006a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a84:	b590      	push	{r4, r7, lr}
 8006a86:	b087      	sub	sp, #28
 8006a88:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a92:	f7ff fa2a 	bl	8005eea <LL_RCC_GetSysClkSource>
 8006a96:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a98:	f7ff fafe 	bl	8006098 <LL_RCC_PLL_GetMainSource>
 8006a9c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d005      	beq.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x2c>
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	2b0c      	cmp	r3, #12
 8006aa8:	d139      	bne.n	8006b1e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d136      	bne.n	8006b1e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006ab0:	f7ff f9cd 	bl	8005e4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d115      	bne.n	8006ae6 <HAL_RCC_GetSysClockFreq+0x62>
 8006aba:	f7ff f9c8 	bl	8005e4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d106      	bne.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x4e>
 8006ac4:	f7ff f9d3 	bl	8005e6e <LL_RCC_MSI_GetRange>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	0a1b      	lsrs	r3, r3, #8
 8006acc:	f003 030f 	and.w	r3, r3, #15
 8006ad0:	e005      	b.n	8006ade <HAL_RCC_GetSysClockFreq+0x5a>
 8006ad2:	f7ff f9d7 	bl	8005e84 <LL_RCC_MSI_GetRangeAfterStandby>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	0a1b      	lsrs	r3, r3, #8
 8006ada:	f003 030f 	and.w	r3, r3, #15
 8006ade:	4a36      	ldr	r2, [pc, #216]	@ (8006bb8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ae4:	e014      	b.n	8006b10 <HAL_RCC_GetSysClockFreq+0x8c>
 8006ae6:	f7ff f9b2 	bl	8005e4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d106      	bne.n	8006afe <HAL_RCC_GetSysClockFreq+0x7a>
 8006af0:	f7ff f9bd 	bl	8005e6e <LL_RCC_MSI_GetRange>
 8006af4:	4603      	mov	r3, r0
 8006af6:	091b      	lsrs	r3, r3, #4
 8006af8:	f003 030f 	and.w	r3, r3, #15
 8006afc:	e005      	b.n	8006b0a <HAL_RCC_GetSysClockFreq+0x86>
 8006afe:	f7ff f9c1 	bl	8005e84 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b02:	4603      	mov	r3, r0
 8006b04:	091b      	lsrs	r3, r3, #4
 8006b06:	f003 030f 	and.w	r3, r3, #15
 8006b0a:	4a2b      	ldr	r2, [pc, #172]	@ (8006bb8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b10:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d115      	bne.n	8006b44 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b1c:	e012      	b.n	8006b44 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d102      	bne.n	8006b2a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b24:	4b25      	ldr	r3, [pc, #148]	@ (8006bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	e00c      	b.n	8006b44 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d109      	bne.n	8006b44 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006b30:	f7ff f8a0 	bl	8005c74 <LL_RCC_HSE_IsEnabledDiv2>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d102      	bne.n	8006b40 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006b3a:	4b20      	ldr	r3, [pc, #128]	@ (8006bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006b3c:	617b      	str	r3, [r7, #20]
 8006b3e:	e001      	b.n	8006b44 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006b40:	4b1f      	ldr	r3, [pc, #124]	@ (8006bc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006b42:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b44:	f7ff f9d1 	bl	8005eea <LL_RCC_GetSysClkSource>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b0c      	cmp	r3, #12
 8006b4c:	d12f      	bne.n	8006bae <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006b4e:	f7ff faa3 	bl	8006098 <LL_RCC_PLL_GetMainSource>
 8006b52:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d003      	beq.n	8006b62 <HAL_RCC_GetSysClockFreq+0xde>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b03      	cmp	r3, #3
 8006b5e:	d003      	beq.n	8006b68 <HAL_RCC_GetSysClockFreq+0xe4>
 8006b60:	e00d      	b.n	8006b7e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006b62:	4b16      	ldr	r3, [pc, #88]	@ (8006bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006b64:	60fb      	str	r3, [r7, #12]
        break;
 8006b66:	e00d      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006b68:	f7ff f884 	bl	8005c74 <LL_RCC_HSE_IsEnabledDiv2>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d102      	bne.n	8006b78 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006b72:	4b12      	ldr	r3, [pc, #72]	@ (8006bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006b74:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006b76:	e005      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006b78:	4b11      	ldr	r3, [pc, #68]	@ (8006bc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006b7a:	60fb      	str	r3, [r7, #12]
        break;
 8006b7c:	e002      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	60fb      	str	r3, [r7, #12]
        break;
 8006b82:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006b84:	f7ff fa66 	bl	8006054 <LL_RCC_PLL_GetN>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	fb03 f402 	mul.w	r4, r3, r2
 8006b90:	f7ff fa77 	bl	8006082 <LL_RCC_PLL_GetDivider>
 8006b94:	4603      	mov	r3, r0
 8006b96:	091b      	lsrs	r3, r3, #4
 8006b98:	3301      	adds	r3, #1
 8006b9a:	fbb4 f4f3 	udiv	r4, r4, r3
 8006b9e:	f7ff fa65 	bl	800606c <LL_RCC_PLL_GetR>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	0f5b      	lsrs	r3, r3, #29
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	fbb4 f3f3 	udiv	r3, r4, r3
 8006bac:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006bae:	697b      	ldr	r3, [r7, #20]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	371c      	adds	r7, #28
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd90      	pop	{r4, r7, pc}
 8006bb8:	08022de0 	.word	0x08022de0
 8006bbc:	00f42400 	.word	0x00f42400
 8006bc0:	01e84800 	.word	0x01e84800

08006bc4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bc4:	b598      	push	{r3, r4, r7, lr}
 8006bc6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006bc8:	f7ff ff5c 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8006bcc:	4604      	mov	r4, r0
 8006bce:	f7ff f9e6 	bl	8005f9e <LL_RCC_GetAHBPrescaler>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	091b      	lsrs	r3, r3, #4
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	4a03      	ldr	r2, [pc, #12]	@ (8006be8 <HAL_RCC_GetHCLKFreq+0x24>)
 8006bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006be0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	bd98      	pop	{r3, r4, r7, pc}
 8006be8:	08022d80 	.word	0x08022d80

08006bec <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bec:	b598      	push	{r3, r4, r7, lr}
 8006bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006bf0:	f7ff ffe8 	bl	8006bc4 <HAL_RCC_GetHCLKFreq>
 8006bf4:	4604      	mov	r4, r0
 8006bf6:	f7ff f9ea 	bl	8005fce <LL_RCC_GetAPB1Prescaler>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	0a1b      	lsrs	r3, r3, #8
 8006bfe:	4a03      	ldr	r2, [pc, #12]	@ (8006c0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c04:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	bd98      	pop	{r3, r4, r7, pc}
 8006c0c:	08022dc0 	.word	0x08022dc0

08006c10 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c10:	b598      	push	{r3, r4, r7, lr}
 8006c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006c14:	f7ff ffd6 	bl	8006bc4 <HAL_RCC_GetHCLKFreq>
 8006c18:	4604      	mov	r4, r0
 8006c1a:	f7ff f9e3 	bl	8005fe4 <LL_RCC_GetAPB2Prescaler>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	0adb      	lsrs	r3, r3, #11
 8006c22:	4a03      	ldr	r2, [pc, #12]	@ (8006c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c28:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	bd98      	pop	{r3, r4, r7, pc}
 8006c30:	08022dc0 	.word	0x08022dc0

08006c34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006c34:	b590      	push	{r4, r7, lr}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	091b      	lsrs	r3, r3, #4
 8006c40:	f003 030f 	and.w	r3, r3, #15
 8006c44:	4a10      	ldr	r2, [pc, #64]	@ (8006c88 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c4a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006c4c:	f7ff f9b2 	bl	8005fb4 <LL_RCC_GetAHB3Prescaler>
 8006c50:	4603      	mov	r3, r0
 8006c52:	091b      	lsrs	r3, r3, #4
 8006c54:	f003 030f 	and.w	r3, r3, #15
 8006c58:	4a0c      	ldr	r2, [pc, #48]	@ (8006c8c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c64:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	4a09      	ldr	r2, [pc, #36]	@ (8006c90 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6e:	0c9c      	lsrs	r4, r3, #18
 8006c70:	f7fe ff58 	bl	8005b24 <HAL_PWREx_GetVoltageRange>
 8006c74:	4603      	mov	r3, r0
 8006c76:	4619      	mov	r1, r3
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f000 f80b 	bl	8006c94 <RCC_SetFlashLatency>
 8006c7e:	4603      	mov	r3, r0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd90      	pop	{r4, r7, pc}
 8006c88:	08022de0 	.word	0x08022de0
 8006c8c:	08022d80 	.word	0x08022d80
 8006c90:	431bde83 	.word	0x431bde83

08006c94 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08e      	sub	sp, #56	@ 0x38
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006c9e:	4a3a      	ldr	r2, [pc, #232]	@ (8006d88 <RCC_SetFlashLatency+0xf4>)
 8006ca0:	f107 0320 	add.w	r3, r7, #32
 8006ca4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ca8:	6018      	str	r0, [r3, #0]
 8006caa:	3304      	adds	r3, #4
 8006cac:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006cae:	4a37      	ldr	r2, [pc, #220]	@ (8006d8c <RCC_SetFlashLatency+0xf8>)
 8006cb0:	f107 0318 	add.w	r3, r7, #24
 8006cb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006cb8:	6018      	str	r0, [r3, #0]
 8006cba:	3304      	adds	r3, #4
 8006cbc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006cbe:	4a34      	ldr	r2, [pc, #208]	@ (8006d90 <RCC_SetFlashLatency+0xfc>)
 8006cc0:	f107 030c 	add.w	r3, r7, #12
 8006cc4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006cc6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006cca:	2300      	movs	r3, #0
 8006ccc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd4:	d11b      	bne.n	8006d0e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cda:	e014      	b.n	8006d06 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	005b      	lsls	r3, r3, #1
 8006ce0:	3338      	adds	r3, #56	@ 0x38
 8006ce2:	443b      	add	r3, r7
 8006ce4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d807      	bhi.n	8006d00 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	3338      	adds	r3, #56	@ 0x38
 8006cf6:	443b      	add	r3, r7
 8006cf8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006cfc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cfe:	e021      	b.n	8006d44 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d02:	3301      	adds	r3, #1
 8006d04:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	d9e7      	bls.n	8006cdc <RCC_SetFlashLatency+0x48>
 8006d0c:	e01a      	b.n	8006d44 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006d0e:	2300      	movs	r3, #0
 8006d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d12:	e014      	b.n	8006d3e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d16:	005b      	lsls	r3, r3, #1
 8006d18:	3338      	adds	r3, #56	@ 0x38
 8006d1a:	443b      	add	r3, r7
 8006d1c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006d20:	461a      	mov	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d807      	bhi.n	8006d38 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	3338      	adds	r3, #56	@ 0x38
 8006d2e:	443b      	add	r3, r7
 8006d30:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006d34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d36:	e005      	b.n	8006d44 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d9e7      	bls.n	8006d14 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006d44:	4b13      	ldr	r3, [pc, #76]	@ (8006d94 <RCC_SetFlashLatency+0x100>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f023 0207 	bic.w	r2, r3, #7
 8006d4c:	4911      	ldr	r1, [pc, #68]	@ (8006d94 <RCC_SetFlashLatency+0x100>)
 8006d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d50:	4313      	orrs	r3, r2
 8006d52:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006d54:	f7fb fc34 	bl	80025c0 <HAL_GetTick>
 8006d58:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006d5a:	e008      	b.n	8006d6e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006d5c:	f7fb fc30 	bl	80025c0 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d901      	bls.n	8006d6e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e007      	b.n	8006d7e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006d6e:	4b09      	ldr	r3, [pc, #36]	@ (8006d94 <RCC_SetFlashLatency+0x100>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0307 	and.w	r3, r3, #7
 8006d76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d1ef      	bne.n	8006d5c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3738      	adds	r7, #56	@ 0x38
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	08022450 	.word	0x08022450
 8006d8c:	08022458 	.word	0x08022458
 8006d90:	08022460 	.word	0x08022460
 8006d94:	58004000 	.word	0x58004000

08006d98 <LL_RCC_LSE_IsReady>:
{
 8006d98:	b480      	push	{r7}
 8006d9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006d9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d101      	bne.n	8006db0 <LL_RCC_LSE_IsReady+0x18>
 8006dac:	2301      	movs	r3, #1
 8006dae:	e000      	b.n	8006db2 <LL_RCC_LSE_IsReady+0x1a>
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bc80      	pop	{r7}
 8006db8:	4770      	bx	lr

08006dba <LL_RCC_SetUSARTClockSource>:
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b083      	sub	sp, #12
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006dc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	0c1b      	lsrs	r3, r3, #16
 8006dce:	43db      	mvns	r3, r3
 8006dd0:	401a      	ands	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc80      	pop	{r7}
 8006de8:	4770      	bx	lr

08006dea <LL_RCC_SetI2SClockSource>:
{
 8006dea:	b480      	push	{r7}
 8006dec:	b083      	sub	sp, #12
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dfa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006dfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bc80      	pop	{r7}
 8006e12:	4770      	bx	lr

08006e14 <LL_RCC_SetLPUARTClockSource>:
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e24:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006e28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bc80      	pop	{r7}
 8006e3c:	4770      	bx	lr

08006e3e <LL_RCC_SetI2CClockSource>:
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	091b      	lsrs	r3, r3, #4
 8006e52:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006e56:	43db      	mvns	r3, r3
 8006e58:	401a      	ands	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	011b      	lsls	r3, r3, #4
 8006e5e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006e62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e66:	4313      	orrs	r3, r2
 8006e68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bc80      	pop	{r7}
 8006e74:	4770      	bx	lr

08006e76 <LL_RCC_SetLPTIMClockSource>:
{
 8006e76:	b480      	push	{r7}
 8006e78:	b083      	sub	sp, #12
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	0c1b      	lsrs	r3, r3, #16
 8006e8a:	041b      	lsls	r3, r3, #16
 8006e8c:	43db      	mvns	r3, r3
 8006e8e:	401a      	ands	r2, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006e9e:	bf00      	nop
 8006ea0:	370c      	adds	r7, #12
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr

08006ea8 <LL_RCC_SetRNGClockSource>:
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b083      	sub	sp, #12
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006eb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006ebc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ec8:	bf00      	nop
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bc80      	pop	{r7}
 8006ed0:	4770      	bx	lr

08006ed2 <LL_RCC_SetADCClockSource>:
{
 8006ed2:	b480      	push	{r7}
 8006ed4:	b083      	sub	sp, #12
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006eda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ee2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006ee6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bc80      	pop	{r7}
 8006efa:	4770      	bx	lr

08006efc <LL_RCC_SetRTCClockSource>:
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006f04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bc80      	pop	{r7}
 8006f24:	4770      	bx	lr

08006f26 <LL_RCC_GetRTCClockSource>:
{
 8006f26:	b480      	push	{r7}
 8006f28:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bc80      	pop	{r7}
 8006f3c:	4770      	bx	lr

08006f3e <LL_RCC_ForceBackupDomainReset>:
{
 8006f3e:	b480      	push	{r7}
 8006f40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006f56:	bf00      	nop
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr

08006f5e <LL_RCC_ReleaseBackupDomainReset>:
{
 8006f5e:	b480      	push	{r7}
 8006f60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006f76:	bf00      	nop
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bc80      	pop	{r7}
 8006f7c:	4770      	bx	lr
	...

08006f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006f90:	2300      	movs	r3, #0
 8006f92:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d058      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006fa0:	f7fe fd7e 	bl	8005aa0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006fa4:	f7fb fb0c 	bl	80025c0 <HAL_GetTick>
 8006fa8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006faa:	e009      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fac:	f7fb fb08 	bl	80025c0 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d902      	bls.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	74fb      	strb	r3, [r7, #19]
        break;
 8006fbe:	e006      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006fc0:	4b7b      	ldr	r3, [pc, #492]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fcc:	d1ee      	bne.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006fce:	7cfb      	ldrb	r3, [r7, #19]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d13c      	bne.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006fd4:	f7ff ffa7 	bl	8006f26 <LL_RCC_GetRTCClockSource>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d00f      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fee:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ff0:	f7ff ffa5 	bl	8006f3e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ff4:	f7ff ffb3 	bl	8006f5e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006ff8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f003 0302 	and.w	r3, r3, #2
 8007008:	2b00      	cmp	r3, #0
 800700a:	d014      	beq.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800700c:	f7fb fad8 	bl	80025c0 <HAL_GetTick>
 8007010:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8007012:	e00b      	b.n	800702c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007014:	f7fb fad4 	bl	80025c0 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007022:	4293      	cmp	r3, r2
 8007024:	d902      	bls.n	800702c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	74fb      	strb	r3, [r7, #19]
            break;
 800702a:	e004      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800702c:	f7ff feb4 	bl	8006d98 <LL_RCC_LSE_IsReady>
 8007030:	4603      	mov	r3, r0
 8007032:	2b01      	cmp	r3, #1
 8007034:	d1ee      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8007036:	7cfb      	ldrb	r3, [r7, #19]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d105      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff ff5b 	bl	8006efc <LL_RCC_SetRTCClockSource>
 8007046:	e004      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007048:	7cfb      	ldrb	r3, [r7, #19]
 800704a:	74bb      	strb	r3, [r7, #18]
 800704c:	e001      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704e:	7cfb      	ldrb	r3, [r7, #19]
 8007050:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	d004      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	4618      	mov	r0, r3
 8007064:	f7ff fea9 	bl	8006dba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0302 	and.w	r3, r3, #2
 8007070:	2b00      	cmp	r3, #0
 8007072:	d004      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	4618      	mov	r0, r3
 800707a:	f7ff fe9e 	bl	8006dba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0320 	and.w	r3, r3, #32
 8007086:	2b00      	cmp	r3, #0
 8007088:	d004      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	4618      	mov	r0, r3
 8007090:	f7ff fec0 	bl	8006e14 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7ff fee6 	bl	8006e76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d004      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7ff fedb 	bl	8006e76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d004      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7ff fed0 	bl	8006e76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d004      	beq.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff fea9 	bl	8006e3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d004      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff fe9e 	bl	8006e3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800710a:	2b00      	cmp	r3, #0
 800710c:	d004      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff fe93 	bl	8006e3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0310 	and.w	r3, r3, #16
 8007120:	2b00      	cmp	r3, #0
 8007122:	d011      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	4618      	mov	r0, r3
 800712a:	f7ff fe5e 	bl	8006dea <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007136:	d107      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007146:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d010      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff fea5 	bl	8006ea8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007162:	2b00      	cmp	r3, #0
 8007164:	d107      	bne.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007170:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007174:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d011      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007186:	4618      	mov	r0, r3
 8007188:	f7ff fea3 	bl	8006ed2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007194:	d107      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071a4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80071a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3718      	adds	r7, #24
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	58000400 	.word	0x58000400

080071b4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d071      	beq.n	80072aa <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d106      	bne.n	80071e0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7fa ff14 	bl	8002008 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2202      	movs	r2, #2
 80071e4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80071e8:	4b32      	ldr	r3, [pc, #200]	@ (80072b4 <HAL_RTC_Init+0x100>)
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f003 0310 	and.w	r3, r3, #16
 80071f0:	2b10      	cmp	r3, #16
 80071f2:	d051      	beq.n	8007298 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071f4:	4b2f      	ldr	r3, [pc, #188]	@ (80072b4 <HAL_RTC_Init+0x100>)
 80071f6:	22ca      	movs	r2, #202	@ 0xca
 80071f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80071fa:	4b2e      	ldr	r3, [pc, #184]	@ (80072b4 <HAL_RTC_Init+0x100>)
 80071fc:	2253      	movs	r2, #83	@ 0x53
 80071fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fa11 	bl	8007628 <RTC_EnterInitMode>
 8007206:	4603      	mov	r3, r0
 8007208:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800720a:	7bfb      	ldrb	r3, [r7, #15]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d13f      	bne.n	8007290 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007210:	4b28      	ldr	r3, [pc, #160]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	4a27      	ldr	r2, [pc, #156]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007216:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800721a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800721e:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007220:	4b24      	ldr	r3, [pc, #144]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007222:	699a      	ldr	r2, [r3, #24]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6859      	ldr	r1, [r3, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	4319      	orrs	r1, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	430b      	orrs	r3, r1
 8007234:	491f      	ldr	r1, [pc, #124]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007236:	4313      	orrs	r3, r2
 8007238:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	041b      	lsls	r3, r3, #16
 8007244:	491b      	ldr	r1, [pc, #108]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007246:	4313      	orrs	r3, r2
 8007248:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800724a:	4b1a      	ldr	r3, [pc, #104]	@ (80072b4 <HAL_RTC_Init+0x100>)
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725a:	430b      	orrs	r3, r1
 800725c:	4915      	ldr	r1, [pc, #84]	@ (80072b4 <HAL_RTC_Init+0x100>)
 800725e:	4313      	orrs	r3, r2
 8007260:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fa14 	bl	8007690 <RTC_ExitInitMode>
 8007268:	4603      	mov	r3, r0
 800726a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d10e      	bne.n	8007290 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8007272:	4b10      	ldr	r3, [pc, #64]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a19      	ldr	r1, [r3, #32]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	4319      	orrs	r1, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	430b      	orrs	r3, r1
 800728a:	490a      	ldr	r1, [pc, #40]	@ (80072b4 <HAL_RTC_Init+0x100>)
 800728c:	4313      	orrs	r3, r2
 800728e:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007290:	4b08      	ldr	r3, [pc, #32]	@ (80072b4 <HAL_RTC_Init+0x100>)
 8007292:	22ff      	movs	r2, #255	@ 0xff
 8007294:	625a      	str	r2, [r3, #36]	@ 0x24
 8007296:	e001      	b.n	800729c <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8007298:	2300      	movs	r3, #0
 800729a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d103      	bne.n	80072aa <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80072aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	40002800 	.word	0x40002800

080072b8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80072b8:	b590      	push	{r4, r7, lr}
 80072ba:	b087      	sub	sp, #28
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80072c4:	2300      	movs	r3, #0
 80072c6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <HAL_RTC_SetAlarm_IT+0x1e>
 80072d2:	2302      	movs	r3, #2
 80072d4:	e0f3      	b.n	80074be <HAL_RTC_SetAlarm_IT+0x206>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2202      	movs	r2, #2
 80072e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80072e6:	4b78      	ldr	r3, [pc, #480]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ee:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f6:	d06a      	beq.n	80073ce <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d13a      	bne.n	8007374 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80072fe:	4b72      	ldr	r3, [pc, #456]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007306:	2b00      	cmp	r3, #0
 8007308:	d102      	bne.n	8007310 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	2200      	movs	r2, #0
 800730e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	4618      	mov	r0, r3
 800731e:	f000 f9f5 	bl	800770c <RTC_ByteToBcd2>
 8007322:	4603      	mov	r3, r0
 8007324:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	785b      	ldrb	r3, [r3, #1]
 800732a:	4618      	mov	r0, r3
 800732c:	f000 f9ee 	bl	800770c <RTC_ByteToBcd2>
 8007330:	4603      	mov	r3, r0
 8007332:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007334:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	789b      	ldrb	r3, [r3, #2]
 800733a:	4618      	mov	r0, r3
 800733c:	f000 f9e6 	bl	800770c <RTC_ByteToBcd2>
 8007340:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007342:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	78db      	ldrb	r3, [r3, #3]
 800734a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800734c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007356:	4618      	mov	r0, r3
 8007358:	f000 f9d8 	bl	800770c <RTC_ByteToBcd2>
 800735c:	4603      	mov	r3, r0
 800735e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007360:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007368:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]
 8007372:	e02c      	b.n	80073ce <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	695b      	ldr	r3, [r3, #20]
 8007378:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 800737c:	d00d      	beq.n	800739a <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007386:	d008      	beq.n	800739a <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007388:	4b4f      	ldr	r3, [pc, #316]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	d102      	bne.n	800739a <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	2200      	movs	r2, #0
 8007398:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	785b      	ldrb	r3, [r3, #1]
 80073a4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80073a6:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80073ac:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	78db      	ldrb	r3, [r3, #3]
 80073b2:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80073b4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80073bc:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80073be:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80073c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80073ca:	4313      	orrs	r3, r2
 80073cc:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073ce:	4b3e      	ldr	r3, [pc, #248]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073d0:	22ca      	movs	r2, #202	@ 0xca
 80073d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80073d4:	4b3c      	ldr	r3, [pc, #240]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073d6:	2253      	movs	r2, #83	@ 0x53
 80073d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073e2:	d12c      	bne.n	800743e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80073e4:	4b38      	ldr	r3, [pc, #224]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	4a37      	ldr	r2, [pc, #220]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80073ee:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80073f0:	4b35      	ldr	r3, [pc, #212]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073f2:	2201      	movs	r2, #1
 80073f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073fc:	d107      	bne.n	800740e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	699a      	ldr	r2, [r3, #24]
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	69db      	ldr	r3, [r3, #28]
 8007406:	4930      	ldr	r1, [pc, #192]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007408:	4313      	orrs	r3, r2
 800740a:	644b      	str	r3, [r1, #68]	@ 0x44
 800740c:	e006      	b.n	800741c <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800740e:	4a2e      	ldr	r2, [pc, #184]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007414:	4a2c      	ldr	r2, [pc, #176]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800741c:	4a2a      	ldr	r2, [pc, #168]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007428:	f043 0201 	orr.w	r2, r3, #1
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007430:	4b25      	ldr	r3, [pc, #148]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007432:	699b      	ldr	r3, [r3, #24]
 8007434:	4a24      	ldr	r2, [pc, #144]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007436:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800743a:	6193      	str	r3, [r2, #24]
 800743c:	e02b      	b.n	8007496 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800743e:	4b22      	ldr	r3, [pc, #136]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	4a21      	ldr	r2, [pc, #132]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007444:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007448:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800744a:	4b1f      	ldr	r3, [pc, #124]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800744c:	2202      	movs	r2, #2
 800744e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007456:	d107      	bne.n	8007468 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	699a      	ldr	r2, [r3, #24]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	4919      	ldr	r1, [pc, #100]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007462:	4313      	orrs	r3, r2
 8007464:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007466:	e006      	b.n	8007476 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007468:	4a17      	ldr	r2, [pc, #92]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800746e:	4a16      	ldr	r2, [pc, #88]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007476:	4a14      	ldr	r2, [pc, #80]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007482:	f043 0202 	orr.w	r2, r3, #2
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800748a:	4b0f      	ldr	r3, [pc, #60]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	4a0e      	ldr	r2, [pc, #56]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007490:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007494:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007496:	4b0d      	ldr	r3, [pc, #52]	@ (80074cc <HAL_RTC_SetAlarm_IT+0x214>)
 8007498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800749c:	4a0b      	ldr	r2, [pc, #44]	@ (80074cc <HAL_RTC_SetAlarm_IT+0x214>)
 800749e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074a2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074a6:	4b08      	ldr	r3, [pc, #32]	@ (80074c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074a8:	22ff      	movs	r2, #255	@ 0xff
 80074aa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	371c      	adds	r7, #28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd90      	pop	{r4, r7, pc}
 80074c6:	bf00      	nop
 80074c8:	40002800 	.word	0x40002800
 80074cc:	58000800 	.word	0x58000800

080074d0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d101      	bne.n	80074e8 <HAL_RTC_DeactivateAlarm+0x18>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e048      	b.n	800757a <HAL_RTC_DeactivateAlarm+0xaa>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074f8:	4b22      	ldr	r3, [pc, #136]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 80074fa:	22ca      	movs	r2, #202	@ 0xca
 80074fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80074fe:	4b21      	ldr	r3, [pc, #132]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007500:	2253      	movs	r2, #83	@ 0x53
 8007502:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800750a:	d115      	bne.n	8007538 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800750c:	4b1d      	ldr	r3, [pc, #116]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800750e:	699b      	ldr	r3, [r3, #24]
 8007510:	4a1c      	ldr	r2, [pc, #112]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007512:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007516:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007518:	4b1a      	ldr	r3, [pc, #104]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800751a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800751c:	4a19      	ldr	r2, [pc, #100]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800751e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007522:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007528:	f023 0201 	bic.w	r2, r3, #1
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007530:	4b14      	ldr	r3, [pc, #80]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007532:	2201      	movs	r2, #1
 8007534:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007536:	e014      	b.n	8007562 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007538:	4b12      	ldr	r3, [pc, #72]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800753a:	699b      	ldr	r3, [r3, #24]
 800753c:	4a11      	ldr	r2, [pc, #68]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800753e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007542:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007544:	4b0f      	ldr	r3, [pc, #60]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007548:	4a0e      	ldr	r2, [pc, #56]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800754a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800754e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007554:	f023 0202 	bic.w	r2, r3, #2
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800755c:	4b09      	ldr	r3, [pc, #36]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 800755e:	2202      	movs	r2, #2
 8007560:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007562:	4b08      	ldr	r3, [pc, #32]	@ (8007584 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007564:	22ff      	movs	r2, #255	@ 0xff
 8007566:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	370c      	adds	r7, #12
 800757e:	46bd      	mov	sp, r7
 8007580:	bc80      	pop	{r7}
 8007582:	4770      	bx	lr
 8007584:	40002800 	.word	0x40002800

08007588 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007590:	4b11      	ldr	r3, [pc, #68]	@ (80075d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007592:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007598:	4013      	ands	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f003 0301 	and.w	r3, r3, #1
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d005      	beq.n	80075b2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80075a6:	4b0c      	ldr	r3, [pc, #48]	@ (80075d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 80075a8:	2201      	movs	r2, #1
 80075aa:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7fb fa8a 	bl	8002ac6 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f003 0302 	and.w	r3, r3, #2
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d005      	beq.n	80075c8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80075bc:	4b06      	ldr	r3, [pc, #24]	@ (80075d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 80075be:	2202      	movs	r2, #2
 80075c0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f94a 	bl	800785c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80075d0:	bf00      	nop
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	40002800 	.word	0x40002800

080075dc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80075e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007624 <HAL_RTC_WaitForSynchro+0x48>)
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007624 <HAL_RTC_WaitForSynchro+0x48>)
 80075ea:	f023 0320 	bic.w	r3, r3, #32
 80075ee:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80075f0:	f7fa ffe6 	bl	80025c0 <HAL_GetTick>
 80075f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80075f6:	e009      	b.n	800760c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80075f8:	f7fa ffe2 	bl	80025c0 <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007606:	d901      	bls.n	800760c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e006      	b.n	800761a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800760c:	4b05      	ldr	r3, [pc, #20]	@ (8007624 <HAL_RTC_WaitForSynchro+0x48>)
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0ef      	beq.n	80075f8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	40002800 	.word	0x40002800

08007628 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007634:	4b15      	ldr	r3, [pc, #84]	@ (800768c <RTC_EnterInitMode+0x64>)
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d120      	bne.n	8007682 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007640:	4b12      	ldr	r3, [pc, #72]	@ (800768c <RTC_EnterInitMode+0x64>)
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	4a11      	ldr	r2, [pc, #68]	@ (800768c <RTC_EnterInitMode+0x64>)
 8007646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800764a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800764c:	f7fa ffb8 	bl	80025c0 <HAL_GetTick>
 8007650:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007652:	e00d      	b.n	8007670 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007654:	f7fa ffb4 	bl	80025c0 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007662:	d905      	bls.n	8007670 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2203      	movs	r2, #3
 800766c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007670:	4b06      	ldr	r3, [pc, #24]	@ (800768c <RTC_EnterInitMode+0x64>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <RTC_EnterInitMode+0x5a>
 800767c:	7bfb      	ldrb	r3, [r7, #15]
 800767e:	2b03      	cmp	r3, #3
 8007680:	d1e8      	bne.n	8007654 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
}
 8007684:	4618      	mov	r0, r3
 8007686:	3710      	adds	r7, #16
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	40002800 	.word	0x40002800

08007690 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007698:	2300      	movs	r3, #0
 800769a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800769c:	4b1a      	ldr	r3, [pc, #104]	@ (8007708 <RTC_ExitInitMode+0x78>)
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	4a19      	ldr	r2, [pc, #100]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076a6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80076a8:	4b17      	ldr	r3, [pc, #92]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	f003 0320 	and.w	r3, r3, #32
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10c      	bne.n	80076ce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f7ff ff91 	bl	80075dc <HAL_RTC_WaitForSynchro>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d01e      	beq.n	80076fe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2203      	movs	r2, #3
 80076c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	73fb      	strb	r3, [r7, #15]
 80076cc:	e017      	b.n	80076fe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80076ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076d4:	f023 0320 	bic.w	r3, r3, #32
 80076d8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f7ff ff7e 	bl	80075dc <HAL_RTC_WaitForSynchro>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d005      	beq.n	80076f2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2203      	movs	r2, #3
 80076ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80076f2:	4b05      	ldr	r3, [pc, #20]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	4a04      	ldr	r2, [pc, #16]	@ (8007708 <RTC_ExitInitMode+0x78>)
 80076f8:	f043 0320 	orr.w	r3, r3, #32
 80076fc:	6193      	str	r3, [r2, #24]
  }

  return status;
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	40002800 	.word	0x40002800

0800770c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	4603      	mov	r3, r0
 8007714:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800771a:	79fb      	ldrb	r3, [r7, #7]
 800771c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800771e:	e005      	b.n	800772c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3301      	adds	r3, #1
 8007724:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007726:	7afb      	ldrb	r3, [r7, #11]
 8007728:	3b0a      	subs	r3, #10
 800772a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800772c:	7afb      	ldrb	r3, [r7, #11]
 800772e:	2b09      	cmp	r3, #9
 8007730:	d8f6      	bhi.n	8007720 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	b2db      	uxtb	r3, r3
 8007736:	011b      	lsls	r3, r3, #4
 8007738:	b2da      	uxtb	r2, r3
 800773a:	7afb      	ldrb	r3, [r7, #11]
 800773c:	4313      	orrs	r3, r2
 800773e:	b2db      	uxtb	r3, r3
}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr
	...

0800774c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800775a:	2b01      	cmp	r3, #1
 800775c:	d101      	bne.n	8007762 <HAL_RTCEx_EnableBypassShadow+0x16>
 800775e:	2302      	movs	r3, #2
 8007760:	e01f      	b.n	80077a2 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2202      	movs	r2, #2
 800776e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007772:	4b0e      	ldr	r3, [pc, #56]	@ (80077ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007774:	22ca      	movs	r2, #202	@ 0xca
 8007776:	625a      	str	r2, [r3, #36]	@ 0x24
 8007778:	4b0c      	ldr	r3, [pc, #48]	@ (80077ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 800777a:	2253      	movs	r2, #83	@ 0x53
 800777c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800777e:	4b0b      	ldr	r3, [pc, #44]	@ (80077ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	4a0a      	ldr	r2, [pc, #40]	@ (80077ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007784:	f043 0320 	orr.w	r3, r3, #32
 8007788:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800778a:	4b08      	ldr	r3, [pc, #32]	@ (80077ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 800778c:	22ff      	movs	r2, #255	@ 0xff
 800778e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bc80      	pop	{r7}
 80077aa:	4770      	bx	lr
 80077ac:	40002800 	.word	0x40002800

080077b0 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d101      	bne.n	80077c6 <HAL_RTCEx_SetSSRU_IT+0x16>
 80077c2:	2302      	movs	r3, #2
 80077c4:	e027      	b.n	8007816 <HAL_RTCEx_SetSSRU_IT+0x66>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2202      	movs	r2, #2
 80077d2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077d6:	4b12      	ldr	r3, [pc, #72]	@ (8007820 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80077d8:	22ca      	movs	r2, #202	@ 0xca
 80077da:	625a      	str	r2, [r3, #36]	@ 0x24
 80077dc:	4b10      	ldr	r3, [pc, #64]	@ (8007820 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80077de:	2253      	movs	r2, #83	@ 0x53
 80077e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80077e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007820 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007820 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80077e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ec:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80077ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007824 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80077f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077f4:	4a0b      	ldr	r2, [pc, #44]	@ (8007824 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80077f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80077fa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077fe:	4b08      	ldr	r3, [pc, #32]	@ (8007820 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007800:	22ff      	movs	r2, #255	@ 0xff
 8007802:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	370c      	adds	r7, #12
 800781a:	46bd      	mov	sp, r7
 800781c:	bc80      	pop	{r7}
 800781e:	4770      	bx	lr
 8007820:	40002800 	.word	0x40002800
 8007824:	58000800 	.word	0x58000800

08007828 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007830:	4b09      	ldr	r3, [pc, #36]	@ (8007858 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007838:	2b00      	cmp	r3, #0
 800783a:	d005      	beq.n	8007848 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800783c:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800783e:	2240      	movs	r2, #64	@ 0x40
 8007840:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7fb f949 	bl	8002ada <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007850:	bf00      	nop
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	40002800 	.word	0x40002800

0800785c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	bc80      	pop	{r7}
 800786c:	4770      	bx	lr
	...

08007870 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007870:	b480      	push	{r7}
 8007872:	b087      	sub	sp, #28
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800787c:	4b07      	ldr	r3, [pc, #28]	@ (800789c <HAL_RTCEx_BKUPWrite+0x2c>)
 800787e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	4413      	add	r3, r2
 8007888:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	601a      	str	r2, [r3, #0]
}
 8007890:	bf00      	nop
 8007892:	371c      	adds	r7, #28
 8007894:	46bd      	mov	sp, r7
 8007896:	bc80      	pop	{r7}
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	4000b100 	.word	0x4000b100

080078a0 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80078aa:	4b07      	ldr	r3, [pc, #28]	@ (80078c8 <HAL_RTCEx_BKUPRead+0x28>)
 80078ac:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	4413      	add	r3, r2
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bc80      	pop	{r7}
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	4000b100 	.word	0x4000b100

080078cc <LL_PWR_SetRadioBusyTrigger>:
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80078d4:	4b06      	ldr	r3, [pc, #24]	@ (80078f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80078dc:	4904      	ldr	r1, [pc, #16]	@ (80078f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	608b      	str	r3, [r1, #8]
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	58000400 	.word	0x58000400

080078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 80078f4:	b480      	push	{r7}
 80078f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80078f8:	4b05      	ldr	r3, [pc, #20]	@ (8007910 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80078fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078fe:	4a04      	ldr	r2, [pc, #16]	@ (8007910 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007904:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007908:	bf00      	nop
 800790a:	46bd      	mov	sp, r7
 800790c:	bc80      	pop	{r7}
 800790e:	4770      	bx	lr
 8007910:	58000400 	.word	0x58000400

08007914 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007914:	b480      	push	{r7}
 8007916:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007918:	4b05      	ldr	r3, [pc, #20]	@ (8007930 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800791a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800791e:	4a04      	ldr	r2, [pc, #16]	@ (8007930 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007920:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007928:	bf00      	nop
 800792a:	46bd      	mov	sp, r7
 800792c:	bc80      	pop	{r7}
 800792e:	4770      	bx	lr
 8007930:	58000400 	.word	0x58000400

08007934 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007934:	b480      	push	{r7}
 8007936:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007938:	4b03      	ldr	r3, [pc, #12]	@ (8007948 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800793a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800793e:	619a      	str	r2, [r3, #24]
}
 8007940:	bf00      	nop
 8007942:	46bd      	mov	sp, r7
 8007944:	bc80      	pop	{r7}
 8007946:	4770      	bx	lr
 8007948:	58000400 	.word	0x58000400

0800794c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800794c:	b480      	push	{r7}
 800794e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007950:	4b06      	ldr	r3, [pc, #24]	@ (800796c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007952:	695b      	ldr	r3, [r3, #20]
 8007954:	f003 0302 	and.w	r3, r3, #2
 8007958:	2b02      	cmp	r3, #2
 800795a:	d101      	bne.n	8007960 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	46bd      	mov	sp, r7
 8007966:	bc80      	pop	{r7}
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	58000400 	.word	0x58000400

08007970 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007974:	4b06      	ldr	r3, [pc, #24]	@ (8007990 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	f003 0304 	and.w	r3, r3, #4
 800797c:	2b04      	cmp	r3, #4
 800797e:	d101      	bne.n	8007984 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007980:	2301      	movs	r3, #1
 8007982:	e000      	b.n	8007986 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	46bd      	mov	sp, r7
 800798a:	bc80      	pop	{r7}
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	58000400 	.word	0x58000400

08007994 <LL_RCC_RF_DisableReset>:
{
 8007994:	b480      	push	{r7}
 8007996:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800799c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80079a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80079a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80079ac:	bf00      	nop
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bc80      	pop	{r7}
 80079b2:	4770      	bx	lr

080079b4 <LL_RCC_IsRFUnderReset>:
{
 80079b4:	b480      	push	{r7}
 80079b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80079b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80079c8:	d101      	bne.n	80079ce <LL_RCC_IsRFUnderReset+0x1a>
 80079ca:	2301      	movs	r3, #1
 80079cc:	e000      	b.n	80079d0 <LL_RCC_IsRFUnderReset+0x1c>
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80079e0:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <LL_EXTI_EnableIT_32_63+0x24>)
 80079e2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80079e6:	4905      	ldr	r1, [pc, #20]	@ (80079fc <LL_EXTI_EnableIT_32_63+0x24>)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	58000800 	.word	0x58000800

08007a00 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d103      	bne.n	8007a16 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	73fb      	strb	r3, [r7, #15]
    return status;
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
 8007a14:	e052      	b.n	8007abc <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	799b      	ldrb	r3, [r3, #6]
 8007a1e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007a20:	7bbb      	ldrb	r3, [r7, #14]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d002      	beq.n	8007a2c <HAL_SUBGHZ_Init+0x2c>
 8007a26:	7bbb      	ldrb	r3, [r7, #14]
 8007a28:	2b03      	cmp	r3, #3
 8007a2a:	d109      	bne.n	8007a40 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7fa fc18 	bl	8002268 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007a38:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007a3c:	f7ff ffcc 	bl	80079d8 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d126      	bne.n	8007a94 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2202      	movs	r2, #2
 8007a4a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007a4c:	f7ff ffa2 	bl	8007994 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007a50:	4b1c      	ldr	r3, [pc, #112]	@ (8007ac4 <HAL_SUBGHZ_Init+0xc4>)
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	4613      	mov	r3, r2
 8007a56:	00db      	lsls	r3, r3, #3
 8007a58:	1a9b      	subs	r3, r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	0cdb      	lsrs	r3, r3, #19
 8007a5e:	2264      	movs	r2, #100	@ 0x64
 8007a60:	fb02 f303 	mul.w	r3, r2, r3
 8007a64:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d105      	bne.n	8007a78 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	609a      	str	r2, [r3, #8]
        break;
 8007a76:	e007      	b.n	8007a88 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007a7e:	f7ff ff99 	bl	80079b4 <LL_RCC_IsRFUnderReset>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1ee      	bne.n	8007a66 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a88:	f7ff ff34 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007a8c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007a90:	f7ff ff1c 	bl	80078cc <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007a94:	f7ff ff4e 	bl	8007934 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007a98:	7bfb      	ldrb	r3, [r7, #15]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d10a      	bne.n	8007ab4 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f000 fab0 	bl	8008008 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	719a      	strb	r2, [r3, #6]

  return status;
 8007aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	20000014 	.word	0x20000014

08007ac8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b086      	sub	sp, #24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	607a      	str	r2, [r7, #4]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	817b      	strh	r3, [r7, #10]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	799b      	ldrb	r3, [r3, #6]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d14a      	bne.n	8007b7c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	795b      	ldrb	r3, [r3, #5]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d101      	bne.n	8007af2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007aee:	2302      	movs	r3, #2
 8007af0:	e045      	b.n	8007b7e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2201      	movs	r2, #1
 8007af6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2202      	movs	r2, #2
 8007afc:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007afe:	68f8      	ldr	r0, [r7, #12]
 8007b00:	f000 fb50 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b04:	f7ff ff06 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007b08:	210d      	movs	r1, #13
 8007b0a:	68f8      	ldr	r0, [r7, #12]
 8007b0c:	f000 fa9c 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007b10:	897b      	ldrh	r3, [r7, #10]
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	4619      	mov	r1, r3
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 fa94 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007b20:	897b      	ldrh	r3, [r7, #10]
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	4619      	mov	r1, r3
 8007b26:	68f8      	ldr	r0, [r7, #12]
 8007b28:	f000 fa8e 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	82bb      	strh	r3, [r7, #20]
 8007b30:	e00a      	b.n	8007b48 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007b32:	8abb      	ldrh	r3, [r7, #20]
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	4413      	add	r3, r2
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 fa83 	bl	8008048 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007b42:	8abb      	ldrh	r3, [r7, #20]
 8007b44:	3301      	adds	r3, #1
 8007b46:	82bb      	strh	r3, [r7, #20]
 8007b48:	8aba      	ldrh	r2, [r7, #20]
 8007b4a:	893b      	ldrh	r3, [r7, #8]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d3f0      	bcc.n	8007b32 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007b50:	f7ff fed0 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 fb49 	bl	80081ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d002      	beq.n	8007b68 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	75fb      	strb	r3, [r7, #23]
 8007b66:	e001      	b.n	8007b6c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	715a      	strb	r2, [r3, #5]

    return status;
 8007b78:	7dfb      	ldrb	r3, [r7, #23]
 8007b7a:	e000      	b.n	8007b7e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007b7c:	2302      	movs	r3, #2
  }
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b088      	sub	sp, #32
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	60f8      	str	r0, [r7, #12]
 8007b8e:	607a      	str	r2, [r7, #4]
 8007b90:	461a      	mov	r2, r3
 8007b92:	460b      	mov	r3, r1
 8007b94:	817b      	strh	r3, [r7, #10]
 8007b96:	4613      	mov	r3, r2
 8007b98:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	799b      	ldrb	r3, [r3, #6]
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d14a      	bne.n	8007c3e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	795b      	ldrb	r3, [r3, #5]
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d101      	bne.n	8007bb4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	e045      	b.n	8007c40 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f000 faf2 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007bc0:	f7ff fea8 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007bc4:	211d      	movs	r1, #29
 8007bc6:	68f8      	ldr	r0, [r7, #12]
 8007bc8:	f000 fa3e 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007bcc:	897b      	ldrh	r3, [r7, #10]
 8007bce:	0a1b      	lsrs	r3, r3, #8
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 fa36 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007bdc:	897b      	ldrh	r3, [r7, #10]
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	4619      	mov	r1, r3
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f000 fa30 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007be8:	2100      	movs	r1, #0
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f000 fa2c 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	82fb      	strh	r3, [r7, #22]
 8007bf4:	e009      	b.n	8007c0a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007bf6:	69b9      	ldr	r1, [r7, #24]
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f000 fa7b 	bl	80080f4 <SUBGHZSPI_Receive>
      pData++;
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	3301      	adds	r3, #1
 8007c02:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007c04:	8afb      	ldrh	r3, [r7, #22]
 8007c06:	3301      	adds	r3, #1
 8007c08:	82fb      	strh	r3, [r7, #22]
 8007c0a:	8afa      	ldrh	r2, [r7, #22]
 8007c0c:	893b      	ldrh	r3, [r7, #8]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d3f1      	bcc.n	8007bf6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c12:	f7ff fe6f 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 fae8 	bl	80081ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d002      	beq.n	8007c2a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	77fb      	strb	r3, [r7, #31]
 8007c28:	e001      	b.n	8007c2e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2201      	movs	r2, #1
 8007c32:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	715a      	strb	r2, [r3, #5]

    return status;
 8007c3a:	7ffb      	ldrb	r3, [r7, #31]
 8007c3c:	e000      	b.n	8007c40 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007c3e:	2302      	movs	r3, #2
  }
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3720      	adds	r7, #32
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	607a      	str	r2, [r7, #4]
 8007c52:	461a      	mov	r2, r3
 8007c54:	460b      	mov	r3, r1
 8007c56:	72fb      	strb	r3, [r7, #11]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	799b      	ldrb	r3, [r3, #6]
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d14a      	bne.n	8007cfc <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	795b      	ldrb	r3, [r3, #5]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d101      	bne.n	8007c72 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007c6e:	2302      	movs	r3, #2
 8007c70:	e045      	b.n	8007cfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2201      	movs	r2, #1
 8007c76:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f000 fa93 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007c7e:	7afb      	ldrb	r3, [r7, #11]
 8007c80:	2b84      	cmp	r3, #132	@ 0x84
 8007c82:	d002      	beq.n	8007c8a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007c84:	7afb      	ldrb	r3, [r7, #11]
 8007c86:	2b94      	cmp	r3, #148	@ 0x94
 8007c88:	d103      	bne.n	8007c92 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	711a      	strb	r2, [r3, #4]
 8007c90:	e002      	b.n	8007c98 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c98:	f7ff fe3c 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007c9c:	7afb      	ldrb	r3, [r7, #11]
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f000 f9d1 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	82bb      	strh	r3, [r7, #20]
 8007caa:	e00a      	b.n	8007cc2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007cac:	8abb      	ldrh	r3, [r7, #20]
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f000 f9c6 	bl	8008048 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007cbc:	8abb      	ldrh	r3, [r7, #20]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	82bb      	strh	r3, [r7, #20]
 8007cc2:	8aba      	ldrh	r2, [r7, #20]
 8007cc4:	893b      	ldrh	r3, [r7, #8]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d3f0      	bcc.n	8007cac <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007cca:	f7ff fe13 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007cce:	7afb      	ldrb	r3, [r7, #11]
 8007cd0:	2b84      	cmp	r3, #132	@ 0x84
 8007cd2:	d002      	beq.n	8007cda <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fa89 	bl	80081ec <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d002      	beq.n	8007ce8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	75fb      	strb	r3, [r7, #23]
 8007ce6:	e001      	b.n	8007cec <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	715a      	strb	r2, [r3, #5]

    return status;
 8007cf8:	7dfb      	ldrb	r3, [r7, #23]
 8007cfa:	e000      	b.n	8007cfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007cfc:	2302      	movs	r3, #2
  }
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3718      	adds	r7, #24
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b088      	sub	sp, #32
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	60f8      	str	r0, [r7, #12]
 8007d0e:	607a      	str	r2, [r7, #4]
 8007d10:	461a      	mov	r2, r3
 8007d12:	460b      	mov	r3, r1
 8007d14:	72fb      	strb	r3, [r7, #11]
 8007d16:	4613      	mov	r3, r2
 8007d18:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	799b      	ldrb	r3, [r3, #6]
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d13d      	bne.n	8007da4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	795b      	ldrb	r3, [r3, #5]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d101      	bne.n	8007d34 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007d30:	2302      	movs	r3, #2
 8007d32:	e038      	b.n	8007da6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2201      	movs	r2, #1
 8007d38:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d3a:	68f8      	ldr	r0, [r7, #12]
 8007d3c:	f000 fa32 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d40:	f7ff fde8 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007d44:	7afb      	ldrb	r3, [r7, #11]
 8007d46:	4619      	mov	r1, r3
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 f97d 	bl	8008048 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007d4e:	2100      	movs	r1, #0
 8007d50:	68f8      	ldr	r0, [r7, #12]
 8007d52:	f000 f979 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d56:	2300      	movs	r3, #0
 8007d58:	82fb      	strh	r3, [r7, #22]
 8007d5a:	e009      	b.n	8007d70 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007d5c:	69b9      	ldr	r1, [r7, #24]
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f000 f9c8 	bl	80080f4 <SUBGHZSPI_Receive>
      pData++;
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	3301      	adds	r3, #1
 8007d68:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007d6a:	8afb      	ldrh	r3, [r7, #22]
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	82fb      	strh	r3, [r7, #22]
 8007d70:	8afa      	ldrh	r2, [r7, #22]
 8007d72:	893b      	ldrh	r3, [r7, #8]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d3f1      	bcc.n	8007d5c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d78:	f7ff fdbc 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 fa35 	bl	80081ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d002      	beq.n	8007d90 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	77fb      	strb	r3, [r7, #31]
 8007d8e:	e001      	b.n	8007d94 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007d90:	2300      	movs	r3, #0
 8007d92:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	715a      	strb	r2, [r3, #5]

    return status;
 8007da0:	7ffb      	ldrb	r3, [r7, #31]
 8007da2:	e000      	b.n	8007da6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007da4:	2302      	movs	r3, #2
  }
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3720      	adds	r7, #32
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	60f8      	str	r0, [r7, #12]
 8007db6:	607a      	str	r2, [r7, #4]
 8007db8:	461a      	mov	r2, r3
 8007dba:	460b      	mov	r3, r1
 8007dbc:	72fb      	strb	r3, [r7, #11]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	799b      	ldrb	r3, [r3, #6]
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d13e      	bne.n	8007e4a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	795b      	ldrb	r3, [r3, #5]
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d101      	bne.n	8007dd8 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	e039      	b.n	8007e4c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f000 f9e0 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007de4:	f7ff fd96 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007de8:	210e      	movs	r1, #14
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f000 f92c 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007df0:	7afb      	ldrb	r3, [r7, #11]
 8007df2:	4619      	mov	r1, r3
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f000 f927 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	82bb      	strh	r3, [r7, #20]
 8007dfe:	e00a      	b.n	8007e16 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007e00:	8abb      	ldrh	r3, [r7, #20]
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	4413      	add	r3, r2
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	4619      	mov	r1, r3
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f000 f91c 	bl	8008048 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e10:	8abb      	ldrh	r3, [r7, #20]
 8007e12:	3301      	adds	r3, #1
 8007e14:	82bb      	strh	r3, [r7, #20]
 8007e16:	8aba      	ldrh	r2, [r7, #20]
 8007e18:	893b      	ldrh	r3, [r7, #8]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d3f0      	bcc.n	8007e00 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e1e:	f7ff fd69 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 f9e2 	bl	80081ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	75fb      	strb	r3, [r7, #23]
 8007e34:	e001      	b.n	8007e3a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	715a      	strb	r2, [r3, #5]

    return status;
 8007e46:	7dfb      	ldrb	r3, [r7, #23]
 8007e48:	e000      	b.n	8007e4c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007e4a:	2302      	movs	r3, #2
  }
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3718      	adds	r7, #24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b088      	sub	sp, #32
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	607a      	str	r2, [r7, #4]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	460b      	mov	r3, r1
 8007e62:	72fb      	strb	r3, [r7, #11]
 8007e64:	4613      	mov	r3, r2
 8007e66:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	799b      	ldrb	r3, [r3, #6]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d141      	bne.n	8007efa <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	795b      	ldrb	r3, [r3, #5]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d101      	bne.n	8007e82 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e03c      	b.n	8007efc <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2201      	movs	r2, #1
 8007e86:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f000 f98b 	bl	80081a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e8e:	f7ff fd41 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007e92:	211e      	movs	r1, #30
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f000 f8d7 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007e9a:	7afb      	ldrb	r3, [r7, #11]
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f000 f8d2 	bl	8008048 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	68f8      	ldr	r0, [r7, #12]
 8007ea8:	f000 f8ce 	bl	8008048 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007eac:	2300      	movs	r3, #0
 8007eae:	82fb      	strh	r3, [r7, #22]
 8007eb0:	e009      	b.n	8007ec6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007eb2:	69b9      	ldr	r1, [r7, #24]
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f91d 	bl	80080f4 <SUBGHZSPI_Receive>
      pData++;
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007ec0:	8afb      	ldrh	r3, [r7, #22]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	82fb      	strh	r3, [r7, #22]
 8007ec6:	8afa      	ldrh	r2, [r7, #22]
 8007ec8:	893b      	ldrh	r3, [r7, #8]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d3f1      	bcc.n	8007eb2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ece:	f7ff fd11 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 f98a 	bl	80081ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d002      	beq.n	8007ee6 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	77fb      	strb	r3, [r7, #31]
 8007ee4:	e001      	b.n	8007eea <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2201      	movs	r2, #1
 8007eee:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	715a      	strb	r2, [r3, #5]

    return status;
 8007ef6:	7ffb      	ldrb	r3, [r7, #31]
 8007ef8:	e000      	b.n	8007efc <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007efa:	2302      	movs	r3, #2
  }
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3720      	adds	r7, #32
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007f10:	f107 020c 	add.w	r2, r7, #12
 8007f14:	2302      	movs	r3, #2
 8007f16:	2112      	movs	r1, #18
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f7ff fef4 	bl	8007d06 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007f1e:	7b3b      	ldrb	r3, [r7, #12]
 8007f20:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007f22:	89fb      	ldrh	r3, [r7, #14]
 8007f24:	021b      	lsls	r3, r3, #8
 8007f26:	b21a      	sxth	r2, r3
 8007f28:	7b7b      	ldrb	r3, [r7, #13]
 8007f2a:	b21b      	sxth	r3, r3
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	b21b      	sxth	r3, r3
 8007f30:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8007f32:	f107 020c 	add.w	r2, r7, #12
 8007f36:	2302      	movs	r3, #2
 8007f38:	2102      	movs	r1, #2
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f7ff fe84 	bl	8007c48 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007f40:	89fb      	ldrh	r3, [r7, #14]
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d002      	beq.n	8007f50 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f015 fe60 	bl	801dc10 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007f50:	89fb      	ldrh	r3, [r7, #14]
 8007f52:	f003 0302 	and.w	r3, r3, #2
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d007      	beq.n	8007f6a <HAL_SUBGHZ_IRQHandler+0x66>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8007f5a:	89fb      	ldrh	r3, [r7, #14]
 8007f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d102      	bne.n	8007f6a <HAL_SUBGHZ_IRQHandler+0x66>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f015 fe61 	bl	801dc2c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007f6a:	89fb      	ldrh	r3, [r7, #14]
 8007f6c:	f003 0304 	and.w	r3, r3, #4
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f015 feb1 	bl	801dcdc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007f7a:	89fb      	ldrh	r3, [r7, #14]
 8007f7c:	f003 0308 	and.w	r3, r3, #8
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f015 feb7 	bl	801dcf8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007f8a:	89fb      	ldrh	r3, [r7, #14]
 8007f8c:	f003 0310 	and.w	r3, r3, #16
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <HAL_SUBGHZ_IRQHandler+0x96>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f015 febd 	bl	801dd14 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007f9a:	89fb      	ldrh	r3, [r7, #14]
 8007f9c:	f003 0320 	and.w	r3, r3, #32
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d002      	beq.n	8007faa <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f015 fe8b 	bl	801dcc0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007faa:	89fb      	ldrh	r3, [r7, #14]
 8007fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <HAL_SUBGHZ_IRQHandler+0xb6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f015 fe47 	bl	801dc48 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007fba:	89fb      	ldrh	r3, [r7, #14]
 8007fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00d      	beq.n	8007fe0 <HAL_SUBGHZ_IRQHandler+0xdc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007fc4:	89fb      	ldrh	r3, [r7, #14]
 8007fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d004      	beq.n	8007fd8 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007fce:	2101      	movs	r1, #1
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f015 fe47 	bl	801dc64 <HAL_SUBGHZ_CADStatusCallback>
 8007fd6:	e003      	b.n	8007fe0 <HAL_SUBGHZ_IRQHandler+0xdc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007fd8:	2100      	movs	r1, #0
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f015 fe42 	bl	801dc64 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007fe0:	89fb      	ldrh	r3, [r7, #14]
 8007fe2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d002      	beq.n	8007ff0 <HAL_SUBGHZ_IRQHandler+0xec>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f015 fe58 	bl	801dca0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8007ff0:	89fb      	ldrh	r3, [r7, #14]
 8007ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d002      	beq.n	8008000 <HAL_SUBGHZ_IRQHandler+0xfc>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f015 fe98 	bl	801dd30 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008000:	bf00      	nop
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008010:	4b0c      	ldr	r3, [pc, #48]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a0b      	ldr	r2, [pc, #44]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 8008016:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800801a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800801c:	4a09      	ldr	r2, [pc, #36]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8008024:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8008026:	4b07      	ldr	r3, [pc, #28]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 8008028:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800802c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800802e:	4b05      	ldr	r3, [pc, #20]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a04      	ldr	r2, [pc, #16]	@ (8008044 <SUBGHZSPI_Init+0x3c>)
 8008034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008038:	6013      	str	r3, [r2, #0]
}
 800803a:	bf00      	nop
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	bc80      	pop	{r7}
 8008042:	4770      	bx	lr
 8008044:	58010000 	.word	0x58010000

08008048 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008058:	4b23      	ldr	r3, [pc, #140]	@ (80080e8 <SUBGHZSPI_Transmit+0xa0>)
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	4613      	mov	r3, r2
 800805e:	00db      	lsls	r3, r3, #3
 8008060:	1a9b      	subs	r3, r3, r2
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	0cdb      	lsrs	r3, r3, #19
 8008066:	2264      	movs	r2, #100	@ 0x64
 8008068:	fb02 f303 	mul.w	r3, r2, r3
 800806c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d105      	bne.n	8008080 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	609a      	str	r2, [r3, #8]
      break;
 800807e:	e008      	b.n	8008092 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3b01      	subs	r3, #1
 8008084:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008086:	4b19      	ldr	r3, [pc, #100]	@ (80080ec <SUBGHZSPI_Transmit+0xa4>)
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	f003 0302 	and.w	r3, r3, #2
 800808e:	2b02      	cmp	r3, #2
 8008090:	d1ed      	bne.n	800806e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008092:	4b17      	ldr	r3, [pc, #92]	@ (80080f0 <SUBGHZSPI_Transmit+0xa8>)
 8008094:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	78fa      	ldrb	r2, [r7, #3]
 800809a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800809c:	4b12      	ldr	r3, [pc, #72]	@ (80080e8 <SUBGHZSPI_Transmit+0xa0>)
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	4613      	mov	r3, r2
 80080a2:	00db      	lsls	r3, r3, #3
 80080a4:	1a9b      	subs	r3, r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	0cdb      	lsrs	r3, r3, #19
 80080aa:	2264      	movs	r2, #100	@ 0x64
 80080ac:	fb02 f303 	mul.w	r3, r2, r3
 80080b0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d105      	bne.n	80080c4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	609a      	str	r2, [r3, #8]
      break;
 80080c2:	e008      	b.n	80080d6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80080ca:	4b08      	ldr	r3, [pc, #32]	@ (80080ec <SUBGHZSPI_Transmit+0xa4>)
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d1ed      	bne.n	80080b2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80080d6:	4b05      	ldr	r3, [pc, #20]	@ (80080ec <SUBGHZSPI_Transmit+0xa4>)
 80080d8:	68db      	ldr	r3, [r3, #12]

  return status;
 80080da:	7dfb      	ldrb	r3, [r7, #23]
}
 80080dc:	4618      	mov	r0, r3
 80080de:	371c      	adds	r7, #28
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bc80      	pop	{r7}
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	20000014 	.word	0x20000014
 80080ec:	58010000 	.word	0x58010000
 80080f0:	5801000c 	.word	0x5801000c

080080f4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008102:	4b25      	ldr	r3, [pc, #148]	@ (8008198 <SUBGHZSPI_Receive+0xa4>)
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	4613      	mov	r3, r2
 8008108:	00db      	lsls	r3, r3, #3
 800810a:	1a9b      	subs	r3, r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	0cdb      	lsrs	r3, r3, #19
 8008110:	2264      	movs	r2, #100	@ 0x64
 8008112:	fb02 f303 	mul.w	r3, r2, r3
 8008116:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d105      	bne.n	800812a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2201      	movs	r2, #1
 8008126:	609a      	str	r2, [r3, #8]
      break;
 8008128:	e008      	b.n	800813c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3b01      	subs	r3, #1
 800812e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008130:	4b1a      	ldr	r3, [pc, #104]	@ (800819c <SUBGHZSPI_Receive+0xa8>)
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b02      	cmp	r3, #2
 800813a:	d1ed      	bne.n	8008118 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800813c:	4b18      	ldr	r3, [pc, #96]	@ (80081a0 <SUBGHZSPI_Receive+0xac>)
 800813e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	22ff      	movs	r2, #255	@ 0xff
 8008144:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008146:	4b14      	ldr	r3, [pc, #80]	@ (8008198 <SUBGHZSPI_Receive+0xa4>)
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	4613      	mov	r3, r2
 800814c:	00db      	lsls	r3, r3, #3
 800814e:	1a9b      	subs	r3, r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	0cdb      	lsrs	r3, r3, #19
 8008154:	2264      	movs	r2, #100	@ 0x64
 8008156:	fb02 f303 	mul.w	r3, r2, r3
 800815a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d105      	bne.n	800816e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	609a      	str	r2, [r3, #8]
      break;
 800816c:	e008      	b.n	8008180 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	3b01      	subs	r3, #1
 8008172:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008174:	4b09      	ldr	r3, [pc, #36]	@ (800819c <SUBGHZSPI_Receive+0xa8>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f003 0301 	and.w	r3, r3, #1
 800817c:	2b01      	cmp	r3, #1
 800817e:	d1ed      	bne.n	800815c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8008180:	4b06      	ldr	r3, [pc, #24]	@ (800819c <SUBGHZSPI_Receive+0xa8>)
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	b2da      	uxtb	r2, r3
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	701a      	strb	r2, [r3, #0]

  return status;
 800818a:	7dfb      	ldrb	r3, [r7, #23]
}
 800818c:	4618      	mov	r0, r3
 800818e:	371c      	adds	r7, #28
 8008190:	46bd      	mov	sp, r7
 8008192:	bc80      	pop	{r7}
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop
 8008198:	20000014 	.word	0x20000014
 800819c:	58010000 	.word	0x58010000
 80081a0:	5801000c 	.word	0x5801000c

080081a4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	791b      	ldrb	r3, [r3, #4]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d111      	bne.n	80081d8 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80081b4:	4b0c      	ldr	r3, [pc, #48]	@ (80081e8 <SUBGHZ_CheckDeviceReady+0x44>)
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	4613      	mov	r3, r2
 80081ba:	005b      	lsls	r3, r3, #1
 80081bc:	4413      	add	r3, r2
 80081be:	00db      	lsls	r3, r3, #3
 80081c0:	0c1b      	lsrs	r3, r3, #16
 80081c2:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80081c4:	f7ff fba6 	bl	8007914 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	3b01      	subs	r3, #1
 80081cc:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1f9      	bne.n	80081c8 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80081d4:	f7ff fb8e 	bl	80078f4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 f807 	bl	80081ec <SUBGHZ_WaitOnBusy>
 80081de:	4603      	mov	r3, r0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3710      	adds	r7, #16
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	20000014 	.word	0x20000014

080081ec <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80081f8:	4b12      	ldr	r3, [pc, #72]	@ (8008244 <SUBGHZ_WaitOnBusy+0x58>)
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	4613      	mov	r3, r2
 80081fe:	005b      	lsls	r3, r3, #1
 8008200:	4413      	add	r3, r2
 8008202:	00db      	lsls	r3, r3, #3
 8008204:	0d1b      	lsrs	r3, r3, #20
 8008206:	2264      	movs	r2, #100	@ 0x64
 8008208:	fb02 f303 	mul.w	r3, r2, r3
 800820c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800820e:	f7ff fbaf 	bl	8007970 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008212:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d105      	bne.n	8008226 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2202      	movs	r2, #2
 8008222:	609a      	str	r2, [r3, #8]
      break;
 8008224:	e009      	b.n	800823a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	3b01      	subs	r3, #1
 800822a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800822c:	f7ff fb8e 	bl	800794c <LL_PWR_IsActiveFlag_RFBUSYS>
 8008230:	4602      	mov	r2, r0
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	4013      	ands	r3, r2
 8008236:	2b01      	cmp	r3, #1
 8008238:	d0e9      	beq.n	800820e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800823a:	7dfb      	ldrb	r3, [r7, #23]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3718      	adds	r7, #24
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	20000014 	.word	0x20000014

08008248 <LL_RCC_GetUSARTClockSource>:
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008254:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	401a      	ands	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	041b      	lsls	r3, r3, #16
 8008260:	4313      	orrs	r3, r2
}
 8008262:	4618      	mov	r0, r3
 8008264:	370c      	adds	r7, #12
 8008266:	46bd      	mov	sp, r7
 8008268:	bc80      	pop	{r7}
 800826a:	4770      	bx	lr

0800826c <LL_RCC_GetLPUARTClockSource>:
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008278:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	4013      	ands	r3, r2
}
 8008280:	4618      	mov	r0, r3
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	bc80      	pop	{r7}
 8008288:	4770      	bx	lr

0800828a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b082      	sub	sp, #8
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d101      	bne.n	800829c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e042      	b.n	8008322 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d106      	bne.n	80082b4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f7fa fdf0 	bl	8002e94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2224      	movs	r2, #36	@ 0x24
 80082b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0201 	bic.w	r2, r2, #1
 80082ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d002      	beq.n	80082da <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 ff31 	bl	800913c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 fcba 	bl	8008c54 <UART_SetConfig>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d101      	bne.n	80082ea <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	e01b      	b.n	8008322 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	685a      	ldr	r2, [r3, #4]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008308:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f042 0201 	orr.w	r2, r2, #1
 8008318:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 ffaf 	bl	800927e <UART_CheckIdleState>
 8008320:	4603      	mov	r3, r0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b08a      	sub	sp, #40	@ 0x28
 800832e:	af02      	add	r7, sp, #8
 8008330:	60f8      	str	r0, [r7, #12]
 8008332:	60b9      	str	r1, [r7, #8]
 8008334:	603b      	str	r3, [r7, #0]
 8008336:	4613      	mov	r3, r2
 8008338:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008340:	2b20      	cmp	r3, #32
 8008342:	d173      	bne.n	800842c <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <HAL_UART_Transmit+0x26>
 800834a:	88fb      	ldrh	r3, [r7, #6]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d101      	bne.n	8008354 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008350:	2301      	movs	r3, #1
 8008352:	e06c      	b.n	800842e <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2221      	movs	r2, #33	@ 0x21
 8008360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008364:	f7fa f92c 	bl	80025c0 <HAL_GetTick>
 8008368:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	88fa      	ldrh	r2, [r7, #6]
 800836e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	88fa      	ldrh	r2, [r7, #6]
 8008376:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008382:	d108      	bne.n	8008396 <HAL_UART_Transmit+0x6c>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d104      	bne.n	8008396 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800838c:	2300      	movs	r3, #0
 800838e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	61bb      	str	r3, [r7, #24]
 8008394:	e003      	b.n	800839e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800839a:	2300      	movs	r3, #0
 800839c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800839e:	e02c      	b.n	80083fa <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	2200      	movs	r2, #0
 80083a8:	2180      	movs	r1, #128	@ 0x80
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f000 ffb5 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d001      	beq.n	80083ba <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e039      	b.n	800842e <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	881b      	ldrh	r3, [r3, #0]
 80083c4:	461a      	mov	r2, r3
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	3302      	adds	r3, #2
 80083d4:	61bb      	str	r3, [r7, #24]
 80083d6:	e007      	b.n	80083e8 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	781a      	ldrb	r2, [r3, #0]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	3301      	adds	r3, #1
 80083e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	3b01      	subs	r3, #1
 80083f2:	b29a      	uxth	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008400:	b29b      	uxth	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1cc      	bne.n	80083a0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	9300      	str	r3, [sp, #0]
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	2200      	movs	r2, #0
 800840e:	2140      	movs	r1, #64	@ 0x40
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	f000 ff82 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d001      	beq.n	8008420 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e006      	b.n	800842e <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2220      	movs	r2, #32
 8008424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008428:	2300      	movs	r3, #0
 800842a:	e000      	b.n	800842e <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800842c:	2302      	movs	r3, #2
  }
}
 800842e:	4618      	mov	r0, r3
 8008430:	3720      	adds	r7, #32
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
	...

08008438 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b08a      	sub	sp, #40	@ 0x28
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	4613      	mov	r3, r2
 8008444:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800844c:	2b20      	cmp	r3, #32
 800844e:	d137      	bne.n	80084c0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d002      	beq.n	800845c <HAL_UART_Receive_IT+0x24>
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d101      	bne.n	8008460 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e030      	b.n	80084c2 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a18      	ldr	r2, [pc, #96]	@ (80084cc <HAL_UART_Receive_IT+0x94>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d01f      	beq.n	80084b0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d018      	beq.n	80084b0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	e853 3f00 	ldrex	r3, [r3]
 800848a:	613b      	str	r3, [r7, #16]
   return(result);
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008492:	627b      	str	r3, [r7, #36]	@ 0x24
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	461a      	mov	r2, r3
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	623b      	str	r3, [r7, #32]
 800849e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a0:	69f9      	ldr	r1, [r7, #28]
 80084a2:	6a3a      	ldr	r2, [r7, #32]
 80084a4:	e841 2300 	strex	r3, r2, [r1]
 80084a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1e6      	bne.n	800847e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80084b0:	88fb      	ldrh	r3, [r7, #6]
 80084b2:	461a      	mov	r2, r3
 80084b4:	68b9      	ldr	r1, [r7, #8]
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 fffe 	bl	80094b8 <UART_Start_Receive_IT>
 80084bc:	4603      	mov	r3, r0
 80084be:	e000      	b.n	80084c2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80084c0:	2302      	movs	r3, #2
  }
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3728      	adds	r7, #40	@ 0x28
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	40008000 	.word	0x40008000

080084d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b08a      	sub	sp, #40	@ 0x28
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	60b9      	str	r1, [r7, #8]
 80084da:	4613      	mov	r3, r2
 80084dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084e4:	2b20      	cmp	r3, #32
 80084e6:	d167      	bne.n	80085b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d002      	beq.n	80084f4 <HAL_UART_Transmit_DMA+0x24>
 80084ee:	88fb      	ldrh	r3, [r7, #6]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d101      	bne.n	80084f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80084f4:	2301      	movs	r3, #1
 80084f6:	e060      	b.n	80085ba <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	88fa      	ldrh	r2, [r7, #6]
 8008502:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	88fa      	ldrh	r2, [r7, #6]
 800850a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2221      	movs	r2, #33	@ 0x21
 800851a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008522:	2b00      	cmp	r3, #0
 8008524:	d028      	beq.n	8008578 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800852a:	4a26      	ldr	r2, [pc, #152]	@ (80085c4 <HAL_UART_Transmit_DMA+0xf4>)
 800852c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008532:	4a25      	ldr	r2, [pc, #148]	@ (80085c8 <HAL_UART_Transmit_DMA+0xf8>)
 8008534:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800853a:	4a24      	ldr	r2, [pc, #144]	@ (80085cc <HAL_UART_Transmit_DMA+0xfc>)
 800853c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008542:	2200      	movs	r2, #0
 8008544:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800854e:	4619      	mov	r1, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3328      	adds	r3, #40	@ 0x28
 8008556:	461a      	mov	r2, r3
 8008558:	88fb      	ldrh	r3, [r7, #6]
 800855a:	f7fc fb7d 	bl	8004c58 <HAL_DMA_Start_IT>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d009      	beq.n	8008578 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2210      	movs	r2, #16
 8008568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2220      	movs	r2, #32
 8008570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	e020      	b.n	80085ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2240      	movs	r2, #64	@ 0x40
 800857e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3308      	adds	r3, #8
 8008586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	e853 3f00 	ldrex	r3, [r3]
 800858e:	613b      	str	r3, [r7, #16]
   return(result);
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008596:	627b      	str	r3, [r7, #36]	@ 0x24
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	3308      	adds	r3, #8
 800859e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085a0:	623a      	str	r2, [r7, #32]
 80085a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a4:	69f9      	ldr	r1, [r7, #28]
 80085a6:	6a3a      	ldr	r2, [r7, #32]
 80085a8:	e841 2300 	strex	r3, r2, [r1]
 80085ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d1e5      	bne.n	8008580 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80085b4:	2300      	movs	r3, #0
 80085b6:	e000      	b.n	80085ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
  }
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3728      	adds	r7, #40	@ 0x28
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	08009843 	.word	0x08009843
 80085c8:	080098dd 	.word	0x080098dd
 80085cc:	080098f9 	.word	0x080098f9

080085d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b0ba      	sub	sp, #232	@ 0xe8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	69db      	ldr	r3, [r3, #28]
 80085de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80085f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80085fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80085fe:	4013      	ands	r3, r2
 8008600:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008604:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008608:	2b00      	cmp	r3, #0
 800860a:	d11b      	bne.n	8008644 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800860c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008610:	f003 0320 	and.w	r3, r3, #32
 8008614:	2b00      	cmp	r3, #0
 8008616:	d015      	beq.n	8008644 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800861c:	f003 0320 	and.w	r3, r3, #32
 8008620:	2b00      	cmp	r3, #0
 8008622:	d105      	bne.n	8008630 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d009      	beq.n	8008644 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 82e3 	beq.w	8008c00 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
      }
      return;
 8008642:	e2dd      	b.n	8008c00 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008644:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008648:	2b00      	cmp	r3, #0
 800864a:	f000 8123 	beq.w	8008894 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800864e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008652:	4b8d      	ldr	r3, [pc, #564]	@ (8008888 <HAL_UART_IRQHandler+0x2b8>)
 8008654:	4013      	ands	r3, r2
 8008656:	2b00      	cmp	r3, #0
 8008658:	d106      	bne.n	8008668 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800865a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800865e:	4b8b      	ldr	r3, [pc, #556]	@ (800888c <HAL_UART_IRQHandler+0x2bc>)
 8008660:	4013      	ands	r3, r2
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 8116 	beq.w	8008894 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800866c:	f003 0301 	and.w	r3, r3, #1
 8008670:	2b00      	cmp	r3, #0
 8008672:	d011      	beq.n	8008698 <HAL_UART_IRQHandler+0xc8>
 8008674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2201      	movs	r2, #1
 8008686:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800868e:	f043 0201 	orr.w	r2, r3, #1
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869c:	f003 0302 	and.w	r3, r3, #2
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d011      	beq.n	80086c8 <HAL_UART_IRQHandler+0xf8>
 80086a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086a8:	f003 0301 	and.w	r3, r3, #1
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00b      	beq.n	80086c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2202      	movs	r2, #2
 80086b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086be:	f043 0204 	orr.w	r2, r3, #4
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086cc:	f003 0304 	and.w	r3, r3, #4
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d011      	beq.n	80086f8 <HAL_UART_IRQHandler+0x128>
 80086d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d8:	f003 0301 	and.w	r3, r3, #1
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00b      	beq.n	80086f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2204      	movs	r2, #4
 80086e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ee:	f043 0202 	orr.w	r2, r3, #2
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80086f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086fc:	f003 0308 	and.w	r3, r3, #8
 8008700:	2b00      	cmp	r3, #0
 8008702:	d017      	beq.n	8008734 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008708:	f003 0320 	and.w	r3, r3, #32
 800870c:	2b00      	cmp	r3, #0
 800870e:	d105      	bne.n	800871c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008710:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008714:	4b5c      	ldr	r3, [pc, #368]	@ (8008888 <HAL_UART_IRQHandler+0x2b8>)
 8008716:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00b      	beq.n	8008734 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2208      	movs	r2, #8
 8008722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800872a:	f043 0208 	orr.w	r2, r3, #8
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800873c:	2b00      	cmp	r3, #0
 800873e:	d012      	beq.n	8008766 <HAL_UART_IRQHandler+0x196>
 8008740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008744:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00c      	beq.n	8008766 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008754:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800875c:	f043 0220 	orr.w	r2, r3, #32
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876c:	2b00      	cmp	r3, #0
 800876e:	f000 8249 	beq.w	8008c04 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008776:	f003 0320 	and.w	r3, r3, #32
 800877a:	2b00      	cmp	r3, #0
 800877c:	d013      	beq.n	80087a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800877e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008782:	f003 0320 	and.w	r3, r3, #32
 8008786:	2b00      	cmp	r3, #0
 8008788:	d105      	bne.n	8008796 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800878a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800878e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008792:	2b00      	cmp	r3, #0
 8008794:	d007      	beq.n	80087a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800879a:	2b00      	cmp	r3, #0
 800879c:	d003      	beq.n	80087a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ba:	2b40      	cmp	r3, #64	@ 0x40
 80087bc:	d005      	beq.n	80087ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80087be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d054      	beq.n	8008874 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 ffd4 	bl	8009778 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087da:	2b40      	cmp	r3, #64	@ 0x40
 80087dc:	d146      	bne.n	800886c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	3308      	adds	r3, #8
 80087e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087ec:	e853 3f00 	ldrex	r3, [r3]
 80087f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	3308      	adds	r3, #8
 8008806:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800880a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800880e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008812:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008816:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1d9      	bne.n	80087de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008830:	2b00      	cmp	r3, #0
 8008832:	d017      	beq.n	8008864 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883a:	4a15      	ldr	r2, [pc, #84]	@ (8008890 <HAL_UART_IRQHandler+0x2c0>)
 800883c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008844:	4618      	mov	r0, r3
 8008846:	f7fc fae3 	bl	8004e10 <HAL_DMA_Abort_IT>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d019      	beq.n	8008884 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800885e:	4610      	mov	r0, r2
 8008860:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008862:	e00f      	b.n	8008884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f9e0 	bl	8008c2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800886a:	e00b      	b.n	8008884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f9dc 	bl	8008c2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008872:	e007      	b.n	8008884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f000 f9d8 	bl	8008c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008882:	e1bf      	b.n	8008c04 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008884:	bf00      	nop
    return;
 8008886:	e1bd      	b.n	8008c04 <HAL_UART_IRQHandler+0x634>
 8008888:	10000001 	.word	0x10000001
 800888c:	04000120 	.word	0x04000120
 8008890:	08009979 	.word	0x08009979

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008898:	2b01      	cmp	r3, #1
 800889a:	f040 8153 	bne.w	8008b44 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800889e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088a2:	f003 0310 	and.w	r3, r3, #16
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f000 814c 	beq.w	8008b44 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088b0:	f003 0310 	and.w	r3, r3, #16
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 8145 	beq.w	8008b44 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2210      	movs	r2, #16
 80088c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	689b      	ldr	r3, [r3, #8]
 80088c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088cc:	2b40      	cmp	r3, #64	@ 0x40
 80088ce:	f040 80bb 	bne.w	8008a48 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f000 818f 	beq.w	8008c08 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088f4:	429a      	cmp	r2, r3
 80088f6:	f080 8187 	bcs.w	8008c08 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008900:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0320 	and.w	r3, r3, #32
 8008912:	2b00      	cmp	r3, #0
 8008914:	f040 8087 	bne.w	8008a26 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800892c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008934:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	461a      	mov	r2, r3
 800893e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008942:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008946:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800894e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800895a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1da      	bne.n	8008918 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008972:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008974:	f023 0301 	bic.w	r3, r3, #1
 8008978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3308      	adds	r3, #8
 8008982:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008986:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800898a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800898e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008998:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1e1      	bne.n	8008962 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	3308      	adds	r3, #8
 80089a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089a8:	e853 3f00 	ldrex	r3, [r3]
 80089ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3308      	adds	r3, #8
 80089be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089ca:	e841 2300 	strex	r3, r2, [r1]
 80089ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1e3      	bne.n	800899e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2220      	movs	r2, #32
 80089da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089ec:	e853 3f00 	ldrex	r3, [r3]
 80089f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089f4:	f023 0310 	bic.w	r3, r3, #16
 80089f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	461a      	mov	r2, r3
 8008a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a08:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a0e:	e841 2300 	strex	r3, r2, [r1]
 8008a12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1e4      	bne.n	80089e4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7fc f997 	bl	8004d54 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2202      	movs	r2, #2
 8008a2a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	1ad3      	subs	r3, r2, r3
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f8fb 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008a46:	e0df      	b.n	8008c08 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	1ad3      	subs	r3, r2, r3
 8008a58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 80d1 	beq.w	8008c0c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008a6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 80cc 	beq.w	8008c0c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7c:	e853 3f00 	ldrex	r3, [r3]
 8008a80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a98:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a9e:	e841 2300 	strex	r3, r2, [r1]
 8008aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1e4      	bne.n	8008a74 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3308      	adds	r3, #8
 8008ab0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab4:	e853 3f00 	ldrex	r3, [r3]
 8008ab8:	623b      	str	r3, [r7, #32]
   return(result);
 8008aba:	6a3b      	ldr	r3, [r7, #32]
 8008abc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ac0:	f023 0301 	bic.w	r3, r3, #1
 8008ac4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	3308      	adds	r3, #8
 8008ace:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008ad2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ada:	e841 2300 	strex	r3, r2, [r1]
 8008ade:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1e1      	bne.n	8008aaa <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2220      	movs	r2, #32
 8008aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 0310 	bic.w	r3, r3, #16
 8008b0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008b1c:	61fb      	str	r3, [r7, #28]
 8008b1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69b9      	ldr	r1, [r7, #24]
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e4      	bne.n	8008afa <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2202      	movs	r2, #2
 8008b34:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f87d 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b42:	e063      	b.n	8008c0c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00e      	beq.n	8008b6e <HAL_UART_IRQHandler+0x59e>
 8008b50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d008      	beq.n	8008b6e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008b64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f001 fc64 	bl	800a434 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b6c:	e051      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d014      	beq.n	8008ba4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d105      	bne.n	8008b92 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d008      	beq.n	8008ba4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d03a      	beq.n	8008c10 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
    }
    return;
 8008ba2:	e035      	b.n	8008c10 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d009      	beq.n	8008bc4 <HAL_UART_IRQHandler+0x5f4>
 8008bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d003      	beq.n	8008bc4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fef1 	bl	80099a4 <UART_EndTransmit_IT>
    return;
 8008bc2:	e026      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008bc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d009      	beq.n	8008be4 <HAL_UART_IRQHandler+0x614>
 8008bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bd4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d003      	beq.n	8008be4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f001 fc3b 	bl	800a458 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008be2:	e016      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d010      	beq.n	8008c12 <HAL_UART_IRQHandler+0x642>
 8008bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	da0c      	bge.n	8008c12 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f001 fc24 	bl	800a446 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bfe:	e008      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
      return;
 8008c00:	bf00      	nop
 8008c02:	e006      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
    return;
 8008c04:	bf00      	nop
 8008c06:	e004      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
      return;
 8008c08:	bf00      	nop
 8008c0a:	e002      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
      return;
 8008c0c:	bf00      	nop
 8008c0e:	e000      	b.n	8008c12 <HAL_UART_IRQHandler+0x642>
    return;
 8008c10:	bf00      	nop
  }
}
 8008c12:	37e8      	adds	r7, #232	@ 0xe8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bc80      	pop	{r7}
 8008c28:	4770      	bx	lr

08008c2a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b083      	sub	sp, #12
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c32:	bf00      	nop
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bc80      	pop	{r7}
 8008c3a:	4770      	bx	lr

08008c3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	460b      	mov	r3, r1
 8008c46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c48:	bf00      	nop
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bc80      	pop	{r7}
 8008c50:	4770      	bx	lr
	...

08008c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c58:	b08c      	sub	sp, #48	@ 0x30
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	689a      	ldr	r2, [r3, #8]
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	691b      	ldr	r3, [r3, #16]
 8008c6c:	431a      	orrs	r2, r3
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	431a      	orrs	r2, r3
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	69db      	ldr	r3, [r3, #28]
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	4b94      	ldr	r3, [pc, #592]	@ (8008ed4 <UART_SetConfig+0x280>)
 8008c84:	4013      	ands	r3, r2
 8008c86:	697a      	ldr	r2, [r7, #20]
 8008c88:	6812      	ldr	r2, [r2, #0]
 8008c8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c8c:	430b      	orrs	r3, r1
 8008c8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a89      	ldr	r2, [pc, #548]	@ (8008ed8 <UART_SetConfig+0x284>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d004      	beq.n	8008cc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008cca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	6812      	ldr	r2, [r2, #0]
 8008cd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cd4:	430b      	orrs	r3, r1
 8008cd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cde:	f023 010f 	bic.w	r1, r3, #15
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	430a      	orrs	r2, r1
 8008cec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a7a      	ldr	r2, [pc, #488]	@ (8008edc <UART_SetConfig+0x288>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d127      	bne.n	8008d48 <UART_SetConfig+0xf4>
 8008cf8:	2003      	movs	r0, #3
 8008cfa:	f7ff faa5 	bl	8008248 <LL_RCC_GetUSARTClockSource>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008d04:	2b03      	cmp	r3, #3
 8008d06:	d81b      	bhi.n	8008d40 <UART_SetConfig+0xec>
 8008d08:	a201      	add	r2, pc, #4	@ (adr r2, 8008d10 <UART_SetConfig+0xbc>)
 8008d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d0e:	bf00      	nop
 8008d10:	08008d21 	.word	0x08008d21
 8008d14:	08008d31 	.word	0x08008d31
 8008d18:	08008d29 	.word	0x08008d29
 8008d1c:	08008d39 	.word	0x08008d39
 8008d20:	2301      	movs	r3, #1
 8008d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d26:	e080      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008d28:	2302      	movs	r3, #2
 8008d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d2e:	e07c      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008d30:	2304      	movs	r3, #4
 8008d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d36:	e078      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008d38:	2308      	movs	r3, #8
 8008d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d3e:	e074      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008d40:	2310      	movs	r3, #16
 8008d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d46:	e070      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a64      	ldr	r2, [pc, #400]	@ (8008ee0 <UART_SetConfig+0x28c>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d138      	bne.n	8008dc4 <UART_SetConfig+0x170>
 8008d52:	200c      	movs	r0, #12
 8008d54:	f7ff fa78 	bl	8008248 <LL_RCC_GetUSARTClockSource>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008d5e:	2b0c      	cmp	r3, #12
 8008d60:	d82c      	bhi.n	8008dbc <UART_SetConfig+0x168>
 8008d62:	a201      	add	r2, pc, #4	@ (adr r2, 8008d68 <UART_SetConfig+0x114>)
 8008d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d68:	08008d9d 	.word	0x08008d9d
 8008d6c:	08008dbd 	.word	0x08008dbd
 8008d70:	08008dbd 	.word	0x08008dbd
 8008d74:	08008dbd 	.word	0x08008dbd
 8008d78:	08008dad 	.word	0x08008dad
 8008d7c:	08008dbd 	.word	0x08008dbd
 8008d80:	08008dbd 	.word	0x08008dbd
 8008d84:	08008dbd 	.word	0x08008dbd
 8008d88:	08008da5 	.word	0x08008da5
 8008d8c:	08008dbd 	.word	0x08008dbd
 8008d90:	08008dbd 	.word	0x08008dbd
 8008d94:	08008dbd 	.word	0x08008dbd
 8008d98:	08008db5 	.word	0x08008db5
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008da2:	e042      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008da4:	2302      	movs	r3, #2
 8008da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008daa:	e03e      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008dac:	2304      	movs	r3, #4
 8008dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008db2:	e03a      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008db4:	2308      	movs	r3, #8
 8008db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dba:	e036      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008dbc:	2310      	movs	r3, #16
 8008dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dc2:	e032      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a43      	ldr	r2, [pc, #268]	@ (8008ed8 <UART_SetConfig+0x284>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d12a      	bne.n	8008e24 <UART_SetConfig+0x1d0>
 8008dce:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008dd2:	f7ff fa4b 	bl	800826c <LL_RCC_GetLPUARTClockSource>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ddc:	d01a      	beq.n	8008e14 <UART_SetConfig+0x1c0>
 8008dde:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008de2:	d81b      	bhi.n	8008e1c <UART_SetConfig+0x1c8>
 8008de4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008de8:	d00c      	beq.n	8008e04 <UART_SetConfig+0x1b0>
 8008dea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dee:	d815      	bhi.n	8008e1c <UART_SetConfig+0x1c8>
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d003      	beq.n	8008dfc <UART_SetConfig+0x1a8>
 8008df4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008df8:	d008      	beq.n	8008e0c <UART_SetConfig+0x1b8>
 8008dfa:	e00f      	b.n	8008e1c <UART_SetConfig+0x1c8>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e02:	e012      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008e04:	2302      	movs	r3, #2
 8008e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e0a:	e00e      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e12:	e00a      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008e14:	2308      	movs	r3, #8
 8008e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e1a:	e006      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e22:	e002      	b.n	8008e2a <UART_SetConfig+0x1d6>
 8008e24:	2310      	movs	r3, #16
 8008e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ed8 <UART_SetConfig+0x284>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	f040 80a4 	bne.w	8008f7e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e3a:	2b08      	cmp	r3, #8
 8008e3c:	d823      	bhi.n	8008e86 <UART_SetConfig+0x232>
 8008e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e44 <UART_SetConfig+0x1f0>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e69 	.word	0x08008e69
 8008e48:	08008e87 	.word	0x08008e87
 8008e4c:	08008e71 	.word	0x08008e71
 8008e50:	08008e87 	.word	0x08008e87
 8008e54:	08008e77 	.word	0x08008e77
 8008e58:	08008e87 	.word	0x08008e87
 8008e5c:	08008e87 	.word	0x08008e87
 8008e60:	08008e87 	.word	0x08008e87
 8008e64:	08008e7f 	.word	0x08008e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e68:	f7fd fec0 	bl	8006bec <HAL_RCC_GetPCLK1Freq>
 8008e6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e6e:	e010      	b.n	8008e92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e70:	4b1c      	ldr	r3, [pc, #112]	@ (8008ee4 <UART_SetConfig+0x290>)
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e74:	e00d      	b.n	8008e92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e76:	f7fd fe05 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8008e7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e7c:	e009      	b.n	8008e92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e84:	e005      	b.n	8008e92 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008e90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8137 	beq.w	8009108 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e9e:	4a12      	ldr	r2, [pc, #72]	@ (8008ee8 <UART_SetConfig+0x294>)
 8008ea0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	685a      	ldr	r2, [r3, #4]
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	005b      	lsls	r3, r3, #1
 8008eb6:	4413      	add	r3, r2
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d305      	bcc.n	8008eca <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ec4:	69ba      	ldr	r2, [r7, #24]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d910      	bls.n	8008eec <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ed0:	e11a      	b.n	8009108 <UART_SetConfig+0x4b4>
 8008ed2:	bf00      	nop
 8008ed4:	cfff69f3 	.word	0xcfff69f3
 8008ed8:	40008000 	.word	0x40008000
 8008edc:	40013800 	.word	0x40013800
 8008ee0:	40004400 	.word	0x40004400
 8008ee4:	00f42400 	.word	0x00f42400
 8008ee8:	08022e70 	.word	0x08022e70
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eee:	2200      	movs	r2, #0
 8008ef0:	60bb      	str	r3, [r7, #8]
 8008ef2:	60fa      	str	r2, [r7, #12]
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ef8:	4a8e      	ldr	r2, [pc, #568]	@ (8009134 <UART_SetConfig+0x4e0>)
 8008efa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	2200      	movs	r2, #0
 8008f02:	603b      	str	r3, [r7, #0]
 8008f04:	607a      	str	r2, [r7, #4]
 8008f06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008f0e:	f7f8 f835 	bl	8000f7c <__aeabi_uldivmod>
 8008f12:	4602      	mov	r2, r0
 8008f14:	460b      	mov	r3, r1
 8008f16:	4610      	mov	r0, r2
 8008f18:	4619      	mov	r1, r3
 8008f1a:	f04f 0200 	mov.w	r2, #0
 8008f1e:	f04f 0300 	mov.w	r3, #0
 8008f22:	020b      	lsls	r3, r1, #8
 8008f24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f28:	0202      	lsls	r2, r0, #8
 8008f2a:	6979      	ldr	r1, [r7, #20]
 8008f2c:	6849      	ldr	r1, [r1, #4]
 8008f2e:	0849      	lsrs	r1, r1, #1
 8008f30:	2000      	movs	r0, #0
 8008f32:	460c      	mov	r4, r1
 8008f34:	4605      	mov	r5, r0
 8008f36:	eb12 0804 	adds.w	r8, r2, r4
 8008f3a:	eb43 0905 	adc.w	r9, r3, r5
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	469a      	mov	sl, r3
 8008f46:	4693      	mov	fp, r2
 8008f48:	4652      	mov	r2, sl
 8008f4a:	465b      	mov	r3, fp
 8008f4c:	4640      	mov	r0, r8
 8008f4e:	4649      	mov	r1, r9
 8008f50:	f7f8 f814 	bl	8000f7c <__aeabi_uldivmod>
 8008f54:	4602      	mov	r2, r0
 8008f56:	460b      	mov	r3, r1
 8008f58:	4613      	mov	r3, r2
 8008f5a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f62:	d308      	bcc.n	8008f76 <UART_SetConfig+0x322>
 8008f64:	6a3b      	ldr	r3, [r7, #32]
 8008f66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f6a:	d204      	bcs.n	8008f76 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	6a3a      	ldr	r2, [r7, #32]
 8008f72:	60da      	str	r2, [r3, #12]
 8008f74:	e0c8      	b.n	8009108 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f7c:	e0c4      	b.n	8009108 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	69db      	ldr	r3, [r3, #28]
 8008f82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f86:	d167      	bne.n	8009058 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8008f88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d828      	bhi.n	8008fe2 <UART_SetConfig+0x38e>
 8008f90:	a201      	add	r2, pc, #4	@ (adr r2, 8008f98 <UART_SetConfig+0x344>)
 8008f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f96:	bf00      	nop
 8008f98:	08008fbd 	.word	0x08008fbd
 8008f9c:	08008fc5 	.word	0x08008fc5
 8008fa0:	08008fcd 	.word	0x08008fcd
 8008fa4:	08008fe3 	.word	0x08008fe3
 8008fa8:	08008fd3 	.word	0x08008fd3
 8008fac:	08008fe3 	.word	0x08008fe3
 8008fb0:	08008fe3 	.word	0x08008fe3
 8008fb4:	08008fe3 	.word	0x08008fe3
 8008fb8:	08008fdb 	.word	0x08008fdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fbc:	f7fd fe16 	bl	8006bec <HAL_RCC_GetPCLK1Freq>
 8008fc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fc2:	e014      	b.n	8008fee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fc4:	f7fd fe24 	bl	8006c10 <HAL_RCC_GetPCLK2Freq>
 8008fc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fca:	e010      	b.n	8008fee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fcc:	4b5a      	ldr	r3, [pc, #360]	@ (8009138 <UART_SetConfig+0x4e4>)
 8008fce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fd0:	e00d      	b.n	8008fee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fd2:	f7fd fd57 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8008fd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fd8:	e009      	b.n	8008fee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fe0:	e005      	b.n	8008fee <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008fec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	f000 8089 	beq.w	8009108 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ffa:	4a4e      	ldr	r2, [pc, #312]	@ (8009134 <UART_SetConfig+0x4e0>)
 8008ffc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009000:	461a      	mov	r2, r3
 8009002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009004:	fbb3 f3f2 	udiv	r3, r3, r2
 8009008:	005a      	lsls	r2, r3, #1
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	085b      	lsrs	r3, r3, #1
 8009010:	441a      	add	r2, r3
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	fbb2 f3f3 	udiv	r3, r2, r3
 800901a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800901c:	6a3b      	ldr	r3, [r7, #32]
 800901e:	2b0f      	cmp	r3, #15
 8009020:	d916      	bls.n	8009050 <UART_SetConfig+0x3fc>
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009028:	d212      	bcs.n	8009050 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800902a:	6a3b      	ldr	r3, [r7, #32]
 800902c:	b29b      	uxth	r3, r3
 800902e:	f023 030f 	bic.w	r3, r3, #15
 8009032:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009034:	6a3b      	ldr	r3, [r7, #32]
 8009036:	085b      	lsrs	r3, r3, #1
 8009038:	b29b      	uxth	r3, r3
 800903a:	f003 0307 	and.w	r3, r3, #7
 800903e:	b29a      	uxth	r2, r3
 8009040:	8bfb      	ldrh	r3, [r7, #30]
 8009042:	4313      	orrs	r3, r2
 8009044:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	8bfa      	ldrh	r2, [r7, #30]
 800904c:	60da      	str	r2, [r3, #12]
 800904e:	e05b      	b.n	8009108 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009056:	e057      	b.n	8009108 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009058:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800905c:	2b08      	cmp	r3, #8
 800905e:	d828      	bhi.n	80090b2 <UART_SetConfig+0x45e>
 8009060:	a201      	add	r2, pc, #4	@ (adr r2, 8009068 <UART_SetConfig+0x414>)
 8009062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009066:	bf00      	nop
 8009068:	0800908d 	.word	0x0800908d
 800906c:	08009095 	.word	0x08009095
 8009070:	0800909d 	.word	0x0800909d
 8009074:	080090b3 	.word	0x080090b3
 8009078:	080090a3 	.word	0x080090a3
 800907c:	080090b3 	.word	0x080090b3
 8009080:	080090b3 	.word	0x080090b3
 8009084:	080090b3 	.word	0x080090b3
 8009088:	080090ab 	.word	0x080090ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800908c:	f7fd fdae 	bl	8006bec <HAL_RCC_GetPCLK1Freq>
 8009090:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009092:	e014      	b.n	80090be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009094:	f7fd fdbc 	bl	8006c10 <HAL_RCC_GetPCLK2Freq>
 8009098:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800909a:	e010      	b.n	80090be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800909c:	4b26      	ldr	r3, [pc, #152]	@ (8009138 <UART_SetConfig+0x4e4>)
 800909e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090a0:	e00d      	b.n	80090be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090a2:	f7fd fcef 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 80090a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090a8:	e009      	b.n	80090be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090b0:	e005      	b.n	80090be <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80090b2:	2300      	movs	r3, #0
 80090b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090bc:	bf00      	nop
    }

    if (pclk != 0U)
 80090be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d021      	beq.n	8009108 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009134 <UART_SetConfig+0x4e0>)
 80090ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090ce:	461a      	mov	r2, r3
 80090d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	085b      	lsrs	r3, r3, #1
 80090dc:	441a      	add	r2, r3
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80090e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	2b0f      	cmp	r3, #15
 80090ec:	d909      	bls.n	8009102 <UART_SetConfig+0x4ae>
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090f4:	d205      	bcs.n	8009102 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80090f6:	6a3b      	ldr	r3, [r7, #32]
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	60da      	str	r2, [r3, #12]
 8009100:	e002      	b.n	8009108 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2201      	movs	r2, #1
 800910c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	2201      	movs	r2, #1
 8009114:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	2200      	movs	r2, #0
 800911c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	2200      	movs	r2, #0
 8009122:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009124:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009128:	4618      	mov	r0, r3
 800912a:	3730      	adds	r7, #48	@ 0x30
 800912c:	46bd      	mov	sp, r7
 800912e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009132:	bf00      	nop
 8009134:	08022e70 	.word	0x08022e70
 8009138:	00f42400 	.word	0x00f42400

0800913c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009148:	f003 0308 	and.w	r3, r3, #8
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00a      	beq.n	8009166 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	430a      	orrs	r2, r1
 8009164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00a      	beq.n	8009188 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	430a      	orrs	r2, r1
 8009186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800918c:	f003 0302 	and.w	r3, r3, #2
 8009190:	2b00      	cmp	r3, #0
 8009192:	d00a      	beq.n	80091aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091ae:	f003 0304 	and.w	r3, r3, #4
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00a      	beq.n	80091cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	430a      	orrs	r2, r1
 80091ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d0:	f003 0310 	and.w	r3, r3, #16
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d00a      	beq.n	80091ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	430a      	orrs	r2, r1
 80091ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f2:	f003 0320 	and.w	r3, r3, #32
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00a      	beq.n	8009210 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009218:	2b00      	cmp	r3, #0
 800921a:	d01a      	beq.n	8009252 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	430a      	orrs	r2, r1
 8009230:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800923a:	d10a      	bne.n	8009252 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	430a      	orrs	r2, r1
 8009250:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00a      	beq.n	8009274 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	430a      	orrs	r2, r1
 8009272:	605a      	str	r2, [r3, #4]
  }
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	bc80      	pop	{r7}
 800927c:	4770      	bx	lr

0800927e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b086      	sub	sp, #24
 8009282:	af02      	add	r7, sp, #8
 8009284:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800928e:	f7f9 f997 	bl	80025c0 <HAL_GetTick>
 8009292:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0308 	and.w	r3, r3, #8
 800929e:	2b08      	cmp	r3, #8
 80092a0:	d10e      	bne.n	80092c0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 f832 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d001      	beq.n	80092c0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092bc:	2303      	movs	r3, #3
 80092be:	e028      	b.n	8009312 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f003 0304 	and.w	r3, r3, #4
 80092ca:	2b04      	cmp	r3, #4
 80092cc:	d10e      	bne.n	80092ec <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 f81c 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092e8:	2303      	movs	r3, #3
 80092ea:	e012      	b.n	8009312 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2220      	movs	r2, #32
 80092f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2220      	movs	r2, #32
 80092f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009310:	2300      	movs	r3, #0
}
 8009312:	4618      	mov	r0, r3
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b09c      	sub	sp, #112	@ 0x70
 800931e:	af00      	add	r7, sp, #0
 8009320:	60f8      	str	r0, [r7, #12]
 8009322:	60b9      	str	r1, [r7, #8]
 8009324:	603b      	str	r3, [r7, #0]
 8009326:	4613      	mov	r3, r2
 8009328:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800932a:	e0af      	b.n	800948c <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800932c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009332:	f000 80ab 	beq.w	800948c <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009336:	f7f9 f943 	bl	80025c0 <HAL_GetTick>
 800933a:	4602      	mov	r2, r0
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	1ad3      	subs	r3, r2, r3
 8009340:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009342:	429a      	cmp	r2, r3
 8009344:	d302      	bcc.n	800934c <UART_WaitOnFlagUntilTimeout+0x32>
 8009346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009348:	2b00      	cmp	r3, #0
 800934a:	d140      	bne.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800935a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800935c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009360:	667b      	str	r3, [r7, #100]	@ 0x64
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	461a      	mov	r2, r3
 8009368:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800936a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800936c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009370:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1e6      	bne.n	800934c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3308      	adds	r3, #8
 8009384:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800938e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009390:	f023 0301 	bic.w	r3, r3, #1
 8009394:	663b      	str	r3, [r7, #96]	@ 0x60
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	3308      	adds	r3, #8
 800939c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800939e:	64ba      	str	r2, [r7, #72]	@ 0x48
 80093a0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80093a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093a6:	e841 2300 	strex	r3, r2, [r1]
 80093aa:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80093ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d1e5      	bne.n	800937e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2220      	movs	r2, #32
 80093be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80093ca:	2303      	movs	r3, #3
 80093cc:	e06f      	b.n	80094ae <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f003 0304 	and.w	r3, r3, #4
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d057      	beq.n	800948c <UART_WaitOnFlagUntilTimeout+0x172>
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	2b80      	cmp	r3, #128	@ 0x80
 80093e0:	d054      	beq.n	800948c <UART_WaitOnFlagUntilTimeout+0x172>
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	2b40      	cmp	r3, #64	@ 0x40
 80093e6:	d051      	beq.n	800948c <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	69db      	ldr	r3, [r3, #28]
 80093ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093f6:	d149      	bne.n	800948c <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009400:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009416:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009420:	637b      	str	r3, [r7, #52]	@ 0x34
 8009422:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009426:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800942e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e6      	bne.n	8009402 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	3308      	adds	r3, #8
 800943a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	e853 3f00 	ldrex	r3, [r3]
 8009442:	613b      	str	r3, [r7, #16]
   return(result);
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	f023 0301 	bic.w	r3, r3, #1
 800944a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	3308      	adds	r3, #8
 8009452:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009454:	623a      	str	r2, [r7, #32]
 8009456:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009458:	69f9      	ldr	r1, [r7, #28]
 800945a:	6a3a      	ldr	r2, [r7, #32]
 800945c:	e841 2300 	strex	r3, r2, [r1]
 8009460:	61bb      	str	r3, [r7, #24]
   return(result);
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1e5      	bne.n	8009434 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2220      	movs	r2, #32
 800946c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2220      	movs	r2, #32
 8009474:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2220      	movs	r2, #32
 800947c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2200      	movs	r2, #0
 8009484:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009488:	2303      	movs	r3, #3
 800948a:	e010      	b.n	80094ae <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	69da      	ldr	r2, [r3, #28]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	4013      	ands	r3, r2
 8009496:	68ba      	ldr	r2, [r7, #8]
 8009498:	429a      	cmp	r2, r3
 800949a:	bf0c      	ite	eq
 800949c:	2301      	moveq	r3, #1
 800949e:	2300      	movne	r3, #0
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	461a      	mov	r2, r3
 80094a4:	79fb      	ldrb	r3, [r7, #7]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	f43f af40 	beq.w	800932c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3770      	adds	r7, #112	@ 0x70
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
	...

080094b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b0a3      	sub	sp, #140	@ 0x8c
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	4613      	mov	r3, r2
 80094c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	88fa      	ldrh	r2, [r7, #6]
 80094d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	88fa      	ldrh	r2, [r7, #6]
 80094d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2200      	movs	r2, #0
 80094e0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094ea:	d10e      	bne.n	800950a <UART_Start_Receive_IT+0x52>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d105      	bne.n	8009500 <UART_Start_Receive_IT+0x48>
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80094fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094fe:	e02d      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	22ff      	movs	r2, #255	@ 0xff
 8009504:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009508:	e028      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10d      	bne.n	800952e <UART_Start_Receive_IT+0x76>
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d104      	bne.n	8009524 <UART_Start_Receive_IT+0x6c>
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	22ff      	movs	r2, #255	@ 0xff
 800951e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009522:	e01b      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	227f      	movs	r2, #127	@ 0x7f
 8009528:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800952c:	e016      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009536:	d10d      	bne.n	8009554 <UART_Start_Receive_IT+0x9c>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d104      	bne.n	800954a <UART_Start_Receive_IT+0x92>
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	227f      	movs	r2, #127	@ 0x7f
 8009544:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009548:	e008      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	223f      	movs	r2, #63	@ 0x3f
 800954e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009552:	e003      	b.n	800955c <UART_Start_Receive_IT+0xa4>
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2200      	movs	r2, #0
 8009558:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2222      	movs	r2, #34	@ 0x22
 8009568:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	3308      	adds	r3, #8
 8009572:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009576:	e853 3f00 	ldrex	r3, [r3]
 800957a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800957c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800957e:	f043 0301 	orr.w	r3, r3, #1
 8009582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	3308      	adds	r3, #8
 800958c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009590:	673a      	str	r2, [r7, #112]	@ 0x70
 8009592:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009594:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009596:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009598:	e841 2300 	strex	r3, r2, [r1]
 800959c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800959e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d1e3      	bne.n	800956c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095ac:	d14f      	bne.n	800964e <UART_Start_Receive_IT+0x196>
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80095b4:	88fa      	ldrh	r2, [r7, #6]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d349      	bcc.n	800964e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095c2:	d107      	bne.n	80095d4 <UART_Start_Receive_IT+0x11c>
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d103      	bne.n	80095d4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	4a46      	ldr	r2, [pc, #280]	@ (80096e8 <UART_Start_Receive_IT+0x230>)
 80095d0:	675a      	str	r2, [r3, #116]	@ 0x74
 80095d2:	e002      	b.n	80095da <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	4a45      	ldr	r2, [pc, #276]	@ (80096ec <UART_Start_Receive_IT+0x234>)
 80095d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	691b      	ldr	r3, [r3, #16]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d01a      	beq.n	8009618 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095ea:	e853 3f00 	ldrex	r3, [r3]
 80095ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80095f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	461a      	mov	r2, r3
 8009600:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009606:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009608:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800960a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800960c:	e841 2300 	strex	r3, r2, [r1]
 8009610:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1e4      	bne.n	80095e2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	3308      	adds	r3, #8
 800961e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009622:	e853 3f00 	ldrex	r3, [r3]
 8009626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800962e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	3308      	adds	r3, #8
 8009636:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009638:	64ba      	str	r2, [r7, #72]	@ 0x48
 800963a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800963e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009640:	e841 2300 	strex	r3, r2, [r1]
 8009644:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009648:	2b00      	cmp	r3, #0
 800964a:	d1e5      	bne.n	8009618 <UART_Start_Receive_IT+0x160>
 800964c:	e046      	b.n	80096dc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009656:	d107      	bne.n	8009668 <UART_Start_Receive_IT+0x1b0>
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d103      	bne.n	8009668 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	4a23      	ldr	r2, [pc, #140]	@ (80096f0 <UART_Start_Receive_IT+0x238>)
 8009664:	675a      	str	r2, [r3, #116]	@ 0x74
 8009666:	e002      	b.n	800966e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	4a22      	ldr	r2, [pc, #136]	@ (80096f4 <UART_Start_Receive_IT+0x23c>)
 800966c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d019      	beq.n	80096aa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967e:	e853 3f00 	ldrex	r3, [r3]
 8009682:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009686:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800968a:	677b      	str	r3, [r7, #116]	@ 0x74
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	461a      	mov	r2, r3
 8009692:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009694:	637b      	str	r3, [r7, #52]	@ 0x34
 8009696:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009698:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800969a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800969c:	e841 2300 	strex	r3, r2, [r1]
 80096a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80096a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d1e6      	bne.n	8009676 <UART_Start_Receive_IT+0x1be>
 80096a8:	e018      	b.n	80096dc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	e853 3f00 	ldrex	r3, [r3]
 80096b6:	613b      	str	r3, [r7, #16]
   return(result);
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	f043 0320 	orr.w	r3, r3, #32
 80096be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	461a      	mov	r2, r3
 80096c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096c8:	623b      	str	r3, [r7, #32]
 80096ca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096cc:	69f9      	ldr	r1, [r7, #28]
 80096ce:	6a3a      	ldr	r2, [r7, #32]
 80096d0:	e841 2300 	strex	r3, r2, [r1]
 80096d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1e6      	bne.n	80096aa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	378c      	adds	r7, #140	@ 0x8c
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bc80      	pop	{r7}
 80096e6:	4770      	bx	lr
 80096e8:	0800a0cd 	.word	0x0800a0cd
 80096ec:	08009d6d 	.word	0x08009d6d
 80096f0:	08009bb5 	.word	0x08009bb5
 80096f4:	080099fd 	.word	0x080099fd

080096f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b08f      	sub	sp, #60	@ 0x3c
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009706:	6a3b      	ldr	r3, [r7, #32]
 8009708:	e853 3f00 	ldrex	r3, [r3]
 800970c:	61fb      	str	r3, [r7, #28]
   return(result);
 800970e:	69fb      	ldr	r3, [r7, #28]
 8009710:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009714:	637b      	str	r3, [r7, #52]	@ 0x34
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	461a      	mov	r2, r3
 800971c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800971e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009720:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009722:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009724:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800972c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1e6      	bne.n	8009700 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	3308      	adds	r3, #8
 8009738:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	e853 3f00 	ldrex	r3, [r3]
 8009740:	60bb      	str	r3, [r7, #8]
   return(result);
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009748:	633b      	str	r3, [r7, #48]	@ 0x30
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	3308      	adds	r3, #8
 8009750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009752:	61ba      	str	r2, [r7, #24]
 8009754:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009756:	6979      	ldr	r1, [r7, #20]
 8009758:	69ba      	ldr	r2, [r7, #24]
 800975a:	e841 2300 	strex	r3, r2, [r1]
 800975e:	613b      	str	r3, [r7, #16]
   return(result);
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d1e5      	bne.n	8009732 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2220      	movs	r2, #32
 800976a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800976e:	bf00      	nop
 8009770:	373c      	adds	r7, #60	@ 0x3c
 8009772:	46bd      	mov	sp, r7
 8009774:	bc80      	pop	{r7}
 8009776:	4770      	bx	lr

08009778 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009778:	b480      	push	{r7}
 800977a:	b095      	sub	sp, #84	@ 0x54
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009788:	e853 3f00 	ldrex	r3, [r3]
 800978c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800978e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009790:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009794:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	461a      	mov	r2, r3
 800979c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800979e:	643b      	str	r3, [r7, #64]	@ 0x40
 80097a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097a6:	e841 2300 	strex	r3, r2, [r1]
 80097aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1e6      	bne.n	8009780 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	3308      	adds	r3, #8
 80097b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ba:	6a3b      	ldr	r3, [r7, #32]
 80097bc:	e853 3f00 	ldrex	r3, [r3]
 80097c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097c8:	f023 0301 	bic.w	r3, r3, #1
 80097cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3308      	adds	r3, #8
 80097d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097de:	e841 2300 	strex	r3, r2, [r1]
 80097e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1e3      	bne.n	80097b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d118      	bne.n	8009824 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	e853 3f00 	ldrex	r3, [r3]
 80097fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	f023 0310 	bic.w	r3, r3, #16
 8009806:	647b      	str	r3, [r7, #68]	@ 0x44
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	461a      	mov	r2, r3
 800980e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009810:	61bb      	str	r3, [r7, #24]
 8009812:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009814:	6979      	ldr	r1, [r7, #20]
 8009816:	69ba      	ldr	r2, [r7, #24]
 8009818:	e841 2300 	strex	r3, r2, [r1]
 800981c:	613b      	str	r3, [r7, #16]
   return(result);
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1e6      	bne.n	80097f2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2220      	movs	r2, #32
 8009828:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009838:	bf00      	nop
 800983a:	3754      	adds	r7, #84	@ 0x54
 800983c:	46bd      	mov	sp, r7
 800983e:	bc80      	pop	{r7}
 8009840:	4770      	bx	lr

08009842 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b090      	sub	sp, #64	@ 0x40
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800984e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0320 	and.w	r3, r3, #32
 800985a:	2b00      	cmp	r3, #0
 800985c:	d137      	bne.n	80098ce <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800985e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009860:	2200      	movs	r2, #0
 8009862:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	3308      	adds	r3, #8
 800986c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009870:	e853 3f00 	ldrex	r3, [r3]
 8009874:	623b      	str	r3, [r7, #32]
   return(result);
 8009876:	6a3b      	ldr	r3, [r7, #32]
 8009878:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800987c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800987e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	3308      	adds	r3, #8
 8009884:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009886:	633a      	str	r2, [r7, #48]	@ 0x30
 8009888:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800988c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800988e:	e841 2300 	strex	r3, r2, [r1]
 8009892:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1e5      	bne.n	8009866 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800989a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	e853 3f00 	ldrex	r3, [r3]
 80098a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	461a      	mov	r2, r3
 80098b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098b8:	61fb      	str	r3, [r7, #28]
 80098ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098bc:	69b9      	ldr	r1, [r7, #24]
 80098be:	69fa      	ldr	r2, [r7, #28]
 80098c0:	e841 2300 	strex	r3, r2, [r1]
 80098c4:	617b      	str	r3, [r7, #20]
   return(result);
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1e6      	bne.n	800989a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098cc:	e002      	b.n	80098d4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80098ce:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80098d0:	f7f9 fd00 	bl	80032d4 <HAL_UART_TxCpltCallback>
}
 80098d4:	bf00      	nop
 80098d6:	3740      	adds	r7, #64	@ 0x40
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f7ff f994 	bl	8008c18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098f0:	bf00      	nop
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009904:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800990c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009914:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009920:	2b80      	cmp	r3, #128	@ 0x80
 8009922:	d109      	bne.n	8009938 <UART_DMAError+0x40>
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	2b21      	cmp	r3, #33	@ 0x21
 8009928:	d106      	bne.n	8009938 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	2200      	movs	r2, #0
 800992e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009932:	6978      	ldr	r0, [r7, #20]
 8009934:	f7ff fee0 	bl	80096f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009942:	2b40      	cmp	r3, #64	@ 0x40
 8009944:	d109      	bne.n	800995a <UART_DMAError+0x62>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2b22      	cmp	r3, #34	@ 0x22
 800994a:	d106      	bne.n	800995a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	2200      	movs	r2, #0
 8009950:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009954:	6978      	ldr	r0, [r7, #20]
 8009956:	f7ff ff0f 	bl	8009778 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009960:	f043 0210 	orr.w	r2, r3, #16
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800996a:	6978      	ldr	r0, [r7, #20]
 800996c:	f7ff f95d 	bl	8008c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009970:	bf00      	nop
 8009972:	3718      	adds	r7, #24
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009984:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2200      	movs	r2, #0
 800998a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2200      	movs	r2, #0
 8009992:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f7ff f947 	bl	8008c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800999c:	bf00      	nop
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	e853 3f00 	ldrex	r3, [r3]
 80099b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099c0:	61fb      	str	r3, [r7, #28]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	61bb      	str	r3, [r7, #24]
 80099cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ce:	6979      	ldr	r1, [r7, #20]
 80099d0:	69ba      	ldr	r2, [r7, #24]
 80099d2:	e841 2300 	strex	r3, r2, [r1]
 80099d6:	613b      	str	r3, [r7, #16]
   return(result);
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d1e6      	bne.n	80099ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f7f9 fc71 	bl	80032d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099f2:	bf00      	nop
 80099f4:	3720      	adds	r7, #32
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
	...

080099fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b09c      	sub	sp, #112	@ 0x70
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009a0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a14:	2b22      	cmp	r3, #34	@ 0x22
 8009a16:	f040 80be 	bne.w	8009b96 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009a24:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009a28:	b2d9      	uxtb	r1, r3
 8009a2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009a2e:	b2da      	uxtb	r2, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a34:	400a      	ands	r2, r1
 8009a36:	b2d2      	uxtb	r2, r2
 8009a38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a3e:	1c5a      	adds	r2, r3, #1
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f040 80a1 	bne.w	8009ba6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a6c:	e853 3f00 	ldrex	r3, [r3]
 8009a70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a8a:	e841 2300 	strex	r3, r2, [r1]
 8009a8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1e6      	bne.n	8009a64 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3308      	adds	r3, #8
 8009a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa0:	e853 3f00 	ldrex	r3, [r3]
 8009aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa8:	f023 0301 	bic.w	r3, r3, #1
 8009aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3308      	adds	r3, #8
 8009ab4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009ab6:	647a      	str	r2, [r7, #68]	@ 0x44
 8009ab8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009abc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009abe:	e841 2300 	strex	r3, r2, [r1]
 8009ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1e5      	bne.n	8009a96 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2220      	movs	r2, #32
 8009ace:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a33      	ldr	r2, [pc, #204]	@ (8009bb0 <UART_RxISR_8BIT+0x1b4>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d01f      	beq.n	8009b28 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d018      	beq.n	8009b28 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afe:	e853 3f00 	ldrex	r3, [r3]
 8009b02:	623b      	str	r3, [r7, #32]
   return(result);
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	461a      	mov	r2, r3
 8009b12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b14:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b1c:	e841 2300 	strex	r3, r2, [r1]
 8009b20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d1e6      	bne.n	8009af6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d12e      	bne.n	8009b8e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	e853 3f00 	ldrex	r3, [r3]
 8009b42:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f023 0310 	bic.w	r3, r3, #16
 8009b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	461a      	mov	r2, r3
 8009b52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b54:	61fb      	str	r3, [r7, #28]
 8009b56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b58:	69b9      	ldr	r1, [r7, #24]
 8009b5a:	69fa      	ldr	r2, [r7, #28]
 8009b5c:	e841 2300 	strex	r3, r2, [r1]
 8009b60:	617b      	str	r3, [r7, #20]
   return(result);
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1e6      	bne.n	8009b36 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	69db      	ldr	r3, [r3, #28]
 8009b6e:	f003 0310 	and.w	r3, r3, #16
 8009b72:	2b10      	cmp	r3, #16
 8009b74:	d103      	bne.n	8009b7e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	2210      	movs	r2, #16
 8009b7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7ff f858 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b8c:	e00b      	b.n	8009ba6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f7f9 fbb6 	bl	8003300 <HAL_UART_RxCpltCallback>
}
 8009b94:	e007      	b.n	8009ba6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	699a      	ldr	r2, [r3, #24]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f042 0208 	orr.w	r2, r2, #8
 8009ba4:	619a      	str	r2, [r3, #24]
}
 8009ba6:	bf00      	nop
 8009ba8:	3770      	adds	r7, #112	@ 0x70
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	40008000 	.word	0x40008000

08009bb4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b09c      	sub	sp, #112	@ 0x70
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009bc2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bcc:	2b22      	cmp	r3, #34	@ 0x22
 8009bce:	f040 80be 	bne.w	8009d4e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bd8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009be2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009be6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009bea:	4013      	ands	r3, r2
 8009bec:	b29a      	uxth	r2, r3
 8009bee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bf0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bf6:	1c9a      	adds	r2, r3, #2
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	3b01      	subs	r3, #1
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f040 80a1 	bne.w	8009d5e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c24:	e853 3f00 	ldrex	r3, [r3]
 8009c28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c30:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	461a      	mov	r2, r3
 8009c38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c3c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c42:	e841 2300 	strex	r3, r2, [r1]
 8009c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d1e6      	bne.n	8009c1c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	3308      	adds	r3, #8
 8009c54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c58:	e853 3f00 	ldrex	r3, [r3]
 8009c5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c60:	f023 0301 	bic.w	r3, r3, #1
 8009c64:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3308      	adds	r3, #8
 8009c6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c76:	e841 2300 	strex	r3, r2, [r1]
 8009c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1e5      	bne.n	8009c4e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2220      	movs	r2, #32
 8009c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a33      	ldr	r2, [pc, #204]	@ (8009d68 <UART_RxISR_16BIT+0x1b4>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d01f      	beq.n	8009ce0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d018      	beq.n	8009ce0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb4:	6a3b      	ldr	r3, [r7, #32]
 8009cb6:	e853 3f00 	ldrex	r3, [r3]
 8009cba:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	461a      	mov	r2, r3
 8009cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cd4:	e841 2300 	strex	r3, r2, [r1]
 8009cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d1e6      	bne.n	8009cae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d12e      	bne.n	8009d46 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	e853 3f00 	ldrex	r3, [r3]
 8009cfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	f023 0310 	bic.w	r3, r3, #16
 8009d02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	461a      	mov	r2, r3
 8009d0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d0c:	61bb      	str	r3, [r7, #24]
 8009d0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d10:	6979      	ldr	r1, [r7, #20]
 8009d12:	69ba      	ldr	r2, [r7, #24]
 8009d14:	e841 2300 	strex	r3, r2, [r1]
 8009d18:	613b      	str	r3, [r7, #16]
   return(result);
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d1e6      	bne.n	8009cee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	69db      	ldr	r3, [r3, #28]
 8009d26:	f003 0310 	and.w	r3, r3, #16
 8009d2a:	2b10      	cmp	r3, #16
 8009d2c:	d103      	bne.n	8009d36 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2210      	movs	r2, #16
 8009d34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7fe ff7c 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d44:	e00b      	b.n	8009d5e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f7f9 fada 	bl	8003300 <HAL_UART_RxCpltCallback>
}
 8009d4c:	e007      	b.n	8009d5e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	699a      	ldr	r2, [r3, #24]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f042 0208 	orr.w	r2, r2, #8
 8009d5c:	619a      	str	r2, [r3, #24]
}
 8009d5e:	bf00      	nop
 8009d60:	3770      	adds	r7, #112	@ 0x70
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
 8009d66:	bf00      	nop
 8009d68:	40008000 	.word	0x40008000

08009d6c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b0ac      	sub	sp, #176	@ 0xb0
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d7a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	69db      	ldr	r3, [r3, #28]
 8009d84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009da2:	2b22      	cmp	r3, #34	@ 0x22
 8009da4:	f040 8182 	bne.w	800a0ac <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009dae:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009db2:	e125      	b.n	800a000 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dba:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009dbe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009dc2:	b2d9      	uxtb	r1, r3
 8009dc4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009dc8:	b2da      	uxtb	r2, r3
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dce:	400a      	ands	r2, r1
 8009dd0:	b2d2      	uxtb	r2, r2
 8009dd2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dd8:	1c5a      	adds	r2, r3, #1
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	3b01      	subs	r3, #1
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	69db      	ldr	r3, [r3, #28]
 8009df6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dfe:	f003 0307 	and.w	r3, r3, #7
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d053      	beq.n	8009eae <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e0a:	f003 0301 	and.w	r3, r3, #1
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d011      	beq.n	8009e36 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009e12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d00b      	beq.n	8009e36 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2201      	movs	r2, #1
 8009e24:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e2c:	f043 0201 	orr.w	r2, r3, #1
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e3a:	f003 0302 	and.w	r3, r3, #2
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d011      	beq.n	8009e66 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009e42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e46:	f003 0301 	and.w	r3, r3, #1
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00b      	beq.n	8009e66 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2202      	movs	r2, #2
 8009e54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e5c:	f043 0204 	orr.w	r2, r3, #4
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e6a:	f003 0304 	and.w	r3, r3, #4
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d011      	beq.n	8009e96 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009e72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00b      	beq.n	8009e96 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	2204      	movs	r2, #4
 8009e84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e8c:	f043 0202 	orr.w	r2, r3, #2
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d006      	beq.n	8009eae <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f7fe fec2 	bl	8008c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f040 80a2 	bne.w	800a000 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ec4:	e853 3f00 	ldrex	r3, [r3]
 8009ec8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ed0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	461a      	mov	r2, r3
 8009eda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ede:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ee0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009ee4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009ee6:	e841 2300 	strex	r3, r2, [r1]
 8009eea:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009eec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1e4      	bne.n	8009ebc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	3308      	adds	r3, #8
 8009ef8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009efc:	e853 3f00 	ldrex	r3, [r3]
 8009f00:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009f02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f08:	f023 0301 	bic.w	r3, r3, #1
 8009f0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3308      	adds	r3, #8
 8009f16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009f1a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009f1c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009f20:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009f22:	e841 2300 	strex	r3, r2, [r1]
 8009f26:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009f28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1e1      	bne.n	8009ef2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2220      	movs	r2, #32
 8009f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a5f      	ldr	r2, [pc, #380]	@ (800a0c4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d021      	beq.n	8009f90 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d01a      	beq.n	8009f90 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f62:	e853 3f00 	ldrex	r3, [r3]
 8009f66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009f6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	461a      	mov	r2, r3
 8009f78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f7e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f84:	e841 2300 	strex	r3, r2, [r1]
 8009f88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1e4      	bne.n	8009f5a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d130      	bne.n	8009ffa <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fa6:	e853 3f00 	ldrex	r3, [r3]
 8009faa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	f023 0310 	bic.w	r3, r3, #16
 8009fb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	461a      	mov	r2, r3
 8009fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fc2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009fc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009fc8:	e841 2300 	strex	r3, r2, [r1]
 8009fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1e4      	bne.n	8009f9e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	69db      	ldr	r3, [r3, #28]
 8009fda:	f003 0310 	and.w	r3, r3, #16
 8009fde:	2b10      	cmp	r3, #16
 8009fe0:	d103      	bne.n	8009fea <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2210      	movs	r2, #16
 8009fe8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f7fe fe22 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
 8009ff8:	e002      	b.n	800a000 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f7f9 f980 	bl	8003300 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a000:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a004:	2b00      	cmp	r3, #0
 800a006:	d006      	beq.n	800a016 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800a008:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a00c:	f003 0320 	and.w	r3, r3, #32
 800a010:	2b00      	cmp	r3, #0
 800a012:	f47f aecf 	bne.w	8009db4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a01c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a020:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a024:	2b00      	cmp	r3, #0
 800a026:	d049      	beq.n	800a0bc <UART_RxISR_8BIT_FIFOEN+0x350>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a02e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a032:	429a      	cmp	r2, r3
 800a034:	d242      	bcs.n	800a0bc <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	3308      	adds	r3, #8
 800a03c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03e:	6a3b      	ldr	r3, [r7, #32]
 800a040:	e853 3f00 	ldrex	r3, [r3]
 800a044:	61fb      	str	r3, [r7, #28]
   return(result);
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a04c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	3308      	adds	r3, #8
 800a056:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a05a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a05c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a060:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a062:	e841 2300 	strex	r3, r2, [r1]
 800a066:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1e3      	bne.n	800a036 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a15      	ldr	r2, [pc, #84]	@ (800a0c8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a072:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	e853 3f00 	ldrex	r3, [r3]
 800a080:	60bb      	str	r3, [r7, #8]
   return(result);
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	f043 0320 	orr.w	r3, r3, #32
 800a088:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	461a      	mov	r2, r3
 800a092:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a096:	61bb      	str	r3, [r7, #24]
 800a098:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09a:	6979      	ldr	r1, [r7, #20]
 800a09c:	69ba      	ldr	r2, [r7, #24]
 800a09e:	e841 2300 	strex	r3, r2, [r1]
 800a0a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1e4      	bne.n	800a074 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a0aa:	e007      	b.n	800a0bc <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	699a      	ldr	r2, [r3, #24]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f042 0208 	orr.w	r2, r2, #8
 800a0ba:	619a      	str	r2, [r3, #24]
}
 800a0bc:	bf00      	nop
 800a0be:	37b0      	adds	r7, #176	@ 0xb0
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	40008000 	.word	0x40008000
 800a0c8:	080099fd 	.word	0x080099fd

0800a0cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b0ae      	sub	sp, #184	@ 0xb8
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a0da:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	69db      	ldr	r3, [r3, #28]
 800a0e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a102:	2b22      	cmp	r3, #34	@ 0x22
 800a104:	f040 8186 	bne.w	800a414 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a10e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a112:	e129      	b.n	800a368 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a11a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a126:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a12a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a12e:	4013      	ands	r3, r2
 800a130:	b29a      	uxth	r2, r3
 800a132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a136:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a13c:	1c9a      	adds	r2, r3, #2
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a148:	b29b      	uxth	r3, r3
 800a14a:	3b01      	subs	r3, #1
 800a14c:	b29a      	uxth	r2, r3
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	69db      	ldr	r3, [r3, #28]
 800a15a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a15e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a162:	f003 0307 	and.w	r3, r3, #7
 800a166:	2b00      	cmp	r3, #0
 800a168:	d053      	beq.n	800a212 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a16a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	d011      	beq.n	800a19a <UART_RxISR_16BIT_FIFOEN+0xce>
 800a176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a17a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d00b      	beq.n	800a19a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2201      	movs	r2, #1
 800a188:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a190:	f043 0201 	orr.w	r2, r3, #1
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a19a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a19e:	f003 0302 	and.w	r3, r3, #2
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d011      	beq.n	800a1ca <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a1a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a1aa:	f003 0301 	and.w	r3, r3, #1
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d00b      	beq.n	800a1ca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	2202      	movs	r2, #2
 800a1b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c0:	f043 0204 	orr.w	r2, r3, #4
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a1ce:	f003 0304 	and.w	r3, r3, #4
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d011      	beq.n	800a1fa <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a1d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00b      	beq.n	800a1fa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2204      	movs	r2, #4
 800a1e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1f0:	f043 0202 	orr.w	r2, r3, #2
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a200:	2b00      	cmp	r3, #0
 800a202:	d006      	beq.n	800a212 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7fe fd10 	bl	8008c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a218:	b29b      	uxth	r3, r3
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	f040 80a4 	bne.w	800a368 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a226:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a228:	e853 3f00 	ldrex	r3, [r3]
 800a22c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a22e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a230:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a234:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	461a      	mov	r2, r3
 800a23e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a242:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a246:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a248:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a24a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a24e:	e841 2300 	strex	r3, r2, [r1]
 800a252:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a256:	2b00      	cmp	r3, #0
 800a258:	d1e2      	bne.n	800a220 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	3308      	adds	r3, #8
 800a260:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a264:	e853 3f00 	ldrex	r3, [r3]
 800a268:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a26a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a26c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a270:	f023 0301 	bic.w	r3, r3, #1
 800a274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3308      	adds	r3, #8
 800a27e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a282:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a284:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a286:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a288:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a28a:	e841 2300 	strex	r3, r2, [r1]
 800a28e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a290:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1e1      	bne.n	800a25a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2220      	movs	r2, #32
 800a29a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a5f      	ldr	r2, [pc, #380]	@ (800a42c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d021      	beq.n	800a2f8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d01a      	beq.n	800a2f8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2ca:	e853 3f00 	ldrex	r3, [r3]
 800a2ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a2d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2e6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a2ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a2ec:	e841 2300 	strex	r3, r2, [r1]
 800a2f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a2f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d1e4      	bne.n	800a2c2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d130      	bne.n	800a362 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30e:	e853 3f00 	ldrex	r3, [r3]
 800a312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a316:	f023 0310 	bic.w	r3, r3, #16
 800a31a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a328:	647b      	str	r3, [r7, #68]	@ 0x44
 800a32a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a32e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a330:	e841 2300 	strex	r3, r2, [r1]
 800a334:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e4      	bne.n	800a306 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	69db      	ldr	r3, [r3, #28]
 800a342:	f003 0310 	and.w	r3, r3, #16
 800a346:	2b10      	cmp	r3, #16
 800a348:	d103      	bne.n	800a352 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2210      	movs	r2, #16
 800a350:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a358:	4619      	mov	r1, r3
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7fe fc6e 	bl	8008c3c <HAL_UARTEx_RxEventCallback>
 800a360:	e002      	b.n	800a368 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f7f8 ffcc 	bl	8003300 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a368:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d006      	beq.n	800a37e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800a370:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a374:	f003 0320 	and.w	r3, r3, #32
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f47f aecb 	bne.w	800a114 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a384:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a388:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d049      	beq.n	800a424 <UART_RxISR_16BIT_FIFOEN+0x358>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a396:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d242      	bcs.n	800a424 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	3308      	adds	r3, #8
 800a3a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a8:	e853 3f00 	ldrex	r3, [r3]
 800a3ac:	623b      	str	r3, [r7, #32]
   return(result);
 800a3ae:	6a3b      	ldr	r3, [r7, #32]
 800a3b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	3308      	adds	r3, #8
 800a3be:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a3c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a3c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a3c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3ca:	e841 2300 	strex	r3, r2, [r1]
 800a3ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d1e3      	bne.n	800a39e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a15      	ldr	r2, [pc, #84]	@ (800a430 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a3da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	e853 3f00 	ldrex	r3, [r3]
 800a3e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f043 0320 	orr.w	r3, r3, #32
 800a3f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3fe:	61fb      	str	r3, [r7, #28]
 800a400:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a402:	69b9      	ldr	r1, [r7, #24]
 800a404:	69fa      	ldr	r2, [r7, #28]
 800a406:	e841 2300 	strex	r3, r2, [r1]
 800a40a:	617b      	str	r3, [r7, #20]
   return(result);
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d1e4      	bne.n	800a3dc <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a412:	e007      	b.n	800a424 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	699a      	ldr	r2, [r3, #24]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f042 0208 	orr.w	r2, r2, #8
 800a422:	619a      	str	r2, [r3, #24]
}
 800a424:	bf00      	nop
 800a426:	37b8      	adds	r7, #184	@ 0xb8
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	40008000 	.word	0x40008000
 800a430:	08009bb5 	.word	0x08009bb5

0800a434 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a434:	b480      	push	{r7}
 800a436:	b083      	sub	sp, #12
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	bc80      	pop	{r7}
 800a444:	4770      	bx	lr

0800a446 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a446:	b480      	push	{r7}
 800a448:	b083      	sub	sp, #12
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a44e:	bf00      	nop
 800a450:	370c      	adds	r7, #12
 800a452:	46bd      	mov	sp, r7
 800a454:	bc80      	pop	{r7}
 800a456:	4770      	bx	lr

0800a458 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a460:	bf00      	nop
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	bc80      	pop	{r7}
 800a468:	4770      	bx	lr

0800a46a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b088      	sub	sp, #32
 800a46e:	af02      	add	r7, sp, #8
 800a470:	60f8      	str	r0, [r7, #12]
 800a472:	1d3b      	adds	r3, r7, #4
 800a474:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a478:	2300      	movs	r3, #0
 800a47a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a482:	2b01      	cmp	r3, #1
 800a484:	d101      	bne.n	800a48a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a486:	2302      	movs	r3, #2
 800a488:	e046      	b.n	800a518 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2224      	movs	r2, #36	@ 0x24
 800a496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f022 0201 	bic.w	r2, r2, #1
 800a4a8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	430a      	orrs	r2, r1
 800a4bc:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d105      	bne.n	800a4d0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a4c4:	1d3b      	adds	r3, r7, #4
 800a4c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f000 f90e 	bl	800a6ec <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f042 0201 	orr.w	r2, r2, #1
 800a4de:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a4e0:	f7f8 f86e 	bl	80025c0 <HAL_GetTick>
 800a4e4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a4ea:	9300      	str	r3, [sp, #0]
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a4f4:	68f8      	ldr	r0, [r7, #12]
 800a4f6:	f7fe ff10 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d002      	beq.n	800a506 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a500:	2303      	movs	r3, #3
 800a502:	75fb      	strb	r3, [r7, #23]
 800a504:	e003      	b.n	800a50e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2220      	movs	r2, #32
 800a50a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a516:	7dfb      	ldrb	r3, [r7, #23]
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3718      	adds	r7, #24
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a520:	b480      	push	{r7}
 800a522:	b089      	sub	sp, #36	@ 0x24
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d101      	bne.n	800a536 <HAL_UARTEx_EnableStopMode+0x16>
 800a532:	2302      	movs	r3, #2
 800a534:	e021      	b.n	800a57a <HAL_UARTEx_EnableStopMode+0x5a>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2201      	movs	r2, #1
 800a53a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	e853 3f00 	ldrex	r3, [r3]
 800a54a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	f043 0302 	orr.w	r3, r3, #2
 800a552:	61fb      	str	r3, [r7, #28]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	461a      	mov	r2, r3
 800a55a:	69fb      	ldr	r3, [r7, #28]
 800a55c:	61bb      	str	r3, [r7, #24]
 800a55e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a560:	6979      	ldr	r1, [r7, #20]
 800a562:	69ba      	ldr	r2, [r7, #24]
 800a564:	e841 2300 	strex	r3, r2, [r1]
 800a568:	613b      	str	r3, [r7, #16]
   return(result);
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1e6      	bne.n	800a53e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2200      	movs	r2, #0
 800a574:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3724      	adds	r7, #36	@ 0x24
 800a57e:	46bd      	mov	sp, r7
 800a580:	bc80      	pop	{r7}
 800a582:	4770      	bx	lr

0800a584 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a592:	2b01      	cmp	r3, #1
 800a594:	d101      	bne.n	800a59a <HAL_UARTEx_DisableFifoMode+0x16>
 800a596:	2302      	movs	r3, #2
 800a598:	e027      	b.n	800a5ea <HAL_UARTEx_DisableFifoMode+0x66>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2224      	movs	r2, #36	@ 0x24
 800a5a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f022 0201 	bic.w	r2, r2, #1
 800a5c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a5c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2220      	movs	r2, #32
 800a5dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3714      	adds	r7, #20
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bc80      	pop	{r7}
 800a5f2:	4770      	bx	lr

0800a5f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a604:	2b01      	cmp	r3, #1
 800a606:	d101      	bne.n	800a60c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a608:	2302      	movs	r3, #2
 800a60a:	e02d      	b.n	800a668 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2201      	movs	r2, #1
 800a610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2224      	movs	r2, #36	@ 0x24
 800a618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f022 0201 	bic.w	r2, r2, #1
 800a632:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	430a      	orrs	r2, r1
 800a646:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f871 	bl	800a730 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2220      	movs	r2, #32
 800a65a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a680:	2b01      	cmp	r3, #1
 800a682:	d101      	bne.n	800a688 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a684:	2302      	movs	r3, #2
 800a686:	e02d      	b.n	800a6e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2201      	movs	r2, #1
 800a68c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2224      	movs	r2, #36	@ 0x24
 800a694:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f022 0201 	bic.w	r2, r2, #1
 800a6ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	683a      	ldr	r2, [r7, #0]
 800a6c0:	430a      	orrs	r2, r1
 800a6c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 f833 	bl	800a730 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2220      	movs	r2, #32
 800a6d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6e2:	2300      	movs	r3, #0
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b085      	sub	sp, #20
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	1d3b      	adds	r3, r7, #4
 800a6f6:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	f023 0210 	bic.w	r2, r3, #16
 800a704:	893b      	ldrh	r3, [r7, #8]
 800a706:	4619      	mov	r1, r3
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	430a      	orrs	r2, r1
 800a70e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a71a:	7abb      	ldrb	r3, [r7, #10]
 800a71c:	061a      	lsls	r2, r3, #24
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	430a      	orrs	r2, r1
 800a724:	605a      	str	r2, [r3, #4]
}
 800a726:	bf00      	nop
 800a728:	3714      	adds	r7, #20
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bc80      	pop	{r7}
 800a72e:	4770      	bx	lr

0800a730 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d108      	bne.n	800a752 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2201      	movs	r2, #1
 800a744:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2201      	movs	r2, #1
 800a74c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a750:	e031      	b.n	800a7b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a752:	2308      	movs	r3, #8
 800a754:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a756:	2308      	movs	r3, #8
 800a758:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	0e5b      	lsrs	r3, r3, #25
 800a762:	b2db      	uxtb	r3, r3
 800a764:	f003 0307 	and.w	r3, r3, #7
 800a768:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	0f5b      	lsrs	r3, r3, #29
 800a772:	b2db      	uxtb	r3, r3
 800a774:	f003 0307 	and.w	r3, r3, #7
 800a778:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a77a:	7bbb      	ldrb	r3, [r7, #14]
 800a77c:	7b3a      	ldrb	r2, [r7, #12]
 800a77e:	4910      	ldr	r1, [pc, #64]	@ (800a7c0 <UARTEx_SetNbDataToProcess+0x90>)
 800a780:	5c8a      	ldrb	r2, [r1, r2]
 800a782:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a786:	7b3a      	ldrb	r2, [r7, #12]
 800a788:	490e      	ldr	r1, [pc, #56]	@ (800a7c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a78a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a78c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a790:	b29a      	uxth	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a798:	7bfb      	ldrb	r3, [r7, #15]
 800a79a:	7b7a      	ldrb	r2, [r7, #13]
 800a79c:	4908      	ldr	r1, [pc, #32]	@ (800a7c0 <UARTEx_SetNbDataToProcess+0x90>)
 800a79e:	5c8a      	ldrb	r2, [r1, r2]
 800a7a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7a4:	7b7a      	ldrb	r2, [r7, #13]
 800a7a6:	4907      	ldr	r1, [pc, #28]	@ (800a7c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a7a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7ae:	b29a      	uxth	r2, r3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a7b6:	bf00      	nop
 800a7b8:	3714      	adds	r7, #20
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bc80      	pop	{r7}
 800a7be:	4770      	bx	lr
 800a7c0:	08022e88 	.word	0x08022e88
 800a7c4:	08022e90 	.word	0x08022e90

0800a7c8 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a7cc:	f7f7 fd94 	bl	80022f8 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a7d0:	f000 f820 	bl	800a814 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a7d4:	bf00      	nop
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e0:	f014 f830 	bl	801e844 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a7e4:	bf00      	nop
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a7ec:	f3bf 8f4f 	dsb	sy
}
 800a7f0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a7f2:	4b06      	ldr	r3, [pc, #24]	@ (800a80c <__NVIC_SystemReset+0x24>)
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a7fa:	4904      	ldr	r1, [pc, #16]	@ (800a80c <__NVIC_SystemReset+0x24>)
 800a7fc:	4b04      	ldr	r3, [pc, #16]	@ (800a810 <__NVIC_SystemReset+0x28>)
 800a7fe:	4313      	orrs	r3, r2
 800a800:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a802:	f3bf 8f4f 	dsb	sy
}
 800a806:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a808:	bf00      	nop
 800a80a:	e7fd      	b.n	800a808 <__NVIC_SystemReset+0x20>
 800a80c:	e000ed00 	.word	0xe000ed00
 800a810:	05fa0004 	.word	0x05fa0004

0800a814 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a81a:	2300      	movs	r3, #0
 800a81c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a81e:	2300      	movs	r3, #0
 800a820:	9302      	str	r3, [sp, #8]
 800a822:	2303      	movs	r3, #3
 800a824:	9301      	str	r3, [sp, #4]
 800a826:	2301      	movs	r3, #1
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	4b59      	ldr	r3, [pc, #356]	@ (800a990 <LoRaWAN_Init+0x17c>)
 800a82c:	2200      	movs	r2, #0
 800a82e:	2100      	movs	r1, #0
 800a830:	2002      	movs	r0, #2
 800a832:	f014 fc53 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a836:	2301      	movs	r3, #1
 800a838:	9302      	str	r3, [sp, #8]
 800a83a:	2306      	movs	r3, #6
 800a83c:	9301      	str	r3, [sp, #4]
 800a83e:	2302      	movs	r3, #2
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	4b54      	ldr	r3, [pc, #336]	@ (800a994 <LoRaWAN_Init+0x180>)
 800a844:	2200      	movs	r2, #0
 800a846:	2100      	movs	r1, #0
 800a848:	2002      	movs	r0, #2
 800a84a:	f014 fc47 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a84e:	2301      	movs	r3, #1
 800a850:	9302      	str	r3, [sp, #8]
 800a852:	2303      	movs	r3, #3
 800a854:	9301      	str	r3, [sp, #4]
 800a856:	2301      	movs	r3, #1
 800a858:	9300      	str	r3, [sp, #0]
 800a85a:	4b4f      	ldr	r3, [pc, #316]	@ (800a998 <LoRaWAN_Init+0x184>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	2100      	movs	r1, #0
 800a860:	2002      	movs	r0, #2
 800a862:	f014 fc3b 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a866:	1d3b      	adds	r3, r7, #4
 800a868:	4619      	mov	r1, r3
 800a86a:	2000      	movs	r0, #0
 800a86c:	f003 fa62 	bl	800dd34 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	0e1b      	lsrs	r3, r3, #24
 800a874:	b2db      	uxtb	r3, r3
 800a876:	461a      	mov	r2, r3
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	0c1b      	lsrs	r3, r3, #16
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	4619      	mov	r1, r3
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	0a1b      	lsrs	r3, r3, #8
 800a884:	b2db      	uxtb	r3, r3
 800a886:	9302      	str	r3, [sp, #8]
 800a888:	9101      	str	r1, [sp, #4]
 800a88a:	9200      	str	r2, [sp, #0]
 800a88c:	4b43      	ldr	r3, [pc, #268]	@ (800a99c <LoRaWAN_Init+0x188>)
 800a88e:	2200      	movs	r2, #0
 800a890:	2100      	movs	r1, #0
 800a892:	2002      	movs	r0, #2
 800a894:	f014 fc22 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a898:	1d3b      	adds	r3, r7, #4
 800a89a:	4619      	mov	r1, r3
 800a89c:	2001      	movs	r0, #1
 800a89e:	f003 fa49 	bl	800dd34 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	0e1b      	lsrs	r3, r3, #24
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	0c1b      	lsrs	r3, r3, #16
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	0a1b      	lsrs	r3, r3, #8
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	b2c0      	uxtb	r0, r0
 800a8bc:	9003      	str	r0, [sp, #12]
 800a8be:	9302      	str	r3, [sp, #8]
 800a8c0:	9101      	str	r1, [sp, #4]
 800a8c2:	9200      	str	r2, [sp, #0]
 800a8c4:	4b36      	ldr	r3, [pc, #216]	@ (800a9a0 <LoRaWAN_Init+0x18c>)
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	2002      	movs	r0, #2
 800a8cc:	f014 fc06 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	4b33      	ldr	r3, [pc, #204]	@ (800a9a4 <LoRaWAN_Init+0x190>)
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a8dc:	4832      	ldr	r0, [pc, #200]	@ (800a9a8 <LoRaWAN_Init+0x194>)
 800a8de:	f014 f94f 	bl	801eb80 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	9300      	str	r3, [sp, #0]
 800a8e6:	4b31      	ldr	r3, [pc, #196]	@ (800a9ac <LoRaWAN_Init+0x198>)
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a8ee:	4830      	ldr	r0, [pc, #192]	@ (800a9b0 <LoRaWAN_Init+0x19c>)
 800a8f0:	f014 f946 	bl	801eb80 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	9300      	str	r3, [sp, #0]
 800a8f8:	4b2e      	ldr	r3, [pc, #184]	@ (800a9b4 <LoRaWAN_Init+0x1a0>)
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a900:	482d      	ldr	r0, [pc, #180]	@ (800a9b8 <LoRaWAN_Init+0x1a4>)
 800a902:	f014 f93d 	bl	801eb80 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a906:	2300      	movs	r3, #0
 800a908:	9300      	str	r3, [sp, #0]
 800a90a:	4b2c      	ldr	r3, [pc, #176]	@ (800a9bc <LoRaWAN_Init+0x1a8>)
 800a90c:	2200      	movs	r2, #0
 800a90e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a912:	482b      	ldr	r0, [pc, #172]	@ (800a9c0 <LoRaWAN_Init+0x1ac>)
 800a914:	f014 f934 	bl	801eb80 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a918:	4a2a      	ldr	r2, [pc, #168]	@ (800a9c4 <LoRaWAN_Init+0x1b0>)
 800a91a:	2100      	movs	r1, #0
 800a91c:	2001      	movs	r0, #1
 800a91e:	f014 f88d 	bl	801ea3c <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a922:	4a29      	ldr	r2, [pc, #164]	@ (800a9c8 <LoRaWAN_Init+0x1b4>)
 800a924:	2100      	movs	r1, #0
 800a926:	2002      	movs	r0, #2
 800a928:	f014 f888 	bl	801ea3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a92c:	4a27      	ldr	r2, [pc, #156]	@ (800a9cc <LoRaWAN_Init+0x1b8>)
 800a92e:	2100      	movs	r1, #0
 800a930:	2004      	movs	r0, #4
 800a932:	f014 f883 	bl	801ea3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a936:	4a26      	ldr	r2, [pc, #152]	@ (800a9d0 <LoRaWAN_Init+0x1bc>)
 800a938:	2100      	movs	r1, #0
 800a93a:	2008      	movs	r0, #8
 800a93c:	f014 f87e 	bl	801ea3c <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a940:	f000 fd3e 	bl	800b3c0 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a944:	4923      	ldr	r1, [pc, #140]	@ (800a9d4 <LoRaWAN_Init+0x1c0>)
 800a946:	4824      	ldr	r0, [pc, #144]	@ (800a9d8 <LoRaWAN_Init+0x1c4>)
 800a948:	f002 fa5a 	bl	800ce00 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a94c:	4823      	ldr	r0, [pc, #140]	@ (800a9dc <LoRaWAN_Init+0x1c8>)
 800a94e:	f002 fac5 	bl	800cedc <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a952:	4819      	ldr	r0, [pc, #100]	@ (800a9b8 <LoRaWAN_Init+0x1a4>)
 800a954:	f014 f94a 	bl	801ebec <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a958:	4b21      	ldr	r3, [pc, #132]	@ (800a9e0 <LoRaWAN_Init+0x1cc>)
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	4a21      	ldr	r2, [pc, #132]	@ (800a9e4 <LoRaWAN_Init+0x1d0>)
 800a95e:	7812      	ldrb	r2, [r2, #0]
 800a960:	4611      	mov	r1, r2
 800a962:	4618      	mov	r0, r3
 800a964:	f002 fc1e 	bl	800d1a4 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a968:	4b1f      	ldr	r3, [pc, #124]	@ (800a9e8 <LoRaWAN_Init+0x1d4>)
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d10b      	bne.n	800a988 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a970:	4b1e      	ldr	r3, [pc, #120]	@ (800a9ec <LoRaWAN_Init+0x1d8>)
 800a972:	6819      	ldr	r1, [r3, #0]
 800a974:	2300      	movs	r3, #0
 800a976:	9300      	str	r3, [sp, #0]
 800a978:	4b1d      	ldr	r3, [pc, #116]	@ (800a9f0 <LoRaWAN_Init+0x1dc>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	481d      	ldr	r0, [pc, #116]	@ (800a9f4 <LoRaWAN_Init+0x1e0>)
 800a97e:	f014 f8ff 	bl	801eb80 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a982:	481c      	ldr	r0, [pc, #112]	@ (800a9f4 <LoRaWAN_Init+0x1e0>)
 800a984:	f014 f932 	bl	801ebec <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a988:	bf00      	nop
 800a98a:	3708      	adds	r7, #8
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}
 800a990:	0802248c 	.word	0x0802248c
 800a994:	080224b0 	.word	0x080224b0
 800a998:	080224d4 	.word	0x080224d4
 800a99c:	080224f8 	.word	0x080224f8
 800a9a0:	0802251c 	.word	0x0802251c
 800a9a4:	0800aee1 	.word	0x0800aee1
 800a9a8:	200009b4 	.word	0x200009b4
 800a9ac:	0800aef3 	.word	0x0800aef3
 800a9b0:	200009cc 	.word	0x200009cc
 800a9b4:	0800af05 	.word	0x0800af05
 800a9b8:	200009e4 	.word	0x200009e4
 800a9bc:	0800b2c1 	.word	0x0800b2c1
 800a9c0:	200008a8 	.word	0x200008a8
 800a9c4:	0800d139 	.word	0x0800d139
 800a9c8:	0800ab91 	.word	0x0800ab91
 800a9cc:	0800b2e5 	.word	0x0800b2e5
 800a9d0:	0800b241 	.word	0x0800b241
 800a9d4:	01030000 	.word	0x01030000
 800a9d8:	20000038 	.word	0x20000038
 800a9dc:	20000084 	.word	0x20000084
 800a9e0:	20000034 	.word	0x20000034
 800a9e4:	20000035 	.word	0x20000035
 800a9e8:	2000088c 	.word	0x2000088c
 800a9ec:	2000009c 	.word	0x2000009c
 800a9f0:	0800aebd 	.word	0x0800aebd
 800a9f4:	20000890 	.word	0x20000890

0800a9f8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	4603      	mov	r3, r0
 800aa00:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800aa02:	88fb      	ldrh	r3, [r7, #6]
 800aa04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa08:	d003      	beq.n	800aa12 <HAL_GPIO_EXTI_Callback+0x1a>
 800aa0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa0e:	d00e      	beq.n	800aa2e <HAL_GPIO_EXTI_Callback+0x36>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800aa10:	e012      	b.n	800aa38 <HAL_GPIO_EXTI_Callback+0x40>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800aa12:	2201      	movs	r2, #1
 800aa14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800aa18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800aa1c:	f7fb f810 	bl	8005a40 <HAL_GPIO_WritePin>
      UTIL_TIMER_Start(&LedTimer);
 800aa20:	4807      	ldr	r0, [pc, #28]	@ (800aa40 <HAL_GPIO_EXTI_Callback+0x48>)
 800aa22:	f014 f8e3 	bl	801ebec <UTIL_TIMER_Start>
      button_pressed = 1;
 800aa26:	4b07      	ldr	r3, [pc, #28]	@ (800aa44 <HAL_GPIO_EXTI_Callback+0x4c>)
 800aa28:	2201      	movs	r2, #1
 800aa2a:	701a      	strb	r2, [r3, #0]
      break;
 800aa2c:	e004      	b.n	800aa38 <HAL_GPIO_EXTI_Callback+0x40>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800aa2e:	2100      	movs	r1, #0
 800aa30:	2002      	movs	r0, #2
 800aa32:	f014 f825 	bl	801ea80 <UTIL_SEQ_SetTask>
      break;
 800aa36:	bf00      	nop
  }
}
 800aa38:	bf00      	nop
 800aa3a:	3708      	adds	r7, #8
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	200003ac 	.word	0x200003ac
 800aa44:	200003a9 	.word	0x200003a9

0800aa48 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800aa48:	b5b0      	push	{r4, r5, r7, lr}
 800aa4a:	b08a      	sub	sp, #40	@ 0x28
 800aa4c:	af06      	add	r7, sp, #24
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800aa52:	2300      	movs	r3, #0
 800aa54:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f000 8086 	beq.w	800ab6a <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800aa5e:	4845      	ldr	r0, [pc, #276]	@ (800ab74 <OnRxData+0x12c>)
 800aa60:	f014 f8c4 	bl	801ebec <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d05a      	beq.n	800ab22 <OnRxData+0xda>
    {
      if (appData != NULL)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d057      	beq.n	800ab22 <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d050      	beq.n	800ab22 <OnRxData+0xda>
        {
          switch (appData->Port)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	2b02      	cmp	r3, #2
 800aa86:	d01f      	beq.n	800aac8 <OnRxData+0x80>
 800aa88:	2b03      	cmp	r3, #3
 800aa8a:	d145      	bne.n	800ab18 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	785b      	ldrb	r3, [r3, #1]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d143      	bne.n	800ab1c <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	2b02      	cmp	r3, #2
 800aa9c:	d00e      	beq.n	800aabc <OnRxData+0x74>
 800aa9e:	2b02      	cmp	r3, #2
 800aaa0:	dc10      	bgt.n	800aac4 <OnRxData+0x7c>
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d002      	beq.n	800aaac <OnRxData+0x64>
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d004      	beq.n	800aab4 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800aaaa:	e00b      	b.n	800aac4 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800aaac:	2000      	movs	r0, #0
 800aaae:	f002 fd2d 	bl	800d50c <LmHandlerRequestClass>
                    break;
 800aab2:	e008      	b.n	800aac6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800aab4:	2001      	movs	r0, #1
 800aab6:	f002 fd29 	bl	800d50c <LmHandlerRequestClass>
                    break;
 800aaba:	e004      	b.n	800aac6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800aabc:	2002      	movs	r0, #2
 800aabe:	f002 fd25 	bl	800d50c <LmHandlerRequestClass>
                    break;
 800aac2:	e000      	b.n	800aac6 <OnRxData+0x7e>
                    break;
 800aac4:	bf00      	nop
                }
              }
              break;
 800aac6:	e029      	b.n	800ab1c <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	785b      	ldrb	r3, [r3, #1]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d127      	bne.n	800ab20 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	f003 0301 	and.w	r3, r3, #1
 800aada:	b2da      	uxtb	r2, r3
 800aadc:	4b26      	ldr	r3, [pc, #152]	@ (800ab78 <OnRxData+0x130>)
 800aade:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800aae0:	4b25      	ldr	r3, [pc, #148]	@ (800ab78 <OnRxData+0x130>)
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10b      	bne.n	800ab00 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800aae8:	4b24      	ldr	r3, [pc, #144]	@ (800ab7c <OnRxData+0x134>)
 800aaea:	2200      	movs	r2, #0
 800aaec:	2100      	movs	r1, #0
 800aaee:	2003      	movs	r0, #3
 800aaf0:	f014 faf4 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	2120      	movs	r1, #32
 800aaf8:	4821      	ldr	r0, [pc, #132]	@ (800ab80 <OnRxData+0x138>)
 800aafa:	f7fa ffa1 	bl	8005a40 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800aafe:	e00f      	b.n	800ab20 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ab00:	4b20      	ldr	r3, [pc, #128]	@ (800ab84 <OnRxData+0x13c>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	2100      	movs	r1, #0
 800ab06:	2003      	movs	r0, #3
 800ab08:	f014 fae8 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2120      	movs	r1, #32
 800ab10:	481b      	ldr	r0, [pc, #108]	@ (800ab80 <OnRxData+0x138>)
 800ab12:	f7fa ff95 	bl	8005a40 <HAL_GPIO_WritePin>
              break;
 800ab16:	e003      	b.n	800ab20 <OnRxData+0xd8>

            default:

              break;
 800ab18:	bf00      	nop
 800ab1a:	e002      	b.n	800ab22 <OnRxData+0xda>
              break;
 800ab1c:	bf00      	nop
 800ab1e:	e000      	b.n	800ab22 <OnRxData+0xda>
              break;
 800ab20:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	7c1b      	ldrb	r3, [r3, #16]
 800ab26:	2b05      	cmp	r3, #5
 800ab28:	d81f      	bhi.n	800ab6a <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	68db      	ldr	r3, [r3, #12]
 800ab2e:	7bfa      	ldrb	r2, [r7, #15]
 800ab30:	6839      	ldr	r1, [r7, #0]
 800ab32:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800ab36:	460c      	mov	r4, r1
 800ab38:	6839      	ldr	r1, [r7, #0]
 800ab3a:	7c09      	ldrb	r1, [r1, #16]
 800ab3c:	4608      	mov	r0, r1
 800ab3e:	4912      	ldr	r1, [pc, #72]	@ (800ab88 <OnRxData+0x140>)
 800ab40:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ab44:	6838      	ldr	r0, [r7, #0]
 800ab46:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800ab4a:	4605      	mov	r5, r0
 800ab4c:	6838      	ldr	r0, [r7, #0]
 800ab4e:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800ab52:	9005      	str	r0, [sp, #20]
 800ab54:	9504      	str	r5, [sp, #16]
 800ab56:	9103      	str	r1, [sp, #12]
 800ab58:	9402      	str	r4, [sp, #8]
 800ab5a:	9201      	str	r2, [sp, #4]
 800ab5c:	9300      	str	r3, [sp, #0]
 800ab5e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab8c <OnRxData+0x144>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	2100      	movs	r1, #0
 800ab64:	2003      	movs	r0, #3
 800ab66:	f014 fab9 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800ab6a:	bf00      	nop
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bdb0      	pop	{r4, r5, r7, pc}
 800ab72:	bf00      	nop
 800ab74:	200009cc 	.word	0x200009cc
 800ab78:	200009b2 	.word	0x200009b2
 800ab7c:	08022540 	.word	0x08022540
 800ab80:	48000400 	.word	0x48000400
 800ab84:	0802254c 	.word	0x0802254c
 800ab88:	2000001c 	.word	0x2000001c
 800ab8c:	08022558 	.word	0x08022558

0800ab90 <SendTxData>:

static void SendTxData(void)
{
 800ab90:	b5b0      	push	{r4, r5, r7, lr}
 800ab92:	b090      	sub	sp, #64	@ 0x40
 800ab94:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800ab96:	23ff      	movs	r3, #255	@ 0xff
 800ab98:	75fb      	strb	r3, [r7, #23]
  UTIL_TIMER_Time_t nextTxIn = 0;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t i = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	613b      	str	r3, [r7, #16]

  AppData.Port = LORAWAN_USER_APP_PORT;
 800aba2:	4b9c      	ldr	r3, [pc, #624]	@ (800ae14 <SendTxData+0x284>)
 800aba4:	2202      	movs	r2, #2
 800aba6:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos
  if (meter_data_ready) {
 800aba8:	4b9b      	ldr	r3, [pc, #620]	@ (800ae18 <SendTxData+0x288>)
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	b2db      	uxtb	r3, r3
 800abae:	2b00      	cmp	r3, #0
 800abb0:	f000 80fc 	beq.w	800adac <SendTxData+0x21c>
      APP_LOG(TS_ON, VLEVEL_M, "Parseando y enviando datos del medidor...\r\n");
 800abb4:	4b99      	ldr	r3, [pc, #612]	@ (800ae1c <SendTxData+0x28c>)
 800abb6:	2201      	movs	r2, #1
 800abb8:	2100      	movs	r1, #0
 800abba:	2002      	movs	r0, #2
 800abbc:	f014 fa8e 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>

      // Parsear valores directamente del buffer UART
      float energia_activa = 0.0f;
 800abc0:	f04f 0300 	mov.w	r3, #0
 800abc4:	623b      	str	r3, [r7, #32]
      float potencia_activa = 0.0f;
 800abc6:	f04f 0300 	mov.w	r3, #0
 800abca:	61fb      	str	r3, [r7, #28]
      uint32_t numero_serie = 0;
 800abcc:	2300      	movs	r3, #0
 800abce:	61bb      	str	r3, [r7, #24]

      // Parsear 1.8.0 (Energa activa total)
      char *pos = strstr(uart_rx_buffer, "1.8.0(");
 800abd0:	4993      	ldr	r1, [pc, #588]	@ (800ae20 <SendTxData+0x290>)
 800abd2:	4894      	ldr	r0, [pc, #592]	@ (800ae24 <SendTxData+0x294>)
 800abd4:	f015 fca7 	bl	8020526 <strstr>
 800abd8:	60f8      	str	r0, [r7, #12]
      if (pos != NULL) {
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00b      	beq.n	800abf8 <SendTxData+0x68>
          pos += 6; // Saltar "1.8.0("
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	3306      	adds	r3, #6
 800abe4:	60fb      	str	r3, [r7, #12]
          energia_activa = atof(pos);
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	f014 fcf0 	bl	801f5cc <atof>
 800abec:	4603      	mov	r3, r0
 800abee:	4618      	mov	r0, r3
 800abf0:	f7f6 f92a 	bl	8000e48 <__aeabi_i2f>
 800abf4:	4603      	mov	r3, r0
 800abf6:	623b      	str	r3, [r7, #32]
      }

      // Parsear 1.6.0 (Potencia activa)
      pos = strstr(uart_rx_buffer, "1.6.0(");
 800abf8:	498b      	ldr	r1, [pc, #556]	@ (800ae28 <SendTxData+0x298>)
 800abfa:	488a      	ldr	r0, [pc, #552]	@ (800ae24 <SendTxData+0x294>)
 800abfc:	f015 fc93 	bl	8020526 <strstr>
 800ac00:	60f8      	str	r0, [r7, #12]
      if (pos != NULL) {
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d00b      	beq.n	800ac20 <SendTxData+0x90>
          pos += 6;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	3306      	adds	r3, #6
 800ac0c:	60fb      	str	r3, [r7, #12]
          potencia_activa = atof(pos);
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f014 fcdc 	bl	801f5cc <atof>
 800ac14:	4603      	mov	r3, r0
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7f6 f916 	bl	8000e48 <__aeabi_i2f>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	61fb      	str	r3, [r7, #28]
      }

      // Parsear C.1.0 (Nmero de serie)
      pos = strstr(uart_rx_buffer, "C.1.0(");
 800ac20:	4982      	ldr	r1, [pc, #520]	@ (800ae2c <SendTxData+0x29c>)
 800ac22:	4880      	ldr	r0, [pc, #512]	@ (800ae24 <SendTxData+0x294>)
 800ac24:	f015 fc7f 	bl	8020526 <strstr>
 800ac28:	60f8      	str	r0, [r7, #12]
      if (pos != NULL) {
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d007      	beq.n	800ac40 <SendTxData+0xb0>
          pos += 6;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	3306      	adds	r3, #6
 800ac34:	60fb      	str	r3, [r7, #12]
          numero_serie = atol(pos);
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f014 fccb 	bl	801f5d2 <atol>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	61bb      	str	r3, [r7, #24]
      }

      APP_LOG(TS_ON, VLEVEL_M, "Energia: %.2f kWh, Potencia: %.3f kW, Serie: %lu\r\n",
 800ac40:	6a38      	ldr	r0, [r7, #32]
 800ac42:	f7f5 fd0d 	bl	8000660 <__aeabi_f2d>
 800ac46:	4604      	mov	r4, r0
 800ac48:	460d      	mov	r5, r1
 800ac4a:	69f8      	ldr	r0, [r7, #28]
 800ac4c:	f7f5 fd08 	bl	8000660 <__aeabi_f2d>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	69b9      	ldr	r1, [r7, #24]
 800ac56:	9104      	str	r1, [sp, #16]
 800ac58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac5c:	e9cd 4500 	strd	r4, r5, [sp]
 800ac60:	4b73      	ldr	r3, [pc, #460]	@ (800ae30 <SendTxData+0x2a0>)
 800ac62:	2201      	movs	r2, #1
 800ac64:	2100      	movs	r1, #0
 800ac66:	2002      	movs	r0, #2
 800ac68:	f014 fa38 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      // [4-7]: Nmero de serie (uint32)
      // [8-9]: Potencia activa (uint16, en W)
      // [10]: Batera
      // [11-13]: Reservado

      uint32_t energia_wh = (uint32_t)(energia_activa * 1000);
 800ac6c:	4971      	ldr	r1, [pc, #452]	@ (800ae34 <SendTxData+0x2a4>)
 800ac6e:	6a38      	ldr	r0, [r7, #32]
 800ac70:	f7f5 fade 	bl	8000230 <__aeabi_fmul>
 800ac74:	4603      	mov	r3, r0
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7f6 f960 	bl	8000f3c <__aeabi_f2uiz>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	60bb      	str	r3, [r7, #8]
      uint16_t potencia_w = (uint16_t)(potencia_activa * 1000);
 800ac80:	496c      	ldr	r1, [pc, #432]	@ (800ae34 <SendTxData+0x2a4>)
 800ac82:	69f8      	ldr	r0, [r7, #28]
 800ac84:	f7f5 fad4 	bl	8000230 <__aeabi_fmul>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f7f6 f956 	bl	8000f3c <__aeabi_f2uiz>
 800ac90:	4603      	mov	r3, r0
 800ac92:	80fb      	strh	r3, [r7, #6]

      AppData.Buffer[i++] = (energia_wh >> 24) & 0xFF;
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	0e18      	lsrs	r0, r3, #24
 800ac98:	4b5e      	ldr	r3, [pc, #376]	@ (800ae14 <SendTxData+0x284>)
 800ac9a:	685a      	ldr	r2, [r3, #4]
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	1c59      	adds	r1, r3, #1
 800aca0:	6139      	str	r1, [r7, #16]
 800aca2:	4413      	add	r3, r2
 800aca4:	b2c2      	uxtb	r2, r0
 800aca6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (energia_wh >> 16) & 0xFF;
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	0c18      	lsrs	r0, r3, #16
 800acac:	4b59      	ldr	r3, [pc, #356]	@ (800ae14 <SendTxData+0x284>)
 800acae:	685a      	ldr	r2, [r3, #4]
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	1c59      	adds	r1, r3, #1
 800acb4:	6139      	str	r1, [r7, #16]
 800acb6:	4413      	add	r3, r2
 800acb8:	b2c2      	uxtb	r2, r0
 800acba:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (energia_wh >> 8) & 0xFF;
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	0a18      	lsrs	r0, r3, #8
 800acc0:	4b54      	ldr	r3, [pc, #336]	@ (800ae14 <SendTxData+0x284>)
 800acc2:	685a      	ldr	r2, [r3, #4]
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	1c59      	adds	r1, r3, #1
 800acc8:	6139      	str	r1, [r7, #16]
 800acca:	4413      	add	r3, r2
 800accc:	b2c2      	uxtb	r2, r0
 800acce:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = energia_wh & 0xFF;
 800acd0:	4b50      	ldr	r3, [pc, #320]	@ (800ae14 <SendTxData+0x284>)
 800acd2:	685a      	ldr	r2, [r3, #4]
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	1c59      	adds	r1, r3, #1
 800acd8:	6139      	str	r1, [r7, #16]
 800acda:	4413      	add	r3, r2
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	b2d2      	uxtb	r2, r2
 800ace0:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = (numero_serie >> 24) & 0xFF;
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	0e18      	lsrs	r0, r3, #24
 800ace6:	4b4b      	ldr	r3, [pc, #300]	@ (800ae14 <SendTxData+0x284>)
 800ace8:	685a      	ldr	r2, [r3, #4]
 800acea:	693b      	ldr	r3, [r7, #16]
 800acec:	1c59      	adds	r1, r3, #1
 800acee:	6139      	str	r1, [r7, #16]
 800acf0:	4413      	add	r3, r2
 800acf2:	b2c2      	uxtb	r2, r0
 800acf4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (numero_serie >> 16) & 0xFF;
 800acf6:	69bb      	ldr	r3, [r7, #24]
 800acf8:	0c18      	lsrs	r0, r3, #16
 800acfa:	4b46      	ldr	r3, [pc, #280]	@ (800ae14 <SendTxData+0x284>)
 800acfc:	685a      	ldr	r2, [r3, #4]
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	1c59      	adds	r1, r3, #1
 800ad02:	6139      	str	r1, [r7, #16]
 800ad04:	4413      	add	r3, r2
 800ad06:	b2c2      	uxtb	r2, r0
 800ad08:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (numero_serie >> 8) & 0xFF;
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	0a18      	lsrs	r0, r3, #8
 800ad0e:	4b41      	ldr	r3, [pc, #260]	@ (800ae14 <SendTxData+0x284>)
 800ad10:	685a      	ldr	r2, [r3, #4]
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	1c59      	adds	r1, r3, #1
 800ad16:	6139      	str	r1, [r7, #16]
 800ad18:	4413      	add	r3, r2
 800ad1a:	b2c2      	uxtb	r2, r0
 800ad1c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = numero_serie & 0xFF;
 800ad1e:	4b3d      	ldr	r3, [pc, #244]	@ (800ae14 <SendTxData+0x284>)
 800ad20:	685a      	ldr	r2, [r3, #4]
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	1c59      	adds	r1, r3, #1
 800ad26:	6139      	str	r1, [r7, #16]
 800ad28:	4413      	add	r3, r2
 800ad2a:	69ba      	ldr	r2, [r7, #24]
 800ad2c:	b2d2      	uxtb	r2, r2
 800ad2e:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = (potencia_w >> 8) & 0xFF;
 800ad30:	88fb      	ldrh	r3, [r7, #6]
 800ad32:	0a1b      	lsrs	r3, r3, #8
 800ad34:	b298      	uxth	r0, r3
 800ad36:	4b37      	ldr	r3, [pc, #220]	@ (800ae14 <SendTxData+0x284>)
 800ad38:	685a      	ldr	r2, [r3, #4]
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	1c59      	adds	r1, r3, #1
 800ad3e:	6139      	str	r1, [r7, #16]
 800ad40:	4413      	add	r3, r2
 800ad42:	b2c2      	uxtb	r2, r0
 800ad44:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = potencia_w & 0xFF;
 800ad46:	4b33      	ldr	r3, [pc, #204]	@ (800ae14 <SendTxData+0x284>)
 800ad48:	685a      	ldr	r2, [r3, #4]
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	1c59      	adds	r1, r3, #1
 800ad4e:	6139      	str	r1, [r7, #16]
 800ad50:	4413      	add	r3, r2
 800ad52:	88fa      	ldrh	r2, [r7, #6]
 800ad54:	b2d2      	uxtb	r2, r2
 800ad56:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = GetBatteryLevel();
 800ad58:	4b2e      	ldr	r3, [pc, #184]	@ (800ae14 <SendTxData+0x284>)
 800ad5a:	685a      	ldr	r2, [r3, #4]
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	1c59      	adds	r1, r3, #1
 800ad60:	6139      	str	r1, [r7, #16]
 800ad62:	18d4      	adds	r4, r2, r3
 800ad64:	f7f7 fafc 	bl	8002360 <GetBatteryLevel>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	7023      	strb	r3, [r4, #0]
      AppData.Buffer[i++] = 0; // Reservado
 800ad6c:	4b29      	ldr	r3, [pc, #164]	@ (800ae14 <SendTxData+0x284>)
 800ad6e:	685a      	ldr	r2, [r3, #4]
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	1c59      	adds	r1, r3, #1
 800ad74:	6139      	str	r1, [r7, #16]
 800ad76:	4413      	add	r3, r2
 800ad78:	2200      	movs	r2, #0
 800ad7a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = 0;
 800ad7c:	4b25      	ldr	r3, [pc, #148]	@ (800ae14 <SendTxData+0x284>)
 800ad7e:	685a      	ldr	r2, [r3, #4]
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	1c59      	adds	r1, r3, #1
 800ad84:	6139      	str	r1, [r7, #16]
 800ad86:	4413      	add	r3, r2
 800ad88:	2200      	movs	r2, #0
 800ad8a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = 0;
 800ad8c:	4b21      	ldr	r3, [pc, #132]	@ (800ae14 <SendTxData+0x284>)
 800ad8e:	685a      	ldr	r2, [r3, #4]
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	1c59      	adds	r1, r3, #1
 800ad94:	6139      	str	r1, [r7, #16]
 800ad96:	4413      	add	r3, r2
 800ad98:	2200      	movs	r2, #0
 800ad9a:	701a      	strb	r2, [r3, #0]

      AppData.BufferSize = i;
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	b2da      	uxtb	r2, r3
 800ada0:	4b1c      	ldr	r3, [pc, #112]	@ (800ae14 <SendTxData+0x284>)
 800ada2:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0; // Marcar como procesado
 800ada4:	4b1c      	ldr	r3, [pc, #112]	@ (800ae18 <SendTxData+0x288>)
 800ada6:	2200      	movs	r2, #0
 800ada8:	701a      	strb	r2, [r3, #0]
 800adaa:	e013      	b.n	800add4 <SendTxData+0x244>

  } else {
      // No hay datos nuevos, enviar dummy
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos nuevos del medidor\r\n");
 800adac:	4b22      	ldr	r3, [pc, #136]	@ (800ae38 <SendTxData+0x2a8>)
 800adae:	2201      	movs	r2, #1
 800adb0:	2100      	movs	r1, #0
 800adb2:	2002      	movs	r0, #2
 800adb4:	f014 f992 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      AppData.Buffer[0] = 0xFF;
 800adb8:	4b16      	ldr	r3, [pc, #88]	@ (800ae14 <SendTxData+0x284>)
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	22ff      	movs	r2, #255	@ 0xff
 800adbe:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = GetBatteryLevel();
 800adc0:	4b14      	ldr	r3, [pc, #80]	@ (800ae14 <SendTxData+0x284>)
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	1c5c      	adds	r4, r3, #1
 800adc6:	f7f7 facb 	bl	8002360 <GetBatteryLevel>
 800adca:	4603      	mov	r3, r0
 800adcc:	7023      	strb	r3, [r4, #0]
      AppData.BufferSize = 2;
 800adce:	4b11      	ldr	r3, [pc, #68]	@ (800ae14 <SendTxData+0x284>)
 800add0:	2202      	movs	r2, #2
 800add2:	705a      	strb	r2, [r3, #1]
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800add4:	4b19      	ldr	r3, [pc, #100]	@ (800ae3c <SendTxData+0x2ac>)
 800add6:	7a5b      	ldrb	r3, [r3, #9]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d007      	beq.n	800adec <SendTxData+0x25c>
 800addc:	f002 fa84 	bl	800d2e8 <LmHandlerJoinStatus>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b01      	cmp	r3, #1
 800ade4:	d102      	bne.n	800adec <SendTxData+0x25c>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800ade6:	4815      	ldr	r0, [pc, #84]	@ (800ae3c <SendTxData+0x2ac>)
 800ade8:	f013 ff6e 	bl	801ecc8 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800adec:	4b14      	ldr	r3, [pc, #80]	@ (800ae40 <SendTxData+0x2b0>)
 800adee:	78db      	ldrb	r3, [r3, #3]
 800adf0:	2200      	movs	r2, #0
 800adf2:	4619      	mov	r1, r3
 800adf4:	4807      	ldr	r0, [pc, #28]	@ (800ae14 <SendTxData+0x284>)
 800adf6:	f002 fa93 	bl	800d320 <LmHandlerSend>
 800adfa:	4603      	mov	r3, r0
 800adfc:	75fb      	strb	r3, [r7, #23]
  if (LORAMAC_HANDLER_SUCCESS == status)
 800adfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d120      	bne.n	800ae48 <SendTxData+0x2b8>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800ae06:	4b0f      	ldr	r3, [pc, #60]	@ (800ae44 <SendTxData+0x2b4>)
 800ae08:	2201      	movs	r2, #1
 800ae0a:	2100      	movs	r1, #0
 800ae0c:	2001      	movs	r0, #1
 800ae0e:	f014 f965 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
 800ae12:	e030      	b.n	800ae76 <SendTxData+0x2e6>
 800ae14:	200000a0 	.word	0x200000a0
 800ae18:	200003a8 	.word	0x200003a8
 800ae1c:	080225a0 	.word	0x080225a0
 800ae20:	080225cc 	.word	0x080225cc
 800ae24:	20000670 	.word	0x20000670
 800ae28:	080225d4 	.word	0x080225d4
 800ae2c:	080225dc 	.word	0x080225dc
 800ae30:	080225e4 	.word	0x080225e4
 800ae34:	447a0000 	.word	0x447a0000
 800ae38:	08022618 	.word	0x08022618
 800ae3c:	200009e4 	.word	0x200009e4
 800ae40:	20000084 	.word	0x20000084
 800ae44:	08022638 	.word	0x08022638
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800ae48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae4c:	f113 0f06 	cmn.w	r3, #6
 800ae50:	d111      	bne.n	800ae76 <SendTxData+0x2e6>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800ae52:	f002 f99d 	bl	800d190 <LmHandlerGetDutyCycleWaitTime>
 800ae56:	6278      	str	r0, [r7, #36]	@ 0x24
    if (nextTxIn > 0)
 800ae58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00b      	beq.n	800ae76 <SendTxData+0x2e6>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800ae5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae60:	4a11      	ldr	r2, [pc, #68]	@ (800aea8 <SendTxData+0x318>)
 800ae62:	fba2 2303 	umull	r2, r3, r2, r3
 800ae66:	099b      	lsrs	r3, r3, #6
 800ae68:	9300      	str	r3, [sp, #0]
 800ae6a:	4b10      	ldr	r3, [pc, #64]	@ (800aeac <SendTxData+0x31c>)
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	2100      	movs	r1, #0
 800ae70:	2001      	movs	r0, #1
 800ae72:	f014 f933 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800ae76:	4b0e      	ldr	r3, [pc, #56]	@ (800aeb0 <SendTxData+0x320>)
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d10f      	bne.n	800ae9e <SendTxData+0x30e>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800ae7e:	480d      	ldr	r0, [pc, #52]	@ (800aeb4 <SendTxData+0x324>)
 800ae80:	f013 ff22 	bl	801ecc8 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800ae84:	4b0c      	ldr	r3, [pc, #48]	@ (800aeb8 <SendTxData+0x328>)
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	bf38      	it	cc
 800ae8e:	4613      	movcc	r3, r2
 800ae90:	4619      	mov	r1, r3
 800ae92:	4808      	ldr	r0, [pc, #32]	@ (800aeb4 <SendTxData+0x324>)
 800ae94:	f013 ff88 	bl	801eda8 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800ae98:	4806      	ldr	r0, [pc, #24]	@ (800aeb4 <SendTxData+0x324>)
 800ae9a:	f013 fea7 	bl	801ebec <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800ae9e:	bf00      	nop
 800aea0:	3728      	adds	r7, #40	@ 0x28
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bdb0      	pop	{r4, r5, r7, pc}
 800aea6:	bf00      	nop
 800aea8:	10624dd3 	.word	0x10624dd3
 800aeac:	08022648 	.word	0x08022648
 800aeb0:	2000088c 	.word	0x2000088c
 800aeb4:	20000890 	.word	0x20000890
 800aeb8:	2000009c 	.word	0x2000009c

0800aebc <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b082      	sub	sp, #8
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800aec4:	2100      	movs	r1, #0
 800aec6:	2002      	movs	r0, #2
 800aec8:	f013 fdda 	bl	801ea80 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800aecc:	4803      	ldr	r0, [pc, #12]	@ (800aedc <OnTxTimerEvent+0x20>)
 800aece:	f013 fe8d 	bl	801ebec <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800aed2:	bf00      	nop
 800aed4:	3708      	adds	r7, #8
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}
 800aeda:	bf00      	nop
 800aedc:	20000890 	.word	0x20000890

0800aee0 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bc80      	pop	{r7}
 800aef0:	4770      	bx	lr

0800aef2 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b083      	sub	sp, #12
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800aefa:	bf00      	nop
 800aefc:	370c      	adds	r7, #12
 800aefe:	46bd      	mov	sp, r7
 800af00:	bc80      	pop	{r7}
 800af02:	4770      	bx	lr

0800af04 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800af0c:	bf00      	nop
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	bc80      	pop	{r7}
 800af14:	4770      	bx	lr
	...

0800af18 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af04      	add	r7, sp, #16
 800af1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d041      	beq.n	800afaa <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d03d      	beq.n	800afaa <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800af2e:	4821      	ldr	r0, [pc, #132]	@ (800afb4 <OnTxData+0x9c>)
 800af30:	f013 fe5c 	bl	801ebec <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800af34:	4b20      	ldr	r3, [pc, #128]	@ (800afb8 <OnTxData+0xa0>)
 800af36:	2200      	movs	r2, #0
 800af38:	2100      	movs	r1, #0
 800af3a:	2002      	movs	r0, #2
 800af3c:	f014 f8ce 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	7c12      	ldrb	r2, [r2, #16]
 800af48:	4611      	mov	r1, r2
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800af50:	4610      	mov	r0, r2
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800af58:	9203      	str	r2, [sp, #12]
 800af5a:	9002      	str	r0, [sp, #8]
 800af5c:	9101      	str	r1, [sp, #4]
 800af5e:	9300      	str	r3, [sp, #0]
 800af60:	4b16      	ldr	r3, [pc, #88]	@ (800afbc <OnTxData+0xa4>)
 800af62:	2200      	movs	r2, #0
 800af64:	2100      	movs	r1, #0
 800af66:	2003      	movs	r0, #3
 800af68:	f014 f8b8 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800af6c:	4b14      	ldr	r3, [pc, #80]	@ (800afc0 <OnTxData+0xa8>)
 800af6e:	2200      	movs	r2, #0
 800af70:	2100      	movs	r1, #0
 800af72:	2003      	movs	r0, #3
 800af74:	f014 f8b2 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	7a1b      	ldrb	r3, [r3, #8]
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d10e      	bne.n	800af9e <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	7a5b      	ldrb	r3, [r3, #9]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d001      	beq.n	800af8c <OnTxData+0x74>
 800af88:	4b0e      	ldr	r3, [pc, #56]	@ (800afc4 <OnTxData+0xac>)
 800af8a:	e000      	b.n	800af8e <OnTxData+0x76>
 800af8c:	4b0e      	ldr	r3, [pc, #56]	@ (800afc8 <OnTxData+0xb0>)
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	4b0e      	ldr	r3, [pc, #56]	@ (800afcc <OnTxData+0xb4>)
 800af92:	2200      	movs	r2, #0
 800af94:	2100      	movs	r1, #0
 800af96:	2003      	movs	r0, #3
 800af98:	f014 f8a0 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800af9c:	e005      	b.n	800afaa <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800af9e:	4b0c      	ldr	r3, [pc, #48]	@ (800afd0 <OnTxData+0xb8>)
 800afa0:	2200      	movs	r2, #0
 800afa2:	2100      	movs	r1, #0
 800afa4:	2003      	movs	r0, #3
 800afa6:	f014 f899 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800afaa:	bf00      	nop
 800afac:	3708      	adds	r7, #8
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	200009b4 	.word	0x200009b4
 800afb8:	08022668 	.word	0x08022668
 800afbc:	0802269c 	.word	0x0802269c
 800afc0:	080226d0 	.word	0x080226d0
 800afc4:	080226e0 	.word	0x080226e0
 800afc8:	080226e4 	.word	0x080226e4
 800afcc:	080226ec 	.word	0x080226ec
 800afd0:	08022700 	.word	0x08022700

0800afd4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d039      	beq.n	800b056 <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d11e      	bne.n	800b02a <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800afec:	2100      	movs	r1, #0
 800afee:	2004      	movs	r0, #4
 800aff0:	f013 fd46 	bl	801ea80 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800aff4:	481a      	ldr	r0, [pc, #104]	@ (800b060 <OnJoinRequest+0x8c>)
 800aff6:	f013 fe67 	bl	801ecc8 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800affa:	4b1a      	ldr	r3, [pc, #104]	@ (800b064 <OnJoinRequest+0x90>)
 800affc:	2200      	movs	r2, #0
 800affe:	2100      	movs	r1, #0
 800b000:	2002      	movs	r0, #2
 800b002:	f014 f86b 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	79db      	ldrb	r3, [r3, #7]
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d106      	bne.n	800b01c <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b00e:	4b16      	ldr	r3, [pc, #88]	@ (800b068 <OnJoinRequest+0x94>)
 800b010:	2200      	movs	r2, #0
 800b012:	2100      	movs	r1, #0
 800b014:	2002      	movs	r0, #2
 800b016:	f014 f861 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b01a:	e01c      	b.n	800b056 <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b01c:	4b13      	ldr	r3, [pc, #76]	@ (800b06c <OnJoinRequest+0x98>)
 800b01e:	2200      	movs	r2, #0
 800b020:	2100      	movs	r1, #0
 800b022:	2002      	movs	r0, #2
 800b024:	f014 f85a 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800b028:	e015      	b.n	800b056 <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b02a:	4b11      	ldr	r3, [pc, #68]	@ (800b070 <OnJoinRequest+0x9c>)
 800b02c:	2200      	movs	r2, #0
 800b02e:	2100      	movs	r1, #0
 800b030:	2002      	movs	r0, #2
 800b032:	f014 f853 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	79db      	ldrb	r3, [r3, #7]
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d10b      	bne.n	800b056 <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b03e:	4b0d      	ldr	r3, [pc, #52]	@ (800b074 <OnJoinRequest+0xa0>)
 800b040:	2200      	movs	r2, #0
 800b042:	2100      	movs	r1, #0
 800b044:	2002      	movs	r0, #2
 800b046:	f014 f849 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b04a:	4b0b      	ldr	r3, [pc, #44]	@ (800b078 <OnJoinRequest+0xa4>)
 800b04c:	781b      	ldrb	r3, [r3, #0]
 800b04e:	2101      	movs	r1, #1
 800b050:	4618      	mov	r0, r3
 800b052:	f002 f8a7 	bl	800d1a4 <LmHandlerJoin>
}
 800b056:	bf00      	nop
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	200009e4 	.word	0x200009e4
 800b064:	08022710 	.word	0x08022710
 800b068:	08022728 	.word	0x08022728
 800b06c:	08022748 	.word	0x08022748
 800b070:	08022768 	.word	0x08022768
 800b074:	08022784 	.word	0x08022784
 800b078:	20000034 	.word	0x20000034

0800b07c <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b07c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b07e:	b093      	sub	sp, #76	@ 0x4c
 800b080:	af0c      	add	r7, sp, #48	@ 0x30
 800b082:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d056      	beq.n	800b138 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	785b      	ldrb	r3, [r3, #1]
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d008      	beq.n	800b0a4 <OnBeaconStatusChange+0x28>
 800b092:	2b03      	cmp	r3, #3
 800b094:	d049      	beq.n	800b12a <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b096:	4b2a      	ldr	r3, [pc, #168]	@ (800b140 <OnBeaconStatusChange+0xc4>)
 800b098:	2200      	movs	r2, #0
 800b09a:	2100      	movs	r1, #0
 800b09c:	2002      	movs	r0, #2
 800b09e:	f014 f81d 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b0a2:	e049      	b.n	800b138 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	7c1b      	ldrb	r3, [r3, #16]
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b0b0:	461c      	mov	r4, r3
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b0b8:	461d      	mov	r5, r3
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	68db      	ldr	r3, [r3, #12]
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	6852      	ldr	r2, [r2, #4]
 800b0c2:	6979      	ldr	r1, [r7, #20]
 800b0c4:	7d89      	ldrb	r1, [r1, #22]
 800b0c6:	460e      	mov	r6, r1
 800b0c8:	6979      	ldr	r1, [r7, #20]
 800b0ca:	7dc9      	ldrb	r1, [r1, #23]
 800b0cc:	6139      	str	r1, [r7, #16]
 800b0ce:	6979      	ldr	r1, [r7, #20]
 800b0d0:	7e09      	ldrb	r1, [r1, #24]
 800b0d2:	60f9      	str	r1, [r7, #12]
 800b0d4:	6979      	ldr	r1, [r7, #20]
 800b0d6:	7e49      	ldrb	r1, [r1, #25]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	6979      	ldr	r1, [r7, #20]
 800b0dc:	7e89      	ldrb	r1, [r1, #26]
 800b0de:	6079      	str	r1, [r7, #4]
 800b0e0:	6979      	ldr	r1, [r7, #20]
 800b0e2:	7ec9      	ldrb	r1, [r1, #27]
 800b0e4:	6039      	str	r1, [r7, #0]
 800b0e6:	6979      	ldr	r1, [r7, #20]
 800b0e8:	7f09      	ldrb	r1, [r1, #28]
 800b0ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b0ec:	f8d7 c000 	ldr.w	ip, [r7]
 800b0f0:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b0f4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b0f8:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b0fc:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b100:	f8cd c020 	str.w	ip, [sp, #32]
 800b104:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b108:	f8cd c01c 	str.w	ip, [sp, #28]
 800b10c:	6939      	ldr	r1, [r7, #16]
 800b10e:	9106      	str	r1, [sp, #24]
 800b110:	9605      	str	r6, [sp, #20]
 800b112:	9204      	str	r2, [sp, #16]
 800b114:	9303      	str	r3, [sp, #12]
 800b116:	9502      	str	r5, [sp, #8]
 800b118:	9401      	str	r4, [sp, #4]
 800b11a:	9000      	str	r0, [sp, #0]
 800b11c:	4b09      	ldr	r3, [pc, #36]	@ (800b144 <OnBeaconStatusChange+0xc8>)
 800b11e:	2200      	movs	r2, #0
 800b120:	2100      	movs	r1, #0
 800b122:	2002      	movs	r0, #2
 800b124:	f013 ffda 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b128:	e006      	b.n	800b138 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b12a:	4b07      	ldr	r3, [pc, #28]	@ (800b148 <OnBeaconStatusChange+0xcc>)
 800b12c:	2200      	movs	r2, #0
 800b12e:	2100      	movs	r1, #0
 800b130:	2002      	movs	r0, #2
 800b132:	f013 ffd3 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b136:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800b138:	bf00      	nop
 800b13a:	371c      	adds	r7, #28
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b140:	080227a8 	.word	0x080227a8
 800b144:	080227c0 	.word	0x080227c0
 800b148:	08022834 	.word	0x08022834

0800b14c <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800b14c:	b480      	push	{r7}
 800b14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800b150:	bf00      	nop
 800b152:	46bd      	mov	sp, r7
 800b154:	bc80      	pop	{r7}
 800b156:	4770      	bx	lr

0800b158 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af02      	add	r7, sp, #8
 800b15e:	4603      	mov	r3, r0
 800b160:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b162:	79fb      	ldrb	r3, [r7, #7]
 800b164:	4a06      	ldr	r2, [pc, #24]	@ (800b180 <OnClassChange+0x28>)
 800b166:	5cd3      	ldrb	r3, [r2, r3]
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	4b06      	ldr	r3, [pc, #24]	@ (800b184 <OnClassChange+0x2c>)
 800b16c:	2200      	movs	r2, #0
 800b16e:	2100      	movs	r1, #0
 800b170:	2002      	movs	r0, #2
 800b172:	f013 ffb3 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800b176:	bf00      	nop
 800b178:	3708      	adds	r7, #8
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	08022870 	.word	0x08022870
 800b184:	08022854 	.word	0x08022854

0800b188 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800b18c:	2100      	movs	r1, #0
 800b18e:	2001      	movs	r0, #1
 800b190:	f013 fc76 	bl	801ea80 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800b194:	bf00      	nop
 800b196:	bd80      	pop	{r7, pc}

0800b198 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800b1a0:	4a0d      	ldr	r2, [pc, #52]	@ (800b1d8 <OnTxPeriodicityChanged+0x40>)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800b1a6:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d8 <OnTxPeriodicityChanged+0x40>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d103      	bne.n	800b1b6 <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800b1ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b1d8 <OnTxPeriodicityChanged+0x40>)
 800b1b0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800b1b4:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800b1b6:	4809      	ldr	r0, [pc, #36]	@ (800b1dc <OnTxPeriodicityChanged+0x44>)
 800b1b8:	f013 fd86 	bl	801ecc8 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800b1bc:	4b06      	ldr	r3, [pc, #24]	@ (800b1d8 <OnTxPeriodicityChanged+0x40>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	4806      	ldr	r0, [pc, #24]	@ (800b1dc <OnTxPeriodicityChanged+0x44>)
 800b1c4:	f013 fdf0 	bl	801eda8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800b1c8:	4804      	ldr	r0, [pc, #16]	@ (800b1dc <OnTxPeriodicityChanged+0x44>)
 800b1ca:	f013 fd0f 	bl	801ebec <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800b1ce:	bf00      	nop
 800b1d0:	3708      	adds	r7, #8
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}
 800b1d6:	bf00      	nop
 800b1d8:	2000009c 	.word	0x2000009c
 800b1dc:	20000890 	.word	0x20000890

0800b1e0 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800b1ea:	4a04      	ldr	r2, [pc, #16]	@ (800b1fc <OnTxFrameCtrlChanged+0x1c>)
 800b1ec:	79fb      	ldrb	r3, [r7, #7]
 800b1ee:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800b1f0:	bf00      	nop
 800b1f2:	370c      	adds	r7, #12
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bc80      	pop	{r7}
 800b1f8:	4770      	bx	lr
 800b1fa:	bf00      	nop
 800b1fc:	20000084 	.word	0x20000084

0800b200 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	4603      	mov	r3, r0
 800b208:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800b20a:	4a04      	ldr	r2, [pc, #16]	@ (800b21c <OnPingSlotPeriodicityChanged+0x1c>)
 800b20c:	79fb      	ldrb	r3, [r7, #7]
 800b20e:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	bc80      	pop	{r7}
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	20000084 	.word	0x20000084

0800b220 <OnSystemReset>:

static void OnSystemReset(void)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b224:	f002 fdb7 	bl	800dd96 <LmHandlerHalt>
 800b228:	4603      	mov	r3, r0
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d106      	bne.n	800b23c <OnSystemReset+0x1c>
 800b22e:	f002 f85b 	bl	800d2e8 <LmHandlerJoinStatus>
 800b232:	4603      	mov	r3, r0
 800b234:	2b01      	cmp	r3, #1
 800b236:	d101      	bne.n	800b23c <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800b238:	f7ff fad6 	bl	800a7e8 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800b23c:	bf00      	nop
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <StopJoin>:

static void StopJoin(void)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800b244:	4817      	ldr	r0, [pc, #92]	@ (800b2a4 <StopJoin+0x64>)
 800b246:	f013 fd3f 	bl	801ecc8 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800b24a:	f002 fd97 	bl	800dd7c <LmHandlerStop>
 800b24e:	4603      	mov	r3, r0
 800b250:	2b00      	cmp	r3, #0
 800b252:	d006      	beq.n	800b262 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800b254:	4b14      	ldr	r3, [pc, #80]	@ (800b2a8 <StopJoin+0x68>)
 800b256:	2200      	movs	r2, #0
 800b258:	2100      	movs	r1, #0
 800b25a:	2002      	movs	r0, #2
 800b25c:	f013 ff3e 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
 800b260:	e01a      	b.n	800b298 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800b262:	4b12      	ldr	r3, [pc, #72]	@ (800b2ac <StopJoin+0x6c>)
 800b264:	2200      	movs	r2, #0
 800b266:	2100      	movs	r1, #0
 800b268:	2002      	movs	r0, #2
 800b26a:	f013 ff37 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800b26e:	4b10      	ldr	r3, [pc, #64]	@ (800b2b0 <StopJoin+0x70>)
 800b270:	2201      	movs	r2, #1
 800b272:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800b274:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b4 <StopJoin+0x74>)
 800b276:	2200      	movs	r2, #0
 800b278:	2100      	movs	r1, #0
 800b27a:	2002      	movs	r0, #2
 800b27c:	f013 ff2e 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800b280:	480d      	ldr	r0, [pc, #52]	@ (800b2b8 <StopJoin+0x78>)
 800b282:	f001 fe2b 	bl	800cedc <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800b286:	4b0a      	ldr	r3, [pc, #40]	@ (800b2b0 <StopJoin+0x70>)
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	2101      	movs	r1, #1
 800b28c:	4618      	mov	r0, r3
 800b28e:	f001 ff89 	bl	800d1a4 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800b292:	4804      	ldr	r0, [pc, #16]	@ (800b2a4 <StopJoin+0x64>)
 800b294:	f013 fcaa 	bl	801ebec <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800b298:	4808      	ldr	r0, [pc, #32]	@ (800b2bc <StopJoin+0x7c>)
 800b29a:	f013 fca7 	bl	801ebec <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800b29e:	bf00      	nop
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	20000890 	.word	0x20000890
 800b2a8:	08022874 	.word	0x08022874
 800b2ac:	08022894 	.word	0x08022894
 800b2b0:	20000034 	.word	0x20000034
 800b2b4:	080228a8 	.word	0x080228a8
 800b2b8:	20000084 	.word	0x20000084
 800b2bc:	200008a8 	.word	0x200008a8

0800b2c0 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800b2c8:	4b05      	ldr	r3, [pc, #20]	@ (800b2e0 <OnStopJoinTimerEvent+0x20>)
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	d103      	bne.n	800b2d8 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800b2d0:	2100      	movs	r1, #0
 800b2d2:	2008      	movs	r0, #8
 800b2d4:	f013 fbd4 	bl	801ea80 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800b2d8:	bf00      	nop
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}
 800b2e0:	20000034 	.word	0x20000034

0800b2e4 <StoreContext>:

static void StoreContext(void)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b2ea:	23ff      	movs	r3, #255	@ 0xff
 800b2ec:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800b2ee:	f002 fd87 	bl	800de00 <LmHandlerNvmDataStore>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800b2f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2fa:	f113 0f08 	cmn.w	r3, #8
 800b2fe:	d106      	bne.n	800b30e <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800b300:	4b0a      	ldr	r3, [pc, #40]	@ (800b32c <StoreContext+0x48>)
 800b302:	2200      	movs	r2, #0
 800b304:	2100      	movs	r1, #0
 800b306:	2002      	movs	r0, #2
 800b308:	f013 fee8 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800b30c:	e00a      	b.n	800b324 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800b30e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b312:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b316:	d105      	bne.n	800b324 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800b318:	4b05      	ldr	r3, [pc, #20]	@ (800b330 <StoreContext+0x4c>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	2100      	movs	r1, #0
 800b31e:	2002      	movs	r0, #2
 800b320:	f013 fedc 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800b324:	bf00      	nop
 800b326:	3708      	adds	r7, #8
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}
 800b32c:	080228c8 	.word	0x080228c8
 800b330:	080228e0 	.word	0x080228e0

0800b334 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	4603      	mov	r3, r0
 800b33c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800b33e:	79fb      	ldrb	r3, [r7, #7]
 800b340:	2b01      	cmp	r3, #1
 800b342:	d106      	bne.n	800b352 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800b344:	4b08      	ldr	r3, [pc, #32]	@ (800b368 <OnNvmDataChange+0x34>)
 800b346:	2200      	movs	r2, #0
 800b348:	2100      	movs	r1, #0
 800b34a:	2002      	movs	r0, #2
 800b34c:	f013 fec6 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800b350:	e005      	b.n	800b35e <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800b352:	4b06      	ldr	r3, [pc, #24]	@ (800b36c <OnNvmDataChange+0x38>)
 800b354:	2200      	movs	r2, #0
 800b356:	2100      	movs	r1, #0
 800b358:	2002      	movs	r0, #2
 800b35a:	f013 febf 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800b35e:	bf00      	nop
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
 800b366:	bf00      	nop
 800b368:	080228f8 	.word	0x080228f8
 800b36c:	0802290c 	.word	0x0802290c

0800b370 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800b37a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b37e:	4807      	ldr	r0, [pc, #28]	@ (800b39c <OnStoreContextRequest+0x2c>)
 800b380:	f7f6 f992 	bl	80016a8 <FLASH_IF_Erase>
 800b384:	4603      	mov	r3, r0
 800b386:	2b00      	cmp	r3, #0
 800b388:	d104      	bne.n	800b394 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800b38a:	683a      	ldr	r2, [r7, #0]
 800b38c:	6879      	ldr	r1, [r7, #4]
 800b38e:	4803      	ldr	r0, [pc, #12]	@ (800b39c <OnStoreContextRequest+0x2c>)
 800b390:	f7f6 f93a 	bl	8001608 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800b394:	bf00      	nop
 800b396:	3708      	adds	r7, #8
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}
 800b39c:	0803f000 	.word	0x0803f000

0800b3a0 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	4903      	ldr	r1, [pc, #12]	@ (800b3bc <OnRestoreContextRequest+0x1c>)
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f7f6 f952 	bl	8001658 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800b3b4:	bf00      	nop
 800b3b6:	3708      	adds	r7, #8
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}
 800b3bc:	0803f000 	.word	0x0803f000

0800b3c0 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800b3c4:	4b1b      	ldr	r3, [pc, #108]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800b3ca:	4b1a      	ldr	r3, [pc, #104]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800b3d0:	4b18      	ldr	r3, [pc, #96]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800b3d6:	4b17      	ldr	r3, [pc, #92]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800b3dc:	4b15      	ldr	r3, [pc, #84]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	f043 0302 	orr.w	r3, r3, #2
 800b3e4:	4a13      	ldr	r2, [pc, #76]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3e6:	6053      	str	r3, [r2, #4]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800b3e8:	4b12      	ldr	r3, [pc, #72]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	f043 0320 	orr.w	r3, r3, #32
 800b3f0:	4a10      	ldr	r2, [pc, #64]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3f2:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800b3f4:	4b0f      	ldr	r3, [pc, #60]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3fc:	4a0d      	ldr	r2, [pc, #52]	@ (800b434 <LoraInfo_Init+0x74>)
 800b3fe:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800b400:	4b0c      	ldr	r3, [pc, #48]	@ (800b434 <LoraInfo_Init+0x74>)
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d10d      	bne.n	800b424 <LoraInfo_Init+0x64>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800b408:	4b0b      	ldr	r3, [pc, #44]	@ (800b438 <LoraInfo_Init+0x78>)
 800b40a:	2200      	movs	r2, #0
 800b40c:	2100      	movs	r1, #0
 800b40e:	2000      	movs	r0, #0
 800b410:	f013 fe64 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b414:	bf00      	nop
 800b416:	f013 fe4f 	bl	801f0b8 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d1fa      	bne.n	800b416 <LoraInfo_Init+0x56>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800b420:	bf00      	nop
 800b422:	e7fd      	b.n	800b420 <LoraInfo_Init+0x60>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800b424:	4b03      	ldr	r3, [pc, #12]	@ (800b434 <LoraInfo_Init+0x74>)
 800b426:	2200      	movs	r2, #0
 800b428:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800b42a:	4b02      	ldr	r3, [pc, #8]	@ (800b434 <LoraInfo_Init+0x74>)
 800b42c:	2201      	movs	r2, #1
 800b42e:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800b430:	bf00      	nop
 800b432:	bd80      	pop	{r7, pc}
 800b434:	200009fc 	.word	0x200009fc
 800b438:	08022920 	.word	0x08022920

0800b43c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800b43c:	b480      	push	{r7}
 800b43e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800b440:	4b02      	ldr	r3, [pc, #8]	@ (800b44c <LoraInfo_GetPtr+0x10>)
}
 800b442:	4618      	mov	r0, r3
 800b444:	46bd      	mov	sp, r7
 800b446:	bc80      	pop	{r7}
 800b448:	4770      	bx	lr
 800b44a:	bf00      	nop
 800b44c:	200009fc 	.word	0x200009fc

0800b450 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b454:	f7f8 f807 	bl	8003466 <BSP_RADIO_Init>
 800b458:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	bd80      	pop	{r7, pc}

0800b45e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b45e:	b580      	push	{r7, lr}
 800b460:	b082      	sub	sp, #8
 800b462:	af00      	add	r7, sp, #0
 800b464:	4603      	mov	r3, r0
 800b466:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b468:	79fb      	ldrb	r3, [r7, #7]
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7f8 f82c 	bl	80034c8 <BSP_RADIO_ConfigRFSwitch>
 800b470:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b472:	4618      	mov	r0, r3
 800b474:	3708      	adds	r7, #8
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b47e:	f7f8 f871 	bl	8003564 <BSP_RADIO_GetTxConfig>
 800b482:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b484:	4618      	mov	r0, r3
 800b486:	bd80      	pop	{r7, pc}

0800b488 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b48c:	f7f8 f871 	bl	8003572 <BSP_RADIO_IsTCXO>
 800b490:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b492:	4618      	mov	r0, r3
 800b494:	bd80      	pop	{r7, pc}

0800b496 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b496:	b580      	push	{r7, lr}
 800b498:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b49a:	f7f8 f871 	bl	8003580 <BSP_RADIO_IsDCDC>
 800b49e:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	bd80      	pop	{r7, pc}

0800b4a4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800b4ae:	79fb      	ldrb	r3, [r7, #7]
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7f8 f86c 	bl	800358e <BSP_RADIO_GetRFOMaxPowerConfig>
 800b4b6:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}

0800b4c0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	33f1      	adds	r3, #241	@ 0xf1
 800b4cc:	2210      	movs	r2, #16
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f00f fae7 	bl	801aaa4 <memset1>
    ctx->M_n = 0;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	22f0      	movs	r2, #240	@ 0xf0
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f00f fadd 	bl	801aaa4 <memset1>
}
 800b4ea:	bf00      	nop
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}

0800b4f2 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800b4f2:	b580      	push	{r7, lr}
 800b4f4:	b082      	sub	sp, #8
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
 800b4fa:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	461a      	mov	r2, r3
 800b500:	2110      	movs	r1, #16
 800b502:	6838      	ldr	r0, [r7, #0]
 800b504:	f000 fe5c 	bl	800c1c0 <lorawan_aes_set_key>
}
 800b508:	bf00      	nop
 800b50a:	3708      	adds	r7, #8
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b08c      	sub	sp, #48	@ 0x30
 800b514:	af00      	add	r7, sp, #0
 800b516:	60f8      	str	r0, [r7, #12]
 800b518:	60b9      	str	r1, [r7, #8]
 800b51a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b522:	2b00      	cmp	r3, #0
 800b524:	f000 80a1 	beq.w	800b66a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b52e:	f1c3 0310 	rsb	r3, r3, #16
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	4293      	cmp	r3, r2
 800b536:	bf28      	it	cs
 800b538:	4613      	movcs	r3, r2
 800b53a:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b548:	4413      	add	r3, r2
 800b54a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b54c:	b292      	uxth	r2, r2
 800b54e:	68b9      	ldr	r1, [r7, #8]
 800b550:	4618      	mov	r0, r3
 800b552:	f00f fa6c 	bl	801aa2e <memcpy1>
        ctx->M_n += mlen;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800b55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55e:	441a      	add	r2, r3
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b56c:	2b0f      	cmp	r3, #15
 800b56e:	f240 808d 	bls.w	800b68c <AES_CMAC_Update+0x17c>
 800b572:	687a      	ldr	r2, [r7, #4]
 800b574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b576:	429a      	cmp	r2, r3
 800b578:	f000 8088 	beq.w	800b68c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800b57c:	2300      	movs	r3, #0
 800b57e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b580:	e015      	b.n	800b5ae <AES_CMAC_Update+0x9e>
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b586:	4413      	add	r3, r2
 800b588:	33f1      	adds	r3, #241	@ 0xf1
 800b58a:	781a      	ldrb	r2, [r3, #0]
 800b58c:	68f9      	ldr	r1, [r7, #12]
 800b58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b590:	440b      	add	r3, r1
 800b592:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	4053      	eors	r3, r2
 800b59a:	b2d9      	uxtb	r1, r3
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5a0:	4413      	add	r3, r2
 800b5a2:	33f1      	adds	r3, #241	@ 0xf1
 800b5a4:	460a      	mov	r2, r1
 800b5a6:	701a      	strb	r2, [r3, #0]
 800b5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5b0:	2b0f      	cmp	r3, #15
 800b5b2:	dde6      	ble.n	800b582 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b5ba:	f107 0314 	add.w	r3, r7, #20
 800b5be:	2210      	movs	r2, #16
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f00f fa34 	bl	801aa2e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b5c6:	68fa      	ldr	r2, [r7, #12]
 800b5c8:	f107 0114 	add.w	r1, r7, #20
 800b5cc:	f107 0314 	add.w	r3, r7, #20
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f000 fed3 	bl	800c37c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	33f1      	adds	r3, #241	@ 0xf1
 800b5da:	f107 0114 	add.w	r1, r7, #20
 800b5de:	2210      	movs	r2, #16
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f00f fa24 	bl	801aa2e <memcpy1>

        data += mlen;
 800b5e6:	68ba      	ldr	r2, [r7, #8]
 800b5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ea:	4413      	add	r3, r2
 800b5ec:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f2:	1ad3      	subs	r3, r2, r3
 800b5f4:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800b5f6:	e038      	b.n	800b66a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5fc:	e013      	b.n	800b626 <AES_CMAC_Update+0x116>
 800b5fe:	68fa      	ldr	r2, [r7, #12]
 800b600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b602:	4413      	add	r3, r2
 800b604:	33f1      	adds	r3, #241	@ 0xf1
 800b606:	781a      	ldrb	r2, [r3, #0]
 800b608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60a:	68b9      	ldr	r1, [r7, #8]
 800b60c:	440b      	add	r3, r1
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	4053      	eors	r3, r2
 800b612:	b2d9      	uxtb	r1, r3
 800b614:	68fa      	ldr	r2, [r7, #12]
 800b616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b618:	4413      	add	r3, r2
 800b61a:	33f1      	adds	r3, #241	@ 0xf1
 800b61c:	460a      	mov	r2, r1
 800b61e:	701a      	strb	r2, [r3, #0]
 800b620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b622:	3301      	adds	r3, #1
 800b624:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b628:	2b0f      	cmp	r3, #15
 800b62a:	dde8      	ble.n	800b5fe <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b632:	f107 0314 	add.w	r3, r7, #20
 800b636:	2210      	movs	r2, #16
 800b638:	4618      	mov	r0, r3
 800b63a:	f00f f9f8 	bl	801aa2e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b63e:	68fa      	ldr	r2, [r7, #12]
 800b640:	f107 0114 	add.w	r1, r7, #20
 800b644:	f107 0314 	add.w	r3, r7, #20
 800b648:	4618      	mov	r0, r3
 800b64a:	f000 fe97 	bl	800c37c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	33f1      	adds	r3, #241	@ 0xf1
 800b652:	f107 0114 	add.w	r1, r7, #20
 800b656:	2210      	movs	r2, #16
 800b658:	4618      	mov	r0, r3
 800b65a:	f00f f9e8 	bl	801aa2e <memcpy1>

        data += 16;
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	3310      	adds	r3, #16
 800b662:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	3b10      	subs	r3, #16
 800b668:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2b10      	cmp	r3, #16
 800b66e:	d8c3      	bhi.n	800b5f8 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	b292      	uxth	r2, r2
 800b67a:	68b9      	ldr	r1, [r7, #8]
 800b67c:	4618      	mov	r0, r3
 800b67e:	f00f f9d6 	bl	801aa2e <memcpy1>
    ctx->M_n = len;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	687a      	ldr	r2, [r7, #4]
 800b686:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b68a:	e000      	b.n	800b68e <AES_CMAC_Update+0x17e>
            return;
 800b68c:	bf00      	nop
}
 800b68e:	3730      	adds	r7, #48	@ 0x30
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b092      	sub	sp, #72	@ 0x48
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800b69e:	f107 031c 	add.w	r3, r7, #28
 800b6a2:	2210      	movs	r2, #16
 800b6a4:	2100      	movs	r1, #0
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f00f f9fc 	bl	801aaa4 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800b6ac:	683a      	ldr	r2, [r7, #0]
 800b6ae:	f107 011c 	add.w	r1, r7, #28
 800b6b2:	f107 031c 	add.w	r3, r7, #28
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f000 fe60 	bl	800c37c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800b6bc:	7f3b      	ldrb	r3, [r7, #28]
 800b6be:	b25b      	sxtb	r3, r3
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	da30      	bge.n	800b726 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6c8:	e01b      	b.n	800b702 <AES_CMAC_Final+0x6e>
 800b6ca:	f107 021c 	add.w	r2, r7, #28
 800b6ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6d0:	4413      	add	r3, r2
 800b6d2:	781b      	ldrb	r3, [r3, #0]
 800b6d4:	005b      	lsls	r3, r3, #1
 800b6d6:	b25a      	sxtb	r2, r3
 800b6d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6da:	3301      	adds	r3, #1
 800b6dc:	3348      	adds	r3, #72	@ 0x48
 800b6de:	443b      	add	r3, r7
 800b6e0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b6e4:	09db      	lsrs	r3, r3, #7
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	b25b      	sxtb	r3, r3
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	b25b      	sxtb	r3, r3
 800b6ee:	b2d9      	uxtb	r1, r3
 800b6f0:	f107 021c 	add.w	r2, r7, #28
 800b6f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6f6:	4413      	add	r3, r2
 800b6f8:	460a      	mov	r2, r1
 800b6fa:	701a      	strb	r2, [r3, #0]
 800b6fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6fe:	3301      	adds	r3, #1
 800b700:	647b      	str	r3, [r7, #68]	@ 0x44
 800b702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b704:	2b0e      	cmp	r3, #14
 800b706:	dde0      	ble.n	800b6ca <AES_CMAC_Final+0x36>
 800b708:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b70c:	005b      	lsls	r3, r3, #1
 800b70e:	b2db      	uxtb	r3, r3
 800b710:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800b714:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b718:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b71c:	43db      	mvns	r3, r3
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b724:	e027      	b.n	800b776 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800b726:	2300      	movs	r3, #0
 800b728:	643b      	str	r3, [r7, #64]	@ 0x40
 800b72a:	e01b      	b.n	800b764 <AES_CMAC_Final+0xd0>
 800b72c:	f107 021c 	add.w	r2, r7, #28
 800b730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b732:	4413      	add	r3, r2
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	005b      	lsls	r3, r3, #1
 800b738:	b25a      	sxtb	r2, r3
 800b73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b73c:	3301      	adds	r3, #1
 800b73e:	3348      	adds	r3, #72	@ 0x48
 800b740:	443b      	add	r3, r7
 800b742:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b746:	09db      	lsrs	r3, r3, #7
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	b25b      	sxtb	r3, r3
 800b74c:	4313      	orrs	r3, r2
 800b74e:	b25b      	sxtb	r3, r3
 800b750:	b2d9      	uxtb	r1, r3
 800b752:	f107 021c 	add.w	r2, r7, #28
 800b756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b758:	4413      	add	r3, r2
 800b75a:	460a      	mov	r2, r1
 800b75c:	701a      	strb	r2, [r3, #0]
 800b75e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b760:	3301      	adds	r3, #1
 800b762:	643b      	str	r3, [r7, #64]	@ 0x40
 800b764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b766:	2b0e      	cmp	r3, #14
 800b768:	dde0      	ble.n	800b72c <AES_CMAC_Final+0x98>
 800b76a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b76e:	005b      	lsls	r3, r3, #1
 800b770:	b2db      	uxtb	r3, r3
 800b772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b77c:	2b10      	cmp	r3, #16
 800b77e:	d11d      	bne.n	800b7bc <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800b780:	2300      	movs	r3, #0
 800b782:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b784:	e016      	b.n	800b7b4 <AES_CMAC_Final+0x120>
 800b786:	683a      	ldr	r2, [r7, #0]
 800b788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b78a:	4413      	add	r3, r2
 800b78c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b790:	781a      	ldrb	r2, [r3, #0]
 800b792:	f107 011c 	add.w	r1, r7, #28
 800b796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b798:	440b      	add	r3, r1
 800b79a:	781b      	ldrb	r3, [r3, #0]
 800b79c:	4053      	eors	r3, r2
 800b79e:	b2d9      	uxtb	r1, r3
 800b7a0:	683a      	ldr	r2, [r7, #0]
 800b7a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7a4:	4413      	add	r3, r2
 800b7a6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b7aa:	460a      	mov	r2, r1
 800b7ac:	701a      	strb	r2, [r3, #0]
 800b7ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7b6:	2b0f      	cmp	r3, #15
 800b7b8:	dde5      	ble.n	800b786 <AES_CMAC_Final+0xf2>
 800b7ba:	e096      	b.n	800b8ea <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800b7bc:	7f3b      	ldrb	r3, [r7, #28]
 800b7be:	b25b      	sxtb	r3, r3
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	da30      	bge.n	800b826 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b7c8:	e01b      	b.n	800b802 <AES_CMAC_Final+0x16e>
 800b7ca:	f107 021c 	add.w	r2, r7, #28
 800b7ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d0:	4413      	add	r3, r2
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	005b      	lsls	r3, r3, #1
 800b7d6:	b25a      	sxtb	r2, r3
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7da:	3301      	adds	r3, #1
 800b7dc:	3348      	adds	r3, #72	@ 0x48
 800b7de:	443b      	add	r3, r7
 800b7e0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b7e4:	09db      	lsrs	r3, r3, #7
 800b7e6:	b2db      	uxtb	r3, r3
 800b7e8:	b25b      	sxtb	r3, r3
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	b25b      	sxtb	r3, r3
 800b7ee:	b2d9      	uxtb	r1, r3
 800b7f0:	f107 021c 	add.w	r2, r7, #28
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f6:	4413      	add	r3, r2
 800b7f8:	460a      	mov	r2, r1
 800b7fa:	701a      	strb	r2, [r3, #0]
 800b7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7fe:	3301      	adds	r3, #1
 800b800:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b804:	2b0e      	cmp	r3, #14
 800b806:	dde0      	ble.n	800b7ca <AES_CMAC_Final+0x136>
 800b808:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b80c:	005b      	lsls	r3, r3, #1
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800b814:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b818:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b81c:	43db      	mvns	r3, r3
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b824:	e027      	b.n	800b876 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800b826:	2300      	movs	r3, #0
 800b828:	637b      	str	r3, [r7, #52]	@ 0x34
 800b82a:	e01b      	b.n	800b864 <AES_CMAC_Final+0x1d0>
 800b82c:	f107 021c 	add.w	r2, r7, #28
 800b830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b832:	4413      	add	r3, r2
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	005b      	lsls	r3, r3, #1
 800b838:	b25a      	sxtb	r2, r3
 800b83a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b83c:	3301      	adds	r3, #1
 800b83e:	3348      	adds	r3, #72	@ 0x48
 800b840:	443b      	add	r3, r7
 800b842:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b846:	09db      	lsrs	r3, r3, #7
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	b25b      	sxtb	r3, r3
 800b84c:	4313      	orrs	r3, r2
 800b84e:	b25b      	sxtb	r3, r3
 800b850:	b2d9      	uxtb	r1, r3
 800b852:	f107 021c 	add.w	r2, r7, #28
 800b856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b858:	4413      	add	r3, r2
 800b85a:	460a      	mov	r2, r1
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b860:	3301      	adds	r3, #1
 800b862:	637b      	str	r3, [r7, #52]	@ 0x34
 800b864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b866:	2b0e      	cmp	r3, #14
 800b868:	dde0      	ble.n	800b82c <AES_CMAC_Final+0x198>
 800b86a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b86e:	005b      	lsls	r3, r3, #1
 800b870:	b2db      	uxtb	r3, r3
 800b872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b87c:	683a      	ldr	r2, [r7, #0]
 800b87e:	4413      	add	r3, r2
 800b880:	2280      	movs	r2, #128	@ 0x80
 800b882:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b886:	e007      	b.n	800b898 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b88e:	683a      	ldr	r2, [r7, #0]
 800b890:	4413      	add	r3, r2
 800b892:	2200      	movs	r2, #0
 800b894:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b89e:	1c5a      	adds	r2, r3, #1
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b8ac:	2b0f      	cmp	r3, #15
 800b8ae:	d9eb      	bls.n	800b888 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8b4:	e016      	b.n	800b8e4 <AES_CMAC_Final+0x250>
 800b8b6:	683a      	ldr	r2, [r7, #0]
 800b8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ba:	4413      	add	r3, r2
 800b8bc:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b8c0:	781a      	ldrb	r2, [r3, #0]
 800b8c2:	f107 011c 	add.w	r1, r7, #28
 800b8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c8:	440b      	add	r3, r1
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	4053      	eors	r3, r2
 800b8ce:	b2d9      	uxtb	r1, r3
 800b8d0:	683a      	ldr	r2, [r7, #0]
 800b8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8d4:	4413      	add	r3, r2
 800b8d6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b8da:	460a      	mov	r2, r1
 800b8dc:	701a      	strb	r2, [r3, #0]
 800b8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e0:	3301      	adds	r3, #1
 800b8e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e6:	2b0f      	cmp	r3, #15
 800b8e8:	dde5      	ble.n	800b8b6 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8ee:	e015      	b.n	800b91c <AES_CMAC_Final+0x288>
 800b8f0:	683a      	ldr	r2, [r7, #0]
 800b8f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8f4:	4413      	add	r3, r2
 800b8f6:	33f1      	adds	r3, #241	@ 0xf1
 800b8f8:	781a      	ldrb	r2, [r3, #0]
 800b8fa:	6839      	ldr	r1, [r7, #0]
 800b8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fe:	440b      	add	r3, r1
 800b900:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	4053      	eors	r3, r2
 800b908:	b2d9      	uxtb	r1, r3
 800b90a:	683a      	ldr	r2, [r7, #0]
 800b90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b90e:	4413      	add	r3, r2
 800b910:	33f1      	adds	r3, #241	@ 0xf1
 800b912:	460a      	mov	r2, r1
 800b914:	701a      	strb	r2, [r3, #0]
 800b916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b918:	3301      	adds	r3, #1
 800b91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b91e:	2b0f      	cmp	r3, #15
 800b920:	dde6      	ble.n	800b8f0 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b928:	f107 030c 	add.w	r3, r7, #12
 800b92c:	2210      	movs	r2, #16
 800b92e:	4618      	mov	r0, r3
 800b930:	f00f f87d 	bl	801aa2e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b934:	683a      	ldr	r2, [r7, #0]
 800b936:	f107 030c 	add.w	r3, r7, #12
 800b93a:	6879      	ldr	r1, [r7, #4]
 800b93c:	4618      	mov	r0, r3
 800b93e:	f000 fd1d 	bl	800c37c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b942:	f107 031c 	add.w	r3, r7, #28
 800b946:	2210      	movs	r2, #16
 800b948:	2100      	movs	r1, #0
 800b94a:	4618      	mov	r0, r3
 800b94c:	f00f f8aa 	bl	801aaa4 <memset1>
}
 800b950:	bf00      	nop
 800b952:	3748      	adds	r7, #72	@ 0x48
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}

0800b958 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b958:	b480      	push	{r7}
 800b95a:	b083      	sub	sp, #12
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	781a      	ldrb	r2, [r3, #0]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	3301      	adds	r3, #1
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	7852      	ldrb	r2, [r2, #1]
 800b972:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	3302      	adds	r3, #2
 800b978:	683a      	ldr	r2, [r7, #0]
 800b97a:	7892      	ldrb	r2, [r2, #2]
 800b97c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	3303      	adds	r3, #3
 800b982:	683a      	ldr	r2, [r7, #0]
 800b984:	78d2      	ldrb	r2, [r2, #3]
 800b986:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	3304      	adds	r3, #4
 800b98c:	683a      	ldr	r2, [r7, #0]
 800b98e:	7912      	ldrb	r2, [r2, #4]
 800b990:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	3305      	adds	r3, #5
 800b996:	683a      	ldr	r2, [r7, #0]
 800b998:	7952      	ldrb	r2, [r2, #5]
 800b99a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	3306      	adds	r3, #6
 800b9a0:	683a      	ldr	r2, [r7, #0]
 800b9a2:	7992      	ldrb	r2, [r2, #6]
 800b9a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	3307      	adds	r3, #7
 800b9aa:	683a      	ldr	r2, [r7, #0]
 800b9ac:	79d2      	ldrb	r2, [r2, #7]
 800b9ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	683a      	ldr	r2, [r7, #0]
 800b9b6:	7a12      	ldrb	r2, [r2, #8]
 800b9b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	3309      	adds	r3, #9
 800b9be:	683a      	ldr	r2, [r7, #0]
 800b9c0:	7a52      	ldrb	r2, [r2, #9]
 800b9c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	330a      	adds	r3, #10
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	7a92      	ldrb	r2, [r2, #10]
 800b9cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	330b      	adds	r3, #11
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	7ad2      	ldrb	r2, [r2, #11]
 800b9d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	330c      	adds	r3, #12
 800b9dc:	683a      	ldr	r2, [r7, #0]
 800b9de:	7b12      	ldrb	r2, [r2, #12]
 800b9e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	330d      	adds	r3, #13
 800b9e6:	683a      	ldr	r2, [r7, #0]
 800b9e8:	7b52      	ldrb	r2, [r2, #13]
 800b9ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	330e      	adds	r3, #14
 800b9f0:	683a      	ldr	r2, [r7, #0]
 800b9f2:	7b92      	ldrb	r2, [r2, #14]
 800b9f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	330f      	adds	r3, #15
 800b9fa:	683a      	ldr	r2, [r7, #0]
 800b9fc:	7bd2      	ldrb	r2, [r2, #15]
 800b9fe:	701a      	strb	r2, [r3, #0]
#endif
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bc80      	pop	{r7}
 800ba08:	4770      	bx	lr

0800ba0a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800ba0a:	b480      	push	{r7}
 800ba0c:	b085      	sub	sp, #20
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	60f8      	str	r0, [r7, #12]
 800ba12:	60b9      	str	r1, [r7, #8]
 800ba14:	4613      	mov	r3, r2
 800ba16:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800ba18:	e007      	b.n	800ba2a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800ba1a:	68ba      	ldr	r2, [r7, #8]
 800ba1c:	1c53      	adds	r3, r2, #1
 800ba1e:	60bb      	str	r3, [r7, #8]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	1c59      	adds	r1, r3, #1
 800ba24:	60f9      	str	r1, [r7, #12]
 800ba26:	7812      	ldrb	r2, [r2, #0]
 800ba28:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	1e5a      	subs	r2, r3, #1
 800ba2e:	71fa      	strb	r2, [r7, #7]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d1f2      	bne.n	800ba1a <copy_block_nn+0x10>
}
 800ba34:	bf00      	nop
 800ba36:	bf00      	nop
 800ba38:	3714      	adds	r7, #20
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bc80      	pop	{r7}
 800ba3e:	4770      	bx	lr

0800ba40 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800ba40:	b480      	push	{r7}
 800ba42:	b083      	sub	sp, #12
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	781a      	ldrb	r2, [r3, #0]
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	4053      	eors	r3, r2
 800ba54:	b2da      	uxtb	r2, r3
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	7819      	ldrb	r1, [r3, #0]
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	3301      	adds	r3, #1
 800ba64:	781a      	ldrb	r2, [r3, #0]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	3301      	adds	r3, #1
 800ba6a:	404a      	eors	r2, r1
 800ba6c:	b2d2      	uxtb	r2, r2
 800ba6e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3302      	adds	r3, #2
 800ba74:	7819      	ldrb	r1, [r3, #0]
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	3302      	adds	r3, #2
 800ba7a:	781a      	ldrb	r2, [r3, #0]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	3302      	adds	r3, #2
 800ba80:	404a      	eors	r2, r1
 800ba82:	b2d2      	uxtb	r2, r2
 800ba84:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	3303      	adds	r3, #3
 800ba8a:	7819      	ldrb	r1, [r3, #0]
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	3303      	adds	r3, #3
 800ba90:	781a      	ldrb	r2, [r3, #0]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	3303      	adds	r3, #3
 800ba96:	404a      	eors	r2, r1
 800ba98:	b2d2      	uxtb	r2, r2
 800ba9a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	3304      	adds	r3, #4
 800baa0:	7819      	ldrb	r1, [r3, #0]
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	3304      	adds	r3, #4
 800baa6:	781a      	ldrb	r2, [r3, #0]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	3304      	adds	r3, #4
 800baac:	404a      	eors	r2, r1
 800baae:	b2d2      	uxtb	r2, r2
 800bab0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	3305      	adds	r3, #5
 800bab6:	7819      	ldrb	r1, [r3, #0]
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	3305      	adds	r3, #5
 800babc:	781a      	ldrb	r2, [r3, #0]
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	3305      	adds	r3, #5
 800bac2:	404a      	eors	r2, r1
 800bac4:	b2d2      	uxtb	r2, r2
 800bac6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	3306      	adds	r3, #6
 800bacc:	7819      	ldrb	r1, [r3, #0]
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	3306      	adds	r3, #6
 800bad2:	781a      	ldrb	r2, [r3, #0]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	3306      	adds	r3, #6
 800bad8:	404a      	eors	r2, r1
 800bada:	b2d2      	uxtb	r2, r2
 800badc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	3307      	adds	r3, #7
 800bae2:	7819      	ldrb	r1, [r3, #0]
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	3307      	adds	r3, #7
 800bae8:	781a      	ldrb	r2, [r3, #0]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	3307      	adds	r3, #7
 800baee:	404a      	eors	r2, r1
 800baf0:	b2d2      	uxtb	r2, r2
 800baf2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	3308      	adds	r3, #8
 800baf8:	7819      	ldrb	r1, [r3, #0]
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	3308      	adds	r3, #8
 800bafe:	781a      	ldrb	r2, [r3, #0]
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	3308      	adds	r3, #8
 800bb04:	404a      	eors	r2, r1
 800bb06:	b2d2      	uxtb	r2, r2
 800bb08:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	3309      	adds	r3, #9
 800bb0e:	7819      	ldrb	r1, [r3, #0]
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	3309      	adds	r3, #9
 800bb14:	781a      	ldrb	r2, [r3, #0]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	3309      	adds	r3, #9
 800bb1a:	404a      	eors	r2, r1
 800bb1c:	b2d2      	uxtb	r2, r2
 800bb1e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	330a      	adds	r3, #10
 800bb24:	7819      	ldrb	r1, [r3, #0]
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	330a      	adds	r3, #10
 800bb2a:	781a      	ldrb	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	330a      	adds	r3, #10
 800bb30:	404a      	eors	r2, r1
 800bb32:	b2d2      	uxtb	r2, r2
 800bb34:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	330b      	adds	r3, #11
 800bb3a:	7819      	ldrb	r1, [r3, #0]
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	330b      	adds	r3, #11
 800bb40:	781a      	ldrb	r2, [r3, #0]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	330b      	adds	r3, #11
 800bb46:	404a      	eors	r2, r1
 800bb48:	b2d2      	uxtb	r2, r2
 800bb4a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	330c      	adds	r3, #12
 800bb50:	7819      	ldrb	r1, [r3, #0]
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	330c      	adds	r3, #12
 800bb56:	781a      	ldrb	r2, [r3, #0]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	330c      	adds	r3, #12
 800bb5c:	404a      	eors	r2, r1
 800bb5e:	b2d2      	uxtb	r2, r2
 800bb60:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	330d      	adds	r3, #13
 800bb66:	7819      	ldrb	r1, [r3, #0]
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	330d      	adds	r3, #13
 800bb6c:	781a      	ldrb	r2, [r3, #0]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	330d      	adds	r3, #13
 800bb72:	404a      	eors	r2, r1
 800bb74:	b2d2      	uxtb	r2, r2
 800bb76:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	330e      	adds	r3, #14
 800bb7c:	7819      	ldrb	r1, [r3, #0]
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	330e      	adds	r3, #14
 800bb82:	781a      	ldrb	r2, [r3, #0]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	330e      	adds	r3, #14
 800bb88:	404a      	eors	r2, r1
 800bb8a:	b2d2      	uxtb	r2, r2
 800bb8c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	330f      	adds	r3, #15
 800bb92:	7819      	ldrb	r1, [r3, #0]
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	330f      	adds	r3, #15
 800bb98:	781a      	ldrb	r2, [r3, #0]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	330f      	adds	r3, #15
 800bb9e:	404a      	eors	r2, r1
 800bba0:	b2d2      	uxtb	r2, r2
 800bba2:	701a      	strb	r2, [r3, #0]
#endif
}
 800bba4:	bf00      	nop
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bc80      	pop	{r7}
 800bbac:	4770      	bx	lr

0800bbae <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800bbae:	b480      	push	{r7}
 800bbb0:	b085      	sub	sp, #20
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	60f8      	str	r0, [r7, #12]
 800bbb6:	60b9      	str	r1, [r7, #8]
 800bbb8:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	781a      	ldrb	r2, [r3, #0]
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	4053      	eors	r3, r2
 800bbc4:	b2da      	uxtb	r2, r3
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	3301      	adds	r3, #1
 800bbce:	7819      	ldrb	r1, [r3, #0]
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	3301      	adds	r3, #1
 800bbd4:	781a      	ldrb	r2, [r3, #0]
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	404a      	eors	r2, r1
 800bbdc:	b2d2      	uxtb	r2, r2
 800bbde:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	3302      	adds	r3, #2
 800bbe4:	7819      	ldrb	r1, [r3, #0]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	3302      	adds	r3, #2
 800bbea:	781a      	ldrb	r2, [r3, #0]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	3302      	adds	r3, #2
 800bbf0:	404a      	eors	r2, r1
 800bbf2:	b2d2      	uxtb	r2, r2
 800bbf4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	3303      	adds	r3, #3
 800bbfa:	7819      	ldrb	r1, [r3, #0]
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	3303      	adds	r3, #3
 800bc00:	781a      	ldrb	r2, [r3, #0]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	3303      	adds	r3, #3
 800bc06:	404a      	eors	r2, r1
 800bc08:	b2d2      	uxtb	r2, r2
 800bc0a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	7819      	ldrb	r1, [r3, #0]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	3304      	adds	r3, #4
 800bc16:	781a      	ldrb	r2, [r3, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	3304      	adds	r3, #4
 800bc1c:	404a      	eors	r2, r1
 800bc1e:	b2d2      	uxtb	r2, r2
 800bc20:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	3305      	adds	r3, #5
 800bc26:	7819      	ldrb	r1, [r3, #0]
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	3305      	adds	r3, #5
 800bc2c:	781a      	ldrb	r2, [r3, #0]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	3305      	adds	r3, #5
 800bc32:	404a      	eors	r2, r1
 800bc34:	b2d2      	uxtb	r2, r2
 800bc36:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	3306      	adds	r3, #6
 800bc3c:	7819      	ldrb	r1, [r3, #0]
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	3306      	adds	r3, #6
 800bc42:	781a      	ldrb	r2, [r3, #0]
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	3306      	adds	r3, #6
 800bc48:	404a      	eors	r2, r1
 800bc4a:	b2d2      	uxtb	r2, r2
 800bc4c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	3307      	adds	r3, #7
 800bc52:	7819      	ldrb	r1, [r3, #0]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	3307      	adds	r3, #7
 800bc58:	781a      	ldrb	r2, [r3, #0]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	3307      	adds	r3, #7
 800bc5e:	404a      	eors	r2, r1
 800bc60:	b2d2      	uxtb	r2, r2
 800bc62:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	3308      	adds	r3, #8
 800bc68:	7819      	ldrb	r1, [r3, #0]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	3308      	adds	r3, #8
 800bc6e:	781a      	ldrb	r2, [r3, #0]
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	3308      	adds	r3, #8
 800bc74:	404a      	eors	r2, r1
 800bc76:	b2d2      	uxtb	r2, r2
 800bc78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	3309      	adds	r3, #9
 800bc7e:	7819      	ldrb	r1, [r3, #0]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3309      	adds	r3, #9
 800bc84:	781a      	ldrb	r2, [r3, #0]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	3309      	adds	r3, #9
 800bc8a:	404a      	eors	r2, r1
 800bc8c:	b2d2      	uxtb	r2, r2
 800bc8e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	330a      	adds	r3, #10
 800bc94:	7819      	ldrb	r1, [r3, #0]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	330a      	adds	r3, #10
 800bc9a:	781a      	ldrb	r2, [r3, #0]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	330a      	adds	r3, #10
 800bca0:	404a      	eors	r2, r1
 800bca2:	b2d2      	uxtb	r2, r2
 800bca4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	330b      	adds	r3, #11
 800bcaa:	7819      	ldrb	r1, [r3, #0]
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	330b      	adds	r3, #11
 800bcb0:	781a      	ldrb	r2, [r3, #0]
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	330b      	adds	r3, #11
 800bcb6:	404a      	eors	r2, r1
 800bcb8:	b2d2      	uxtb	r2, r2
 800bcba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	330c      	adds	r3, #12
 800bcc0:	7819      	ldrb	r1, [r3, #0]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	330c      	adds	r3, #12
 800bcc6:	781a      	ldrb	r2, [r3, #0]
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	330c      	adds	r3, #12
 800bccc:	404a      	eors	r2, r1
 800bcce:	b2d2      	uxtb	r2, r2
 800bcd0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	330d      	adds	r3, #13
 800bcd6:	7819      	ldrb	r1, [r3, #0]
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	330d      	adds	r3, #13
 800bcdc:	781a      	ldrb	r2, [r3, #0]
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	330d      	adds	r3, #13
 800bce2:	404a      	eors	r2, r1
 800bce4:	b2d2      	uxtb	r2, r2
 800bce6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	330e      	adds	r3, #14
 800bcec:	7819      	ldrb	r1, [r3, #0]
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	330e      	adds	r3, #14
 800bcf2:	781a      	ldrb	r2, [r3, #0]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	330e      	adds	r3, #14
 800bcf8:	404a      	eors	r2, r1
 800bcfa:	b2d2      	uxtb	r2, r2
 800bcfc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	330f      	adds	r3, #15
 800bd02:	7819      	ldrb	r1, [r3, #0]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	330f      	adds	r3, #15
 800bd08:	781a      	ldrb	r2, [r3, #0]
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	330f      	adds	r3, #15
 800bd0e:	404a      	eors	r2, r1
 800bd10:	b2d2      	uxtb	r2, r2
 800bd12:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800bd14:	bf00      	nop
 800bd16:	3714      	adds	r7, #20
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bc80      	pop	{r7}
 800bd1c:	4770      	bx	lr

0800bd1e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800bd1e:	b580      	push	{r7, lr}
 800bd20:	b082      	sub	sp, #8
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
 800bd26:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800bd28:	6839      	ldr	r1, [r7, #0]
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f7ff fe88 	bl	800ba40 <xor_block>
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800bd38:	b480      	push	{r7}
 800bd3a:	b085      	sub	sp, #20
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	461a      	mov	r2, r3
 800bd46:	4b48      	ldr	r3, [pc, #288]	@ (800be68 <shift_sub_rows+0x130>)
 800bd48:	5c9a      	ldrb	r2, [r3, r2]
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	701a      	strb	r2, [r3, #0]
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	3304      	adds	r3, #4
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	4619      	mov	r1, r3
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	3304      	adds	r3, #4
 800bd5a:	4a43      	ldr	r2, [pc, #268]	@ (800be68 <shift_sub_rows+0x130>)
 800bd5c:	5c52      	ldrb	r2, [r2, r1]
 800bd5e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	3308      	adds	r3, #8
 800bd64:	781b      	ldrb	r3, [r3, #0]
 800bd66:	4619      	mov	r1, r3
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	3308      	adds	r3, #8
 800bd6c:	4a3e      	ldr	r2, [pc, #248]	@ (800be68 <shift_sub_rows+0x130>)
 800bd6e:	5c52      	ldrb	r2, [r2, r1]
 800bd70:	701a      	strb	r2, [r3, #0]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	330c      	adds	r3, #12
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	4619      	mov	r1, r3
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	330c      	adds	r3, #12
 800bd7e:	4a3a      	ldr	r2, [pc, #232]	@ (800be68 <shift_sub_rows+0x130>)
 800bd80:	5c52      	ldrb	r2, [r2, r1]
 800bd82:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	785b      	ldrb	r3, [r3, #1]
 800bd88:	73fb      	strb	r3, [r7, #15]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	3305      	adds	r3, #5
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	4619      	mov	r1, r3
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	3301      	adds	r3, #1
 800bd96:	4a34      	ldr	r2, [pc, #208]	@ (800be68 <shift_sub_rows+0x130>)
 800bd98:	5c52      	ldrb	r2, [r2, r1]
 800bd9a:	701a      	strb	r2, [r3, #0]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	3309      	adds	r3, #9
 800bda0:	781b      	ldrb	r3, [r3, #0]
 800bda2:	4619      	mov	r1, r3
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	3305      	adds	r3, #5
 800bda8:	4a2f      	ldr	r2, [pc, #188]	@ (800be68 <shift_sub_rows+0x130>)
 800bdaa:	5c52      	ldrb	r2, [r2, r1]
 800bdac:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	330d      	adds	r3, #13
 800bdb2:	781b      	ldrb	r3, [r3, #0]
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	3309      	adds	r3, #9
 800bdba:	4a2b      	ldr	r2, [pc, #172]	@ (800be68 <shift_sub_rows+0x130>)
 800bdbc:	5c52      	ldrb	r2, [r2, r1]
 800bdbe:	701a      	strb	r2, [r3, #0]
 800bdc0:	7bfa      	ldrb	r2, [r7, #15]
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	330d      	adds	r3, #13
 800bdc6:	4928      	ldr	r1, [pc, #160]	@ (800be68 <shift_sub_rows+0x130>)
 800bdc8:	5c8a      	ldrb	r2, [r1, r2]
 800bdca:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	789b      	ldrb	r3, [r3, #2]
 800bdd0:	73fb      	strb	r3, [r7, #15]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	330a      	adds	r3, #10
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	4619      	mov	r1, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	3302      	adds	r3, #2
 800bdde:	4a22      	ldr	r2, [pc, #136]	@ (800be68 <shift_sub_rows+0x130>)
 800bde0:	5c52      	ldrb	r2, [r2, r1]
 800bde2:	701a      	strb	r2, [r3, #0]
 800bde4:	7bfa      	ldrb	r2, [r7, #15]
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	330a      	adds	r3, #10
 800bdea:	491f      	ldr	r1, [pc, #124]	@ (800be68 <shift_sub_rows+0x130>)
 800bdec:	5c8a      	ldrb	r2, [r1, r2]
 800bdee:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	799b      	ldrb	r3, [r3, #6]
 800bdf4:	73fb      	strb	r3, [r7, #15]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	330e      	adds	r3, #14
 800bdfa:	781b      	ldrb	r3, [r3, #0]
 800bdfc:	4619      	mov	r1, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	3306      	adds	r3, #6
 800be02:	4a19      	ldr	r2, [pc, #100]	@ (800be68 <shift_sub_rows+0x130>)
 800be04:	5c52      	ldrb	r2, [r2, r1]
 800be06:	701a      	strb	r2, [r3, #0]
 800be08:	7bfa      	ldrb	r2, [r7, #15]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	330e      	adds	r3, #14
 800be0e:	4916      	ldr	r1, [pc, #88]	@ (800be68 <shift_sub_rows+0x130>)
 800be10:	5c8a      	ldrb	r2, [r1, r2]
 800be12:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	7bdb      	ldrb	r3, [r3, #15]
 800be18:	73fb      	strb	r3, [r7, #15]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	330b      	adds	r3, #11
 800be1e:	781b      	ldrb	r3, [r3, #0]
 800be20:	4619      	mov	r1, r3
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	330f      	adds	r3, #15
 800be26:	4a10      	ldr	r2, [pc, #64]	@ (800be68 <shift_sub_rows+0x130>)
 800be28:	5c52      	ldrb	r2, [r2, r1]
 800be2a:	701a      	strb	r2, [r3, #0]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	3307      	adds	r3, #7
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	4619      	mov	r1, r3
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	330b      	adds	r3, #11
 800be38:	4a0b      	ldr	r2, [pc, #44]	@ (800be68 <shift_sub_rows+0x130>)
 800be3a:	5c52      	ldrb	r2, [r2, r1]
 800be3c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	3303      	adds	r3, #3
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	4619      	mov	r1, r3
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	3307      	adds	r3, #7
 800be4a:	4a07      	ldr	r2, [pc, #28]	@ (800be68 <shift_sub_rows+0x130>)
 800be4c:	5c52      	ldrb	r2, [r2, r1]
 800be4e:	701a      	strb	r2, [r3, #0]
 800be50:	7bfa      	ldrb	r2, [r7, #15]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	3303      	adds	r3, #3
 800be56:	4904      	ldr	r1, [pc, #16]	@ (800be68 <shift_sub_rows+0x130>)
 800be58:	5c8a      	ldrb	r2, [r1, r2]
 800be5a:	701a      	strb	r2, [r3, #0]
}
 800be5c:	bf00      	nop
 800be5e:	3714      	adds	r7, #20
 800be60:	46bd      	mov	sp, r7
 800be62:	bc80      	pop	{r7}
 800be64:	4770      	bx	lr
 800be66:	bf00      	nop
 800be68:	08022e98 	.word	0x08022e98

0800be6c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b086      	sub	sp, #24
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800be74:	f107 0308 	add.w	r3, r7, #8
 800be78:	6879      	ldr	r1, [r7, #4]
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7ff fd6c 	bl	800b958 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800be80:	7a3b      	ldrb	r3, [r7, #8]
 800be82:	461a      	mov	r2, r3
 800be84:	4b9a      	ldr	r3, [pc, #616]	@ (800c0f0 <mix_sub_columns+0x284>)
 800be86:	5c9a      	ldrb	r2, [r3, r2]
 800be88:	7b7b      	ldrb	r3, [r7, #13]
 800be8a:	4619      	mov	r1, r3
 800be8c:	4b99      	ldr	r3, [pc, #612]	@ (800c0f4 <mix_sub_columns+0x288>)
 800be8e:	5c5b      	ldrb	r3, [r3, r1]
 800be90:	4053      	eors	r3, r2
 800be92:	b2da      	uxtb	r2, r3
 800be94:	7cbb      	ldrb	r3, [r7, #18]
 800be96:	4619      	mov	r1, r3
 800be98:	4b97      	ldr	r3, [pc, #604]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800be9a:	5c5b      	ldrb	r3, [r3, r1]
 800be9c:	4053      	eors	r3, r2
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	7dfb      	ldrb	r3, [r7, #23]
 800bea2:	4619      	mov	r1, r3
 800bea4:	4b94      	ldr	r3, [pc, #592]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bea6:	5c5b      	ldrb	r3, [r3, r1]
 800bea8:	4053      	eors	r3, r2
 800beaa:	b2da      	uxtb	r2, r3
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800beb0:	7a3b      	ldrb	r3, [r7, #8]
 800beb2:	461a      	mov	r2, r3
 800beb4:	4b90      	ldr	r3, [pc, #576]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800beb6:	5c9a      	ldrb	r2, [r3, r2]
 800beb8:	7b7b      	ldrb	r3, [r7, #13]
 800beba:	4619      	mov	r1, r3
 800bebc:	4b8c      	ldr	r3, [pc, #560]	@ (800c0f0 <mix_sub_columns+0x284>)
 800bebe:	5c5b      	ldrb	r3, [r3, r1]
 800bec0:	4053      	eors	r3, r2
 800bec2:	b2da      	uxtb	r2, r3
 800bec4:	7cbb      	ldrb	r3, [r7, #18]
 800bec6:	4619      	mov	r1, r3
 800bec8:	4b8a      	ldr	r3, [pc, #552]	@ (800c0f4 <mix_sub_columns+0x288>)
 800beca:	5c5b      	ldrb	r3, [r3, r1]
 800becc:	4053      	eors	r3, r2
 800bece:	b2d9      	uxtb	r1, r3
 800bed0:	7dfb      	ldrb	r3, [r7, #23]
 800bed2:	461a      	mov	r2, r3
 800bed4:	4b88      	ldr	r3, [pc, #544]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bed6:	5c9a      	ldrb	r2, [r3, r2]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	3301      	adds	r3, #1
 800bedc:	404a      	eors	r2, r1
 800bede:	b2d2      	uxtb	r2, r2
 800bee0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800bee2:	7a3b      	ldrb	r3, [r7, #8]
 800bee4:	461a      	mov	r2, r3
 800bee6:	4b84      	ldr	r3, [pc, #528]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bee8:	5c9a      	ldrb	r2, [r3, r2]
 800beea:	7b7b      	ldrb	r3, [r7, #13]
 800beec:	4619      	mov	r1, r3
 800beee:	4b82      	ldr	r3, [pc, #520]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bef0:	5c5b      	ldrb	r3, [r3, r1]
 800bef2:	4053      	eors	r3, r2
 800bef4:	b2da      	uxtb	r2, r3
 800bef6:	7cbb      	ldrb	r3, [r7, #18]
 800bef8:	4619      	mov	r1, r3
 800befa:	4b7d      	ldr	r3, [pc, #500]	@ (800c0f0 <mix_sub_columns+0x284>)
 800befc:	5c5b      	ldrb	r3, [r3, r1]
 800befe:	4053      	eors	r3, r2
 800bf00:	b2d9      	uxtb	r1, r3
 800bf02:	7dfb      	ldrb	r3, [r7, #23]
 800bf04:	461a      	mov	r2, r3
 800bf06:	4b7b      	ldr	r3, [pc, #492]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bf08:	5c9a      	ldrb	r2, [r3, r2]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	3302      	adds	r3, #2
 800bf0e:	404a      	eors	r2, r1
 800bf10:	b2d2      	uxtb	r2, r2
 800bf12:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800bf14:	7a3b      	ldrb	r3, [r7, #8]
 800bf16:	461a      	mov	r2, r3
 800bf18:	4b76      	ldr	r3, [pc, #472]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bf1a:	5c9a      	ldrb	r2, [r3, r2]
 800bf1c:	7b7b      	ldrb	r3, [r7, #13]
 800bf1e:	4619      	mov	r1, r3
 800bf20:	4b75      	ldr	r3, [pc, #468]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf22:	5c5b      	ldrb	r3, [r3, r1]
 800bf24:	4053      	eors	r3, r2
 800bf26:	b2da      	uxtb	r2, r3
 800bf28:	7cbb      	ldrb	r3, [r7, #18]
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	4b72      	ldr	r3, [pc, #456]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf2e:	5c5b      	ldrb	r3, [r3, r1]
 800bf30:	4053      	eors	r3, r2
 800bf32:	b2d9      	uxtb	r1, r3
 800bf34:	7dfb      	ldrb	r3, [r7, #23]
 800bf36:	461a      	mov	r2, r3
 800bf38:	4b6d      	ldr	r3, [pc, #436]	@ (800c0f0 <mix_sub_columns+0x284>)
 800bf3a:	5c9a      	ldrb	r2, [r3, r2]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	3303      	adds	r3, #3
 800bf40:	404a      	eors	r2, r1
 800bf42:	b2d2      	uxtb	r2, r2
 800bf44:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800bf46:	7b3b      	ldrb	r3, [r7, #12]
 800bf48:	461a      	mov	r2, r3
 800bf4a:	4b69      	ldr	r3, [pc, #420]	@ (800c0f0 <mix_sub_columns+0x284>)
 800bf4c:	5c9a      	ldrb	r2, [r3, r2]
 800bf4e:	7c7b      	ldrb	r3, [r7, #17]
 800bf50:	4619      	mov	r1, r3
 800bf52:	4b68      	ldr	r3, [pc, #416]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bf54:	5c5b      	ldrb	r3, [r3, r1]
 800bf56:	4053      	eors	r3, r2
 800bf58:	b2da      	uxtb	r2, r3
 800bf5a:	7dbb      	ldrb	r3, [r7, #22]
 800bf5c:	4619      	mov	r1, r3
 800bf5e:	4b66      	ldr	r3, [pc, #408]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf60:	5c5b      	ldrb	r3, [r3, r1]
 800bf62:	4053      	eors	r3, r2
 800bf64:	b2d9      	uxtb	r1, r3
 800bf66:	7afb      	ldrb	r3, [r7, #11]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	4b63      	ldr	r3, [pc, #396]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf6c:	5c9a      	ldrb	r2, [r3, r2]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	3304      	adds	r3, #4
 800bf72:	404a      	eors	r2, r1
 800bf74:	b2d2      	uxtb	r2, r2
 800bf76:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800bf78:	7b3b      	ldrb	r3, [r7, #12]
 800bf7a:	461a      	mov	r2, r3
 800bf7c:	4b5e      	ldr	r3, [pc, #376]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf7e:	5c9a      	ldrb	r2, [r3, r2]
 800bf80:	7c7b      	ldrb	r3, [r7, #17]
 800bf82:	4619      	mov	r1, r3
 800bf84:	4b5a      	ldr	r3, [pc, #360]	@ (800c0f0 <mix_sub_columns+0x284>)
 800bf86:	5c5b      	ldrb	r3, [r3, r1]
 800bf88:	4053      	eors	r3, r2
 800bf8a:	b2da      	uxtb	r2, r3
 800bf8c:	7dbb      	ldrb	r3, [r7, #22]
 800bf8e:	4619      	mov	r1, r3
 800bf90:	4b58      	ldr	r3, [pc, #352]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bf92:	5c5b      	ldrb	r3, [r3, r1]
 800bf94:	4053      	eors	r3, r2
 800bf96:	b2d9      	uxtb	r1, r3
 800bf98:	7afb      	ldrb	r3, [r7, #11]
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	4b56      	ldr	r3, [pc, #344]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bf9e:	5c9a      	ldrb	r2, [r3, r2]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3305      	adds	r3, #5
 800bfa4:	404a      	eors	r2, r1
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800bfaa:	7b3b      	ldrb	r3, [r7, #12]
 800bfac:	461a      	mov	r2, r3
 800bfae:	4b52      	ldr	r3, [pc, #328]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bfb0:	5c9a      	ldrb	r2, [r3, r2]
 800bfb2:	7c7b      	ldrb	r3, [r7, #17]
 800bfb4:	4619      	mov	r1, r3
 800bfb6:	4b50      	ldr	r3, [pc, #320]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bfb8:	5c5b      	ldrb	r3, [r3, r1]
 800bfba:	4053      	eors	r3, r2
 800bfbc:	b2da      	uxtb	r2, r3
 800bfbe:	7dbb      	ldrb	r3, [r7, #22]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	4b4b      	ldr	r3, [pc, #300]	@ (800c0f0 <mix_sub_columns+0x284>)
 800bfc4:	5c5b      	ldrb	r3, [r3, r1]
 800bfc6:	4053      	eors	r3, r2
 800bfc8:	b2d9      	uxtb	r1, r3
 800bfca:	7afb      	ldrb	r3, [r7, #11]
 800bfcc:	461a      	mov	r2, r3
 800bfce:	4b49      	ldr	r3, [pc, #292]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bfd0:	5c9a      	ldrb	r2, [r3, r2]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	3306      	adds	r3, #6
 800bfd6:	404a      	eors	r2, r1
 800bfd8:	b2d2      	uxtb	r2, r2
 800bfda:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800bfdc:	7b3b      	ldrb	r3, [r7, #12]
 800bfde:	461a      	mov	r2, r3
 800bfe0:	4b44      	ldr	r3, [pc, #272]	@ (800c0f4 <mix_sub_columns+0x288>)
 800bfe2:	5c9a      	ldrb	r2, [r3, r2]
 800bfe4:	7c7b      	ldrb	r3, [r7, #17]
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	4b43      	ldr	r3, [pc, #268]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bfea:	5c5b      	ldrb	r3, [r3, r1]
 800bfec:	4053      	eors	r3, r2
 800bfee:	b2da      	uxtb	r2, r3
 800bff0:	7dbb      	ldrb	r3, [r7, #22]
 800bff2:	4619      	mov	r1, r3
 800bff4:	4b40      	ldr	r3, [pc, #256]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800bff6:	5c5b      	ldrb	r3, [r3, r1]
 800bff8:	4053      	eors	r3, r2
 800bffa:	b2d9      	uxtb	r1, r3
 800bffc:	7afb      	ldrb	r3, [r7, #11]
 800bffe:	461a      	mov	r2, r3
 800c000:	4b3b      	ldr	r3, [pc, #236]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c002:	5c9a      	ldrb	r2, [r3, r2]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	3307      	adds	r3, #7
 800c008:	404a      	eors	r2, r1
 800c00a:	b2d2      	uxtb	r2, r2
 800c00c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c00e:	7c3b      	ldrb	r3, [r7, #16]
 800c010:	461a      	mov	r2, r3
 800c012:	4b37      	ldr	r3, [pc, #220]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c014:	5c9a      	ldrb	r2, [r3, r2]
 800c016:	7d7b      	ldrb	r3, [r7, #21]
 800c018:	4619      	mov	r1, r3
 800c01a:	4b36      	ldr	r3, [pc, #216]	@ (800c0f4 <mix_sub_columns+0x288>)
 800c01c:	5c5b      	ldrb	r3, [r3, r1]
 800c01e:	4053      	eors	r3, r2
 800c020:	b2da      	uxtb	r2, r3
 800c022:	7abb      	ldrb	r3, [r7, #10]
 800c024:	4619      	mov	r1, r3
 800c026:	4b34      	ldr	r3, [pc, #208]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c028:	5c5b      	ldrb	r3, [r3, r1]
 800c02a:	4053      	eors	r3, r2
 800c02c:	b2d9      	uxtb	r1, r3
 800c02e:	7bfb      	ldrb	r3, [r7, #15]
 800c030:	461a      	mov	r2, r3
 800c032:	4b31      	ldr	r3, [pc, #196]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c034:	5c9a      	ldrb	r2, [r3, r2]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	3308      	adds	r3, #8
 800c03a:	404a      	eors	r2, r1
 800c03c:	b2d2      	uxtb	r2, r2
 800c03e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c040:	7c3b      	ldrb	r3, [r7, #16]
 800c042:	461a      	mov	r2, r3
 800c044:	4b2c      	ldr	r3, [pc, #176]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c046:	5c9a      	ldrb	r2, [r3, r2]
 800c048:	7d7b      	ldrb	r3, [r7, #21]
 800c04a:	4619      	mov	r1, r3
 800c04c:	4b28      	ldr	r3, [pc, #160]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c04e:	5c5b      	ldrb	r3, [r3, r1]
 800c050:	4053      	eors	r3, r2
 800c052:	b2da      	uxtb	r2, r3
 800c054:	7abb      	ldrb	r3, [r7, #10]
 800c056:	4619      	mov	r1, r3
 800c058:	4b26      	ldr	r3, [pc, #152]	@ (800c0f4 <mix_sub_columns+0x288>)
 800c05a:	5c5b      	ldrb	r3, [r3, r1]
 800c05c:	4053      	eors	r3, r2
 800c05e:	b2d9      	uxtb	r1, r3
 800c060:	7bfb      	ldrb	r3, [r7, #15]
 800c062:	461a      	mov	r2, r3
 800c064:	4b24      	ldr	r3, [pc, #144]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c066:	5c9a      	ldrb	r2, [r3, r2]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	3309      	adds	r3, #9
 800c06c:	404a      	eors	r2, r1
 800c06e:	b2d2      	uxtb	r2, r2
 800c070:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c072:	7c3b      	ldrb	r3, [r7, #16]
 800c074:	461a      	mov	r2, r3
 800c076:	4b20      	ldr	r3, [pc, #128]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c078:	5c9a      	ldrb	r2, [r3, r2]
 800c07a:	7d7b      	ldrb	r3, [r7, #21]
 800c07c:	4619      	mov	r1, r3
 800c07e:	4b1e      	ldr	r3, [pc, #120]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c080:	5c5b      	ldrb	r3, [r3, r1]
 800c082:	4053      	eors	r3, r2
 800c084:	b2da      	uxtb	r2, r3
 800c086:	7abb      	ldrb	r3, [r7, #10]
 800c088:	4619      	mov	r1, r3
 800c08a:	4b19      	ldr	r3, [pc, #100]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c08c:	5c5b      	ldrb	r3, [r3, r1]
 800c08e:	4053      	eors	r3, r2
 800c090:	b2d9      	uxtb	r1, r3
 800c092:	7bfb      	ldrb	r3, [r7, #15]
 800c094:	461a      	mov	r2, r3
 800c096:	4b17      	ldr	r3, [pc, #92]	@ (800c0f4 <mix_sub_columns+0x288>)
 800c098:	5c9a      	ldrb	r2, [r3, r2]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	330a      	adds	r3, #10
 800c09e:	404a      	eors	r2, r1
 800c0a0:	b2d2      	uxtb	r2, r2
 800c0a2:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800c0a4:	7c3b      	ldrb	r3, [r7, #16]
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	4b12      	ldr	r3, [pc, #72]	@ (800c0f4 <mix_sub_columns+0x288>)
 800c0aa:	5c9a      	ldrb	r2, [r3, r2]
 800c0ac:	7d7b      	ldrb	r3, [r7, #21]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	4b11      	ldr	r3, [pc, #68]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c0b2:	5c5b      	ldrb	r3, [r3, r1]
 800c0b4:	4053      	eors	r3, r2
 800c0b6:	b2da      	uxtb	r2, r3
 800c0b8:	7abb      	ldrb	r3, [r7, #10]
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4b0e      	ldr	r3, [pc, #56]	@ (800c0f8 <mix_sub_columns+0x28c>)
 800c0be:	5c5b      	ldrb	r3, [r3, r1]
 800c0c0:	4053      	eors	r3, r2
 800c0c2:	b2d9      	uxtb	r1, r3
 800c0c4:	7bfb      	ldrb	r3, [r7, #15]
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	4b09      	ldr	r3, [pc, #36]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c0ca:	5c9a      	ldrb	r2, [r3, r2]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	330b      	adds	r3, #11
 800c0d0:	404a      	eors	r2, r1
 800c0d2:	b2d2      	uxtb	r2, r2
 800c0d4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800c0d6:	7d3b      	ldrb	r3, [r7, #20]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	4b05      	ldr	r3, [pc, #20]	@ (800c0f0 <mix_sub_columns+0x284>)
 800c0dc:	5c9a      	ldrb	r2, [r3, r2]
 800c0de:	7a7b      	ldrb	r3, [r7, #9]
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	4b04      	ldr	r3, [pc, #16]	@ (800c0f4 <mix_sub_columns+0x288>)
 800c0e4:	5c5b      	ldrb	r3, [r3, r1]
 800c0e6:	4053      	eors	r3, r2
 800c0e8:	b2da      	uxtb	r2, r3
 800c0ea:	7bbb      	ldrb	r3, [r7, #14]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	e005      	b.n	800c0fc <mix_sub_columns+0x290>
 800c0f0:	08022f98 	.word	0x08022f98
 800c0f4:	08023098 	.word	0x08023098
 800c0f8:	08022e98 	.word	0x08022e98
 800c0fc:	4b2d      	ldr	r3, [pc, #180]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c0fe:	5c5b      	ldrb	r3, [r3, r1]
 800c100:	4053      	eors	r3, r2
 800c102:	b2d9      	uxtb	r1, r3
 800c104:	7cfb      	ldrb	r3, [r7, #19]
 800c106:	461a      	mov	r2, r3
 800c108:	4b2a      	ldr	r3, [pc, #168]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c10a:	5c9a      	ldrb	r2, [r3, r2]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	330c      	adds	r3, #12
 800c110:	404a      	eors	r2, r1
 800c112:	b2d2      	uxtb	r2, r2
 800c114:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800c116:	7d3b      	ldrb	r3, [r7, #20]
 800c118:	461a      	mov	r2, r3
 800c11a:	4b26      	ldr	r3, [pc, #152]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c11c:	5c9a      	ldrb	r2, [r3, r2]
 800c11e:	7a7b      	ldrb	r3, [r7, #9]
 800c120:	4619      	mov	r1, r3
 800c122:	4b25      	ldr	r3, [pc, #148]	@ (800c1b8 <mix_sub_columns+0x34c>)
 800c124:	5c5b      	ldrb	r3, [r3, r1]
 800c126:	4053      	eors	r3, r2
 800c128:	b2da      	uxtb	r2, r3
 800c12a:	7bbb      	ldrb	r3, [r7, #14]
 800c12c:	4619      	mov	r1, r3
 800c12e:	4b23      	ldr	r3, [pc, #140]	@ (800c1bc <mix_sub_columns+0x350>)
 800c130:	5c5b      	ldrb	r3, [r3, r1]
 800c132:	4053      	eors	r3, r2
 800c134:	b2d9      	uxtb	r1, r3
 800c136:	7cfb      	ldrb	r3, [r7, #19]
 800c138:	461a      	mov	r2, r3
 800c13a:	4b1e      	ldr	r3, [pc, #120]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c13c:	5c9a      	ldrb	r2, [r3, r2]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	330d      	adds	r3, #13
 800c142:	404a      	eors	r2, r1
 800c144:	b2d2      	uxtb	r2, r2
 800c146:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800c148:	7d3b      	ldrb	r3, [r7, #20]
 800c14a:	461a      	mov	r2, r3
 800c14c:	4b19      	ldr	r3, [pc, #100]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c14e:	5c9a      	ldrb	r2, [r3, r2]
 800c150:	7a7b      	ldrb	r3, [r7, #9]
 800c152:	4619      	mov	r1, r3
 800c154:	4b17      	ldr	r3, [pc, #92]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c156:	5c5b      	ldrb	r3, [r3, r1]
 800c158:	4053      	eors	r3, r2
 800c15a:	b2da      	uxtb	r2, r3
 800c15c:	7bbb      	ldrb	r3, [r7, #14]
 800c15e:	4619      	mov	r1, r3
 800c160:	4b15      	ldr	r3, [pc, #84]	@ (800c1b8 <mix_sub_columns+0x34c>)
 800c162:	5c5b      	ldrb	r3, [r3, r1]
 800c164:	4053      	eors	r3, r2
 800c166:	b2d9      	uxtb	r1, r3
 800c168:	7cfb      	ldrb	r3, [r7, #19]
 800c16a:	461a      	mov	r2, r3
 800c16c:	4b13      	ldr	r3, [pc, #76]	@ (800c1bc <mix_sub_columns+0x350>)
 800c16e:	5c9a      	ldrb	r2, [r3, r2]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	330e      	adds	r3, #14
 800c174:	404a      	eors	r2, r1
 800c176:	b2d2      	uxtb	r2, r2
 800c178:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800c17a:	7d3b      	ldrb	r3, [r7, #20]
 800c17c:	461a      	mov	r2, r3
 800c17e:	4b0f      	ldr	r3, [pc, #60]	@ (800c1bc <mix_sub_columns+0x350>)
 800c180:	5c9a      	ldrb	r2, [r3, r2]
 800c182:	7a7b      	ldrb	r3, [r7, #9]
 800c184:	4619      	mov	r1, r3
 800c186:	4b0b      	ldr	r3, [pc, #44]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c188:	5c5b      	ldrb	r3, [r3, r1]
 800c18a:	4053      	eors	r3, r2
 800c18c:	b2da      	uxtb	r2, r3
 800c18e:	7bbb      	ldrb	r3, [r7, #14]
 800c190:	4619      	mov	r1, r3
 800c192:	4b08      	ldr	r3, [pc, #32]	@ (800c1b4 <mix_sub_columns+0x348>)
 800c194:	5c5b      	ldrb	r3, [r3, r1]
 800c196:	4053      	eors	r3, r2
 800c198:	b2d9      	uxtb	r1, r3
 800c19a:	7cfb      	ldrb	r3, [r7, #19]
 800c19c:	461a      	mov	r2, r3
 800c19e:	4b06      	ldr	r3, [pc, #24]	@ (800c1b8 <mix_sub_columns+0x34c>)
 800c1a0:	5c9a      	ldrb	r2, [r3, r2]
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	330f      	adds	r3, #15
 800c1a6:	404a      	eors	r2, r1
 800c1a8:	b2d2      	uxtb	r2, r2
 800c1aa:	701a      	strb	r2, [r3, #0]
  }
 800c1ac:	bf00      	nop
 800c1ae:	3718      	adds	r7, #24
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	08022e98 	.word	0x08022e98
 800c1b8:	08022f98 	.word	0x08022f98
 800c1bc:	08023098 	.word	0x08023098

0800c1c0 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	607a      	str	r2, [r7, #4]
 800c1cc:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800c1ce:	7afb      	ldrb	r3, [r7, #11]
 800c1d0:	3b10      	subs	r3, #16
 800c1d2:	2b10      	cmp	r3, #16
 800c1d4:	bf8c      	ite	hi
 800c1d6:	2201      	movhi	r2, #1
 800c1d8:	2200      	movls	r2, #0
 800c1da:	b2d2      	uxtb	r2, r2
 800c1dc:	2a00      	cmp	r2, #0
 800c1de:	d10b      	bne.n	800c1f8 <lorawan_aes_set_key+0x38>
 800c1e0:	4a64      	ldr	r2, [pc, #400]	@ (800c374 <lorawan_aes_set_key+0x1b4>)
 800c1e2:	fa22 f303 	lsr.w	r3, r2, r3
 800c1e6:	f003 0301 	and.w	r3, r3, #1
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	bf14      	ite	ne
 800c1ee:	2301      	movne	r3, #1
 800c1f0:	2300      	moveq	r3, #0
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d105      	bne.n	800c204 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800c200:	23ff      	movs	r3, #255	@ 0xff
 800c202:	e0b2      	b.n	800c36a <lorawan_aes_set_key+0x1aa>
        break;
 800c204:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	7afa      	ldrb	r2, [r7, #11]
 800c20a:	68f9      	ldr	r1, [r7, #12]
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7ff fbfc 	bl	800ba0a <copy_block_nn>
    hi = (keylen + 28) << 2;
 800c212:	7afb      	ldrb	r3, [r7, #11]
 800c214:	331c      	adds	r3, #28
 800c216:	b2db      	uxtb	r3, r3
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800c21c:	7c7b      	ldrb	r3, [r7, #17]
 800c21e:	091b      	lsrs	r3, r3, #4
 800c220:	b2db      	uxtb	r3, r3
 800c222:	3b01      	subs	r3, #1
 800c224:	b2da      	uxtb	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c22c:	7afb      	ldrb	r3, [r7, #11]
 800c22e:	75fb      	strb	r3, [r7, #23]
 800c230:	2301      	movs	r3, #1
 800c232:	75bb      	strb	r3, [r7, #22]
 800c234:	e093      	b.n	800c35e <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800c236:	7dfb      	ldrb	r3, [r7, #23]
 800c238:	3b04      	subs	r3, #4
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	5cd3      	ldrb	r3, [r2, r3]
 800c23e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800c240:	7dfb      	ldrb	r3, [r7, #23]
 800c242:	3b03      	subs	r3, #3
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	5cd3      	ldrb	r3, [r2, r3]
 800c248:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800c24a:	7dfb      	ldrb	r3, [r7, #23]
 800c24c:	3b02      	subs	r3, #2
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	5cd3      	ldrb	r3, [r2, r3]
 800c252:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800c254:	7dfb      	ldrb	r3, [r7, #23]
 800c256:	3b01      	subs	r3, #1
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	5cd3      	ldrb	r3, [r2, r3]
 800c25c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800c25e:	7dfb      	ldrb	r3, [r7, #23]
 800c260:	7afa      	ldrb	r2, [r7, #11]
 800c262:	fbb3 f1f2 	udiv	r1, r3, r2
 800c266:	fb01 f202 	mul.w	r2, r1, r2
 800c26a:	1a9b      	subs	r3, r3, r2
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d127      	bne.n	800c2c2 <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800c272:	7d7b      	ldrb	r3, [r7, #21]
 800c274:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800c276:	7d3b      	ldrb	r3, [r7, #20]
 800c278:	4a3f      	ldr	r2, [pc, #252]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c27a:	5cd2      	ldrb	r2, [r2, r3]
 800c27c:	7dbb      	ldrb	r3, [r7, #22]
 800c27e:	4053      	eors	r3, r2
 800c280:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800c282:	7cfb      	ldrb	r3, [r7, #19]
 800c284:	4a3c      	ldr	r2, [pc, #240]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c286:	5cd3      	ldrb	r3, [r2, r3]
 800c288:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800c28a:	7cbb      	ldrb	r3, [r7, #18]
 800c28c:	4a3a      	ldr	r2, [pc, #232]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c28e:	5cd3      	ldrb	r3, [r2, r3]
 800c290:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800c292:	7c3b      	ldrb	r3, [r7, #16]
 800c294:	4a38      	ldr	r2, [pc, #224]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c296:	5cd3      	ldrb	r3, [r2, r3]
 800c298:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800c29a:	7dbb      	ldrb	r3, [r7, #22]
 800c29c:	005b      	lsls	r3, r3, #1
 800c29e:	b25a      	sxtb	r2, r3
 800c2a0:	7dbb      	ldrb	r3, [r7, #22]
 800c2a2:	09db      	lsrs	r3, r3, #7
 800c2a4:	b2db      	uxtb	r3, r3
 800c2a6:	4619      	mov	r1, r3
 800c2a8:	0049      	lsls	r1, r1, #1
 800c2aa:	440b      	add	r3, r1
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	00c8      	lsls	r0, r1, #3
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	440b      	add	r3, r1
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	b25b      	sxtb	r3, r3
 800c2ba:	4053      	eors	r3, r2
 800c2bc:	b25b      	sxtb	r3, r3
 800c2be:	75bb      	strb	r3, [r7, #22]
 800c2c0:	e01c      	b.n	800c2fc <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800c2c2:	7afb      	ldrb	r3, [r7, #11]
 800c2c4:	2b18      	cmp	r3, #24
 800c2c6:	d919      	bls.n	800c2fc <lorawan_aes_set_key+0x13c>
 800c2c8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ca:	7afa      	ldrb	r2, [r7, #11]
 800c2cc:	fbb3 f1f2 	udiv	r1, r3, r2
 800c2d0:	fb01 f202 	mul.w	r2, r1, r2
 800c2d4:	1a9b      	subs	r3, r3, r2
 800c2d6:	b2db      	uxtb	r3, r3
 800c2d8:	2b10      	cmp	r3, #16
 800c2da:	d10f      	bne.n	800c2fc <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800c2dc:	7d7b      	ldrb	r3, [r7, #21]
 800c2de:	4a26      	ldr	r2, [pc, #152]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c2e0:	5cd3      	ldrb	r3, [r2, r3]
 800c2e2:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800c2e4:	7d3b      	ldrb	r3, [r7, #20]
 800c2e6:	4a24      	ldr	r2, [pc, #144]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c2e8:	5cd3      	ldrb	r3, [r2, r3]
 800c2ea:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800c2ec:	7cfb      	ldrb	r3, [r7, #19]
 800c2ee:	4a22      	ldr	r2, [pc, #136]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c2f0:	5cd3      	ldrb	r3, [r2, r3]
 800c2f2:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800c2f4:	7cbb      	ldrb	r3, [r7, #18]
 800c2f6:	4a20      	ldr	r2, [pc, #128]	@ (800c378 <lorawan_aes_set_key+0x1b8>)
 800c2f8:	5cd3      	ldrb	r3, [r2, r3]
 800c2fa:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800c2fc:	7dfa      	ldrb	r2, [r7, #23]
 800c2fe:	7afb      	ldrb	r3, [r7, #11]
 800c300:	1ad3      	subs	r3, r2, r3
 800c302:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800c304:	7c3b      	ldrb	r3, [r7, #16]
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	5cd1      	ldrb	r1, [r2, r3]
 800c30a:	7dfb      	ldrb	r3, [r7, #23]
 800c30c:	7d7a      	ldrb	r2, [r7, #21]
 800c30e:	404a      	eors	r2, r1
 800c310:	b2d1      	uxtb	r1, r2
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800c316:	7c3b      	ldrb	r3, [r7, #16]
 800c318:	3301      	adds	r3, #1
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	5cd1      	ldrb	r1, [r2, r3]
 800c31e:	7dfb      	ldrb	r3, [r7, #23]
 800c320:	3301      	adds	r3, #1
 800c322:	7d3a      	ldrb	r2, [r7, #20]
 800c324:	404a      	eors	r2, r1
 800c326:	b2d1      	uxtb	r1, r2
 800c328:	687a      	ldr	r2, [r7, #4]
 800c32a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800c32c:	7c3b      	ldrb	r3, [r7, #16]
 800c32e:	3302      	adds	r3, #2
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	5cd1      	ldrb	r1, [r2, r3]
 800c334:	7dfb      	ldrb	r3, [r7, #23]
 800c336:	3302      	adds	r3, #2
 800c338:	7cfa      	ldrb	r2, [r7, #19]
 800c33a:	404a      	eors	r2, r1
 800c33c:	b2d1      	uxtb	r1, r2
 800c33e:	687a      	ldr	r2, [r7, #4]
 800c340:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800c342:	7c3b      	ldrb	r3, [r7, #16]
 800c344:	3303      	adds	r3, #3
 800c346:	687a      	ldr	r2, [r7, #4]
 800c348:	5cd1      	ldrb	r1, [r2, r3]
 800c34a:	7dfb      	ldrb	r3, [r7, #23]
 800c34c:	3303      	adds	r3, #3
 800c34e:	7cba      	ldrb	r2, [r7, #18]
 800c350:	404a      	eors	r2, r1
 800c352:	b2d1      	uxtb	r1, r2
 800c354:	687a      	ldr	r2, [r7, #4]
 800c356:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c358:	7dfb      	ldrb	r3, [r7, #23]
 800c35a:	3304      	adds	r3, #4
 800c35c:	75fb      	strb	r3, [r7, #23]
 800c35e:	7dfa      	ldrb	r2, [r7, #23]
 800c360:	7c7b      	ldrb	r3, [r7, #17]
 800c362:	429a      	cmp	r2, r3
 800c364:	f4ff af67 	bcc.w	800c236 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800c368:	2300      	movs	r3, #0
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3718      	adds	r7, #24
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	00010101 	.word	0x00010101
 800c378:	08022e98 	.word	0x08022e98

0800c37c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b08a      	sub	sp, #40	@ 0x28
 800c380:	af00      	add	r7, sp, #0
 800c382:	60f8      	str	r0, [r7, #12]
 800c384:	60b9      	str	r1, [r7, #8]
 800c386:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d038      	beq.n	800c404 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	f107 0314 	add.w	r3, r7, #20
 800c398:	68f9      	ldr	r1, [r7, #12]
 800c39a:	4618      	mov	r0, r3
 800c39c:	f7ff fc07 	bl	800bbae <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c3a6:	e014      	b.n	800c3d2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800c3a8:	f107 0314 	add.w	r3, r7, #20
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f7ff fd5d 	bl	800be6c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c3b8:	0112      	lsls	r2, r2, #4
 800c3ba:	441a      	add	r2, r3
 800c3bc:	f107 0314 	add.w	r3, r7, #20
 800c3c0:	4611      	mov	r1, r2
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7ff fcab 	bl	800bd1e <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800c3c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c3d8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d3e3      	bcc.n	800c3a8 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800c3e0:	f107 0314 	add.w	r3, r7, #20
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff fca7 	bl	800bd38 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c3f0:	0112      	lsls	r2, r2, #4
 800c3f2:	441a      	add	r2, r3
 800c3f4:	f107 0314 	add.w	r3, r7, #20
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	68b8      	ldr	r0, [r7, #8]
 800c3fc:	f7ff fbd7 	bl	800bbae <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800c400:	2300      	movs	r3, #0
 800c402:	e000      	b.n	800c406 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800c404:	23ff      	movs	r3, #255	@ 0xff
}
 800c406:	4618      	mov	r0, r3
 800c408:	3728      	adds	r7, #40	@ 0x28
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}
	...

0800c410 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800c410:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c412:	b0a1      	sub	sp, #132	@ 0x84
 800c414:	af12      	add	r7, sp, #72	@ 0x48
 800c416:	4603      	mov	r3, r0
 800c418:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800c41c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800c420:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c424:	4611      	mov	r1, r2
 800c426:	4618      	mov	r0, r3
 800c428:	f000 fa12 	bl	800c850 <SecureElementGetKeyByID>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d174      	bne.n	800c51c <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c432:	2300      	movs	r3, #0
 800c434:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c438:	e06c      	b.n	800c514 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800c43a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c43e:	4939      	ldr	r1, [pc, #228]	@ (800c524 <PrintKey+0x114>)
 800c440:	4613      	mov	r3, r2
 800c442:	005b      	lsls	r3, r3, #1
 800c444:	4413      	add	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	440b      	add	r3, r1
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c450:	429a      	cmp	r2, r3
 800c452:	d15a      	bne.n	800c50a <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800c454:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c458:	4932      	ldr	r1, [pc, #200]	@ (800c524 <PrintKey+0x114>)
 800c45a:	4613      	mov	r3, r2
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	4413      	add	r3, r2
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	440b      	add	r3, r1
 800c464:	3308      	adds	r3, #8
 800c466:	6819      	ldr	r1, [r3, #0]
 800c468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c46a:	785b      	ldrb	r3, [r3, #1]
 800c46c:	461d      	mov	r5, r3
 800c46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c470:	789b      	ldrb	r3, [r3, #2]
 800c472:	461e      	mov	r6, r3
 800c474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c476:	78db      	ldrb	r3, [r3, #3]
 800c478:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	791b      	ldrb	r3, [r3, #4]
 800c47e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c482:	795b      	ldrb	r3, [r3, #5]
 800c484:	623b      	str	r3, [r7, #32]
 800c486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c488:	799b      	ldrb	r3, [r3, #6]
 800c48a:	61fb      	str	r3, [r7, #28]
 800c48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c48e:	79db      	ldrb	r3, [r3, #7]
 800c490:	61bb      	str	r3, [r7, #24]
 800c492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c494:	7a1b      	ldrb	r3, [r3, #8]
 800c496:	617b      	str	r3, [r7, #20]
 800c498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c49a:	7a5b      	ldrb	r3, [r3, #9]
 800c49c:	613b      	str	r3, [r7, #16]
 800c49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a0:	7a9b      	ldrb	r3, [r3, #10]
 800c4a2:	60fb      	str	r3, [r7, #12]
 800c4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a6:	7adb      	ldrb	r3, [r3, #11]
 800c4a8:	60bb      	str	r3, [r7, #8]
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ac:	7b1b      	ldrb	r3, [r3, #12]
 800c4ae:	607b      	str	r3, [r7, #4]
 800c4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b2:	7b5b      	ldrb	r3, [r3, #13]
 800c4b4:	461c      	mov	r4, r3
 800c4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b8:	7b9b      	ldrb	r3, [r3, #14]
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4be:	7bdb      	ldrb	r3, [r3, #15]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c4:	7c1b      	ldrb	r3, [r3, #16]
 800c4c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c4c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c4ca:	900e      	str	r0, [sp, #56]	@ 0x38
 800c4cc:	940d      	str	r4, [sp, #52]	@ 0x34
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	920c      	str	r2, [sp, #48]	@ 0x30
 800c4d2:	68ba      	ldr	r2, [r7, #8]
 800c4d4:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c4d6:	68fa      	ldr	r2, [r7, #12]
 800c4d8:	920a      	str	r2, [sp, #40]	@ 0x28
 800c4da:	693a      	ldr	r2, [r7, #16]
 800c4dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4de:	697a      	ldr	r2, [r7, #20]
 800c4e0:	9208      	str	r2, [sp, #32]
 800c4e2:	69ba      	ldr	r2, [r7, #24]
 800c4e4:	9207      	str	r2, [sp, #28]
 800c4e6:	69fa      	ldr	r2, [r7, #28]
 800c4e8:	9206      	str	r2, [sp, #24]
 800c4ea:	6a3a      	ldr	r2, [r7, #32]
 800c4ec:	9205      	str	r2, [sp, #20]
 800c4ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4f0:	9204      	str	r2, [sp, #16]
 800c4f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4f4:	9303      	str	r3, [sp, #12]
 800c4f6:	9602      	str	r6, [sp, #8]
 800c4f8:	9501      	str	r5, [sp, #4]
 800c4fa:	9100      	str	r1, [sp, #0]
 800c4fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c528 <PrintKey+0x118>)
 800c4fe:	2200      	movs	r2, #0
 800c500:	2100      	movs	r1, #0
 800c502:	2002      	movs	r0, #2
 800c504:	f012 fdea 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
 800c508:	e008      	b.n	800c51c <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c50a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c50e:	3301      	adds	r3, #1
 800c510:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c514:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c518:	2b0a      	cmp	r3, #10
 800c51a:	d98e      	bls.n	800c43a <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800c51c:	373c      	adds	r7, #60	@ 0x3c
 800c51e:	46bd      	mov	sp, r7
 800c520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c522:	bf00      	nop
 800c524:	08023198 	.word	0x08023198
 800c528:	08022a04 	.word	0x08022a04

0800c52c <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800c52c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c52e:	b091      	sub	sp, #68	@ 0x44
 800c530:	af08      	add	r7, sp, #32
 800c532:	4603      	mov	r3, r0
 800c534:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800c536:	2300      	movs	r3, #0
 800c538:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800c53a:	f107 0310 	add.w	r3, r7, #16
 800c53e:	4618      	mov	r0, r3
 800c540:	f000 fbda 	bl	800ccf8 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800c544:	7c3b      	ldrb	r3, [r7, #16]
 800c546:	7c7a      	ldrb	r2, [r7, #17]
 800c548:	7cb9      	ldrb	r1, [r7, #18]
 800c54a:	7cf8      	ldrb	r0, [r7, #19]
 800c54c:	7d3c      	ldrb	r4, [r7, #20]
 800c54e:	7d7d      	ldrb	r5, [r7, #21]
 800c550:	7dbe      	ldrb	r6, [r7, #22]
 800c552:	f897 c017 	ldrb.w	ip, [r7, #23]
 800c556:	f8cd c01c 	str.w	ip, [sp, #28]
 800c55a:	9606      	str	r6, [sp, #24]
 800c55c:	9505      	str	r5, [sp, #20]
 800c55e:	9404      	str	r4, [sp, #16]
 800c560:	9003      	str	r0, [sp, #12]
 800c562:	9102      	str	r1, [sp, #8]
 800c564:	9201      	str	r2, [sp, #4]
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	4b24      	ldr	r3, [pc, #144]	@ (800c5fc <PrintIds+0xd0>)
 800c56a:	2200      	movs	r2, #0
 800c56c:	2100      	movs	r1, #0
 800c56e:	2002      	movs	r0, #2
 800c570:	f012 fdb4 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800c574:	f107 0318 	add.w	r3, r7, #24
 800c578:	4618      	mov	r0, r3
 800c57a:	f000 fbed 	bl	800cd58 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800c57e:	7e3b      	ldrb	r3, [r7, #24]
 800c580:	7e7a      	ldrb	r2, [r7, #25]
 800c582:	7eb9      	ldrb	r1, [r7, #26]
 800c584:	7ef8      	ldrb	r0, [r7, #27]
 800c586:	7f3c      	ldrb	r4, [r7, #28]
 800c588:	7f7d      	ldrb	r5, [r7, #29]
 800c58a:	7fbe      	ldrb	r6, [r7, #30]
 800c58c:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800c590:	f8cd c01c 	str.w	ip, [sp, #28]
 800c594:	9606      	str	r6, [sp, #24]
 800c596:	9505      	str	r5, [sp, #20]
 800c598:	9404      	str	r4, [sp, #16]
 800c59a:	9003      	str	r0, [sp, #12]
 800c59c:	9102      	str	r1, [sp, #8]
 800c59e:	9201      	str	r2, [sp, #4]
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	4b17      	ldr	r3, [pc, #92]	@ (800c600 <PrintIds+0xd4>)
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	2100      	movs	r1, #0
 800c5a8:	2002      	movs	r0, #2
 800c5aa:	f012 fd97 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800c5ae:	f107 020c 	add.w	r2, r7, #12
 800c5b2:	79fb      	ldrb	r3, [r7, #7]
 800c5b4:	4611      	mov	r1, r2
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fc00 	bl	800cdbc <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800c5bc:	f107 030c 	add.w	r3, r7, #12
 800c5c0:	3303      	adds	r3, #3
 800c5c2:	781b      	ldrb	r3, [r3, #0]
 800c5c4:	461a      	mov	r2, r3
 800c5c6:	f107 030c 	add.w	r3, r7, #12
 800c5ca:	3302      	adds	r3, #2
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	f107 030c 	add.w	r3, r7, #12
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	781b      	ldrb	r3, [r3, #0]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f107 030c 	add.w	r3, r7, #12
 800c5de:	781b      	ldrb	r3, [r3, #0]
 800c5e0:	9303      	str	r3, [sp, #12]
 800c5e2:	9002      	str	r0, [sp, #8]
 800c5e4:	9101      	str	r1, [sp, #4]
 800c5e6:	9200      	str	r2, [sp, #0]
 800c5e8:	4b06      	ldr	r3, [pc, #24]	@ (800c604 <PrintIds+0xd8>)
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	2100      	movs	r1, #0
 800c5ee:	2002      	movs	r0, #2
 800c5f0:	f012 fd74 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800c5f4:	bf00      	nop
 800c5f6:	3724      	adds	r7, #36	@ 0x24
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5fc:	08022a60 	.word	0x08022a60
 800c600:	08022aa0 	.word	0x08022aa0
 800c604:	08022ae0 	.word	0x08022ae0

0800c608 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c608:	b480      	push	{r7}
 800c60a:	b085      	sub	sp, #20
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	4603      	mov	r3, r0
 800c610:	6039      	str	r1, [r7, #0]
 800c612:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c614:	2300      	movs	r3, #0
 800c616:	73fb      	strb	r3, [r7, #15]
 800c618:	e01a      	b.n	800c650 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c61a:	4b12      	ldr	r3, [pc, #72]	@ (800c664 <GetKeyByID+0x5c>)
 800c61c:	6819      	ldr	r1, [r3, #0]
 800c61e:	7bfa      	ldrb	r2, [r7, #15]
 800c620:	4613      	mov	r3, r2
 800c622:	011b      	lsls	r3, r3, #4
 800c624:	4413      	add	r3, r2
 800c626:	440b      	add	r3, r1
 800c628:	3318      	adds	r3, #24
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	79fa      	ldrb	r2, [r7, #7]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d10b      	bne.n	800c64a <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c632:	4b0c      	ldr	r3, [pc, #48]	@ (800c664 <GetKeyByID+0x5c>)
 800c634:	6819      	ldr	r1, [r3, #0]
 800c636:	7bfa      	ldrb	r2, [r7, #15]
 800c638:	4613      	mov	r3, r2
 800c63a:	011b      	lsls	r3, r3, #4
 800c63c:	4413      	add	r3, r2
 800c63e:	3318      	adds	r3, #24
 800c640:	18ca      	adds	r2, r1, r3
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c646:	2300      	movs	r3, #0
 800c648:	e006      	b.n	800c658 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c64a:	7bfb      	ldrb	r3, [r7, #15]
 800c64c:	3301      	adds	r3, #1
 800c64e:	73fb      	strb	r3, [r7, #15]
 800c650:	7bfb      	ldrb	r3, [r7, #15]
 800c652:	2b0a      	cmp	r3, #10
 800c654:	d9e1      	bls.n	800c61a <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c656:	2303      	movs	r3, #3
}
 800c658:	4618      	mov	r0, r3
 800c65a:	3714      	adds	r7, #20
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bc80      	pop	{r7}
 800c660:	4770      	bx	lr
 800c662:	bf00      	nop
 800c664:	20000a0c 	.word	0x20000a0c

0800c668 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800c668:	b590      	push	{r4, r7, lr}
 800c66a:	b0d1      	sub	sp, #324	@ 0x144
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800c672:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800c676:	6020      	str	r0, [r4, #0]
 800c678:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800c67c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800c680:	6001      	str	r1, [r0, #0]
 800c682:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800c686:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800c68a:	600a      	str	r2, [r1, #0]
 800c68c:	461a      	mov	r2, r3
 800c68e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c692:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c696:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800c698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c69c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d003      	beq.n	800c6ae <ComputeCmac+0x46>
 800c6a6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d101      	bne.n	800c6b2 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c6ae:	2302      	movs	r3, #2
 800c6b0:	e05d      	b.n	800c76e <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800c6b2:	f107 0314 	add.w	r3, r7, #20
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7fe ff02 	bl	800b4c0 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800c6bc:	f107 0210 	add.w	r2, r7, #16
 800c6c0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c6c4:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f7ff ff9b 	bl	800c608 <GetKeyByID>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c6d8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d144      	bne.n	800c76a <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800c6e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c6e4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	f107 0314 	add.w	r3, r7, #20
 800c6f0:	4611      	mov	r1, r2
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7fe fefd 	bl	800b4f2 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800c6f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c6fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d009      	beq.n	800c71a <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800c706:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c70a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c70e:	f107 0014 	add.w	r0, r7, #20
 800c712:	2210      	movs	r2, #16
 800c714:	6819      	ldr	r1, [r3, #0]
 800c716:	f7fe fefb 	bl	800b510 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800c71a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c71e:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800c722:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c726:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c72a:	f107 0014 	add.w	r0, r7, #20
 800c72e:	6812      	ldr	r2, [r2, #0]
 800c730:	6819      	ldr	r1, [r3, #0]
 800c732:	f7fe feed 	bl	800b510 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800c736:	f107 0214 	add.w	r2, r7, #20
 800c73a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800c73e:	4611      	mov	r1, r2
 800c740:	4618      	mov	r0, r3
 800c742:	f7fe ffa7 	bl	800b694 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800c746:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800c74a:	461a      	mov	r2, r3
 800c74c:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800c750:	021b      	lsls	r3, r3, #8
 800c752:	431a      	orrs	r2, r3
 800c754:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800c758:	041b      	lsls	r3, r3, #16
 800c75a:	431a      	orrs	r2, r3
 800c75c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800c760:	061b      	lsls	r3, r3, #24
 800c762:	431a      	orrs	r2, r3
 800c764:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c768:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800c76a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800c76e:	4618      	mov	r0, r3
 800c770:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800c774:	46bd      	mov	sp, r7
 800c776:	bd90      	pop	{r4, r7, pc}

0800c778 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b082      	sub	sp, #8
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d101      	bne.n	800c78a <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c786:	2302      	movs	r3, #2
 800c788:	e00a      	b.n	800c7a0 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800c78a:	4a07      	ldr	r2, [pc, #28]	@ (800c7a8 <SecureElementInit+0x30>)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800c790:	4b05      	ldr	r3, [pc, #20]	@ (800c7a8 <SecureElementInit+0x30>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	22d8      	movs	r2, #216	@ 0xd8
 800c796:	4905      	ldr	r1, [pc, #20]	@ (800c7ac <SecureElementInit+0x34>)
 800c798:	4618      	mov	r0, r3
 800c79a:	f00e f948 	bl	801aa2e <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800c79e:	2300      	movs	r3, #0
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3708      	adds	r7, #8
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}
 800c7a8:	20000a0c 	.word	0x20000a0c
 800c7ac:	080238b0 	.word	0x080238b0

0800c7b0 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b086      	sub	sp, #24
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800c7be:	f107 030c 	add.w	r3, r7, #12
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f000 fa98 	bl	800ccf8 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800c7c8:	f107 0308 	add.w	r3, r7, #8
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	2001      	movs	r0, #1
 800c7d0:	f000 faf4 	bl	800cdbc <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d024      	beq.n	800c824 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c7de:	2300      	movs	r3, #0
 800c7e0:	75bb      	strb	r3, [r7, #22]
 800c7e2:	e00c      	b.n	800c7fe <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800c7e4:	7dbb      	ldrb	r3, [r7, #22]
 800c7e6:	3318      	adds	r3, #24
 800c7e8:	443b      	add	r3, r7
 800c7ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d002      	beq.n	800c7f8 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	75fb      	strb	r3, [r7, #23]
                break;
 800c7f6:	e005      	b.n	800c804 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c7f8:	7dbb      	ldrb	r3, [r7, #22]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	75bb      	strb	r3, [r7, #22]
 800c7fe:	7dbb      	ldrb	r3, [r7, #22]
 800c800:	2b07      	cmp	r3, #7
 800c802:	d9ef      	bls.n	800c7e4 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800c804:	7dfb      	ldrb	r3, [r7, #23]
 800c806:	f083 0301 	eor.w	r3, r3, #1
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d009      	beq.n	800c824 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800c810:	f107 020c 	add.w	r2, r7, #12
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	4610      	mov	r0, r2
 800c818:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800c81a:	f107 030c 	add.w	r3, r7, #12
 800c81e:	4618      	mov	r0, r3
 800c820:	f000 fa52 	bl	800ccc8 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d00c      	beq.n	800c844 <SecureElementInitMcuID+0x94>
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d109      	bne.n	800c844 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800c830:	f107 0208 	add.w	r2, r7, #8
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	4610      	mov	r0, r2
 800c838:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	4619      	mov	r1, r3
 800c83e:	2001      	movs	r0, #1
 800c840:	f000 faa2 	bl	800cd88 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c844:	2300      	movs	r3, #0
}
 800c846:	4618      	mov	r0, r3
 800c848:	3718      	adds	r7, #24
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}
	...

0800c850 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c850:	b480      	push	{r7}
 800c852:	b085      	sub	sp, #20
 800c854:	af00      	add	r7, sp, #0
 800c856:	4603      	mov	r3, r0
 800c858:	6039      	str	r1, [r7, #0]
 800c85a:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c85c:	2300      	movs	r3, #0
 800c85e:	73fb      	strb	r3, [r7, #15]
 800c860:	e01a      	b.n	800c898 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c862:	4b12      	ldr	r3, [pc, #72]	@ (800c8ac <SecureElementGetKeyByID+0x5c>)
 800c864:	6819      	ldr	r1, [r3, #0]
 800c866:	7bfa      	ldrb	r2, [r7, #15]
 800c868:	4613      	mov	r3, r2
 800c86a:	011b      	lsls	r3, r3, #4
 800c86c:	4413      	add	r3, r2
 800c86e:	440b      	add	r3, r1
 800c870:	3318      	adds	r3, #24
 800c872:	781b      	ldrb	r3, [r3, #0]
 800c874:	79fa      	ldrb	r2, [r7, #7]
 800c876:	429a      	cmp	r2, r3
 800c878:	d10b      	bne.n	800c892 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c87a:	4b0c      	ldr	r3, [pc, #48]	@ (800c8ac <SecureElementGetKeyByID+0x5c>)
 800c87c:	6819      	ldr	r1, [r3, #0]
 800c87e:	7bfa      	ldrb	r2, [r7, #15]
 800c880:	4613      	mov	r3, r2
 800c882:	011b      	lsls	r3, r3, #4
 800c884:	4413      	add	r3, r2
 800c886:	3318      	adds	r3, #24
 800c888:	18ca      	adds	r2, r1, r3
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c88e:	2300      	movs	r3, #0
 800c890:	e006      	b.n	800c8a0 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c892:	7bfb      	ldrb	r3, [r7, #15]
 800c894:	3301      	adds	r3, #1
 800c896:	73fb      	strb	r3, [r7, #15]
 800c898:	7bfb      	ldrb	r3, [r7, #15]
 800c89a:	2b0a      	cmp	r3, #10
 800c89c:	d9e1      	bls.n	800c862 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c89e:	2303      	movs	r3, #3
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3714      	adds	r7, #20
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bc80      	pop	{r7}
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	20000a0c 	.word	0x20000a0c

0800c8b0 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	f7ff fdab 	bl	800c410 <PrintKey>
    PrintKey( NWK_KEY );
 800c8ba:	2001      	movs	r0, #1
 800c8bc:	f7ff fda8 	bl	800c410 <PrintKey>
    PrintKey( APP_S_KEY );
 800c8c0:	2009      	movs	r0, #9
 800c8c2:	f7ff fda5 	bl	800c410 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c8c6:	2008      	movs	r0, #8
 800c8c8:	f7ff fda2 	bl	800c410 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800c8cc:	2000      	movs	r0, #0
 800c8ce:	f7ff fe2d 	bl	800c52c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c8d2:	2300      	movs	r3, #0
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	bd80      	pop	{r7, pc}

0800c8d8 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b082      	sub	sp, #8
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	4603      	mov	r3, r0
 800c8e0:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800c8e2:	200b      	movs	r0, #11
 800c8e4:	f7ff fd94 	bl	800c410 <PrintKey>
    PrintKey( MC_KE_KEY );
 800c8e8:	200c      	movs	r0, #12
 800c8ea:	f7ff fd91 	bl	800c410 <PrintKey>
    PrintKey( APP_S_KEY );
 800c8ee:	2009      	movs	r0, #9
 800c8f0:	f7ff fd8e 	bl	800c410 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c8f4:	2008      	movs	r0, #8
 800c8f6:	f7ff fd8b 	bl	800c410 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800c8fa:	200a      	movs	r0, #10
 800c8fc:	f7ff fd88 	bl	800c410 <PrintKey>
    PrintIds( mode );
 800c900:	79fb      	ldrb	r3, [r7, #7]
 800c902:	4618      	mov	r0, r3
 800c904:	f7ff fe12 	bl	800c52c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c908:	2300      	movs	r3, #0
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3708      	adds	r7, #8
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}
	...

0800c914 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b088      	sub	sp, #32
 800c918:	af00      	add	r7, sp, #0
 800c91a:	4603      	mov	r3, r0
 800c91c:	6039      	str	r1, [r7, #0]
 800c91e:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d101      	bne.n	800c92a <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c926:	2302      	movs	r3, #2
 800c928:	e04c      	b.n	800c9c4 <SecureElementSetKey+0xb0>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c92a:	2300      	movs	r3, #0
 800c92c:	77fb      	strb	r3, [r7, #31]
 800c92e:	e045      	b.n	800c9bc <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c930:	4b26      	ldr	r3, [pc, #152]	@ (800c9cc <SecureElementSetKey+0xb8>)
 800c932:	6819      	ldr	r1, [r3, #0]
 800c934:	7ffa      	ldrb	r2, [r7, #31]
 800c936:	4613      	mov	r3, r2
 800c938:	011b      	lsls	r3, r3, #4
 800c93a:	4413      	add	r3, r2
 800c93c:	440b      	add	r3, r1
 800c93e:	3318      	adds	r3, #24
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	79fa      	ldrb	r2, [r7, #7]
 800c944:	429a      	cmp	r2, r3
 800c946:	d136      	bne.n	800c9b6 <SecureElementSetKey+0xa2>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800c948:	79fb      	ldrb	r3, [r7, #7]
 800c94a:	2b0d      	cmp	r3, #13
 800c94c:	d123      	bne.n	800c996 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800c94e:	2306      	movs	r3, #6
 800c950:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800c952:	2300      	movs	r3, #0
 800c954:	60fb      	str	r3, [r7, #12]
 800c956:	f107 0310 	add.w	r3, r7, #16
 800c95a:	2200      	movs	r2, #0
 800c95c:	601a      	str	r2, [r3, #0]
 800c95e:	605a      	str	r2, [r3, #4]
 800c960:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800c962:	f107 030c 	add.w	r3, r7, #12
 800c966:	220c      	movs	r2, #12
 800c968:	2110      	movs	r1, #16
 800c96a:	6838      	ldr	r0, [r7, #0]
 800c96c:	f000 f876 	bl	800ca5c <SecureElementAesEncrypt>
 800c970:	4603      	mov	r3, r0
 800c972:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c974:	4b15      	ldr	r3, [pc, #84]	@ (800c9cc <SecureElementSetKey+0xb8>)
 800c976:	6819      	ldr	r1, [r3, #0]
 800c978:	7ffa      	ldrb	r2, [r7, #31]
 800c97a:	4613      	mov	r3, r2
 800c97c:	011b      	lsls	r3, r3, #4
 800c97e:	4413      	add	r3, r2
 800c980:	3318      	adds	r3, #24
 800c982:	440b      	add	r3, r1
 800c984:	3301      	adds	r3, #1
 800c986:	f107 010c 	add.w	r1, r7, #12
 800c98a:	2210      	movs	r2, #16
 800c98c:	4618      	mov	r0, r3
 800c98e:	f00e f84e 	bl	801aa2e <memcpy1>
                return retval;
 800c992:	7fbb      	ldrb	r3, [r7, #30]
 800c994:	e016      	b.n	800c9c4 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c996:	4b0d      	ldr	r3, [pc, #52]	@ (800c9cc <SecureElementSetKey+0xb8>)
 800c998:	6819      	ldr	r1, [r3, #0]
 800c99a:	7ffa      	ldrb	r2, [r7, #31]
 800c99c:	4613      	mov	r3, r2
 800c99e:	011b      	lsls	r3, r3, #4
 800c9a0:	4413      	add	r3, r2
 800c9a2:	3318      	adds	r3, #24
 800c9a4:	440b      	add	r3, r1
 800c9a6:	3301      	adds	r3, #1
 800c9a8:	2210      	movs	r2, #16
 800c9aa:	6839      	ldr	r1, [r7, #0]
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f00e f83e 	bl	801aa2e <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	e006      	b.n	800c9c4 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c9b6:	7ffb      	ldrb	r3, [r7, #31]
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	77fb      	strb	r3, [r7, #31]
 800c9bc:	7ffb      	ldrb	r3, [r7, #31]
 800c9be:	2b0a      	cmp	r3, #10
 800c9c0:	d9b6      	bls.n	800c930 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c9c2:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3720      	adds	r7, #32
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	20000a0c 	.word	0x20000a0c

0800c9d0 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b086      	sub	sp, #24
 800c9d4:	af02      	add	r7, sp, #8
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	607a      	str	r2, [r7, #4]
 800c9dc:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800c9de:	78fb      	ldrb	r3, [r7, #3]
 800c9e0:	2b0b      	cmp	r3, #11
 800c9e2:	d901      	bls.n	800c9e8 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	e009      	b.n	800c9fc <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c9e8:	78fa      	ldrb	r2, [r7, #3]
 800c9ea:	69bb      	ldr	r3, [r7, #24]
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	4613      	mov	r3, r2
 800c9f0:	687a      	ldr	r2, [r7, #4]
 800c9f2:	68b9      	ldr	r1, [r7, #8]
 800c9f4:	68f8      	ldr	r0, [r7, #12]
 800c9f6:	f7ff fe37 	bl	800c668 <ComputeCmac>
 800c9fa:	4603      	mov	r3, r0
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3710      	adds	r7, #16
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b088      	sub	sp, #32
 800ca08:	af02      	add	r7, sp, #8
 800ca0a:	60f8      	str	r0, [r7, #12]
 800ca0c:	60b9      	str	r1, [r7, #8]
 800ca0e:	607a      	str	r2, [r7, #4]
 800ca10:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d101      	bne.n	800ca1c <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ca18:	2302      	movs	r3, #2
 800ca1a:	e01b      	b.n	800ca54 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800ca1c:	2306      	movs	r3, #6
 800ca1e:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800ca20:	2300      	movs	r3, #0
 800ca22:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800ca24:	78fa      	ldrb	r2, [r7, #3]
 800ca26:	f107 0310 	add.w	r3, r7, #16
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	4613      	mov	r3, r2
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	68f9      	ldr	r1, [r7, #12]
 800ca32:	2000      	movs	r0, #0
 800ca34:	f7ff fe18 	bl	800c668 <ComputeCmac>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800ca3c:	7dfb      	ldrb	r3, [r7, #23]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d001      	beq.n	800ca46 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800ca42:	7dfb      	ldrb	r3, [r7, #23]
 800ca44:	e006      	b.n	800ca54 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d001      	beq.n	800ca52 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800ca4e:	2301      	movs	r3, #1
 800ca50:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800ca52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3718      	adds	r7, #24
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b0c2      	sub	sp, #264	@ 0x108
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	60f8      	str	r0, [r7, #12]
 800ca64:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800ca68:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800ca6c:	6001      	str	r1, [r0, #0]
 800ca6e:	4611      	mov	r1, r2
 800ca70:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800ca74:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800ca78:	6013      	str	r3, [r2, #0]
 800ca7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca7e:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800ca82:	460a      	mov	r2, r1
 800ca84:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d006      	beq.n	800ca9a <SecureElementAesEncrypt+0x3e>
 800ca8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d101      	bne.n	800ca9e <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ca9a:	2302      	movs	r3, #2
 800ca9c:	e059      	b.n	800cb52 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800ca9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800caa2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f003 030f 	and.w	r3, r3, #15
 800caac:	2b00      	cmp	r3, #0
 800caae:	d001      	beq.n	800cab4 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800cab0:	2305      	movs	r3, #5
 800cab2:	e04e      	b.n	800cb52 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800cab4:	f107 0314 	add.w	r3, r7, #20
 800cab8:	22f0      	movs	r2, #240	@ 0xf0
 800caba:	2100      	movs	r1, #0
 800cabc:	4618      	mov	r0, r3
 800cabe:	f00d fff1 	bl	801aaa4 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800cac2:	f107 0210 	add.w	r2, r7, #16
 800cac6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800caca:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	4611      	mov	r1, r2
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7ff fd98 	bl	800c608 <GetKeyByID>
 800cad8:	4603      	mov	r3, r0
 800cada:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800cade:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d133      	bne.n	800cb4e <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	3301      	adds	r3, #1
 800caea:	f107 0214 	add.w	r2, r7, #20
 800caee:	2110      	movs	r1, #16
 800caf0:	4618      	mov	r0, r3
 800caf2:	f7ff fb65 	bl	800c1c0 <lorawan_aes_set_key>

        uint8_t block = 0;
 800caf6:	2300      	movs	r3, #0
 800caf8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800cafc:	e020      	b.n	800cb40 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800cafe:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800cb02:	68fa      	ldr	r2, [r7, #12]
 800cb04:	18d0      	adds	r0, r2, r3
 800cb06:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800cb0a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800cb0e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800cb12:	6812      	ldr	r2, [r2, #0]
 800cb14:	4413      	add	r3, r2
 800cb16:	f107 0214 	add.w	r2, r7, #20
 800cb1a:	4619      	mov	r1, r3
 800cb1c:	f7ff fc2e 	bl	800c37c <lorawan_aes_encrypt>
            block = block + 16;
 800cb20:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800cb24:	3310      	adds	r3, #16
 800cb26:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800cb2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb2e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800cb32:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800cb36:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800cb3a:	6812      	ldr	r2, [r2, #0]
 800cb3c:	3a10      	subs	r2, #16
 800cb3e:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800cb40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb44:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d1d7      	bne.n	800cafe <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800cb4e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b088      	sub	sp, #32
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	460b      	mov	r3, r1
 800cb66:	70fb      	strb	r3, [r7, #3]
 800cb68:	4613      	mov	r3, r2
 800cb6a:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d101      	bne.n	800cb76 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cb72:	2302      	movs	r3, #2
 800cb74:	e02e      	b.n	800cbd4 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800cb76:	2306      	movs	r3, #6
 800cb78:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800cb7a:	78bb      	ldrb	r3, [r7, #2]
 800cb7c:	2b0c      	cmp	r3, #12
 800cb7e:	d104      	bne.n	800cb8a <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	2b0b      	cmp	r3, #11
 800cb84:	d001      	beq.n	800cb8a <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cb86:	2303      	movs	r3, #3
 800cb88:	e024      	b.n	800cbd4 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	60fb      	str	r3, [r7, #12]
 800cb8e:	f107 0310 	add.w	r3, r7, #16
 800cb92:	2200      	movs	r2, #0
 800cb94:	601a      	str	r2, [r3, #0]
 800cb96:	605a      	str	r2, [r3, #4]
 800cb98:	609a      	str	r2, [r3, #8]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800cb9a:	f107 030c 	add.w	r3, r7, #12
 800cb9e:	78fa      	ldrb	r2, [r7, #3]
 800cba0:	2110      	movs	r1, #16
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f7ff ff5a 	bl	800ca5c <SecureElementAesEncrypt>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800cbac:	7ffb      	ldrb	r3, [r7, #31]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d001      	beq.n	800cbb6 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800cbb2:	7ffb      	ldrb	r3, [r7, #31]
 800cbb4:	e00e      	b.n	800cbd4 <SecureElementDeriveAndStoreKey+0x78>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800cbb6:	f107 020c 	add.w	r2, r7, #12
 800cbba:	78bb      	ldrb	r3, [r7, #2]
 800cbbc:	4611      	mov	r1, r2
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f7ff fea8 	bl	800c914 <SecureElementSetKey>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800cbc8:	7ffb      	ldrb	r3, [r7, #31]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800cbce:	7ffb      	ldrb	r3, [r7, #31]
 800cbd0:	e000      	b.n	800cbd4 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800cbd2:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3720      	adds	r7, #32
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b086      	sub	sp, #24
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	60b9      	str	r1, [r7, #8]
 800cbe4:	607b      	str	r3, [r7, #4]
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	73fb      	strb	r3, [r7, #15]
 800cbea:	4613      	mov	r3, r2
 800cbec:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d005      	beq.n	800cc00 <SecureElementProcessJoinAccept+0x24>
 800cbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d002      	beq.n	800cc00 <SecureElementProcessJoinAccept+0x24>
 800cbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d101      	bne.n	800cc04 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cc00:	2302      	movs	r3, #2
 800cc02:	e05c      	b.n	800ccbe <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800cc04:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc08:	2b21      	cmp	r3, #33	@ 0x21
 800cc0a:	d901      	bls.n	800cc10 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800cc0c:	2305      	movs	r3, #5
 800cc0e:	e056      	b.n	800ccbe <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800cc10:	2301      	movs	r3, #1
 800cc12:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800cc14:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc18:	b29b      	uxth	r3, r3
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	6879      	ldr	r1, [r7, #4]
 800cc1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cc20:	f00d ff05 	bl	801aa2e <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	1c58      	adds	r0, r3, #1
 800cc28:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc2c:	3b01      	subs	r3, #1
 800cc2e:	4619      	mov	r1, r3
 800cc30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc32:	3301      	adds	r3, #1
 800cc34:	7dfa      	ldrb	r2, [r7, #23]
 800cc36:	f7ff ff11 	bl	800ca5c <SecureElementAesEncrypt>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d001      	beq.n	800cc44 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800cc40:	2307      	movs	r3, #7
 800cc42:	e03c      	b.n	800ccbe <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800cc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc46:	330b      	adds	r3, #11
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	09db      	lsrs	r3, r3, #7
 800cc4c:	b2da      	uxtb	r2, r3
 800cc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc50:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800cc52:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc56:	3b04      	subs	r3, #4
 800cc58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc5a:	4413      	add	r3, r2
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	4619      	mov	r1, r3
 800cc60:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc64:	3b03      	subs	r3, #3
 800cc66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc68:	4413      	add	r3, r2
 800cc6a:	781b      	ldrb	r3, [r3, #0]
 800cc6c:	021b      	lsls	r3, r3, #8
 800cc6e:	ea41 0203 	orr.w	r2, r1, r3
 800cc72:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc76:	3b02      	subs	r3, #2
 800cc78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cc7a:	440b      	add	r3, r1
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	041b      	lsls	r3, r3, #16
 800cc80:	431a      	orrs	r2, r3
 800cc82:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc86:	3b01      	subs	r3, #1
 800cc88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cc8a:	440b      	add	r3, r1
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	061b      	lsls	r3, r3, #24
 800cc90:	4313      	orrs	r3, r2
 800cc92:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800cc94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d10d      	bne.n	800ccb8 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800cc9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cca0:	3b04      	subs	r3, #4
 800cca2:	4619      	mov	r1, r3
 800cca4:	2301      	movs	r3, #1
 800cca6:	693a      	ldr	r2, [r7, #16]
 800cca8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ccaa:	f7ff feab 	bl	800ca04 <SecureElementVerifyAesCmac>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d003      	beq.n	800ccbc <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e002      	b.n	800ccbe <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800ccb8:	2304      	movs	r3, #4
 800ccba:	e000      	b.n	800ccbe <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800ccbc:	2300      	movs	r3, #0
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3718      	adds	r7, #24
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}
	...

0800ccc8 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d101      	bne.n	800ccda <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ccd6:	2302      	movs	r3, #2
 800ccd8:	e007      	b.n	800ccea <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800ccda:	4b06      	ldr	r3, [pc, #24]	@ (800ccf4 <SecureElementSetDevEui+0x2c>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	2208      	movs	r2, #8
 800cce0:	6879      	ldr	r1, [r7, #4]
 800cce2:	4618      	mov	r0, r3
 800cce4:	f00d fea3 	bl	801aa2e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cce8:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3708      	adds	r7, #8
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
 800ccf2:	bf00      	nop
 800ccf4:	20000a0c 	.word	0x20000a0c

0800ccf8 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d101      	bne.n	800cd0a <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cd06:	2302      	movs	r3, #2
 800cd08:	e007      	b.n	800cd1a <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800cd0a:	4b06      	ldr	r3, [pc, #24]	@ (800cd24 <SecureElementGetDevEui+0x2c>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	2208      	movs	r2, #8
 800cd10:	4619      	mov	r1, r3
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f00d fe8b 	bl	801aa2e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cd18:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3708      	adds	r7, #8
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	20000a0c 	.word	0x20000a0c

0800cd28 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b082      	sub	sp, #8
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d101      	bne.n	800cd3a <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cd36:	2302      	movs	r3, #2
 800cd38:	e008      	b.n	800cd4c <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800cd3a:	4b06      	ldr	r3, [pc, #24]	@ (800cd54 <SecureElementSetJoinEui+0x2c>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	3308      	adds	r3, #8
 800cd40:	2208      	movs	r2, #8
 800cd42:	6879      	ldr	r1, [r7, #4]
 800cd44:	4618      	mov	r0, r3
 800cd46:	f00d fe72 	bl	801aa2e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cd4a:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3708      	adds	r7, #8
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}
 800cd54:	20000a0c 	.word	0x20000a0c

0800cd58 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d101      	bne.n	800cd6a <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cd66:	2302      	movs	r3, #2
 800cd68:	e008      	b.n	800cd7c <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800cd6a:	4b06      	ldr	r3, [pc, #24]	@ (800cd84 <SecureElementGetJoinEui+0x2c>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	3308      	adds	r3, #8
 800cd70:	2208      	movs	r2, #8
 800cd72:	4619      	mov	r1, r3
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f00d fe5a 	bl	801aa2e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800cd7a:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	3708      	adds	r7, #8
 800cd80:	46bd      	mov	sp, r7
 800cd82:	bd80      	pop	{r7, pc}
 800cd84:	20000a0c 	.word	0x20000a0c

0800cd88 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	4603      	mov	r3, r0
 800cd90:	6039      	str	r1, [r7, #0]
 800cd92:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800cd94:	79fb      	ldrb	r3, [r7, #7]
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	d104      	bne.n	800cda4 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800cd9a:	4b07      	ldr	r3, [pc, #28]	@ (800cdb8 <SecureElementSetDevAddr+0x30>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	611a      	str	r2, [r3, #16]
 800cda2:	e003      	b.n	800cdac <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800cda4:	4b04      	ldr	r3, [pc, #16]	@ (800cdb8 <SecureElementSetDevAddr+0x30>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	683a      	ldr	r2, [r7, #0]
 800cdaa:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800cdac:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	370c      	adds	r7, #12
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bc80      	pop	{r7}
 800cdb6:	4770      	bx	lr
 800cdb8:	20000a0c 	.word	0x20000a0c

0800cdbc <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b083      	sub	sp, #12
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	6039      	str	r1, [r7, #0]
 800cdc6:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d101      	bne.n	800cdd2 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cdce:	2302      	movs	r3, #2
 800cdd0:	e00e      	b.n	800cdf0 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800cdd2:	79fb      	ldrb	r3, [r7, #7]
 800cdd4:	2b02      	cmp	r3, #2
 800cdd6:	d105      	bne.n	800cde4 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800cdd8:	4b08      	ldr	r3, [pc, #32]	@ (800cdfc <SecureElementGetDevAddr+0x40>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	691a      	ldr	r2, [r3, #16]
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	601a      	str	r2, [r3, #0]
 800cde2:	e004      	b.n	800cdee <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800cde4:	4b05      	ldr	r3, [pc, #20]	@ (800cdfc <SecureElementGetDevAddr+0x40>)
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	695a      	ldr	r2, [r3, #20]
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800cdee:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	370c      	adds	r7, #12
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bc80      	pop	{r7}
 800cdf8:	4770      	bx	lr
 800cdfa:	bf00      	nop
 800cdfc:	20000a0c 	.word	0x20000a0c

0800ce00 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b082      	sub	sp, #8
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800ce0a:	4a29      	ldr	r2, [pc, #164]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800ce10:	4b28      	ldr	r3, [pc, #160]	@ (800ceb4 <LmHandlerInit+0xb4>)
 800ce12:	4a29      	ldr	r2, [pc, #164]	@ (800ceb8 <LmHandlerInit+0xb8>)
 800ce14:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800ce16:	4b27      	ldr	r3, [pc, #156]	@ (800ceb4 <LmHandlerInit+0xb4>)
 800ce18:	4a28      	ldr	r2, [pc, #160]	@ (800cebc <LmHandlerInit+0xbc>)
 800ce1a:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800ce1c:	4b25      	ldr	r3, [pc, #148]	@ (800ceb4 <LmHandlerInit+0xb4>)
 800ce1e:	4a28      	ldr	r2, [pc, #160]	@ (800cec0 <LmHandlerInit+0xc0>)
 800ce20:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800ce22:	4b24      	ldr	r3, [pc, #144]	@ (800ceb4 <LmHandlerInit+0xb4>)
 800ce24:	4a27      	ldr	r2, [pc, #156]	@ (800cec4 <LmHandlerInit+0xc4>)
 800ce26:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800ce28:	4b21      	ldr	r3, [pc, #132]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	4a26      	ldr	r2, [pc, #152]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce30:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800ce32:	4b1f      	ldr	r3, [pc, #124]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	685b      	ldr	r3, [r3, #4]
 800ce38:	4a23      	ldr	r2, [pc, #140]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce3a:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800ce3c:	4b1c      	ldr	r3, [pc, #112]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	689b      	ldr	r3, [r3, #8]
 800ce42:	4a21      	ldr	r2, [pc, #132]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce44:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800ce46:	4b1a      	ldr	r3, [pc, #104]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	4a1e      	ldr	r2, [pc, #120]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce4e:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800ce50:	4b1d      	ldr	r3, [pc, #116]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce52:	4a1e      	ldr	r2, [pc, #120]	@ (800cecc <LmHandlerInit+0xcc>)
 800ce54:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800ce56:	4b16      	ldr	r3, [pc, #88]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	699b      	ldr	r3, [r3, #24]
 800ce5c:	4a1a      	ldr	r2, [pc, #104]	@ (800cec8 <LmHandlerInit+0xc8>)
 800ce5e:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	4a1b      	ldr	r2, [pc, #108]	@ (800ced0 <LmHandlerInit+0xd0>)
 800ce64:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800ce66:	4b12      	ldr	r3, [pc, #72]	@ (800ceb0 <LmHandlerInit+0xb0>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce6c:	4a18      	ldr	r2, [pc, #96]	@ (800ced0 <LmHandlerInit+0xd0>)
 800ce6e:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800ce70:	4b17      	ldr	r3, [pc, #92]	@ (800ced0 <LmHandlerInit+0xd0>)
 800ce72:	4a18      	ldr	r2, [pc, #96]	@ (800ced4 <LmHandlerInit+0xd4>)
 800ce74:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800ce76:	4b16      	ldr	r3, [pc, #88]	@ (800ced0 <LmHandlerInit+0xd0>)
 800ce78:	4a17      	ldr	r2, [pc, #92]	@ (800ced8 <LmHandlerInit+0xd8>)
 800ce7a:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800ce7c:	4914      	ldr	r1, [pc, #80]	@ (800ced0 <LmHandlerInit+0xd0>)
 800ce7e:	2000      	movs	r0, #0
 800ce80:	f000 fdc0 	bl	800da04 <LmHandlerPackageRegister>
 800ce84:	4603      	mov	r3, r0
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d002      	beq.n	800ce90 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800ce8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce8e:	e00a      	b.n	800cea6 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800ce90:	463b      	mov	r3, r7
 800ce92:	4618      	mov	r0, r3
 800ce94:	f001 fd36 	bl	800e904 <LmhpPackagesRegistrationInit>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d002      	beq.n	800cea4 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800ce9e:	f04f 33ff 	mov.w	r3, #4294967295
 800cea2:	e000      	b.n	800cea6 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3708      	adds	r7, #8
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	20000a64 	.word	0x20000a64
 800ceb4:	20000a68 	.word	0x20000a68
 800ceb8:	0800d6dd 	.word	0x0800d6dd
 800cebc:	0800d751 	.word	0x0800d751
 800cec0:	0800d821 	.word	0x0800d821
 800cec4:	0800d971 	.word	0x0800d971
 800cec8:	20000a78 	.word	0x20000a78
 800cecc:	0800deb1 	.word	0x0800deb1
 800ced0:	20000a28 	.word	0x20000a28
 800ced4:	0800dcc5 	.word	0x0800dcc5
 800ced8:	0800dcfd 	.word	0x0800dcfd

0800cedc <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b092      	sub	sp, #72	@ 0x48
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800cee4:	2218      	movs	r2, #24
 800cee6:	6879      	ldr	r1, [r7, #4]
 800cee8:	488a      	ldr	r0, [pc, #552]	@ (800d114 <LmHandlerConfigure+0x238>)
 800ceea:	f00d fda0 	bl	801aa2e <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800ceee:	4b8a      	ldr	r3, [pc, #552]	@ (800d118 <LmHandlerConfigure+0x23c>)
 800cef0:	2200      	movs	r2, #0
 800cef2:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800cef4:	f7fe faa2 	bl	800b43c <LoraInfo_GetPtr>
 800cef8:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800cefa:	4b86      	ldr	r3, [pc, #536]	@ (800d114 <LmHandlerConfigure+0x238>)
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	461a      	mov	r2, r3
 800cf00:	2301      	movs	r3, #1
 800cf02:	4093      	lsls	r3, r2
 800cf04:	461a      	mov	r2, r3
 800cf06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf08:	685b      	ldr	r3, [r3, #4]
 800cf0a:	4013      	ands	r3, r2
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d107      	bne.n	800cf20 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800cf10:	4b82      	ldr	r3, [pc, #520]	@ (800d11c <LmHandlerConfigure+0x240>)
 800cf12:	2201      	movs	r2, #1
 800cf14:	2100      	movs	r1, #0
 800cf16:	2000      	movs	r0, #0
 800cf18:	f012 f8e0 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800cf1c:	bf00      	nop
 800cf1e:	e7fd      	b.n	800cf1c <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800cf20:	4b7c      	ldr	r3, [pc, #496]	@ (800d114 <LmHandlerConfigure+0x238>)
 800cf22:	781b      	ldrb	r3, [r3, #0]
 800cf24:	461a      	mov	r2, r3
 800cf26:	497e      	ldr	r1, [pc, #504]	@ (800d120 <LmHandlerConfigure+0x244>)
 800cf28:	487e      	ldr	r0, [pc, #504]	@ (800d124 <LmHandlerConfigure+0x248>)
 800cf2a:	f005 f80d 	bl	8011f48 <LoRaMacInitialization>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d002      	beq.n	800cf3a <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cf34:	f04f 33ff 	mov.w	r3, #4294967295
 800cf38:	e0e8      	b.n	800d10c <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800cf3a:	2327      	movs	r3, #39	@ 0x27
 800cf3c:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cf3e:	f107 0318 	add.w	r3, r7, #24
 800cf42:	4618      	mov	r0, r3
 800cf44:	f005 fd8c 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d103      	bne.n	800cf56 <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800cf4e:	4b76      	ldr	r3, [pc, #472]	@ (800d128 <LmHandlerConfigure+0x24c>)
 800cf50:	2201      	movs	r2, #1
 800cf52:	701a      	strb	r2, [r3, #0]
 800cf54:	e02a      	b.n	800cfac <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800cf56:	2328      	movs	r3, #40	@ 0x28
 800cf58:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800cf5a:	4b74      	ldr	r3, [pc, #464]	@ (800d12c <LmHandlerConfigure+0x250>)
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	691b      	ldr	r3, [r3, #16]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00c      	beq.n	800cf7e <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cf64:	f107 0318 	add.w	r3, r7, #24
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f005 fba1 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800cf6e:	4b6f      	ldr	r3, [pc, #444]	@ (800d12c <LmHandlerConfigure+0x250>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	691b      	ldr	r3, [r3, #16]
 800cf74:	69fa      	ldr	r2, [r7, #28]
 800cf76:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800cf7a:	4610      	mov	r0, r2
 800cf7c:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800cf7e:	2327      	movs	r3, #39	@ 0x27
 800cf80:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cf82:	f107 0318 	add.w	r3, r7, #24
 800cf86:	4618      	mov	r0, r3
 800cf88:	f005 fd6a 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10c      	bne.n	800cfac <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cf92:	2301      	movs	r3, #1
 800cf94:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cf96:	f107 0318 	add.w	r3, r7, #24
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f005 fb88 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800cfa0:	7f3b      	ldrb	r3, [r7, #28]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d002      	beq.n	800cfac <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800cfa6:	4b60      	ldr	r3, [pc, #384]	@ (800d128 <LmHandlerConfigure+0x24c>)
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800cfac:	4b5e      	ldr	r3, [pc, #376]	@ (800d128 <LmHandlerConfigure+0x24c>)
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d02e      	beq.n	800d012 <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800cfb4:	4b5d      	ldr	r3, [pc, #372]	@ (800d12c <LmHandlerConfigure+0x250>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	69db      	ldr	r3, [r3, #28]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d004      	beq.n	800cfc8 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800cfbe:	4b5b      	ldr	r3, [pc, #364]	@ (800d12c <LmHandlerConfigure+0x250>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	69db      	ldr	r3, [r3, #28]
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800cfc8:	f000 f98e 	bl	800d2e8 <LmHandlerJoinStatus>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	d106      	bne.n	800cfe0 <LmHandlerConfigure+0x104>
 800cfd2:	f002 fc99 	bl	800f908 <LoRaMacIsStopped>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d001      	beq.n	800cfe0 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800cfdc:	f005 fa6a 	bl	80124b4 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800cfe0:	2327      	movs	r3, #39	@ 0x27
 800cfe2:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800cfe4:	f107 0318 	add.w	r3, r7, #24
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f005 fb61 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800cfee:	69fb      	ldr	r3, [r7, #28]
 800cff0:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800cff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff4:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800cff8:	4b46      	ldr	r3, [pc, #280]	@ (800d114 <LmHandlerConfigure+0x238>)
 800cffa:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800cffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cffe:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800d002:	4b44      	ldr	r3, [pc, #272]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d004:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800d006:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d008:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800d00c:	4b41      	ldr	r3, [pc, #260]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d00e:	709a      	strb	r2, [r3, #2]
 800d010:	e008      	b.n	800d024 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d012:	2305      	movs	r3, #5
 800d014:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d016:	2300      	movs	r3, #0
 800d018:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d01a:	f107 0318 	add.w	r3, r7, #24
 800d01e:	4618      	mov	r0, r3
 800d020:	f005 fd1e 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d024:	4b3e      	ldr	r3, [pc, #248]	@ (800d120 <LmHandlerConfigure+0x244>)
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	4a3d      	ldr	r2, [pc, #244]	@ (800d120 <LmHandlerConfigure+0x244>)
 800d02a:	68d2      	ldr	r2, [r2, #12]
 800d02c:	4611      	mov	r1, r2
 800d02e:	4618      	mov	r0, r3
 800d030:	f7ff fbbe 	bl	800c7b0 <SecureElementInitMcuID>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d002      	beq.n	800d040 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800d03a:	f04f 33ff 	mov.w	r3, #4294967295
 800d03e:	e065      	b.n	800d10c <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800d040:	2306      	movs	r3, #6
 800d042:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d044:	f107 0318 	add.w	r3, r7, #24
 800d048:	4618      	mov	r0, r3
 800d04a:	f005 fb31 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d04e:	69fb      	ldr	r3, [r7, #28]
 800d050:	4a37      	ldr	r2, [pc, #220]	@ (800d130 <LmHandlerConfigure+0x254>)
 800d052:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d054:	f107 0318 	add.w	r3, r7, #24
 800d058:	4618      	mov	r0, r3
 800d05a:	f005 fd01 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800d05e:	2302      	movs	r3, #2
 800d060:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800d062:	4b33      	ldr	r3, [pc, #204]	@ (800d130 <LmHandlerConfigure+0x254>)
 800d064:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d066:	f107 0318 	add.w	r3, r7, #24
 800d06a:	4618      	mov	r0, r3
 800d06c:	f005 fb20 	bl	80126b0 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800d070:	2303      	movs	r3, #3
 800d072:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800d074:	4b2f      	ldr	r3, [pc, #188]	@ (800d134 <LmHandlerConfigure+0x258>)
 800d076:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d078:	f107 0318 	add.w	r3, r7, #24
 800d07c:	4618      	mov	r0, r3
 800d07e:	f005 fb17 	bl	80126b0 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800d082:	f7ff fc15 	bl	800c8b0 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d086:	230f      	movs	r3, #15
 800d088:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d08a:	2301      	movs	r3, #1
 800d08c:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d08e:	f107 0318 	add.w	r3, r7, #24
 800d092:	4618      	mov	r0, r3
 800d094:	f005 fce4 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d098:	2310      	movs	r3, #16
 800d09a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d09c:	2300      	movs	r3, #0
 800d09e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d0a0:	f107 0318 	add.w	r3, r7, #24
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f005 fcdb 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d0aa:	2304      	movs	r3, #4
 800d0ac:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d0ae:	4b19      	ldr	r3, [pc, #100]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d0b0:	789b      	ldrb	r3, [r3, #2]
 800d0b2:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d0b4:	f107 0318 	add.w	r3, r7, #24
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f005 fcd1 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800d0be:	233a      	movs	r3, #58	@ 0x3a
 800d0c0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800d0c2:	4b14      	ldr	r3, [pc, #80]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d0c4:	695b      	ldr	r3, [r3, #20]
 800d0c6:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d0c8:	f107 0318 	add.w	r3, r7, #24
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f005 fcc7 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d0d2:	230f      	movs	r3, #15
 800d0d4:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d0d6:	4b0f      	ldr	r3, [pc, #60]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	f107 0210 	add.w	r2, r7, #16
 800d0de:	4611      	mov	r1, r2
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f008 fc7b 	bl	80159dc <RegionGetPhyParam>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	bf14      	ite	ne
 800d0f0:	2301      	movne	r3, #1
 800d0f2:	2300      	moveq	r3, #0
 800d0f4:	b2da      	uxtb	r2, r3
 800d0f6:	4b07      	ldr	r3, [pc, #28]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d0f8:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800d0fa:	2014      	movs	r0, #20
 800d0fc:	f000 fad6 	bl	800d6ac <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800d100:	4b04      	ldr	r3, [pc, #16]	@ (800d114 <LmHandlerConfigure+0x238>)
 800d102:	79db      	ldrb	r3, [r3, #7]
 800d104:	4618      	mov	r0, r3
 800d106:	f006 fb89 	bl	801381c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800d10a:	2300      	movs	r3, #0
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	3748      	adds	r7, #72	@ 0x48
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}
 800d114:	20000a4c 	.word	0x20000a4c
 800d118:	20000a94 	.word	0x20000a94
 800d11c:	08022b0c 	.word	0x08022b0c
 800d120:	20000a78 	.word	0x20000a78
 800d124:	20000a68 	.word	0x20000a68
 800d128:	20000b8a 	.word	0x20000b8a
 800d12c:	20000a64 	.word	0x20000a64
 800d130:	20000a10 	.word	0x20000a10
 800d134:	20000a18 	.word	0x20000a18

0800d138 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b082      	sub	sp, #8
 800d13c:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800d13e:	f002 fe61 	bl	800fe04 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800d142:	f000 fd8b 	bl	800dc5c <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800d146:	f000 fd5f 	bl	800dc08 <LmHandlerPackageIsTxPending>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d117      	bne.n	800d180 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800d150:	4b0d      	ldr	r3, [pc, #52]	@ (800d188 <LmHandlerProcess+0x50>)
 800d152:	781b      	ldrb	r3, [r3, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d014      	beq.n	800d182 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800d158:	2300      	movs	r3, #0
 800d15a:	703b      	strb	r3, [r7, #0]
 800d15c:	2300      	movs	r3, #0
 800d15e:	707b      	strb	r3, [r7, #1]
 800d160:	2300      	movs	r3, #0
 800d162:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800d164:	4b09      	ldr	r3, [pc, #36]	@ (800d18c <LmHandlerProcess+0x54>)
 800d166:	78d9      	ldrb	r1, [r3, #3]
 800d168:	463b      	mov	r3, r7
 800d16a:	2200      	movs	r2, #0
 800d16c:	4618      	mov	r0, r3
 800d16e:	f000 f8d7 	bl	800d320 <LmHandlerSend>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d104      	bne.n	800d182 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800d178:	4b03      	ldr	r3, [pc, #12]	@ (800d188 <LmHandlerProcess+0x50>)
 800d17a:	2200      	movs	r2, #0
 800d17c:	701a      	strb	r2, [r3, #0]
 800d17e:	e000      	b.n	800d182 <LmHandlerProcess+0x4a>
        return;
 800d180:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800d182:	3708      	adds	r7, #8
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}
 800d188:	20000a94 	.word	0x20000a94
 800d18c:	20000a4c 	.word	0x20000a4c

0800d190 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800d190:	b480      	push	{r7}
 800d192:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800d194:	4b02      	ldr	r3, [pc, #8]	@ (800d1a0 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800d196:	681b      	ldr	r3, [r3, #0]
}
 800d198:	4618      	mov	r0, r3
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bc80      	pop	{r7}
 800d19e:	4770      	bx	lr
 800d1a0:	20000a90 	.word	0x20000a90

0800d1a4 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b092      	sub	sp, #72	@ 0x48
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	460a      	mov	r2, r1
 800d1ae:	71fb      	strb	r3, [r7, #7]
 800d1b0:	4613      	mov	r3, r2
 800d1b2:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800d1ba:	4b46      	ldr	r3, [pc, #280]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d1bc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d1c0:	b2db      	uxtb	r3, r3
 800d1c2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800d1c6:	4b43      	ldr	r3, [pc, #268]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d1c8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d1cc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800d1d0:	79fb      	ldrb	r3, [r7, #7]
 800d1d2:	2b02      	cmp	r3, #2
 800d1d4:	d10b      	bne.n	800d1ee <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800d1d6:	2302      	movs	r3, #2
 800d1d8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800d1dc:	4b3e      	ldr	r3, [pc, #248]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d1de:	2202      	movs	r2, #2
 800d1e0:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800d1e2:	4a3d      	ldr	r2, [pc, #244]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d1e4:	79bb      	ldrb	r3, [r7, #6]
 800d1e6:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800d1e8:	f005 f964 	bl	80124b4 <LoRaMacStart>
 800d1ec:	e05c      	b.n	800d2a8 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800d1ee:	2301      	movs	r3, #1
 800d1f0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800d1f4:	4b38      	ldr	r3, [pc, #224]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800d1fa:	4b36      	ldr	r3, [pc, #216]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d1fc:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800d200:	4b35      	ldr	r3, [pc, #212]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d202:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800d204:	4b33      	ldr	r3, [pc, #204]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d206:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800d20a:	4b33      	ldr	r3, [pc, #204]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d20c:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d20e:	4b32      	ldr	r3, [pc, #200]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d210:	2200      	movs	r2, #0
 800d212:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800d214:	4a30      	ldr	r2, [pc, #192]	@ (800d2d8 <LmHandlerJoin+0x134>)
 800d216:	79bb      	ldrb	r3, [r7, #6]
 800d218:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800d21a:	4b30      	ldr	r3, [pc, #192]	@ (800d2dc <LmHandlerJoin+0x138>)
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	f083 0301 	eor.w	r3, r3, #1
 800d222:	b2db      	uxtb	r3, r3
 800d224:	2b00      	cmp	r3, #0
 800d226:	d034      	beq.n	800d292 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800d228:	231f      	movs	r3, #31
 800d22a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800d22c:	4b29      	ldr	r3, [pc, #164]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d22e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d232:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d234:	f107 030c 	add.w	r3, r7, #12
 800d238:	4618      	mov	r0, r3
 800d23a:	f005 fc11 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800d23e:	2320      	movs	r3, #32
 800d240:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800d242:	4b24      	ldr	r3, [pc, #144]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d244:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d248:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d24a:	f107 030c 	add.w	r3, r7, #12
 800d24e:	4618      	mov	r0, r3
 800d250:	f005 fc06 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800d254:	2322      	movs	r3, #34	@ 0x22
 800d256:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800d258:	4b1e      	ldr	r3, [pc, #120]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d25a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d25e:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d260:	f107 030c 	add.w	r3, r7, #12
 800d264:	4618      	mov	r0, r3
 800d266:	f005 fbfb 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800d26a:	2321      	movs	r3, #33	@ 0x21
 800d26c:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800d26e:	4b19      	ldr	r3, [pc, #100]	@ (800d2d4 <LmHandlerJoin+0x130>)
 800d270:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d274:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d276:	f107 030c 	add.w	r3, r7, #12
 800d27a:	4618      	mov	r0, r3
 800d27c:	f005 fbf0 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800d280:	2329      	movs	r3, #41	@ 0x29
 800d282:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800d284:	4b16      	ldr	r3, [pc, #88]	@ (800d2e0 <LmHandlerJoin+0x13c>)
 800d286:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d288:	f107 030c 	add.w	r3, r7, #12
 800d28c:	4618      	mov	r0, r3
 800d28e:	f005 fbe7 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800d292:	f005 f90f 	bl	80124b4 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d296:	2301      	movs	r3, #1
 800d298:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800d29a:	2301      	movs	r3, #1
 800d29c:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d29e:	f107 030c 	add.w	r3, r7, #12
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f005 fbdc 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800d2a8:	4b0c      	ldr	r3, [pc, #48]	@ (800d2dc <LmHandlerJoin+0x138>)
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	f083 0301 	eor.w	r3, r3, #1
 800d2b0:	b2db      	uxtb	r3, r3
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d102      	bne.n	800d2bc <LmHandlerJoin+0x118>
 800d2b6:	79bb      	ldrb	r3, [r7, #6]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d004      	beq.n	800d2c6 <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800d2bc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	f005 ffcf 	bl	8013264 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d2c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2c8:	4a06      	ldr	r2, [pc, #24]	@ (800d2e4 <LmHandlerJoin+0x140>)
 800d2ca:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800d2cc:	bf00      	nop
 800d2ce:	3748      	adds	r7, #72	@ 0x48
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	20000a4c 	.word	0x20000a4c
 800d2d8:	200000a8 	.word	0x200000a8
 800d2dc:	20000b8a 	.word	0x20000b8a
 800d2e0:	01000400 	.word	0x01000400
 800d2e4:	20000a90 	.word	0x20000a90

0800d2e8 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b08c      	sub	sp, #48	@ 0x30
 800d2ec:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800d2f2:	1d3b      	adds	r3, r7, #4
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f005 f9db 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800d300:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d304:	2b00      	cmp	r3, #0
 800d306:	d106      	bne.n	800d316 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d308:	7a3b      	ldrb	r3, [r7, #8]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d101      	bne.n	800d312 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800d30e:	2300      	movs	r3, #0
 800d310:	e002      	b.n	800d318 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800d312:	2301      	movs	r3, #1
 800d314:	e000      	b.n	800d318 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800d316:	2300      	movs	r3, #0
    }
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3730      	adds	r7, #48	@ 0x30
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b08a      	sub	sp, #40	@ 0x28
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	460b      	mov	r3, r1
 800d32a:	70fb      	strb	r3, [r7, #3]
 800d32c:	4613      	mov	r3, r2
 800d32e:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d330:	23ff      	movs	r3, #255	@ 0xff
 800d332:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800d336:	f002 fabf 	bl	800f8b8 <LoRaMacIsBusy>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d002      	beq.n	800d346 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d340:	f06f 0301 	mvn.w	r3, #1
 800d344:	e0ab      	b.n	800d49e <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800d346:	f002 fadf 	bl	800f908 <LoRaMacIsStopped>
 800d34a:	4603      	mov	r3, r0
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d002      	beq.n	800d356 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d350:	f06f 0302 	mvn.w	r3, #2
 800d354:	e0a3      	b.n	800d49e <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800d356:	f7ff ffc7 	bl	800d2e8 <LmHandlerJoinStatus>
 800d35a:	4603      	mov	r3, r0
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d00a      	beq.n	800d376 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800d360:	4b51      	ldr	r3, [pc, #324]	@ (800d4a8 <LmHandlerSend+0x188>)
 800d362:	79db      	ldrb	r3, [r3, #7]
 800d364:	4a50      	ldr	r2, [pc, #320]	@ (800d4a8 <LmHandlerSend+0x188>)
 800d366:	7a12      	ldrb	r2, [r2, #8]
 800d368:	4611      	mov	r1, r2
 800d36a:	4618      	mov	r0, r3
 800d36c:	f7ff ff1a 	bl	800d1a4 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d370:	f06f 0302 	mvn.w	r3, #2
 800d374:	e093      	b.n	800d49e <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800d376:	4a4d      	ldr	r2, [pc, #308]	@ (800d4ac <LmHandlerSend+0x18c>)
 800d378:	78fb      	ldrb	r3, [r7, #3]
 800d37a:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800d37c:	78fb      	ldrb	r3, [r7, #3]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	bf14      	ite	ne
 800d382:	2301      	movne	r3, #1
 800d384:	2300      	moveq	r3, #0
 800d386:	b2db      	uxtb	r3, r3
 800d388:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800d38a:	4b49      	ldr	r3, [pc, #292]	@ (800d4b0 <LmHandlerSend+0x190>)
 800d38c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d390:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	785b      	ldrb	r3, [r3, #1]
 800d396:	f107 020c 	add.w	r2, r7, #12
 800d39a:	4611      	mov	r1, r2
 800d39c:	4618      	mov	r0, r3
 800d39e:	f005 f8f7 	bl	8012590 <LoRaMacQueryTxPossible>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d009      	beq.n	800d3bc <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800d3b4:	23f9      	movs	r3, #249	@ 0xf9
 800d3b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d3ba:	e008      	b.n	800d3ce <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	785b      	ldrb	r3, [r3, #1]
 800d3c6:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800d3ce:	4b37      	ldr	r3, [pc, #220]	@ (800d4ac <LmHandlerSend+0x18c>)
 800d3d0:	687a      	ldr	r2, [r7, #4]
 800d3d2:	3310      	adds	r3, #16
 800d3d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d3d8:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800d3dc:	4b34      	ldr	r3, [pc, #208]	@ (800d4b0 <LmHandlerSend+0x190>)
 800d3de:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800d3e2:	4b32      	ldr	r3, [pc, #200]	@ (800d4ac <LmHandlerSend+0x18c>)
 800d3e4:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800d3e6:	78ba      	ldrb	r2, [r7, #2]
 800d3e8:	f107 0310 	add.w	r3, r7, #16
 800d3ec:	4611      	mov	r1, r2
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f006 f8dc 	bl	80135ac <LoRaMacMcpsRequest>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800d3fa:	6a3b      	ldr	r3, [r7, #32]
 800d3fc:	4a2d      	ldr	r2, [pc, #180]	@ (800d4b4 <LmHandlerSend+0x194>)
 800d3fe:	6013      	str	r3, [r2, #0]

    switch( status )
 800d400:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d404:	2b11      	cmp	r3, #17
 800d406:	d843      	bhi.n	800d490 <LmHandlerSend+0x170>
 800d408:	a201      	add	r2, pc, #4	@ (adr r2, 800d410 <LmHandlerSend+0xf0>)
 800d40a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d40e:	bf00      	nop
 800d410:	0800d459 	.word	0x0800d459
 800d414:	0800d471 	.word	0x0800d471
 800d418:	0800d491 	.word	0x0800d491
 800d41c:	0800d491 	.word	0x0800d491
 800d420:	0800d491 	.word	0x0800d491
 800d424:	0800d491 	.word	0x0800d491
 800d428:	0800d491 	.word	0x0800d491
 800d42c:	0800d479 	.word	0x0800d479
 800d430:	0800d491 	.word	0x0800d491
 800d434:	0800d491 	.word	0x0800d491
 800d438:	0800d491 	.word	0x0800d491
 800d43c:	0800d489 	.word	0x0800d489
 800d440:	0800d491 	.word	0x0800d491
 800d444:	0800d491 	.word	0x0800d491
 800d448:	0800d471 	.word	0x0800d471
 800d44c:	0800d471 	.word	0x0800d471
 800d450:	0800d471 	.word	0x0800d471
 800d454:	0800d481 	.word	0x0800d481
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800d458:	4b17      	ldr	r3, [pc, #92]	@ (800d4b8 <LmHandlerSend+0x198>)
 800d45a:	2200      	movs	r2, #0
 800d45c:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800d45e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d462:	f113 0f07 	cmn.w	r3, #7
 800d466:	d017      	beq.n	800d498 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d468:	2300      	movs	r3, #0
 800d46a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800d46e:	e013      	b.n	800d498 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800d470:	23fe      	movs	r3, #254	@ 0xfe
 800d472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d476:	e010      	b.n	800d49a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d478:	23fd      	movs	r3, #253	@ 0xfd
 800d47a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d47e:	e00c      	b.n	800d49a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800d480:	23fb      	movs	r3, #251	@ 0xfb
 800d482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d486:	e008      	b.n	800d49a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800d488:	23fa      	movs	r3, #250	@ 0xfa
 800d48a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d48e:	e004      	b.n	800d49a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d490:	23ff      	movs	r3, #255	@ 0xff
 800d492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d496:	e000      	b.n	800d49a <LmHandlerSend+0x17a>
            break;
 800d498:	bf00      	nop
    }

    return lmhStatus;
 800d49a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3728      	adds	r7, #40	@ 0x28
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}
 800d4a6:	bf00      	nop
 800d4a8:	200000a8 	.word	0x200000a8
 800d4ac:	200000b4 	.word	0x200000b4
 800d4b0:	20000a4c 	.word	0x20000a4c
 800d4b4:	20000a90 	.word	0x20000a90
 800d4b8:	20000a94 	.word	0x20000a94

0800d4bc <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b086      	sub	sp, #24
 800d4c0:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800d4c2:	2309      	movs	r3, #9
 800d4c4:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800d4c6:	463b      	mov	r3, r7
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f005 fecb 	bl	8013264 <LoRaMacMlmeRequest>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d4d2:	693b      	ldr	r3, [r7, #16]
 800d4d4:	4a06      	ldr	r2, [pc, #24]	@ (800d4f0 <LmHandlerDeviceTimeReq+0x34>)
 800d4d6:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800d4d8:	7dfb      	ldrb	r3, [r7, #23]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d101      	bne.n	800d4e2 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	e001      	b.n	800d4e6 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d4e2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3718      	adds	r7, #24
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
 800d4ee:	bf00      	nop
 800d4f0:	20000a90 	.word	0x20000a90

0800d4f4 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b083      	sub	sp, #12
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800d4fe:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d502:	4618      	mov	r0, r3
 800d504:	370c      	adds	r7, #12
 800d506:	46bd      	mov	sp, r7
 800d508:	bc80      	pop	{r7}
 800d50a:	4770      	bx	lr

0800d50c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b08e      	sub	sp, #56	@ 0x38
 800d510:	af00      	add	r7, sp, #0
 800d512:	4603      	mov	r3, r0
 800d514:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800d516:	2300      	movs	r3, #0
 800d518:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800d51c:	f002 f9cc 	bl	800f8b8 <LoRaMacIsBusy>
 800d520:	4603      	mov	r3, r0
 800d522:	2b00      	cmp	r3, #0
 800d524:	d002      	beq.n	800d52c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d526:	f06f 0301 	mvn.w	r3, #1
 800d52a:	e071      	b.n	800d610 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800d52c:	f7ff fedc 	bl	800d2e8 <LmHandlerJoinStatus>
 800d530:	4603      	mov	r3, r0
 800d532:	2b01      	cmp	r3, #1
 800d534:	d002      	beq.n	800d53c <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d536:	f06f 0302 	mvn.w	r3, #2
 800d53a:	e069      	b.n	800d610 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d53c:	2300      	movs	r3, #0
 800d53e:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d540:	f107 030c 	add.w	r3, r7, #12
 800d544:	4618      	mov	r0, r3
 800d546:	f005 f8b3 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
 800d54a:	4603      	mov	r3, r0
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800d550:	f04f 33ff 	mov.w	r3, #4294967295
 800d554:	e05c      	b.n	800d610 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800d556:	7c3b      	ldrb	r3, [r7, #16]
 800d558:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800d55c:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800d560:	79fb      	ldrb	r3, [r7, #7]
 800d562:	429a      	cmp	r2, r3
 800d564:	d052      	beq.n	800d60c <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800d566:	79fb      	ldrb	r3, [r7, #7]
 800d568:	2b02      	cmp	r3, #2
 800d56a:	d028      	beq.n	800d5be <LmHandlerRequestClass+0xb2>
 800d56c:	2b02      	cmp	r3, #2
 800d56e:	dc48      	bgt.n	800d602 <LmHandlerRequestClass+0xf6>
 800d570:	2b00      	cmp	r3, #0
 800d572:	d002      	beq.n	800d57a <LmHandlerRequestClass+0x6e>
 800d574:	2b01      	cmp	r3, #1
 800d576:	d01e      	beq.n	800d5b6 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800d578:	e043      	b.n	800d602 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800d57a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d041      	beq.n	800d606 <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800d582:	79fb      	ldrb	r3, [r7, #7]
 800d584:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d586:	f107 030c 	add.w	r3, r7, #12
 800d58a:	4618      	mov	r0, r3
 800d58c:	f005 fa68 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
 800d590:	4603      	mov	r3, r0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d10b      	bne.n	800d5ae <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800d596:	4b20      	ldr	r3, [pc, #128]	@ (800d618 <LmHandlerRequestClass+0x10c>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d032      	beq.n	800d606 <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800d5a0:	4b1d      	ldr	r3, [pc, #116]	@ (800d618 <LmHandlerRequestClass+0x10c>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5a6:	79fa      	ldrb	r2, [r7, #7]
 800d5a8:	4610      	mov	r0, r2
 800d5aa:	4798      	blx	r3
                break;
 800d5ac:	e02b      	b.n	800d606 <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800d5ae:	23ff      	movs	r3, #255	@ 0xff
 800d5b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d5b4:	e027      	b.n	800d606 <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800d5b6:	23ff      	movs	r3, #255	@ 0xff
 800d5b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d5bc:	e026      	b.n	800d60c <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800d5be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d003      	beq.n	800d5ce <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d5c6:	23ff      	movs	r3, #255	@ 0xff
 800d5c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d5cc:	e01d      	b.n	800d60a <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800d5ce:	79fb      	ldrb	r3, [r7, #7]
 800d5d0:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d5d2:	f107 030c 	add.w	r3, r7, #12
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f005 fa42 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d10b      	bne.n	800d5fa <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800d5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d618 <LmHandlerRequestClass+0x10c>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d00e      	beq.n	800d60a <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800d5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d618 <LmHandlerRequestClass+0x10c>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5f2:	79fa      	ldrb	r2, [r7, #7]
 800d5f4:	4610      	mov	r0, r2
 800d5f6:	4798      	blx	r3
                break;
 800d5f8:	e007      	b.n	800d60a <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800d5fa:	23ff      	movs	r3, #255	@ 0xff
 800d5fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d600:	e003      	b.n	800d60a <LmHandlerRequestClass+0xfe>
                break;
 800d602:	bf00      	nop
 800d604:	e002      	b.n	800d60c <LmHandlerRequestClass+0x100>
                break;
 800d606:	bf00      	nop
 800d608:	e000      	b.n	800d60c <LmHandlerRequestClass+0x100>
                break;
 800d60a:	bf00      	nop
        }
    }
    return errorStatus;
 800d60c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d610:	4618      	mov	r0, r3
 800d612:	3738      	adds	r7, #56	@ 0x38
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}
 800d618:	20000a64 	.word	0x20000a64

0800d61c <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b08c      	sub	sp, #48	@ 0x30
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d102      	bne.n	800d630 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d62a:	f04f 33ff 	mov.w	r3, #4294967295
 800d62e:	e010      	b.n	800d652 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d630:	2300      	movs	r3, #0
 800d632:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d634:	f107 0308 	add.w	r3, r7, #8
 800d638:	4618      	mov	r0, r3
 800d63a:	f005 f839 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
 800d63e:	4603      	mov	r3, r0
 800d640:	2b00      	cmp	r3, #0
 800d642:	d002      	beq.n	800d64a <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d644:	f04f 33ff 	mov.w	r3, #4294967295
 800d648:	e003      	b.n	800d652 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800d64a:	7b3a      	ldrb	r2, [r7, #12]
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800d650:	2300      	movs	r3, #0
}
 800d652:	4618      	mov	r0, r3
 800d654:	3730      	adds	r7, #48	@ 0x30
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
	...

0800d65c <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b08c      	sub	sp, #48	@ 0x30
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d102      	bne.n	800d670 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d66a:	f04f 33ff 	mov.w	r3, #4294967295
 800d66e:	e016      	b.n	800d69e <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800d670:	2320      	movs	r3, #32
 800d672:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800d674:	f107 0308 	add.w	r3, r7, #8
 800d678:	4618      	mov	r0, r3
 800d67a:	f005 f819 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
 800d67e:	4603      	mov	r3, r0
 800d680:	2b00      	cmp	r3, #0
 800d682:	d002      	beq.n	800d68a <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d684:	f04f 33ff 	mov.w	r3, #4294967295
 800d688:	e009      	b.n	800d69e <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800d68a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	f993 2000 	ldrsb.w	r2, [r3]
 800d698:	4b03      	ldr	r3, [pc, #12]	@ (800d6a8 <LmHandlerGetTxDatarate+0x4c>)
 800d69a:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3730      	adds	r7, #48	@ 0x30
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20000a4c 	.word	0x20000a4c

0800d6ac <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b08c      	sub	sp, #48	@ 0x30
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800d6b4:	2323      	movs	r3, #35	@ 0x23
 800d6b6:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d6bc:	f107 0308 	add.w	r3, r7, #8
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f005 f9cd 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d002      	beq.n	800d6d2 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800d6cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d6d0:	e000      	b.n	800d6d4 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800d6d2:	2300      	movs	r3, #0
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	3730      	adds	r7, #48	@ 0x30
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b082      	sub	sp, #8
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800d6e4:	4b18      	ldr	r3, [pc, #96]	@ (800d748 <McpsConfirm+0x6c>)
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	785a      	ldrb	r2, [r3, #1]
 800d6ee:	4b16      	ldr	r3, [pc, #88]	@ (800d748 <McpsConfirm+0x6c>)
 800d6f0:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	789b      	ldrb	r3, [r3, #2]
 800d6f6:	b25a      	sxtb	r2, r3
 800d6f8:	4b13      	ldr	r3, [pc, #76]	@ (800d748 <McpsConfirm+0x6c>)
 800d6fa:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	68db      	ldr	r3, [r3, #12]
 800d700:	4a11      	ldr	r2, [pc, #68]	@ (800d748 <McpsConfirm+0x6c>)
 800d702:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d70a:	4b0f      	ldr	r3, [pc, #60]	@ (800d748 <McpsConfirm+0x6c>)
 800d70c:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	691b      	ldr	r3, [r3, #16]
 800d712:	b2da      	uxtb	r2, r3
 800d714:	4b0c      	ldr	r3, [pc, #48]	@ (800d748 <McpsConfirm+0x6c>)
 800d716:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	791b      	ldrb	r3, [r3, #4]
 800d71c:	461a      	mov	r2, r3
 800d71e:	4b0a      	ldr	r3, [pc, #40]	@ (800d748 <McpsConfirm+0x6c>)
 800d720:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800d722:	4b0a      	ldr	r3, [pc, #40]	@ (800d74c <McpsConfirm+0x70>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d004      	beq.n	800d736 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d72c:	4b07      	ldr	r3, [pc, #28]	@ (800d74c <McpsConfirm+0x70>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d732:	4805      	ldr	r0, [pc, #20]	@ (800d748 <McpsConfirm+0x6c>)
 800d734:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800d736:	6879      	ldr	r1, [r7, #4]
 800d738:	2000      	movs	r0, #0
 800d73a:	f000 f9e9 	bl	800db10 <LmHandlerPackagesNotify>
}
 800d73e:	bf00      	nop
 800d740:	3708      	adds	r7, #8
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	200000b4 	.word	0x200000b4
 800d74c:	20000a64 	.word	0x20000a64

0800d750 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b086      	sub	sp, #24
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800d75a:	2300      	movs	r3, #0
 800d75c:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800d75e:	4b2d      	ldr	r3, [pc, #180]	@ (800d814 <McpsIndication+0xc4>)
 800d760:	2201      	movs	r2, #1
 800d762:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	785a      	ldrb	r2, [r3, #1]
 800d768:	4b2a      	ldr	r3, [pc, #168]	@ (800d814 <McpsIndication+0xc4>)
 800d76a:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800d76c:	4b29      	ldr	r3, [pc, #164]	@ (800d814 <McpsIndication+0xc4>)
 800d76e:	785b      	ldrb	r3, [r3, #1]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d14b      	bne.n	800d80c <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	791b      	ldrb	r3, [r3, #4]
 800d778:	b25a      	sxtb	r2, r3
 800d77a:	4b26      	ldr	r3, [pc, #152]	@ (800d814 <McpsIndication+0xc4>)
 800d77c:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d784:	b25a      	sxtb	r2, r3
 800d786:	4b23      	ldr	r3, [pc, #140]	@ (800d814 <McpsIndication+0xc4>)
 800d788:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d790:	4b20      	ldr	r3, [pc, #128]	@ (800d814 <McpsIndication+0xc4>)
 800d792:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	78da      	ldrb	r2, [r3, #3]
 800d798:	4b1e      	ldr	r3, [pc, #120]	@ (800d814 <McpsIndication+0xc4>)
 800d79a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	691b      	ldr	r3, [r3, #16]
 800d7a0:	4a1c      	ldr	r2, [pc, #112]	@ (800d814 <McpsIndication+0xc4>)
 800d7a2:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	78db      	ldrb	r3, [r3, #3]
 800d7a8:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	7b1b      	ldrb	r3, [r3, #12]
 800d7ae:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	689b      	ldr	r3, [r3, #8]
 800d7b4:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800d7b6:	4b18      	ldr	r3, [pc, #96]	@ (800d818 <McpsIndication+0xc8>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d007      	beq.n	800d7d0 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800d7c0:	4b15      	ldr	r3, [pc, #84]	@ (800d818 <McpsIndication+0xc8>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7c6:	f107 0210 	add.w	r2, r7, #16
 800d7ca:	4912      	ldr	r1, [pc, #72]	@ (800d814 <McpsIndication+0xc4>)
 800d7cc:	4610      	mov	r0, r2
 800d7ce:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800d7d0:	4b11      	ldr	r3, [pc, #68]	@ (800d818 <McpsIndication+0xc8>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d007      	beq.n	800d7ea <McpsIndication+0x9a>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	7e1b      	ldrb	r3, [r3, #24]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d003      	beq.n	800d7ea <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800d7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d818 <McpsIndication+0xc8>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7e8:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800d7ea:	6879      	ldr	r1, [r7, #4]
 800d7ec:	2001      	movs	r0, #1
 800d7ee:	f000 f98f 	bl	800db10 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800d7f2:	f107 030f 	add.w	r3, r7, #15
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f7ff ff10 	bl	800d61c <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	795b      	ldrb	r3, [r3, #5]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d004      	beq.n	800d80e <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800d804:	4b05      	ldr	r3, [pc, #20]	@ (800d81c <McpsIndication+0xcc>)
 800d806:	2201      	movs	r2, #1
 800d808:	701a      	strb	r2, [r3, #0]
 800d80a:	e000      	b.n	800d80e <McpsIndication+0xbe>
        return;
 800d80c:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800d80e:	3718      	adds	r7, #24
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}
 800d814:	200000d0 	.word	0x200000d0
 800d818:	20000a64 	.word	0x20000a64
 800d81c:	20000a94 	.word	0x20000a94

0800d820 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b08c      	sub	sp, #48	@ 0x30
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800d828:	4b49      	ldr	r3, [pc, #292]	@ (800d950 <MlmeConfirm+0x130>)
 800d82a:	2200      	movs	r2, #0
 800d82c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	785a      	ldrb	r2, [r3, #1]
 800d832:	4b47      	ldr	r3, [pc, #284]	@ (800d950 <MlmeConfirm+0x130>)
 800d834:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800d836:	4b47      	ldr	r3, [pc, #284]	@ (800d954 <MlmeConfirm+0x134>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d004      	beq.n	800d84a <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d840:	4b44      	ldr	r3, [pc, #272]	@ (800d954 <MlmeConfirm+0x134>)
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d846:	4842      	ldr	r0, [pc, #264]	@ (800d950 <MlmeConfirm+0x130>)
 800d848:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	2002      	movs	r0, #2
 800d84e:	f000 f95f 	bl	800db10 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	3b01      	subs	r3, #1
 800d858:	2b0b      	cmp	r3, #11
 800d85a:	d872      	bhi.n	800d942 <MlmeConfirm+0x122>
 800d85c:	a201      	add	r2, pc, #4	@ (adr r2, 800d864 <MlmeConfirm+0x44>)
 800d85e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d862:	bf00      	nop
 800d864:	0800d895 	.word	0x0800d895
 800d868:	0800d943 	.word	0x0800d943
 800d86c:	0800d943 	.word	0x0800d943
 800d870:	0800d943 	.word	0x0800d943
 800d874:	0800d911 	.word	0x0800d911
 800d878:	0800d943 	.word	0x0800d943
 800d87c:	0800d943 	.word	0x0800d943
 800d880:	0800d943 	.word	0x0800d943
 800d884:	0800d943 	.word	0x0800d943
 800d888:	0800d943 	.word	0x0800d943
 800d88c:	0800d929 	.word	0x0800d929
 800d890:	0800d943 	.word	0x0800d943
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800d894:	2306      	movs	r3, #6
 800d896:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800d898:	f107 0308 	add.w	r3, r7, #8
 800d89c:	4618      	mov	r0, r3
 800d89e:	f004 ff07 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800d8a2:	4b2d      	ldr	r3, [pc, #180]	@ (800d958 <MlmeConfirm+0x138>)
 800d8a4:	79db      	ldrb	r3, [r3, #7]
 800d8a6:	68fa      	ldr	r2, [r7, #12]
 800d8a8:	4611      	mov	r1, r2
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7ff fa6c 	bl	800cd88 <SecureElementSetDevAddr>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d102      	bne.n	800d8bc <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	4a28      	ldr	r2, [pc, #160]	@ (800d95c <MlmeConfirm+0x13c>)
 800d8ba:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800d8bc:	4828      	ldr	r0, [pc, #160]	@ (800d960 <MlmeConfirm+0x140>)
 800d8be:	f7ff fecd 	bl	800d65c <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800d8c2:	4828      	ldr	r0, [pc, #160]	@ (800d964 <MlmeConfirm+0x144>)
 800d8c4:	f000 fa74 	bl	800ddb0 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d8c8:	4b21      	ldr	r3, [pc, #132]	@ (800d950 <MlmeConfirm+0x130>)
 800d8ca:	785b      	ldrb	r3, [r3, #1]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d108      	bne.n	800d8e2 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d8d0:	4b21      	ldr	r3, [pc, #132]	@ (800d958 <MlmeConfirm+0x138>)
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800d8d6:	4b24      	ldr	r3, [pc, #144]	@ (800d968 <MlmeConfirm+0x148>)
 800d8d8:	785b      	ldrb	r3, [r3, #1]
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f7ff fe16 	bl	800d50c <LmHandlerRequestClass>
 800d8e0:	e002      	b.n	800d8e8 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800d8e2:	4b1d      	ldr	r3, [pc, #116]	@ (800d958 <MlmeConfirm+0x138>)
 800d8e4:	22ff      	movs	r2, #255	@ 0xff
 800d8e6:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800d8e8:	4b1a      	ldr	r3, [pc, #104]	@ (800d954 <MlmeConfirm+0x134>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d004      	beq.n	800d8fc <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d8f2:	4b18      	ldr	r3, [pc, #96]	@ (800d954 <MlmeConfirm+0x134>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8f8:	4817      	ldr	r0, [pc, #92]	@ (800d958 <MlmeConfirm+0x138>)
 800d8fa:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d8fc:	4b14      	ldr	r3, [pc, #80]	@ (800d950 <MlmeConfirm+0x130>)
 800d8fe:	785b      	ldrb	r3, [r3, #1]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d120      	bne.n	800d946 <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800d904:	4b14      	ldr	r3, [pc, #80]	@ (800d958 <MlmeConfirm+0x138>)
 800d906:	79db      	ldrb	r3, [r3, #7]
 800d908:	4618      	mov	r0, r3
 800d90a:	f7fe ffe5 	bl	800c8d8 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800d90e:	e01a      	b.n	800d946 <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800d910:	4b16      	ldr	r3, [pc, #88]	@ (800d96c <MlmeConfirm+0x14c>)
 800d912:	2201      	movs	r2, #1
 800d914:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	7a1a      	ldrb	r2, [r3, #8]
 800d91a:	4b14      	ldr	r3, [pc, #80]	@ (800d96c <MlmeConfirm+0x14c>)
 800d91c:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	7a5a      	ldrb	r2, [r3, #9]
 800d922:	4b12      	ldr	r3, [pc, #72]	@ (800d96c <MlmeConfirm+0x14c>)
 800d924:	74da      	strb	r2, [r3, #19]
            }
            break;
 800d926:	e00f      	b.n	800d948 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	785b      	ldrb	r3, [r3, #1]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d105      	bne.n	800d93c <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800d930:	4b0d      	ldr	r3, [pc, #52]	@ (800d968 <MlmeConfirm+0x148>)
 800d932:	7c1b      	ldrb	r3, [r3, #16]
 800d934:	4618      	mov	r0, r3
 800d936:	f7ff fddd 	bl	800d4f4 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800d93a:	e005      	b.n	800d948 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800d93c:	f7ff fdbe 	bl	800d4bc <LmHandlerDeviceTimeReq>
            break;
 800d940:	e002      	b.n	800d948 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d942:	bf00      	nop
 800d944:	e000      	b.n	800d948 <MlmeConfirm+0x128>
            break;
 800d946:	bf00      	nop
    }
}
 800d948:	bf00      	nop
 800d94a:	3730      	adds	r7, #48	@ 0x30
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}
 800d950:	200000b4 	.word	0x200000b4
 800d954:	20000a64 	.word	0x20000a64
 800d958:	200000a8 	.word	0x200000a8
 800d95c:	20000a10 	.word	0x20000a10
 800d960:	200000ac 	.word	0x200000ac
 800d964:	200000ad 	.word	0x200000ad
 800d968:	20000a4c 	.word	0x20000a4c
 800d96c:	200000d0 	.word	0x200000d0

0800d970 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b082      	sub	sp, #8
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
 800d978:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800d97a:	4b20      	ldr	r3, [pc, #128]	@ (800d9fc <MlmeIndication+0x8c>)
 800d97c:	2200      	movs	r2, #0
 800d97e:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	785a      	ldrb	r2, [r3, #1]
 800d984:	4b1d      	ldr	r3, [pc, #116]	@ (800d9fc <MlmeIndication+0x8c>)
 800d986:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	789b      	ldrb	r3, [r3, #2]
 800d98c:	b25a      	sxtb	r2, r3
 800d98e:	4b1b      	ldr	r3, [pc, #108]	@ (800d9fc <MlmeIndication+0x8c>)
 800d990:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d998:	b25a      	sxtb	r2, r3
 800d99a:	4b18      	ldr	r3, [pc, #96]	@ (800d9fc <MlmeIndication+0x8c>)
 800d99c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d9a4:	4b15      	ldr	r3, [pc, #84]	@ (800d9fc <MlmeIndication+0x8c>)
 800d9a6:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	78da      	ldrb	r2, [r3, #3]
 800d9ac:	4b13      	ldr	r3, [pc, #76]	@ (800d9fc <MlmeIndication+0x8c>)
 800d9ae:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	4a11      	ldr	r2, [pc, #68]	@ (800d9fc <MlmeIndication+0x8c>)
 800d9b6:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800d9b8:	4b11      	ldr	r3, [pc, #68]	@ (800da00 <MlmeIndication+0x90>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d00d      	beq.n	800d9de <MlmeIndication+0x6e>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	2b0a      	cmp	r3, #10
 800d9c8:	d009      	beq.n	800d9de <MlmeIndication+0x6e>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	781b      	ldrb	r3, [r3, #0]
 800d9ce:	2b0e      	cmp	r3, #14
 800d9d0:	d005      	beq.n	800d9de <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d9d2:	4b0b      	ldr	r3, [pc, #44]	@ (800da00 <MlmeIndication+0x90>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9d8:	4908      	ldr	r1, [pc, #32]	@ (800d9fc <MlmeIndication+0x8c>)
 800d9da:	2000      	movs	r0, #0
 800d9dc:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d9de:	6879      	ldr	r1, [r7, #4]
 800d9e0:	2003      	movs	r0, #3
 800d9e2:	f000 f895 	bl	800db10 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	781b      	ldrb	r3, [r3, #0]
 800d9ea:	2b0a      	cmp	r3, #10
 800d9ec:	d001      	beq.n	800d9f2 <MlmeIndication+0x82>
 800d9ee:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d9f0:	e000      	b.n	800d9f4 <MlmeIndication+0x84>
            break;
 800d9f2:	bf00      	nop
    }
}
 800d9f4:	bf00      	nop
 800d9f6:	3708      	adds	r7, #8
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	200000d0 	.word	0x200000d0
 800da00:	20000a64 	.word	0x20000a64

0800da04 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b084      	sub	sp, #16
 800da08:	af00      	add	r7, sp, #0
 800da0a:	4603      	mov	r3, r0
 800da0c:	6039      	str	r1, [r7, #0]
 800da0e:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800da10:	2300      	movs	r3, #0
 800da12:	60fb      	str	r3, [r7, #12]
    switch( id )
 800da14:	79fb      	ldrb	r3, [r7, #7]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d104      	bne.n	800da24 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800da1a:	f000 fa8b 	bl	800df34 <LmhpCompliancePackageFactory>
 800da1e:	4603      	mov	r3, r0
 800da20:	60fb      	str	r3, [r7, #12]
                break;
 800da22:	e00d      	b.n	800da40 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800da24:	f107 020c 	add.w	r2, r7, #12
 800da28:	79fb      	ldrb	r3, [r7, #7]
 800da2a:	4611      	mov	r1, r2
 800da2c:	4618      	mov	r0, r3
 800da2e:	f000 ff73 	bl	800e918 <LmhpPackagesRegister>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d002      	beq.n	800da3e <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800da38:	f04f 33ff 	mov.w	r3, #4294967295
 800da3c:	e03b      	b.n	800dab6 <LmHandlerPackageRegister+0xb2>
                }
                break;
 800da3e:	bf00      	nop
            }
    }
    if( package != NULL )
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d035      	beq.n	800dab2 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800da46:	79fb      	ldrb	r3, [r7, #7]
 800da48:	68fa      	ldr	r2, [r7, #12]
 800da4a:	491d      	ldr	r1, [pc, #116]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800da50:	79fb      	ldrb	r3, [r7, #7]
 800da52:	4a1b      	ldr	r2, [pc, #108]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da58:	4a1a      	ldr	r2, [pc, #104]	@ (800dac4 <LmHandlerPackageRegister+0xc0>)
 800da5a:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800da5c:	4b1a      	ldr	r3, [pc, #104]	@ (800dac8 <LmHandlerPackageRegister+0xc4>)
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	79fb      	ldrb	r3, [r7, #7]
 800da62:	4917      	ldr	r1, [pc, #92]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da64:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800da68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800da6a:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800da6c:	4b16      	ldr	r3, [pc, #88]	@ (800dac8 <LmHandlerPackageRegister+0xc4>)
 800da6e:	681a      	ldr	r2, [r3, #0]
 800da70:	79fb      	ldrb	r3, [r7, #7]
 800da72:	4913      	ldr	r1, [pc, #76]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da74:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800da78:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800da7a:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800da7c:	79fb      	ldrb	r3, [r7, #7]
 800da7e:	4a10      	ldr	r2, [pc, #64]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da84:	4a11      	ldr	r2, [pc, #68]	@ (800dacc <LmHandlerPackageRegister+0xc8>)
 800da86:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800da88:	4b0f      	ldr	r3, [pc, #60]	@ (800dac8 <LmHandlerPackageRegister+0xc4>)
 800da8a:	681a      	ldr	r2, [r3, #0]
 800da8c:	79fb      	ldrb	r3, [r7, #7]
 800da8e:	490c      	ldr	r1, [pc, #48]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800da94:	6992      	ldr	r2, [r2, #24]
 800da96:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800da98:	79fb      	ldrb	r3, [r7, #7]
 800da9a:	4a09      	ldr	r2, [pc, #36]	@ (800dac0 <LmHandlerPackageRegister+0xbc>)
 800da9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	4a0b      	ldr	r2, [pc, #44]	@ (800dad0 <LmHandlerPackageRegister+0xcc>)
 800daa4:	6851      	ldr	r1, [r2, #4]
 800daa6:	4a0a      	ldr	r2, [pc, #40]	@ (800dad0 <LmHandlerPackageRegister+0xcc>)
 800daa8:	7852      	ldrb	r2, [r2, #1]
 800daaa:	6838      	ldr	r0, [r7, #0]
 800daac:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800daae:	2300      	movs	r3, #0
 800dab0:	e001      	b.n	800dab6 <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800dab2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3710      	adds	r7, #16
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	20000a38 	.word	0x20000a38
 800dac4:	0800d1a5 	.word	0x0800d1a5
 800dac8:	20000a64 	.word	0x20000a64
 800dacc:	0800d4bd 	.word	0x0800d4bd
 800dad0:	200000e4 	.word	0x200000e4

0800dad4 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b082      	sub	sp, #8
 800dad8:	af00      	add	r7, sp, #0
 800dada:	4603      	mov	r3, r0
 800dadc:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800dade:	79fb      	ldrb	r3, [r7, #7]
 800dae0:	2b04      	cmp	r3, #4
 800dae2:	d80e      	bhi.n	800db02 <LmHandlerPackageIsInitialized+0x2e>
 800dae4:	79fb      	ldrb	r3, [r7, #7]
 800dae6:	4a09      	ldr	r2, [pc, #36]	@ (800db0c <LmHandlerPackageIsInitialized+0x38>)
 800dae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d007      	beq.n	800db02 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800daf2:	79fb      	ldrb	r3, [r7, #7]
 800daf4:	4a05      	ldr	r2, [pc, #20]	@ (800db0c <LmHandlerPackageIsInitialized+0x38>)
 800daf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dafa:	689b      	ldr	r3, [r3, #8]
 800dafc:	4798      	blx	r3
 800dafe:	4603      	mov	r3, r0
 800db00:	e000      	b.n	800db04 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800db02:	2300      	movs	r3, #0
    }
}
 800db04:	4618      	mov	r0, r3
 800db06:	3708      	adds	r7, #8
 800db08:	46bd      	mov	sp, r7
 800db0a:	bd80      	pop	{r7, pc}
 800db0c:	20000a38 	.word	0x20000a38

0800db10 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b084      	sub	sp, #16
 800db14:	af00      	add	r7, sp, #0
 800db16:	4603      	mov	r3, r0
 800db18:	6039      	str	r1, [r7, #0]
 800db1a:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800db1c:	2300      	movs	r3, #0
 800db1e:	73fb      	strb	r3, [r7, #15]
 800db20:	e067      	b.n	800dbf2 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800db22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db26:	4a37      	ldr	r2, [pc, #220]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d05a      	beq.n	800dbe6 <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800db30:	79fb      	ldrb	r3, [r7, #7]
 800db32:	2b03      	cmp	r3, #3
 800db34:	d84e      	bhi.n	800dbd4 <LmHandlerPackagesNotify+0xc4>
 800db36:	a201      	add	r2, pc, #4	@ (adr r2, 800db3c <LmHandlerPackagesNotify+0x2c>)
 800db38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db3c:	0800db4d 	.word	0x0800db4d
 800db40:	0800db6f 	.word	0x0800db6f
 800db44:	0800db91 	.word	0x0800db91
 800db48:	0800dbb3 	.word	0x0800dbb3
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800db4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db50:	4a2c      	ldr	r2, [pc, #176]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d03d      	beq.n	800dbd8 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800db5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db60:	4a28      	ldr	r2, [pc, #160]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db66:	699b      	ldr	r3, [r3, #24]
 800db68:	6838      	ldr	r0, [r7, #0]
 800db6a:	4798      	blx	r3
                        }
                        break;
 800db6c:	e034      	b.n	800dbd8 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800db6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db72:	4a24      	ldr	r2, [pc, #144]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db78:	69db      	ldr	r3, [r3, #28]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d02e      	beq.n	800dbdc <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800db7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db82:	4a20      	ldr	r2, [pc, #128]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db88:	69db      	ldr	r3, [r3, #28]
 800db8a:	6838      	ldr	r0, [r7, #0]
 800db8c:	4798      	blx	r3
                        }
                        break;
 800db8e:	e025      	b.n	800dbdc <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800db90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db94:	4a1b      	ldr	r2, [pc, #108]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800db96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db9a:	6a1b      	ldr	r3, [r3, #32]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d01f      	beq.n	800dbe0 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800dba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dba4:	4a17      	ldr	r2, [pc, #92]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800dba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbaa:	6a1b      	ldr	r3, [r3, #32]
 800dbac:	6838      	ldr	r0, [r7, #0]
 800dbae:	4798      	blx	r3
                        }
                        break;
 800dbb0:	e016      	b.n	800dbe0 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800dbb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbb6:	4a13      	ldr	r2, [pc, #76]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800dbb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d010      	beq.n	800dbe4 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800dbc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbc6:	4a0f      	ldr	r2, [pc, #60]	@ (800dc04 <LmHandlerPackagesNotify+0xf4>)
 800dbc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbce:	6838      	ldr	r0, [r7, #0]
 800dbd0:	4798      	blx	r3
                        }
                        break;
 800dbd2:	e007      	b.n	800dbe4 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800dbd4:	bf00      	nop
 800dbd6:	e006      	b.n	800dbe6 <LmHandlerPackagesNotify+0xd6>
                        break;
 800dbd8:	bf00      	nop
 800dbda:	e004      	b.n	800dbe6 <LmHandlerPackagesNotify+0xd6>
                        break;
 800dbdc:	bf00      	nop
 800dbde:	e002      	b.n	800dbe6 <LmHandlerPackagesNotify+0xd6>
                        break;
 800dbe0:	bf00      	nop
 800dbe2:	e000      	b.n	800dbe6 <LmHandlerPackagesNotify+0xd6>
                        break;
 800dbe4:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dbe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbea:	b2db      	uxtb	r3, r3
 800dbec:	3301      	adds	r3, #1
 800dbee:	b2db      	uxtb	r3, r3
 800dbf0:	73fb      	strb	r3, [r7, #15]
 800dbf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbf6:	2b04      	cmp	r3, #4
 800dbf8:	dd93      	ble.n	800db22 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800dbfa:	bf00      	nop
 800dbfc:	bf00      	nop
 800dbfe:	3710      	adds	r7, #16
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}
 800dc04:	20000a38 	.word	0x20000a38

0800dc08 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dc0e:	2300      	movs	r3, #0
 800dc10:	71fb      	strb	r3, [r7, #7]
 800dc12:	e018      	b.n	800dc46 <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800dc14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc18:	4a0f      	ldr	r2, [pc, #60]	@ (800dc58 <LmHandlerPackageIsTxPending+0x50>)
 800dc1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d00b      	beq.n	800dc3a <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800dc22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc26:	4a0c      	ldr	r2, [pc, #48]	@ (800dc58 <LmHandlerPackageIsTxPending+0x50>)
 800dc28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc2c:	68db      	ldr	r3, [r3, #12]
 800dc2e:	4798      	blx	r3
 800dc30:	4603      	mov	r3, r0
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d001      	beq.n	800dc3a <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800dc36:	2301      	movs	r3, #1
 800dc38:	e00a      	b.n	800dc50 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dc3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	3301      	adds	r3, #1
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	71fb      	strb	r3, [r7, #7]
 800dc46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc4a:	2b04      	cmp	r3, #4
 800dc4c:	dde2      	ble.n	800dc14 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800dc4e:	2300      	movs	r3, #0
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	3708      	adds	r7, #8
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}
 800dc58:	20000a38 	.word	0x20000a38

0800dc5c <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dc62:	2300      	movs	r3, #0
 800dc64:	71fb      	strb	r3, [r7, #7]
 800dc66:	e022      	b.n	800dcae <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800dc68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc6c:	4a14      	ldr	r2, [pc, #80]	@ (800dcc0 <LmHandlerPackagesProcess+0x64>)
 800dc6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d015      	beq.n	800dca2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800dc76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc7a:	4a11      	ldr	r2, [pc, #68]	@ (800dcc0 <LmHandlerPackagesProcess+0x64>)
 800dc7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc80:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d00d      	beq.n	800dca2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800dc86:	79fb      	ldrb	r3, [r7, #7]
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7ff ff23 	bl	800dad4 <LmHandlerPackageIsInitialized>
 800dc8e:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d006      	beq.n	800dca2 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800dc94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc98:	4a09      	ldr	r2, [pc, #36]	@ (800dcc0 <LmHandlerPackagesProcess+0x64>)
 800dc9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc9e:	691b      	ldr	r3, [r3, #16]
 800dca0:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dca6:	b2db      	uxtb	r3, r3
 800dca8:	3301      	adds	r3, #1
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	71fb      	strb	r3, [r7, #7]
 800dcae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dcb2:	2b04      	cmp	r3, #4
 800dcb4:	ddd8      	ble.n	800dc68 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800dcb6:	bf00      	nop
 800dcb8:	bf00      	nop
 800dcba:	3708      	adds	r7, #8
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	20000a38 	.word	0x20000a38

0800dcc4 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	4603      	mov	r3, r0
 800dccc:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800dcce:	4a09      	ldr	r2, [pc, #36]	@ (800dcf4 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800dcd0:	79fb      	ldrb	r3, [r7, #7]
 800dcd2:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800dcd4:	4b08      	ldr	r3, [pc, #32]	@ (800dcf8 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d005      	beq.n	800dcea <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800dcde:	4b06      	ldr	r3, [pc, #24]	@ (800dcf8 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dce4:	79fa      	ldrb	r2, [r7, #7]
 800dce6:	4610      	mov	r0, r2
 800dce8:	4798      	blx	r3
    }
}
 800dcea:	bf00      	nop
 800dcec:	3708      	adds	r7, #8
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}
 800dcf2:	bf00      	nop
 800dcf4:	20000a4c 	.word	0x20000a4c
 800dcf8:	20000a64 	.word	0x20000a64

0800dcfc <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	4603      	mov	r3, r0
 800dd04:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800dd06:	4a09      	ldr	r2, [pc, #36]	@ (800dd2c <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800dd08:	79fb      	ldrb	r3, [r7, #7]
 800dd0a:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800dd0c:	4b08      	ldr	r3, [pc, #32]	@ (800dd30 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d005      	beq.n	800dd22 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800dd16:	4b06      	ldr	r3, [pc, #24]	@ (800dd30 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd1c:	79fa      	ldrb	r2, [r7, #7]
 800dd1e:	4610      	mov	r0, r2
 800dd20:	4798      	blx	r3
    }
}
 800dd22:	bf00      	nop
 800dd24:	3708      	adds	r7, #8
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}
 800dd2a:	bf00      	nop
 800dd2c:	20000a4c 	.word	0x20000a4c
 800dd30:	20000a64 	.word	0x20000a64

0800dd34 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800dd34:	b480      	push	{r7}
 800dd36:	b083      	sub	sp, #12
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	6039      	str	r1, [r7, #0]
 800dd3e:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d102      	bne.n	800dd4c <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800dd46:	f04f 33ff 	mov.w	r3, #4294967295
 800dd4a:	e00e      	b.n	800dd6a <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800dd4c:	79fb      	ldrb	r3, [r7, #7]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d002      	beq.n	800dd58 <LmHandlerGetVersion+0x24>
 800dd52:	2b01      	cmp	r3, #1
 800dd54:	d004      	beq.n	800dd60 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800dd56:	e007      	b.n	800dd68 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	4a06      	ldr	r2, [pc, #24]	@ (800dd74 <LmHandlerGetVersion+0x40>)
 800dd5c:	601a      	str	r2, [r3, #0]
            break;
 800dd5e:	e003      	b.n	800dd68 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	4a05      	ldr	r2, [pc, #20]	@ (800dd78 <LmHandlerGetVersion+0x44>)
 800dd64:	601a      	str	r2, [r3, #0]
            break;
 800dd66:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800dd68:	2300      	movs	r3, #0
}
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	370c      	adds	r7, #12
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	bc80      	pop	{r7}
 800dd72:	4770      	bx	lr
 800dd74:	01000400 	.word	0x01000400
 800dd78:	02010003 	.word	0x02010003

0800dd7c <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800dd80:	f005 fd72 	bl	8013868 <LoRaMacDeInitialization>
 800dd84:	4603      	mov	r3, r0
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d101      	bne.n	800dd8e <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	e001      	b.n	800dd92 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800dd8e:	f06f 0301 	mvn.w	r3, #1
    }
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	bd80      	pop	{r7, pc}

0800dd96 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800dd96:	b580      	push	{r7, lr}
 800dd98:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800dd9a:	f004 fbc1 	bl	8012520 <LoRaMacHalt>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d101      	bne.n	800dda8 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800dda4:	2300      	movs	r3, #0
 800dda6:	e001      	b.n	800ddac <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800dda8:	f06f 0301 	mvn.w	r3, #1
    }
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b08c      	sub	sp, #48	@ 0x30
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d102      	bne.n	800ddc4 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800ddbe:	f04f 33ff 	mov.w	r3, #4294967295
 800ddc2:	e016      	b.n	800ddf2 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800ddc4:	2321      	movs	r3, #33	@ 0x21
 800ddc6:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ddc8:	f107 0308 	add.w	r3, r7, #8
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f004 fc6f 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d002      	beq.n	800ddde <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ddd8:	f04f 33ff 	mov.w	r3, #4294967295
 800dddc:	e009      	b.n	800ddf2 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800ddde:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	f993 2000 	ldrsb.w	r2, [r3]
 800ddec:	4b03      	ldr	r3, [pc, #12]	@ (800ddfc <LmHandlerGetTxPower+0x4c>)
 800ddee:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800ddf0:	2300      	movs	r3, #0
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3730      	adds	r7, #48	@ 0x30
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
 800ddfa:	bf00      	nop
 800ddfc:	20000a4c 	.word	0x20000a4c

0800de00 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b08e      	sub	sp, #56	@ 0x38
 800de04:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800de06:	2300      	movs	r3, #0
 800de08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800de0c:	2300      	movs	r3, #0
 800de0e:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800de10:	f7ff ffc1 	bl	800dd96 <LmHandlerHalt>
 800de14:	4603      	mov	r3, r0
 800de16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800de1a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d12f      	bne.n	800de82 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800de22:	f000 f859 	bl	800ded8 <NvmDataMgmtStoreBegin>
 800de26:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800de28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de2a:	f113 0f02 	cmn.w	r3, #2
 800de2e:	d103      	bne.n	800de38 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800de30:	23f8      	movs	r3, #248	@ 0xf8
 800de32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800de36:	e01c      	b.n	800de72 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800de38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d104      	bne.n	800de48 <LmHandlerNvmDataStore+0x48>
 800de3e:	4b1b      	ldr	r3, [pc, #108]	@ (800deac <LmHandlerNvmDataStore+0xac>)
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	695b      	ldr	r3, [r3, #20]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d103      	bne.n	800de50 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800de48:	23ff      	movs	r3, #255	@ 0xff
 800de4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800de4e:	e010      	b.n	800de72 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800de50:	2327      	movs	r3, #39	@ 0x27
 800de52:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800de54:	463b      	mov	r3, r7
 800de56:	4618      	mov	r0, r3
 800de58:	f004 fc2a 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800de60:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800de64:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800de66:	4b11      	ldr	r3, [pc, #68]	@ (800deac <LmHandlerNvmDataStore+0xac>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	695b      	ldr	r3, [r3, #20]
 800de6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800de6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800de70:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800de72:	f000 f847 	bl	800df04 <NvmDataMgmtStoreEnd>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800de7c:	23ff      	movs	r3, #255	@ 0xff
 800de7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800de82:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800de86:	2b00      	cmp	r3, #0
 800de88:	d109      	bne.n	800de9e <LmHandlerNvmDataStore+0x9e>
 800de8a:	4b08      	ldr	r3, [pc, #32]	@ (800deac <LmHandlerNvmDataStore+0xac>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	69db      	ldr	r3, [r3, #28]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d004      	beq.n	800de9e <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800de94:	4b05      	ldr	r3, [pc, #20]	@ (800deac <LmHandlerNvmDataStore+0xac>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	69db      	ldr	r3, [r3, #28]
 800de9a:	2001      	movs	r0, #1
 800de9c:	4798      	blx	r3
    }

    return lmhStatus;
 800de9e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3738      	adds	r7, #56	@ 0x38
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}
 800deaa:	bf00      	nop
 800deac:	20000a64 	.word	0x20000a64

0800deb0 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800deb0:	b480      	push	{r7}
 800deb2:	b083      	sub	sp, #12
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	4603      	mov	r3, r0
 800deb8:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800deba:	4b06      	ldr	r3, [pc, #24]	@ (800ded4 <NvmDataMgmtEvent+0x24>)
 800debc:	881a      	ldrh	r2, [r3, #0]
 800debe:	88fb      	ldrh	r3, [r7, #6]
 800dec0:	4313      	orrs	r3, r2
 800dec2:	b29a      	uxth	r2, r3
 800dec4:	4b03      	ldr	r3, [pc, #12]	@ (800ded4 <NvmDataMgmtEvent+0x24>)
 800dec6:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800dec8:	bf00      	nop
 800deca:	370c      	adds	r7, #12
 800decc:	46bd      	mov	sp, r7
 800dece:	bc80      	pop	{r7}
 800ded0:	4770      	bx	lr
 800ded2:	bf00      	nop
 800ded4:	20000b8c 	.word	0x20000b8c

0800ded8 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800dedc:	4b08      	ldr	r3, [pc, #32]	@ (800df00 <NvmDataMgmtStoreBegin+0x28>)
 800dede:	881b      	ldrh	r3, [r3, #0]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d102      	bne.n	800deea <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800dee4:	f06f 0301 	mvn.w	r3, #1
 800dee8:	e008      	b.n	800defc <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800deea:	f004 faf1 	bl	80124d0 <LoRaMacStop>
 800deee:	4603      	mov	r3, r0
 800def0:	2b00      	cmp	r3, #0
 800def2:	d002      	beq.n	800defa <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800def4:	f06f 0302 	mvn.w	r3, #2
 800def8:	e000      	b.n	800defc <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800defa:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800defc:	4618      	mov	r0, r3
 800defe:	bd80      	pop	{r7, pc}
 800df00:	20000b8c 	.word	0x20000b8c

0800df04 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800df04:	b580      	push	{r7, lr}
 800df06:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800df08:	4b03      	ldr	r3, [pc, #12]	@ (800df18 <NvmDataMgmtStoreEnd+0x14>)
 800df0a:	2200      	movs	r2, #0
 800df0c:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800df0e:	f004 fad1 	bl	80124b4 <LoRaMacStart>
    return NVM_DATA_OK;
 800df12:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800df14:	4618      	mov	r0, r3
 800df16:	bd80      	pop	{r7, pc}
 800df18:	20000b8c 	.word	0x20000b8c

0800df1c <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800df20:	2220      	movs	r2, #32
 800df22:	2100      	movs	r1, #0
 800df24:	4802      	ldr	r0, [pc, #8]	@ (800df30 <ClassBStatusReset+0x14>)
 800df26:	f00c fdbd 	bl	801aaa4 <memset1>
}
 800df2a:	bf00      	nop
 800df2c:	bd80      	pop	{r7, pc}
 800df2e:	bf00      	nop
 800df30:	20000ba4 	.word	0x20000ba4

0800df34 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800df34:	b480      	push	{r7}
 800df36:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800df38:	4b02      	ldr	r3, [pc, #8]	@ (800df44 <LmhpCompliancePackageFactory+0x10>)
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bc80      	pop	{r7}
 800df40:	4770      	bx	lr
 800df42:	bf00      	nop
 800df44:	200000ec 	.word	0x200000ec

0800df48 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b086      	sub	sp, #24
 800df4c:	af02      	add	r7, sp, #8
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	60b9      	str	r1, [r7, #8]
 800df52:	4613      	mov	r3, r2
 800df54:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d018      	beq.n	800df8e <LmhpComplianceInit+0x46>
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d015      	beq.n	800df8e <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800df62:	4a19      	ldr	r2, [pc, #100]	@ (800dfc8 <LmhpComplianceInit+0x80>)
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800df68:	4a18      	ldr	r2, [pc, #96]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800df6e:	4a17      	ldr	r2, [pc, #92]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800df70:	79fb      	ldrb	r3, [r7, #7]
 800df72:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800df74:	4b15      	ldr	r3, [pc, #84]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800df76:	2201      	movs	r2, #1
 800df78:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800df7a:	2300      	movs	r3, #0
 800df7c:	9300      	str	r3, [sp, #0]
 800df7e:	4b14      	ldr	r3, [pc, #80]	@ (800dfd0 <LmhpComplianceInit+0x88>)
 800df80:	2200      	movs	r2, #0
 800df82:	f04f 31ff 	mov.w	r1, #4294967295
 800df86:	4813      	ldr	r0, [pc, #76]	@ (800dfd4 <LmhpComplianceInit+0x8c>)
 800df88:	f010 fdfa 	bl	801eb80 <UTIL_TIMER_Create>
 800df8c:	e005      	b.n	800df9a <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800df8e:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc8 <LmhpComplianceInit+0x80>)
 800df90:	2200      	movs	r2, #0
 800df92:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800df94:	4b0d      	ldr	r3, [pc, #52]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800df96:	2200      	movs	r2, #0
 800df98:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800df9a:	4b0c      	ldr	r3, [pc, #48]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800df9c:	2200      	movs	r2, #0
 800df9e:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800dfa0:	f7ff ffbc 	bl	800df1c <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800dfa4:	4b09      	ldr	r3, [pc, #36]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800dfaa:	4b08      	ldr	r3, [pc, #32]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800dfac:	2200      	movs	r2, #0
 800dfae:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800dfb0:	4b06      	ldr	r3, [pc, #24]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800dfb8:	4b04      	ldr	r3, [pc, #16]	@ (800dfcc <LmhpComplianceInit+0x84>)
 800dfba:	2200      	movs	r2, #0
 800dfbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800dfc0:	bf00      	nop
 800dfc2:	3710      	adds	r7, #16
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	bd80      	pop	{r7, pc}
 800dfc8:	20000bc8 	.word	0x20000bc8
 800dfcc:	20000b90 	.word	0x20000b90
 800dfd0:	0800e8d1 	.word	0x0800e8d1
 800dfd4:	20000bcc 	.word	0x20000bcc

0800dfd8 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800dfd8:	b480      	push	{r7}
 800dfda:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800dfdc:	4b02      	ldr	r3, [pc, #8]	@ (800dfe8 <LmhpComplianceIsInitialized+0x10>)
 800dfde:	781b      	ldrb	r3, [r3, #0]
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bc80      	pop	{r7}
 800dfe6:	4770      	bx	lr
 800dfe8:	20000b90 	.word	0x20000b90

0800dfec <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800dfec:	b480      	push	{r7}
 800dfee:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800dff0:	4b02      	ldr	r3, [pc, #8]	@ (800dffc <LmhpComplianceIsTxPending+0x10>)
 800dff2:	785b      	ldrb	r3, [r3, #1]
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	46bd      	mov	sp, r7
 800dff8:	bc80      	pop	{r7}
 800dffa:	4770      	bx	lr
 800dffc:	20000b90 	.word	0x20000b90

0800e000 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800e000:	b590      	push	{r4, r7, lr}
 800e002:	b085      	sub	sp, #20
 800e004:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800e006:	4b33      	ldr	r3, [pc, #204]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e008:	785b      	ldrb	r3, [r3, #1]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d03e      	beq.n	800e08c <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800e00e:	f010 ff75 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 800e012:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800e014:	4b2f      	ldr	r3, [pc, #188]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e016:	685c      	ldr	r4, [r3, #4]
 800e018:	f7ff f8ba 	bl	800d190 <LmHandlerGetDutyCycleWaitTime>
 800e01c:	4603      	mov	r3, r0
 800e01e:	4423      	add	r3, r4
 800e020:	68fa      	ldr	r2, [r7, #12]
 800e022:	429a      	cmp	r2, r3
 800e024:	d941      	bls.n	800e0aa <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800e026:	4b2b      	ldr	r3, [pc, #172]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e028:	7a9b      	ldrb	r3, [r3, #10]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d03d      	beq.n	800e0aa <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800e02e:	23e0      	movs	r3, #224	@ 0xe0
 800e030:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800e032:	4b28      	ldr	r3, [pc, #160]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e034:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800e036:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800e038:	4b26      	ldr	r3, [pc, #152]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e03a:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800e03c:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800e03e:	23ff      	movs	r3, #255	@ 0xff
 800e040:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800e042:	4b24      	ldr	r3, [pc, #144]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e044:	7a19      	ldrb	r1, [r3, #8]
 800e046:	463b      	mov	r3, r7
 800e048:	2201      	movs	r2, #1
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7ff f968 	bl	800d320 <LmHandlerSend>
 800e050:	4603      	mov	r3, r0
 800e052:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800e054:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d004      	beq.n	800e066 <LmhpComplianceProcess+0x66>
 800e05c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e060:	f113 0f07 	cmn.w	r3, #7
 800e064:	d106      	bne.n	800e074 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800e066:	4b1b      	ldr	r3, [pc, #108]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e068:	2200      	movs	r2, #0
 800e06a:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800e06c:	4b19      	ldr	r3, [pc, #100]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e06e:	2200      	movs	r2, #0
 800e070:	729a      	strb	r2, [r3, #10]
 800e072:	e007      	b.n	800e084 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800e074:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800e078:	4817      	ldr	r0, [pc, #92]	@ (800e0d8 <LmhpComplianceProcess+0xd8>)
 800e07a:	f010 fe95 	bl	801eda8 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800e07e:	4816      	ldr	r0, [pc, #88]	@ (800e0d8 <LmhpComplianceProcess+0xd8>)
 800e080:	f010 fdb4 	bl	801ebec <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800e084:	4a13      	ldr	r2, [pc, #76]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	6053      	str	r3, [r2, #4]
 800e08a:	e00e      	b.n	800e0aa <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800e08c:	4b11      	ldr	r3, [pc, #68]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e08e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e092:	2b00      	cmp	r3, #0
 800e094:	d009      	beq.n	800e0aa <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800e096:	4b0f      	ldr	r3, [pc, #60]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e098:	2200      	movs	r2, #0
 800e09a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800e09e:	4b0d      	ldr	r3, [pc, #52]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e0a0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7ff fa31 	bl	800d50c <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800e0aa:	4b0a      	ldr	r3, [pc, #40]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e0ac:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d00a      	beq.n	800e0ca <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800e0b4:	4b07      	ldr	r3, [pc, #28]	@ (800e0d4 <LmhpComplianceProcess+0xd4>)
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800e0bc:	4b07      	ldr	r3, [pc, #28]	@ (800e0dc <LmhpComplianceProcess+0xdc>)
 800e0be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d002      	beq.n	800e0ca <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800e0c4:	4b05      	ldr	r3, [pc, #20]	@ (800e0dc <LmhpComplianceProcess+0xdc>)
 800e0c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0c8:	4798      	blx	r3
        }
    }
}
 800e0ca:	bf00      	nop
 800e0cc:	3714      	adds	r7, #20
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd90      	pop	{r4, r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	20000b90 	.word	0x20000b90
 800e0d8:	20000bcc 	.word	0x20000bcc
 800e0dc:	200000ec 	.word	0x200000ec

0800e0e0 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800e0e0:	b5b0      	push	{r4, r5, r7, lr}
 800e0e2:	b0a4      	sub	sp, #144	@ 0x90
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800e0ee:	4bd0      	ldr	r3, [pc, #832]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	f083 0301 	eor.w	r3, r3, #1
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f040 83bf 	bne.w	800e87c <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	78db      	ldrb	r3, [r3, #3]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d103      	bne.n	800e10e <LmhpComplianceOnMcpsIndication+0x2e>
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	7b9b      	ldrb	r3, [r3, #14]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d005      	beq.n	800e11a <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800e10e:	4bc8      	ldr	r3, [pc, #800]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e110:	8a1b      	ldrh	r3, [r3, #16]
 800e112:	3301      	adds	r3, #1
 800e114:	b29a      	uxth	r2, r3
 800e116:	4bc6      	ldr	r3, [pc, #792]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e118:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	7b5b      	ldrb	r3, [r3, #13]
 800e11e:	f083 0301 	eor.w	r3, r3, #1
 800e122:	b2db      	uxtb	r3, r3
 800e124:	2b00      	cmp	r3, #0
 800e126:	f040 83ab 	bne.w	800e880 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	78db      	ldrb	r3, [r3, #3]
 800e12e:	2be0      	cmp	r3, #224	@ 0xe0
 800e130:	f040 83a8 	bne.w	800e884 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800e134:	4bbe      	ldr	r3, [pc, #760]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e136:	2200      	movs	r2, #0
 800e138:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	689a      	ldr	r2, [r3, #8]
 800e13e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e142:	1c59      	adds	r1, r3, #1
 800e144:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e148:	4413      	add	r3, r2
 800e14a:	781b      	ldrb	r3, [r3, #0]
 800e14c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e14e:	f200 8372 	bhi.w	800e836 <LmhpComplianceOnMcpsIndication+0x756>
 800e152:	a201      	add	r2, pc, #4	@ (adr r2, 800e158 <LmhpComplianceOnMcpsIndication+0x78>)
 800e154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e158:	0800e359 	.word	0x0800e359
 800e15c:	0800e39d 	.word	0x0800e39d
 800e160:	0800e3a7 	.word	0x0800e3a7
 800e164:	0800e3bd 	.word	0x0800e3bd
 800e168:	0800e3df 	.word	0x0800e3df
 800e16c:	0800e40d 	.word	0x0800e40d
 800e170:	0800e439 	.word	0x0800e439
 800e174:	0800e497 	.word	0x0800e497
 800e178:	0800e4ef 	.word	0x0800e4ef
 800e17c:	0800e55b 	.word	0x0800e55b
 800e180:	0800e5ab 	.word	0x0800e5ab
 800e184:	0800e837 	.word	0x0800e837
 800e188:	0800e837 	.word	0x0800e837
 800e18c:	0800e837 	.word	0x0800e837
 800e190:	0800e837 	.word	0x0800e837
 800e194:	0800e837 	.word	0x0800e837
 800e198:	0800e837 	.word	0x0800e837
 800e19c:	0800e837 	.word	0x0800e837
 800e1a0:	0800e837 	.word	0x0800e837
 800e1a4:	0800e837 	.word	0x0800e837
 800e1a8:	0800e837 	.word	0x0800e837
 800e1ac:	0800e837 	.word	0x0800e837
 800e1b0:	0800e837 	.word	0x0800e837
 800e1b4:	0800e837 	.word	0x0800e837
 800e1b8:	0800e837 	.word	0x0800e837
 800e1bc:	0800e837 	.word	0x0800e837
 800e1c0:	0800e837 	.word	0x0800e837
 800e1c4:	0800e837 	.word	0x0800e837
 800e1c8:	0800e837 	.word	0x0800e837
 800e1cc:	0800e837 	.word	0x0800e837
 800e1d0:	0800e837 	.word	0x0800e837
 800e1d4:	0800e837 	.word	0x0800e837
 800e1d8:	0800e5b3 	.word	0x0800e5b3
 800e1dc:	0800e5c5 	.word	0x0800e5c5
 800e1e0:	0800e5cd 	.word	0x0800e5cd
 800e1e4:	0800e837 	.word	0x0800e837
 800e1e8:	0800e837 	.word	0x0800e837
 800e1ec:	0800e837 	.word	0x0800e837
 800e1f0:	0800e837 	.word	0x0800e837
 800e1f4:	0800e837 	.word	0x0800e837
 800e1f8:	0800e837 	.word	0x0800e837
 800e1fc:	0800e837 	.word	0x0800e837
 800e200:	0800e837 	.word	0x0800e837
 800e204:	0800e837 	.word	0x0800e837
 800e208:	0800e837 	.word	0x0800e837
 800e20c:	0800e837 	.word	0x0800e837
 800e210:	0800e837 	.word	0x0800e837
 800e214:	0800e837 	.word	0x0800e837
 800e218:	0800e837 	.word	0x0800e837
 800e21c:	0800e837 	.word	0x0800e837
 800e220:	0800e837 	.word	0x0800e837
 800e224:	0800e837 	.word	0x0800e837
 800e228:	0800e837 	.word	0x0800e837
 800e22c:	0800e837 	.word	0x0800e837
 800e230:	0800e837 	.word	0x0800e837
 800e234:	0800e837 	.word	0x0800e837
 800e238:	0800e837 	.word	0x0800e837
 800e23c:	0800e837 	.word	0x0800e837
 800e240:	0800e837 	.word	0x0800e837
 800e244:	0800e837 	.word	0x0800e837
 800e248:	0800e837 	.word	0x0800e837
 800e24c:	0800e837 	.word	0x0800e837
 800e250:	0800e837 	.word	0x0800e837
 800e254:	0800e837 	.word	0x0800e837
 800e258:	0800e837 	.word	0x0800e837
 800e25c:	0800e837 	.word	0x0800e837
 800e260:	0800e837 	.word	0x0800e837
 800e264:	0800e837 	.word	0x0800e837
 800e268:	0800e837 	.word	0x0800e837
 800e26c:	0800e837 	.word	0x0800e837
 800e270:	0800e837 	.word	0x0800e837
 800e274:	0800e837 	.word	0x0800e837
 800e278:	0800e837 	.word	0x0800e837
 800e27c:	0800e837 	.word	0x0800e837
 800e280:	0800e837 	.word	0x0800e837
 800e284:	0800e837 	.word	0x0800e837
 800e288:	0800e837 	.word	0x0800e837
 800e28c:	0800e837 	.word	0x0800e837
 800e290:	0800e837 	.word	0x0800e837
 800e294:	0800e837 	.word	0x0800e837
 800e298:	0800e837 	.word	0x0800e837
 800e29c:	0800e837 	.word	0x0800e837
 800e2a0:	0800e837 	.word	0x0800e837
 800e2a4:	0800e837 	.word	0x0800e837
 800e2a8:	0800e837 	.word	0x0800e837
 800e2ac:	0800e837 	.word	0x0800e837
 800e2b0:	0800e837 	.word	0x0800e837
 800e2b4:	0800e837 	.word	0x0800e837
 800e2b8:	0800e837 	.word	0x0800e837
 800e2bc:	0800e837 	.word	0x0800e837
 800e2c0:	0800e837 	.word	0x0800e837
 800e2c4:	0800e837 	.word	0x0800e837
 800e2c8:	0800e837 	.word	0x0800e837
 800e2cc:	0800e837 	.word	0x0800e837
 800e2d0:	0800e837 	.word	0x0800e837
 800e2d4:	0800e837 	.word	0x0800e837
 800e2d8:	0800e837 	.word	0x0800e837
 800e2dc:	0800e837 	.word	0x0800e837
 800e2e0:	0800e837 	.word	0x0800e837
 800e2e4:	0800e837 	.word	0x0800e837
 800e2e8:	0800e837 	.word	0x0800e837
 800e2ec:	0800e837 	.word	0x0800e837
 800e2f0:	0800e837 	.word	0x0800e837
 800e2f4:	0800e837 	.word	0x0800e837
 800e2f8:	0800e837 	.word	0x0800e837
 800e2fc:	0800e837 	.word	0x0800e837
 800e300:	0800e837 	.word	0x0800e837
 800e304:	0800e837 	.word	0x0800e837
 800e308:	0800e837 	.word	0x0800e837
 800e30c:	0800e837 	.word	0x0800e837
 800e310:	0800e837 	.word	0x0800e837
 800e314:	0800e837 	.word	0x0800e837
 800e318:	0800e837 	.word	0x0800e837
 800e31c:	0800e837 	.word	0x0800e837
 800e320:	0800e837 	.word	0x0800e837
 800e324:	0800e837 	.word	0x0800e837
 800e328:	0800e837 	.word	0x0800e837
 800e32c:	0800e837 	.word	0x0800e837
 800e330:	0800e837 	.word	0x0800e837
 800e334:	0800e837 	.word	0x0800e837
 800e338:	0800e837 	.word	0x0800e837
 800e33c:	0800e837 	.word	0x0800e837
 800e340:	0800e837 	.word	0x0800e837
 800e344:	0800e837 	.word	0x0800e837
 800e348:	0800e837 	.word	0x0800e837
 800e34c:	0800e5ff 	.word	0x0800e5ff
 800e350:	0800e6af 	.word	0x0800e6af
 800e354:	0800e6e1 	.word	0x0800e6e1
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800e358:	4b35      	ldr	r3, [pc, #212]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e35a:	68da      	ldr	r2, [r3, #12]
 800e35c:	4b34      	ldr	r3, [pc, #208]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e35e:	7a9b      	ldrb	r3, [r3, #10]
 800e360:	1c59      	adds	r1, r3, #1
 800e362:	b2c8      	uxtb	r0, r1
 800e364:	4932      	ldr	r1, [pc, #200]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e366:	7288      	strb	r0, [r1, #10]
 800e368:	4413      	add	r3, r2
 800e36a:	2200      	movs	r2, #0
 800e36c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800e36e:	4b30      	ldr	r3, [pc, #192]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e370:	68da      	ldr	r2, [r3, #12]
 800e372:	4b2f      	ldr	r3, [pc, #188]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e374:	7a9b      	ldrb	r3, [r3, #10]
 800e376:	1c59      	adds	r1, r3, #1
 800e378:	b2c8      	uxtb	r0, r1
 800e37a:	492d      	ldr	r1, [pc, #180]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e37c:	7288      	strb	r0, [r1, #10]
 800e37e:	4413      	add	r3, r2
 800e380:	2206      	movs	r2, #6
 800e382:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800e384:	4b2a      	ldr	r3, [pc, #168]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e386:	68da      	ldr	r2, [r3, #12]
 800e388:	4b29      	ldr	r3, [pc, #164]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e38a:	7a9b      	ldrb	r3, [r3, #10]
 800e38c:	1c59      	adds	r1, r3, #1
 800e38e:	b2c8      	uxtb	r0, r1
 800e390:	4927      	ldr	r1, [pc, #156]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e392:	7288      	strb	r0, [r1, #10]
 800e394:	4413      	add	r3, r2
 800e396:	2201      	movs	r2, #1
 800e398:	701a      	strb	r2, [r3, #0]
                break;
 800e39a:	e257      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800e39c:	4b24      	ldr	r3, [pc, #144]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e39e:	2201      	movs	r2, #1
 800e3a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800e3a4:	e252      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800e3a6:	4b23      	ldr	r3, [pc, #140]	@ (800e434 <LmhpComplianceOnMcpsIndication+0x354>)
 800e3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	f000 8245 	beq.w	800e83a <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800e3b0:	4b20      	ldr	r3, [pc, #128]	@ (800e434 <LmhpComplianceOnMcpsIndication+0x354>)
 800e3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3b4:	2101      	movs	r1, #1
 800e3b6:	2002      	movs	r0, #2
 800e3b8:	4798      	blx	r3
                }
                break;
 800e3ba:	e23e      	b.n	800e83a <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	689a      	ldr	r2, [r3, #8]
 800e3c0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e3c4:	1c59      	adds	r1, r3, #1
 800e3c6:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e3ca:	4413      	add	r3, r2
 800e3cc:	781a      	ldrb	r2, [r3, #0]
 800e3ce:	4b18      	ldr	r3, [pc, #96]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e3d0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800e3d4:	4b16      	ldr	r3, [pc, #88]	@ (800e430 <LmhpComplianceOnMcpsIndication+0x350>)
 800e3d6:	2201      	movs	r2, #1
 800e3d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800e3dc:	e236      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800e3de:	2304      	movs	r3, #4
 800e3e0:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	689a      	ldr	r2, [r3, #8]
 800e3e6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e3ea:	1c59      	adds	r1, r3, #1
 800e3ec:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e3f0:	4413      	add	r3, r2
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	bf14      	ite	ne
 800e3f8:	2301      	movne	r3, #1
 800e3fa:	2300      	moveq	r3, #0
 800e3fc:	b2db      	uxtb	r3, r3
 800e3fe:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800e400:	f107 0308 	add.w	r3, r7, #8
 800e404:	4618      	mov	r0, r3
 800e406:	f004 fb2b 	bl	8012a60 <LoRaMacMibSetRequestConfirm>
                break;
 800e40a:	e21f      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	689a      	ldr	r2, [r3, #8]
 800e410:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e414:	1c59      	adds	r1, r3, #1
 800e416:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e41a:	4413      	add	r3, r2
 800e41c:	781b      	ldrb	r3, [r3, #0]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	bf14      	ite	ne
 800e422:	2301      	movne	r3, #1
 800e424:	2300      	moveq	r3, #0
 800e426:	b2db      	uxtb	r3, r3
 800e428:	4618      	mov	r0, r3
 800e42a:	f005 f9f7 	bl	801381c <LoRaMacTestSetDutyCycleOn>
                break;
 800e42e:	e20d      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
 800e430:	20000b90 	.word	0x20000b90
 800e434:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800e438:	4ba5      	ldr	r3, [pc, #660]	@ (800e6d0 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e43a:	f107 0408 	add.w	r4, r7, #8
 800e43e:	461d      	mov	r5, r3
 800e440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e448:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e44c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	689a      	ldr	r2, [r3, #8]
 800e454:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e458:	1c59      	adds	r1, r3, #1
 800e45a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e45e:	4413      	add	r3, r2
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800e466:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e46a:	2b0a      	cmp	r3, #10
 800e46c:	f200 81e7 	bhi.w	800e83e <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800e470:	4b98      	ldr	r3, [pc, #608]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	685b      	ldr	r3, [r3, #4]
 800e476:	2b00      	cmp	r3, #0
 800e478:	f000 81e1 	beq.w	800e83e <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800e47c:	4b95      	ldr	r3, [pc, #596]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	685a      	ldr	r2, [r3, #4]
 800e482:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e486:	009b      	lsls	r3, r3, #2
 800e488:	3390      	adds	r3, #144	@ 0x90
 800e48a:	443b      	add	r3, r7
 800e48c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800e490:	4618      	mov	r0, r3
 800e492:	4790      	blx	r2
                    }
                }
                break;
 800e494:	e1d3      	b.n	800e83e <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	689a      	ldr	r2, [r3, #8]
 800e49a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e49e:	1c59      	adds	r1, r3, #1
 800e4a0:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e4a4:	4413      	add	r3, r2
 800e4a6:	781b      	ldrb	r3, [r3, #0]
 800e4a8:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800e4ac:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d004      	beq.n	800e4be <LmhpComplianceOnMcpsIndication+0x3de>
 800e4b4:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e4b8:	2b02      	cmp	r3, #2
 800e4ba:	f040 81c2 	bne.w	800e842 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800e4be:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e4c2:	2b01      	cmp	r3, #1
 800e4c4:	bf14      	ite	ne
 800e4c6:	2301      	movne	r3, #1
 800e4c8:	2300      	moveq	r3, #0
 800e4ca:	b2db      	uxtb	r3, r3
 800e4cc:	461a      	mov	r2, r3
 800e4ce:	4b82      	ldr	r3, [pc, #520]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e4d0:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800e4d2:	4b80      	ldr	r3, [pc, #512]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	689b      	ldr	r3, [r3, #8]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	f000 81b2 	beq.w	800e842 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800e4de:	4b7d      	ldr	r3, [pc, #500]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	689b      	ldr	r3, [r3, #8]
 800e4e4:	4a7c      	ldr	r2, [pc, #496]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e4e6:	7a12      	ldrb	r2, [r2, #8]
 800e4e8:	4610      	mov	r0, r2
 800e4ea:	4798      	blx	r3
                    }
                }
                break;
 800e4ec:	e1a9      	b.n	800e842 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800e4ee:	4b7a      	ldr	r3, [pc, #488]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e4f0:	68da      	ldr	r2, [r3, #12]
 800e4f2:	4b79      	ldr	r3, [pc, #484]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e4f4:	7a9b      	ldrb	r3, [r3, #10]
 800e4f6:	1c59      	adds	r1, r3, #1
 800e4f8:	b2c8      	uxtb	r0, r1
 800e4fa:	4977      	ldr	r1, [pc, #476]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e4fc:	7288      	strb	r0, [r1, #10]
 800e4fe:	4413      	add	r3, r2
 800e500:	2208      	movs	r2, #8
 800e502:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e504:	2301      	movs	r3, #1
 800e506:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e50a:	e019      	b.n	800e540 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	689a      	ldr	r2, [r3, #8]
 800e510:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e514:	1c59      	adds	r1, r3, #1
 800e516:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e51a:	4413      	add	r3, r2
 800e51c:	781a      	ldrb	r2, [r3, #0]
 800e51e:	4b6e      	ldr	r3, [pc, #440]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e520:	68d9      	ldr	r1, [r3, #12]
 800e522:	4b6d      	ldr	r3, [pc, #436]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e524:	7a9b      	ldrb	r3, [r3, #10]
 800e526:	1c58      	adds	r0, r3, #1
 800e528:	b2c4      	uxtb	r4, r0
 800e52a:	486b      	ldr	r0, [pc, #428]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e52c:	7284      	strb	r4, [r0, #10]
 800e52e:	440b      	add	r3, r1
 800e530:	3201      	adds	r2, #1
 800e532:	b2d2      	uxtb	r2, r2
 800e534:	701a      	strb	r2, [r3, #0]
                     i++ )
 800e536:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e53a:	3301      	adds	r3, #1
 800e53c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e540:	4b65      	ldr	r3, [pc, #404]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e542:	7a5a      	ldrb	r2, [r3, #9]
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	7b1b      	ldrb	r3, [r3, #12]
 800e548:	4293      	cmp	r3, r2
 800e54a:	bf28      	it	cs
 800e54c:	4613      	movcs	r3, r2
 800e54e:	b2db      	uxtb	r3, r3
 800e550:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800e554:	429a      	cmp	r2, r3
 800e556:	d3d9      	bcc.n	800e50c <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800e558:	e178      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800e55a:	4b5f      	ldr	r3, [pc, #380]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e55c:	68da      	ldr	r2, [r3, #12]
 800e55e:	4b5e      	ldr	r3, [pc, #376]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e560:	7a9b      	ldrb	r3, [r3, #10]
 800e562:	1c59      	adds	r1, r3, #1
 800e564:	b2c8      	uxtb	r0, r1
 800e566:	495c      	ldr	r1, [pc, #368]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e568:	7288      	strb	r0, [r1, #10]
 800e56a:	4413      	add	r3, r2
 800e56c:	2209      	movs	r2, #9
 800e56e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800e570:	4b59      	ldr	r3, [pc, #356]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e572:	8a18      	ldrh	r0, [r3, #16]
 800e574:	4b58      	ldr	r3, [pc, #352]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e576:	68da      	ldr	r2, [r3, #12]
 800e578:	4b57      	ldr	r3, [pc, #348]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e57a:	7a9b      	ldrb	r3, [r3, #10]
 800e57c:	1c59      	adds	r1, r3, #1
 800e57e:	b2cc      	uxtb	r4, r1
 800e580:	4955      	ldr	r1, [pc, #340]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e582:	728c      	strb	r4, [r1, #10]
 800e584:	4413      	add	r3, r2
 800e586:	b2c2      	uxtb	r2, r0
 800e588:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800e58a:	4b53      	ldr	r3, [pc, #332]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e58c:	8a1b      	ldrh	r3, [r3, #16]
 800e58e:	0a1b      	lsrs	r3, r3, #8
 800e590:	b298      	uxth	r0, r3
 800e592:	4b51      	ldr	r3, [pc, #324]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e594:	68da      	ldr	r2, [r3, #12]
 800e596:	4b50      	ldr	r3, [pc, #320]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e598:	7a9b      	ldrb	r3, [r3, #10]
 800e59a:	1c59      	adds	r1, r3, #1
 800e59c:	b2cc      	uxtb	r4, r1
 800e59e:	494e      	ldr	r1, [pc, #312]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e5a0:	728c      	strb	r4, [r1, #10]
 800e5a2:	4413      	add	r3, r2
 800e5a4:	b2c2      	uxtb	r2, r0
 800e5a6:	701a      	strb	r2, [r3, #0]
                break;
 800e5a8:	e150      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800e5aa:	4b4b      	ldr	r3, [pc, #300]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	821a      	strh	r2, [r3, #16]
                break;
 800e5b0:	e14c      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800e5b2:	2305      	movs	r3, #5
 800e5b4:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800e5b8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f004 fe51 	bl	8013264 <LoRaMacMlmeRequest>
                break;
 800e5c2:	e143      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800e5c4:	4b45      	ldr	r3, [pc, #276]	@ (800e6dc <LmhpComplianceOnMcpsIndication+0x5fc>)
 800e5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5c8:	4798      	blx	r3
                break;
 800e5ca:	e13f      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	689a      	ldr	r2, [r3, #8]
 800e5d0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e5d4:	1c59      	adds	r1, r3, #1
 800e5d6:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e5da:	4413      	add	r3, r2
 800e5dc:	781a      	ldrb	r2, [r3, #0]
 800e5de:	4b3e      	ldr	r3, [pc, #248]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e5e0:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800e5e2:	4b3c      	ldr	r3, [pc, #240]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	f000 812c 	beq.w	800e846 <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800e5ee:	4b39      	ldr	r3, [pc, #228]	@ (800e6d4 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	68db      	ldr	r3, [r3, #12]
 800e5f4:	4a38      	ldr	r2, [pc, #224]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e5f6:	7d52      	ldrb	r2, [r2, #21]
 800e5f8:	4610      	mov	r0, r2
 800e5fa:	4798      	blx	r3
                }
                break;
 800e5fc:	e123      	b.n	800e846 <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	7b1b      	ldrb	r3, [r3, #12]
 800e602:	2b07      	cmp	r3, #7
 800e604:	f040 8121 	bne.w	800e84a <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800e608:	2306      	movs	r3, #6
 800e60a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	689a      	ldr	r2, [r3, #8]
 800e612:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e616:	4413      	add	r3, r2
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	b21a      	sxth	r2, r3
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	6899      	ldr	r1, [r3, #8]
 800e620:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e624:	3301      	adds	r3, #1
 800e626:	440b      	add	r3, r1
 800e628:	781b      	ldrb	r3, [r3, #0]
 800e62a:	021b      	lsls	r3, r3, #8
 800e62c:	b21b      	sxth	r3, r3
 800e62e:	4313      	orrs	r3, r2
 800e630:	b21b      	sxth	r3, r3
 800e632:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800e634:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800e638:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e63c:	3302      	adds	r3, #2
 800e63e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	689a      	ldr	r2, [r3, #8]
 800e646:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e64a:	4413      	add	r3, r2
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	4619      	mov	r1, r3
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	689a      	ldr	r2, [r3, #8]
 800e654:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e658:	3301      	adds	r3, #1
 800e65a:	4413      	add	r3, r2
 800e65c:	781b      	ldrb	r3, [r3, #0]
 800e65e:	021b      	lsls	r3, r3, #8
 800e660:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	6899      	ldr	r1, [r3, #8]
 800e668:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e66c:	3302      	adds	r3, #2
 800e66e:	440b      	add	r3, r1
 800e670:	781b      	ldrb	r3, [r3, #0]
 800e672:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e674:	4313      	orrs	r3, r2
 800e676:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e678:	2364      	movs	r3, #100	@ 0x64
 800e67a:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800e67e:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800e680:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e684:	3303      	adds	r3, #3
 800e686:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	689a      	ldr	r2, [r3, #8]
 800e68e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e692:	1c59      	adds	r1, r3, #1
 800e694:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e698:	4413      	add	r3, r2
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	b25b      	sxtb	r3, r3
 800e69e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800e6a2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	f004 fddc 	bl	8013264 <LoRaMacMlmeRequest>
                }
                break;
 800e6ac:	e0cd      	b.n	800e84a <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800e6ae:	233b      	movs	r3, #59	@ 0x3b
 800e6b0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e6ba:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f004 f9ce 	bl	8012a60 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800e6c4:	4b04      	ldr	r3, [pc, #16]	@ (800e6d8 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e6c6:	2201      	movs	r2, #1
 800e6c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800e6cc:	e0be      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
 800e6ce:	bf00      	nop
 800e6d0:	08022b58 	.word	0x08022b58
 800e6d4:	20000bc8 	.word	0x20000bc8
 800e6d8:	20000b90 	.word	0x20000b90
 800e6dc:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800e6e0:	232a      	movs	r3, #42	@ 0x2a
 800e6e2:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800e6e4:	f107 0308 	add.w	r3, r7, #8
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	f003 ffe1 	bl	80126b0 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800e6f2:	693b      	ldr	r3, [r7, #16]
 800e6f4:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800e6f6:	4b65      	ldr	r3, [pc, #404]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e6f8:	68da      	ldr	r2, [r3, #12]
 800e6fa:	4b64      	ldr	r3, [pc, #400]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e6fc:	7a9b      	ldrb	r3, [r3, #10]
 800e6fe:	1c59      	adds	r1, r3, #1
 800e700:	b2c8      	uxtb	r0, r1
 800e702:	4962      	ldr	r1, [pc, #392]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e704:	7288      	strb	r0, [r1, #10]
 800e706:	4413      	add	r3, r2
 800e708:	227f      	movs	r2, #127	@ 0x7f
 800e70a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800e70c:	4b60      	ldr	r3, [pc, #384]	@ (800e890 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e70e:	681a      	ldr	r2, [r3, #0]
 800e710:	4b5e      	ldr	r3, [pc, #376]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e712:	68d9      	ldr	r1, [r3, #12]
 800e714:	4b5d      	ldr	r3, [pc, #372]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e716:	7a9b      	ldrb	r3, [r3, #10]
 800e718:	1c58      	adds	r0, r3, #1
 800e71a:	b2c4      	uxtb	r4, r0
 800e71c:	485b      	ldr	r0, [pc, #364]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e71e:	7284      	strb	r4, [r0, #10]
 800e720:	440b      	add	r3, r1
 800e722:	78d2      	ldrb	r2, [r2, #3]
 800e724:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800e726:	4b5a      	ldr	r3, [pc, #360]	@ (800e890 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e728:	681a      	ldr	r2, [r3, #0]
 800e72a:	4b58      	ldr	r3, [pc, #352]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e72c:	68d9      	ldr	r1, [r3, #12]
 800e72e:	4b57      	ldr	r3, [pc, #348]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e730:	7a9b      	ldrb	r3, [r3, #10]
 800e732:	1c58      	adds	r0, r3, #1
 800e734:	b2c4      	uxtb	r4, r0
 800e736:	4855      	ldr	r0, [pc, #340]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e738:	7284      	strb	r4, [r0, #10]
 800e73a:	440b      	add	r3, r1
 800e73c:	7892      	ldrb	r2, [r2, #2]
 800e73e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800e740:	4b53      	ldr	r3, [pc, #332]	@ (800e890 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e742:	681a      	ldr	r2, [r3, #0]
 800e744:	4b51      	ldr	r3, [pc, #324]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e746:	68d9      	ldr	r1, [r3, #12]
 800e748:	4b50      	ldr	r3, [pc, #320]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e74a:	7a9b      	ldrb	r3, [r3, #10]
 800e74c:	1c58      	adds	r0, r3, #1
 800e74e:	b2c4      	uxtb	r4, r0
 800e750:	484e      	ldr	r0, [pc, #312]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e752:	7284      	strb	r4, [r0, #10]
 800e754:	440b      	add	r3, r1
 800e756:	7852      	ldrb	r2, [r2, #1]
 800e758:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800e75a:	4b4d      	ldr	r3, [pc, #308]	@ (800e890 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	4b4b      	ldr	r3, [pc, #300]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e760:	68d9      	ldr	r1, [r3, #12]
 800e762:	4b4a      	ldr	r3, [pc, #296]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e764:	7a9b      	ldrb	r3, [r3, #10]
 800e766:	1c58      	adds	r0, r3, #1
 800e768:	b2c4      	uxtb	r4, r0
 800e76a:	4848      	ldr	r0, [pc, #288]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e76c:	7284      	strb	r4, [r0, #10]
 800e76e:	440b      	add	r3, r1
 800e770:	7812      	ldrb	r2, [r2, #0]
 800e772:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800e774:	4b45      	ldr	r3, [pc, #276]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e776:	68da      	ldr	r2, [r3, #12]
 800e778:	4b44      	ldr	r3, [pc, #272]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e77a:	7a9b      	ldrb	r3, [r3, #10]
 800e77c:	1c59      	adds	r1, r3, #1
 800e77e:	b2c8      	uxtb	r0, r1
 800e780:	4942      	ldr	r1, [pc, #264]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e782:	7288      	strb	r0, [r1, #10]
 800e784:	4413      	add	r3, r2
 800e786:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e78a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800e78c:	4b3f      	ldr	r3, [pc, #252]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e78e:	68da      	ldr	r2, [r3, #12]
 800e790:	4b3e      	ldr	r3, [pc, #248]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e792:	7a9b      	ldrb	r3, [r3, #10]
 800e794:	1c59      	adds	r1, r3, #1
 800e796:	b2c8      	uxtb	r0, r1
 800e798:	493c      	ldr	r1, [pc, #240]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e79a:	7288      	strb	r0, [r1, #10]
 800e79c:	4413      	add	r3, r2
 800e79e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e7a2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800e7a4:	4b39      	ldr	r3, [pc, #228]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7a6:	68da      	ldr	r2, [r3, #12]
 800e7a8:	4b38      	ldr	r3, [pc, #224]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7aa:	7a9b      	ldrb	r3, [r3, #10]
 800e7ac:	1c59      	adds	r1, r3, #1
 800e7ae:	b2c8      	uxtb	r0, r1
 800e7b0:	4936      	ldr	r1, [pc, #216]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7b2:	7288      	strb	r0, [r1, #10]
 800e7b4:	4413      	add	r3, r2
 800e7b6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800e7ba:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800e7bc:	4b33      	ldr	r3, [pc, #204]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7be:	68da      	ldr	r2, [r3, #12]
 800e7c0:	4b32      	ldr	r3, [pc, #200]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7c2:	7a9b      	ldrb	r3, [r3, #10]
 800e7c4:	1c59      	adds	r1, r3, #1
 800e7c6:	b2c8      	uxtb	r0, r1
 800e7c8:	4930      	ldr	r1, [pc, #192]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7ca:	7288      	strb	r0, [r1, #10]
 800e7cc:	4413      	add	r3, r2
 800e7ce:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e7d2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800e7d4:	4b2d      	ldr	r3, [pc, #180]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7d6:	68da      	ldr	r2, [r3, #12]
 800e7d8:	4b2c      	ldr	r3, [pc, #176]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7da:	7a9b      	ldrb	r3, [r3, #10]
 800e7dc:	1c59      	adds	r1, r3, #1
 800e7de:	b2c8      	uxtb	r0, r1
 800e7e0:	492a      	ldr	r1, [pc, #168]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7e2:	7288      	strb	r0, [r1, #10]
 800e7e4:	4413      	add	r3, r2
 800e7e6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e7ea:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800e7ec:	4b27      	ldr	r3, [pc, #156]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7ee:	68da      	ldr	r2, [r3, #12]
 800e7f0:	4b26      	ldr	r3, [pc, #152]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7f2:	7a9b      	ldrb	r3, [r3, #10]
 800e7f4:	1c59      	adds	r1, r3, #1
 800e7f6:	b2c8      	uxtb	r0, r1
 800e7f8:	4924      	ldr	r1, [pc, #144]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e7fa:	7288      	strb	r0, [r1, #10]
 800e7fc:	4413      	add	r3, r2
 800e7fe:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800e802:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800e804:	4b21      	ldr	r3, [pc, #132]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e806:	68da      	ldr	r2, [r3, #12]
 800e808:	4b20      	ldr	r3, [pc, #128]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e80a:	7a9b      	ldrb	r3, [r3, #10]
 800e80c:	1c59      	adds	r1, r3, #1
 800e80e:	b2c8      	uxtb	r0, r1
 800e810:	491e      	ldr	r1, [pc, #120]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e812:	7288      	strb	r0, [r1, #10]
 800e814:	4413      	add	r3, r2
 800e816:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800e81a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800e81c:	4b1b      	ldr	r3, [pc, #108]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e81e:	68da      	ldr	r2, [r3, #12]
 800e820:	4b1a      	ldr	r3, [pc, #104]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e822:	7a9b      	ldrb	r3, [r3, #10]
 800e824:	1c59      	adds	r1, r3, #1
 800e826:	b2c8      	uxtb	r0, r1
 800e828:	4918      	ldr	r1, [pc, #96]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e82a:	7288      	strb	r0, [r1, #10]
 800e82c:	4413      	add	r3, r2
 800e82e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800e832:	701a      	strb	r2, [r3, #0]
                break;
 800e834:	e00a      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800e836:	bf00      	nop
 800e838:	e008      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e83a:	bf00      	nop
 800e83c:	e006      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e83e:	bf00      	nop
 800e840:	e004      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e842:	bf00      	nop
 800e844:	e002      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e846:	bf00      	nop
 800e848:	e000      	b.n	800e84c <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e84a:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800e84c:	4b0f      	ldr	r3, [pc, #60]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e84e:	7a9b      	ldrb	r3, [r3, #10]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d00c      	beq.n	800e86e <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800e854:	4b0f      	ldr	r3, [pc, #60]	@ (800e894 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e856:	7a5b      	ldrb	r3, [r3, #9]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d114      	bne.n	800e886 <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800e85c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e860:	480c      	ldr	r0, [pc, #48]	@ (800e894 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e862:	f010 faa1 	bl	801eda8 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800e866:	480b      	ldr	r0, [pc, #44]	@ (800e894 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e868:	f010 f9c0 	bl	801ebec <UTIL_TIMER_Start>
 800e86c:	e00b      	b.n	800e886 <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800e86e:	4809      	ldr	r0, [pc, #36]	@ (800e894 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e870:	f010 fa2a 	bl	801ecc8 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800e874:	4b05      	ldr	r3, [pc, #20]	@ (800e88c <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e876:	2200      	movs	r2, #0
 800e878:	705a      	strb	r2, [r3, #1]
 800e87a:	e004      	b.n	800e886 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e87c:	bf00      	nop
 800e87e:	e002      	b.n	800e886 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e880:	bf00      	nop
 800e882:	e000      	b.n	800e886 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e884:	bf00      	nop
    }
}
 800e886:	3790      	adds	r7, #144	@ 0x90
 800e888:	46bd      	mov	sp, r7
 800e88a:	bdb0      	pop	{r4, r5, r7, pc}
 800e88c:	20000b90 	.word	0x20000b90
 800e890:	20000bc8 	.word	0x20000bc8
 800e894:	20000bcc 	.word	0x20000bcc

0800e898 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e898:	b480      	push	{r7}
 800e89a:	b083      	sub	sp, #12
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800e8a0:	bf00      	nop
    }
}
 800e8a2:	bf00      	nop
 800e8a4:	370c      	adds	r7, #12
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bc80      	pop	{r7}
 800e8aa:	4770      	bx	lr

0800e8ac <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e8b4:	4b05      	ldr	r3, [pc, #20]	@ (800e8cc <LmhpComplianceOnMlmeIndication+0x20>)
 800e8b6:	781b      	ldrb	r3, [r3, #0]
 800e8b8:	f083 0301 	eor.w	r3, r3, #1
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b00      	cmp	r3, #0
    {
        return;
 800e8c0:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800e8c2:	370c      	adds	r7, #12
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bc80      	pop	{r7}
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	20000b90 	.word	0x20000b90

0800e8d0 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b082      	sub	sp, #8
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800e8d8:	4b08      	ldr	r3, [pc, #32]	@ (800e8fc <OnProcessTimer+0x2c>)
 800e8da:	7a9b      	ldrb	r3, [r3, #10]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d002      	beq.n	800e8e6 <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800e8e0:	4b06      	ldr	r3, [pc, #24]	@ (800e8fc <OnProcessTimer+0x2c>)
 800e8e2:	2201      	movs	r2, #1
 800e8e4:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800e8e6:	4b06      	ldr	r3, [pc, #24]	@ (800e900 <OnProcessTimer+0x30>)
 800e8e8:	695b      	ldr	r3, [r3, #20]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d002      	beq.n	800e8f4 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800e8ee:	4b04      	ldr	r3, [pc, #16]	@ (800e900 <OnProcessTimer+0x30>)
 800e8f0:	695b      	ldr	r3, [r3, #20]
 800e8f2:	4798      	blx	r3
    }
}
 800e8f4:	bf00      	nop
 800e8f6:	3708      	adds	r7, #8
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}
 800e8fc:	20000b90 	.word	0x20000b90
 800e900:	200000ec 	.word	0x200000ec

0800e904 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800e904:	b480      	push	{r7}
 800e906:	b083      	sub	sp, #12
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800e90c:	2300      	movs	r3, #0
}
 800e90e:	4618      	mov	r0, r3
 800e910:	370c      	adds	r7, #12
 800e912:	46bd      	mov	sp, r7
 800e914:	bc80      	pop	{r7}
 800e916:	4770      	bx	lr

0800e918 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800e918:	b480      	push	{r7}
 800e91a:	b083      	sub	sp, #12
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	4603      	mov	r3, r0
 800e920:	6039      	str	r1, [r7, #0]
 800e922:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800e924:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800e928:	4618      	mov	r0, r3
 800e92a:	370c      	adds	r7, #12
 800e92c:	46bd      	mov	sp, r7
 800e92e:	bc80      	pop	{r7}
 800e930:	4770      	bx	lr
	...

0800e934 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800e934:	b590      	push	{r4, r7, lr}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e93a:	f010 fadf 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 800e93e:	4603      	mov	r3, r0
 800e940:	4a0f      	ldr	r2, [pc, #60]	@ (800e980 <OnRadioTxDone+0x4c>)
 800e942:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e944:	4c0f      	ldr	r4, [pc, #60]	@ (800e984 <OnRadioTxDone+0x50>)
 800e946:	463b      	mov	r3, r7
 800e948:	4618      	mov	r0, r3
 800e94a:	f00f fcbd 	bl	801e2c8 <SysTimeGet>
 800e94e:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800e952:	463a      	mov	r2, r7
 800e954:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e958:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e95c:	4a0a      	ldr	r2, [pc, #40]	@ (800e988 <OnRadioTxDone+0x54>)
 800e95e:	7813      	ldrb	r3, [r2, #0]
 800e960:	f043 0320 	orr.w	r3, r3, #32
 800e964:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e966:	f003 fa9f 	bl	8011ea8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e96a:	4b08      	ldr	r3, [pc, #32]	@ (800e98c <OnRadioTxDone+0x58>)
 800e96c:	2201      	movs	r2, #1
 800e96e:	2100      	movs	r1, #0
 800e970:	2002      	movs	r0, #2
 800e972:	f010 fbb3 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e976:	bf00      	nop
 800e978:	370c      	adds	r7, #12
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd90      	pop	{r4, r7, pc}
 800e97e:	bf00      	nop
 800e980:	20001d44 	.word	0x20001d44
 800e984:	20000be4 	.word	0x20000be4
 800e988:	20001d40 	.word	0x20001d40
 800e98c:	08022b84 	.word	0x08022b84

0800e990 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b084      	sub	sp, #16
 800e994:	af00      	add	r7, sp, #0
 800e996:	60f8      	str	r0, [r7, #12]
 800e998:	4608      	mov	r0, r1
 800e99a:	4611      	mov	r1, r2
 800e99c:	461a      	mov	r2, r3
 800e99e:	4603      	mov	r3, r0
 800e9a0:	817b      	strh	r3, [r7, #10]
 800e9a2:	460b      	mov	r3, r1
 800e9a4:	813b      	strh	r3, [r7, #8]
 800e9a6:	4613      	mov	r3, r2
 800e9a8:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e9aa:	f010 faa7 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	4a11      	ldr	r2, [pc, #68]	@ (800e9f8 <OnRadioRxDone+0x68>)
 800e9b2:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e9b4:	4a10      	ldr	r2, [pc, #64]	@ (800e9f8 <OnRadioRxDone+0x68>)
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e9ba:	4a0f      	ldr	r2, [pc, #60]	@ (800e9f8 <OnRadioRxDone+0x68>)
 800e9bc:	897b      	ldrh	r3, [r7, #10]
 800e9be:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e9c0:	4a0d      	ldr	r2, [pc, #52]	@ (800e9f8 <OnRadioRxDone+0x68>)
 800e9c2:	893b      	ldrh	r3, [r7, #8]
 800e9c4:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e9c6:	4a0c      	ldr	r2, [pc, #48]	@ (800e9f8 <OnRadioRxDone+0x68>)
 800e9c8:	79fb      	ldrb	r3, [r7, #7]
 800e9ca:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e9cc:	4a0b      	ldr	r2, [pc, #44]	@ (800e9fc <OnRadioRxDone+0x6c>)
 800e9ce:	7813      	ldrb	r3, [r2, #0]
 800e9d0:	f043 0310 	orr.w	r3, r3, #16
 800e9d4:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800e9d6:	4a09      	ldr	r2, [pc, #36]	@ (800e9fc <OnRadioRxDone+0x6c>)
 800e9d8:	7813      	ldrb	r3, [r2, #0]
 800e9da:	f043 0301 	orr.w	r3, r3, #1
 800e9de:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800e9e0:	f003 fa62 	bl	8011ea8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e9e4:	4b06      	ldr	r3, [pc, #24]	@ (800ea00 <OnRadioRxDone+0x70>)
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	2100      	movs	r1, #0
 800e9ea:	2002      	movs	r0, #2
 800e9ec:	f010 fb76 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e9f0:	bf00      	nop
 800e9f2:	3710      	adds	r7, #16
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}
 800e9f8:	20001d48 	.word	0x20001d48
 800e9fc:	20001d40 	.word	0x20001d40
 800ea00:	08022b94 	.word	0x08022b94

0800ea04 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ea08:	4a07      	ldr	r2, [pc, #28]	@ (800ea28 <OnRadioTxTimeout+0x24>)
 800ea0a:	7813      	ldrb	r3, [r2, #0]
 800ea0c:	f043 0308 	orr.w	r3, r3, #8
 800ea10:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ea12:	f003 fa49 	bl	8011ea8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ea16:	4b05      	ldr	r3, [pc, #20]	@ (800ea2c <OnRadioTxTimeout+0x28>)
 800ea18:	2201      	movs	r2, #1
 800ea1a:	2100      	movs	r1, #0
 800ea1c:	2002      	movs	r0, #2
 800ea1e:	f010 fb5d 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800ea22:	bf00      	nop
 800ea24:	bd80      	pop	{r7, pc}
 800ea26:	bf00      	nop
 800ea28:	20001d40 	.word	0x20001d40
 800ea2c:	08022ba4 	.word	0x08022ba4

0800ea30 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ea34:	4a04      	ldr	r2, [pc, #16]	@ (800ea48 <OnRadioRxError+0x18>)
 800ea36:	7813      	ldrb	r3, [r2, #0]
 800ea38:	f043 0304 	orr.w	r3, r3, #4
 800ea3c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ea3e:	f003 fa33 	bl	8011ea8 <OnMacProcessNotify>
}
 800ea42:	bf00      	nop
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	bf00      	nop
 800ea48:	20001d40 	.word	0x20001d40

0800ea4c <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800ea50:	4a07      	ldr	r2, [pc, #28]	@ (800ea70 <OnRadioRxTimeout+0x24>)
 800ea52:	7813      	ldrb	r3, [r2, #0]
 800ea54:	f043 0302 	orr.w	r3, r3, #2
 800ea58:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ea5a:	f003 fa25 	bl	8011ea8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800ea5e:	4b05      	ldr	r3, [pc, #20]	@ (800ea74 <OnRadioRxTimeout+0x28>)
 800ea60:	2201      	movs	r2, #1
 800ea62:	2100      	movs	r1, #0
 800ea64:	2002      	movs	r0, #2
 800ea66:	f010 fb39 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800ea6a:	bf00      	nop
 800ea6c:	bd80      	pop	{r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	20001d40 	.word	0x20001d40
 800ea74:	08022bb4 	.word	0x08022bb4

0800ea78 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800ea78:	b480      	push	{r7}
 800ea7a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800ea7c:	4b08      	ldr	r3, [pc, #32]	@ (800eaa0 <UpdateRxSlotIdleState+0x28>)
 800ea7e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ea82:	2b02      	cmp	r3, #2
 800ea84:	d004      	beq.n	800ea90 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800ea86:	4b07      	ldr	r3, [pc, #28]	@ (800eaa4 <UpdateRxSlotIdleState+0x2c>)
 800ea88:	2206      	movs	r2, #6
 800ea8a:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800ea8e:	e003      	b.n	800ea98 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ea90:	4b04      	ldr	r3, [pc, #16]	@ (800eaa4 <UpdateRxSlotIdleState+0x2c>)
 800ea92:	2202      	movs	r2, #2
 800ea94:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800ea98:	bf00      	nop
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bc80      	pop	{r7}
 800ea9e:	4770      	bx	lr
 800eaa0:	20001118 	.word	0x20001118
 800eaa4:	20000be4 	.word	0x20000be4

0800eaa8 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b092      	sub	sp, #72	@ 0x48
 800eaac:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800eaae:	4b4a      	ldr	r3, [pc, #296]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800eab0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800eab4:	2b02      	cmp	r3, #2
 800eab6:	d002      	beq.n	800eabe <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800eab8:	4b48      	ldr	r3, [pc, #288]	@ (800ebdc <ProcessRadioTxDone+0x134>)
 800eaba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eabc:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eabe:	f3ef 8310 	mrs	r3, PRIMASK
 800eac2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800eac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800eac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800eac8:	b672      	cpsid	i
}
 800eaca:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800eacc:	f010 fa16 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 800ead0:	4602      	mov	r2, r0
 800ead2:	4b43      	ldr	r3, [pc, #268]	@ (800ebe0 <ProcessRadioTxDone+0x138>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	1ad3      	subs	r3, r2, r3
 800ead8:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800eada:	4b42      	ldr	r3, [pc, #264]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eadc:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800eae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eae2:	1ad3      	subs	r3, r2, r3
 800eae4:	4619      	mov	r1, r3
 800eae6:	4840      	ldr	r0, [pc, #256]	@ (800ebe8 <ProcessRadioTxDone+0x140>)
 800eae8:	f010 f95e 	bl	801eda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800eaec:	483e      	ldr	r0, [pc, #248]	@ (800ebe8 <ProcessRadioTxDone+0x140>)
 800eaee:	f010 f87d 	bl	801ebec <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800eaf2:	4b3c      	ldr	r3, [pc, #240]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eaf4:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800eaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafa:	1ad3      	subs	r3, r2, r3
 800eafc:	4619      	mov	r1, r3
 800eafe:	483b      	ldr	r0, [pc, #236]	@ (800ebec <ProcessRadioTxDone+0x144>)
 800eb00:	f010 f952 	bl	801eda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800eb04:	4839      	ldr	r0, [pc, #228]	@ (800ebec <ProcessRadioTxDone+0x144>)
 800eb06:	f010 f871 	bl	801ebec <UTIL_TIMER_Start>
 800eb0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb0c:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb10:	f383 8810 	msr	PRIMASK, r3
}
 800eb14:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800eb16:	4b33      	ldr	r3, [pc, #204]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eb18:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d01a      	beq.n	800eb56 <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800eb20:	2315      	movs	r3, #21
 800eb22:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800eb26:	4b2c      	ldr	r3, [pc, #176]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800eb28:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800eb2c:	f107 0220 	add.w	r2, r7, #32
 800eb30:	4611      	mov	r1, r2
 800eb32:	4618      	mov	r0, r3
 800eb34:	f006 ff52 	bl	80159dc <RegionGetPhyParam>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800eb3c:	4b29      	ldr	r3, [pc, #164]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eb3e:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800eb42:	69fb      	ldr	r3, [r7, #28]
 800eb44:	4413      	add	r3, r2
 800eb46:	4619      	mov	r1, r3
 800eb48:	4829      	ldr	r0, [pc, #164]	@ (800ebf0 <ProcessRadioTxDone+0x148>)
 800eb4a:	f010 f92d 	bl	801eda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800eb4e:	4828      	ldr	r0, [pc, #160]	@ (800ebf0 <ProcessRadioTxDone+0x148>)
 800eb50:	f010 f84c 	bl	801ebec <UTIL_TIMER_Start>
 800eb54:	e003      	b.n	800eb5e <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800eb56:	4b23      	ldr	r3, [pc, #140]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eb58:	2200      	movs	r2, #0
 800eb5a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800eb5e:	4b20      	ldr	r3, [pc, #128]	@ (800ebe0 <ProcessRadioTxDone+0x138>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4a1d      	ldr	r2, [pc, #116]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800eb64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800eb66:	4b1f      	ldr	r3, [pc, #124]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eb68:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800eb6c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800eb6e:	4b1c      	ldr	r3, [pc, #112]	@ (800ebe0 <ProcessRadioTxDone+0x138>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800eb74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f00f fbdd 	bl	801e338 <SysTimeGetMcuTime>
 800eb7e:	4638      	mov	r0, r7
 800eb80:	4b15      	ldr	r3, [pc, #84]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800eb82:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 800eb86:	9200      	str	r2, [sp, #0]
 800eb88:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800eb8c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800eb90:	ca06      	ldmia	r2, {r1, r2}
 800eb92:	f00f fb32 	bl	801e1fa <SysTimeSub>
 800eb96:	f107 0314 	add.w	r3, r7, #20
 800eb9a:	463a      	mov	r2, r7
 800eb9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eba0:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800eba4:	4b0f      	ldr	r3, [pc, #60]	@ (800ebe4 <ProcessRadioTxDone+0x13c>)
 800eba6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800ebaa:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800ebac:	2301      	movs	r3, #1
 800ebae:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800ebb0:	4b09      	ldr	r3, [pc, #36]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800ebb2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d101      	bne.n	800ebbe <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800ebba:	2300      	movs	r3, #0
 800ebbc:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800ebbe:	4b06      	ldr	r3, [pc, #24]	@ (800ebd8 <ProcessRadioTxDone+0x130>)
 800ebc0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ebc4:	f107 0208 	add.w	r2, r7, #8
 800ebc8:	4611      	mov	r1, r2
 800ebca:	4618      	mov	r0, r3
 800ebcc:	f006 ff31 	bl	8015a32 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800ebd0:	bf00      	nop
 800ebd2:	3740      	adds	r7, #64	@ 0x40
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}
 800ebd8:	20001118 	.word	0x20001118
 800ebdc:	080233a4 	.word	0x080233a4
 800ebe0:	20001d44 	.word	0x20001d44
 800ebe4:	20000be4 	.word	0x20000be4
 800ebe8:	20000f64 	.word	0x20000f64
 800ebec:	20000f7c 	.word	0x20000f7c
 800ebf0:	20000fe4 	.word	0x20000fe4

0800ebf4 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800ebf8:	4b10      	ldr	r3, [pc, #64]	@ (800ec3c <PrepareRxDoneAbort+0x48>)
 800ebfa:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ebfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec02:	4a0e      	ldr	r2, [pc, #56]	@ (800ec3c <PrepareRxDoneAbort+0x48>)
 800ec04:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800ec08:	4b0c      	ldr	r3, [pc, #48]	@ (800ec3c <PrepareRxDoneAbort+0x48>)
 800ec0a:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d002      	beq.n	800ec18 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800ec12:	2000      	movs	r0, #0
 800ec14:	f001 fa12 	bl	801003c <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800ec18:	4a08      	ldr	r2, [pc, #32]	@ (800ec3c <PrepareRxDoneAbort+0x48>)
 800ec1a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ec1e:	f043 0302 	orr.w	r3, r3, #2
 800ec22:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800ec26:	4a05      	ldr	r2, [pc, #20]	@ (800ec3c <PrepareRxDoneAbort+0x48>)
 800ec28:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ec2c:	f043 0310 	orr.w	r3, r3, #16
 800ec30:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800ec34:	f7ff ff20 	bl	800ea78 <UpdateRxSlotIdleState>
}
 800ec38:	bf00      	nop
 800ec3a:	bd80      	pop	{r7, pc}
 800ec3c:	20000be4 	.word	0x20000be4

0800ec40 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800ec40:	b590      	push	{r4, r7, lr}
 800ec42:	b0a9      	sub	sp, #164	@ 0xa4
 800ec44:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800ec46:	2312      	movs	r3, #18
 800ec48:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800ec4c:	4ba1      	ldr	r3, [pc, #644]	@ (800eed4 <ProcessRadioRxDone+0x294>)
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800ec54:	4b9f      	ldr	r3, [pc, #636]	@ (800eed4 <ProcessRadioRxDone+0x294>)
 800ec56:	891b      	ldrh	r3, [r3, #8]
 800ec58:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800ec5c:	4b9d      	ldr	r3, [pc, #628]	@ (800eed4 <ProcessRadioRxDone+0x294>)
 800ec5e:	895b      	ldrh	r3, [r3, #10]
 800ec60:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800ec64:	4b9b      	ldr	r3, [pc, #620]	@ (800eed4 <ProcessRadioRxDone+0x294>)
 800ec66:	7b1b      	ldrb	r3, [r3, #12]
 800ec68:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800ec72:	2300      	movs	r3, #0
 800ec74:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800ec76:	4b98      	ldr	r3, [pc, #608]	@ (800eed8 <ProcessRadioRxDone+0x298>)
 800ec78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ec7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800ec80:	2300      	movs	r3, #0
 800ec82:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800ec86:	2301      	movs	r3, #1
 800ec88:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800ec92:	4a92      	ldr	r2, [pc, #584]	@ (800eedc <ProcessRadioRxDone+0x29c>)
 800ec94:	7813      	ldrb	r3, [r2, #0]
 800ec96:	f36f 0300 	bfc	r3, #0, #1
 800ec9a:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800ec9c:	4b90      	ldr	r3, [pc, #576]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ec9e:	2200      	movs	r2, #0
 800eca0:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800eca4:	4a8e      	ldr	r2, [pc, #568]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800eca6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800ecaa:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800ecae:	4a8c      	ldr	r2, [pc, #560]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecb0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ecb4:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800ecb8:	4b89      	ldr	r3, [pc, #548]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecba:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800ecbe:	4b88      	ldr	r3, [pc, #544]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecc0:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800ecc4:	4b86      	ldr	r3, [pc, #536]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800eccc:	4b84      	ldr	r3, [pc, #528]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecce:	2200      	movs	r2, #0
 800ecd0:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800ecd4:	4b82      	ldr	r3, [pc, #520]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800ecdc:	4b80      	ldr	r3, [pc, #512]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecde:	2200      	movs	r2, #0
 800ece0:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800ece4:	4b7e      	ldr	r3, [pc, #504]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ece6:	2200      	movs	r2, #0
 800ece8:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800ecec:	4b7c      	ldr	r3, [pc, #496]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecee:	2200      	movs	r2, #0
 800ecf0:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800ecf4:	4b7a      	ldr	r3, [pc, #488]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800ecfc:	4b78      	ldr	r3, [pc, #480]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ecfe:	2200      	movs	r2, #0
 800ed00:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800ed04:	4b76      	ldr	r3, [pc, #472]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed06:	2200      	movs	r2, #0
 800ed08:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800ed0c:	4b74      	ldr	r3, [pc, #464]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed0e:	2200      	movs	r2, #0
 800ed10:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800ed14:	4b72      	ldr	r3, [pc, #456]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed16:	2200      	movs	r2, #0
 800ed18:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800ed1c:	4b70      	ldr	r3, [pc, #448]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed1e:	2200      	movs	r2, #0
 800ed20:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800ed24:	4b6f      	ldr	r3, [pc, #444]	@ (800eee4 <ProcessRadioRxDone+0x2a4>)
 800ed26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed28:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800ed2a:	4b6d      	ldr	r3, [pc, #436]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed2c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d102      	bne.n	800ed3a <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800ed34:	486c      	ldr	r0, [pc, #432]	@ (800eee8 <ProcessRadioRxDone+0x2a8>)
 800ed36:	f00f ffc7 	bl	801ecc8 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800ed3a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ed3e:	4619      	mov	r1, r3
 800ed40:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800ed44:	f004 feba 	bl	8013abc <LoRaMacClassBRxBeacon>
 800ed48:	4603      	mov	r3, r0
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00b      	beq.n	800ed66 <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800ed4e:	4a64      	ldr	r2, [pc, #400]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed50:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800ed54:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800ed58:	4a61      	ldr	r2, [pc, #388]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed5a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ed5e:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800ed62:	f000 bc8d 	b.w	800f680 <ProcessRadioRxDone+0xa40>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ed66:	4b5c      	ldr	r3, [pc, #368]	@ (800eed8 <ProcessRadioRxDone+0x298>)
 800ed68:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ed6c:	2b01      	cmp	r3, #1
 800ed6e:	d11e      	bne.n	800edae <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ed70:	f004 feb7 	bl	8013ae2 <LoRaMacClassBIsPingExpected>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d00a      	beq.n	800ed90 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ed7a:	2000      	movs	r0, #0
 800ed7c:	f004 fe68 	bl	8013a50 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800ed80:	2000      	movs	r0, #0
 800ed82:	f004 fe89 	bl	8013a98 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800ed86:	4b56      	ldr	r3, [pc, #344]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ed88:	2204      	movs	r2, #4
 800ed8a:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800ed8e:	e00e      	b.n	800edae <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ed90:	f004 feae 	bl	8013af0 <LoRaMacClassBIsMulticastExpected>
 800ed94:	4603      	mov	r3, r0
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d009      	beq.n	800edae <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ed9a:	2000      	movs	r0, #0
 800ed9c:	f004 fe62 	bl	8013a64 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800eda0:	2000      	movs	r0, #0
 800eda2:	f004 fe82 	bl	8013aaa <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800eda6:	4b4e      	ldr	r3, [pc, #312]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800eda8:	2205      	movs	r2, #5
 800edaa:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800edae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d107      	bne.n	800edc6 <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800edb6:	4b4a      	ldr	r3, [pc, #296]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800edb8:	2201      	movs	r2, #1
 800edba:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800edbe:	f7ff ff19 	bl	800ebf4 <PrepareRxDoneAbort>
        return;
 800edc2:	f000 bc5d 	b.w	800f680 <ProcessRadioRxDone+0xa40>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800edc6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800edca:	1c5a      	adds	r2, r3, #1
 800edcc:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800edd0:	461a      	mov	r2, r3
 800edd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800edd6:	4413      	add	r3, r2
 800edd8:	781b      	ldrb	r3, [r3, #0]
 800edda:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800edde:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800ede2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800ede6:	b2db      	uxtb	r3, r3
 800ede8:	3b01      	subs	r3, #1
 800edea:	2b06      	cmp	r3, #6
 800edec:	f200 8419 	bhi.w	800f622 <ProcessRadioRxDone+0x9e2>
 800edf0:	a201      	add	r2, pc, #4	@ (adr r2, 800edf8 <ProcessRadioRxDone+0x1b8>)
 800edf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edf6:	bf00      	nop
 800edf8:	0800ee15 	.word	0x0800ee15
 800edfc:	0800f623 	.word	0x0800f623
 800ee00:	0800f033 	.word	0x0800f033
 800ee04:	0800f623 	.word	0x0800f623
 800ee08:	0800f02b 	.word	0x0800f02b
 800ee0c:	0800f623 	.word	0x0800f623
 800ee10:	0800f5c7 	.word	0x0800f5c7
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800ee14:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ee18:	2b10      	cmp	r3, #16
 800ee1a:	d807      	bhi.n	800ee2c <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ee1c:	4b30      	ldr	r3, [pc, #192]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ee1e:	2201      	movs	r2, #1
 800ee20:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ee24:	f7ff fee6 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800ee28:	f000 bc2a 	b.w	800f680 <ProcessRadioRxDone+0xa40>
            }
            macMsgJoinAccept.Buffer = payload;
 800ee2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ee30:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800ee32:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800ee3a:	4b27      	ldr	r3, [pc, #156]	@ (800eed8 <ProcessRadioRxDone+0x298>)
 800ee3c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d007      	beq.n	800ee54 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ee44:	4b26      	ldr	r3, [pc, #152]	@ (800eee0 <ProcessRadioRxDone+0x2a0>)
 800ee46:	2201      	movs	r2, #1
 800ee48:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ee4c:	f7ff fed2 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800ee50:	f000 bc16 	b.w	800f680 <ProcessRadioRxDone+0xa40>
            }

            SecureElementGetJoinEui( joinEui );
 800ee54:	1d3b      	adds	r3, r7, #4
 800ee56:	4618      	mov	r0, r3
 800ee58:	f7fd ff7e 	bl	800cd58 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800ee5c:	f107 0214 	add.w	r2, r7, #20
 800ee60:	1d3b      	adds	r3, r7, #4
 800ee62:	4619      	mov	r1, r3
 800ee64:	20ff      	movs	r0, #255	@ 0xff
 800ee66:	f006 f835 	bl	8014ed4 <LoRaMacCryptoHandleJoinAccept>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800ee70:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	f040 80cc 	bne.w	800f012 <ProcessRadioRxDone+0x3d2>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800ee7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ee7e:	f003 030f 	and.w	r3, r3, #15
 800ee82:	b2db      	uxtb	r3, r3
 800ee84:	2b0f      	cmp	r3, #15
 800ee86:	d031      	beq.n	800eeec <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ee88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ee8c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ee90:	b2db      	uxtb	r3, r3
 800ee92:	b25b      	sxtb	r3, r3
 800ee94:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ee96:	4b10      	ldr	r3, [pc, #64]	@ (800eed8 <ProcessRadioRxDone+0x298>)
 800ee98:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ee9c:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800ee9e:	4b0e      	ldr	r3, [pc, #56]	@ (800eed8 <ProcessRadioRxDone+0x298>)
 800eea0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800eea4:	4639      	mov	r1, r7
 800eea6:	2207      	movs	r2, #7
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f006 fe03 	bl	8015ab4 <RegionVerify>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	f083 0301 	eor.w	r3, r3, #1
 800eeb4:	b2db      	uxtb	r3, r3
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d018      	beq.n	800eeec <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800eeba:	2001      	movs	r0, #1
 800eebc:	f005 fb14 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	f000 83b4 	beq.w	800f630 <ProcessRadioRxDone+0x9f0>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800eec8:	2101      	movs	r1, #1
 800eeca:	2007      	movs	r0, #7
 800eecc:	f005 fa80 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
 800eed0:	e3b1      	b.n	800f636 <ProcessRadioRxDone+0x9f6>
 800eed2:	bf00      	nop
 800eed4:	20001d48 	.word	0x20001d48
 800eed8:	20001118 	.word	0x20001118
 800eedc:	20001d40 	.word	0x20001d40
 800eee0:	20000be4 	.word	0x20000be4
 800eee4:	080233a4 	.word	0x080233a4
 800eee8:	20000f7c 	.word	0x20000f7c
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800eeec:	7f7b      	ldrb	r3, [r7, #29]
 800eeee:	461a      	mov	r2, r3
 800eef0:	4ba5      	ldr	r3, [pc, #660]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800eef2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800eef6:	4ba4      	ldr	r3, [pc, #656]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800eef8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800eefc:	7fbb      	ldrb	r3, [r7, #30]
 800eefe:	021b      	lsls	r3, r3, #8
 800ef00:	4313      	orrs	r3, r2
 800ef02:	4aa1      	ldr	r2, [pc, #644]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800ef08:	4b9f      	ldr	r3, [pc, #636]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef0a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800ef0e:	7ffb      	ldrb	r3, [r7, #31]
 800ef10:	041b      	lsls	r3, r3, #16
 800ef12:	4313      	orrs	r3, r2
 800ef14:	4a9c      	ldr	r2, [pc, #624]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800ef1a:	6a3b      	ldr	r3, [r7, #32]
 800ef1c:	4a9a      	ldr	r2, [pc, #616]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800ef22:	4b99      	ldr	r3, [pc, #612]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ef28:	4619      	mov	r1, r3
 800ef2a:	2002      	movs	r0, #2
 800ef2c:	f7fd ff2c 	bl	800cd88 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800ef30:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ef34:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ef38:	b2db      	uxtb	r3, r3
 800ef3a:	461a      	mov	r2, r3
 800ef3c:	4b92      	ldr	r3, [pc, #584]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef3e:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800ef42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ef46:	f003 030f 	and.w	r3, r3, #15
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	2b0f      	cmp	r3, #15
 800ef4e:	d011      	beq.n	800ef74 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ef50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ef54:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ef58:	b2db      	uxtb	r3, r3
 800ef5a:	461a      	mov	r2, r3
 800ef5c:	4b8a      	ldr	r3, [pc, #552]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef5e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ef62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ef66:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ef6a:	b2db      	uxtb	r3, r3
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	4b86      	ldr	r3, [pc, #536]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800ef74:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ef78:	461a      	mov	r2, r3
 800ef7a:	4b83      	ldr	r3, [pc, #524]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef7c:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800ef7e:	4b82      	ldr	r3, [pc, #520]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d102      	bne.n	800ef8c <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800ef86:	4b80      	ldr	r3, [pc, #512]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef88:	2201      	movs	r2, #1
 800ef8a:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800ef8c:	4b7e      	ldr	r3, [pc, #504]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ef94:	fb02 f303 	mul.w	r3, r2, r3
 800ef98:	4a7b      	ldr	r2, [pc, #492]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef9a:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800ef9c:	4b7a      	ldr	r3, [pc, #488]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800ef9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efa0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800efa4:	4a78      	ldr	r2, [pc, #480]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800efa6:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800efa8:	4b77      	ldr	r3, [pc, #476]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800efaa:	2201      	movs	r2, #1
 800efac:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800efb0:	4b75      	ldr	r3, [pc, #468]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800efb2:	2200      	movs	r2, #0
 800efb4:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800efb8:	f107 0314 	add.w	r3, r7, #20
 800efbc:	3312      	adds	r3, #18
 800efbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800efc0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800efc4:	b2db      	uxtb	r3, r3
 800efc6:	3b11      	subs	r3, #17
 800efc8:	b2db      	uxtb	r3, r3
 800efca:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800efce:	4b6f      	ldr	r3, [pc, #444]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800efd0:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800efd4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800efd8:	4b6b      	ldr	r3, [pc, #428]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800efda:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800efde:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800efe2:	4611      	mov	r1, r2
 800efe4:	4618      	mov	r0, r3
 800efe6:	f006 fd91 	bl	8015b0c <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800efea:	4b67      	ldr	r3, [pc, #412]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800efec:	2202      	movs	r2, #2
 800efee:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800eff2:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800eff6:	4618      	mov	r0, r3
 800eff8:	f005 fa76 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800effc:	4603      	mov	r3, r0
 800effe:	2b00      	cmp	r3, #0
 800f000:	f000 8318 	beq.w	800f634 <ProcessRadioRxDone+0x9f4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f004:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f008:	4619      	mov	r1, r3
 800f00a:	2000      	movs	r0, #0
 800f00c:	f005 f9e0 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800f010:	e310      	b.n	800f634 <ProcessRadioRxDone+0x9f4>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f012:	2001      	movs	r0, #1
 800f014:	f005 fa68 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800f018:	4603      	mov	r3, r0
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	f000 830a 	beq.w	800f634 <ProcessRadioRxDone+0x9f4>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f020:	2101      	movs	r1, #1
 800f022:	2007      	movs	r0, #7
 800f024:	f005 f9d4 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
            break;
 800f028:	e304      	b.n	800f634 <ProcessRadioRxDone+0x9f4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f02a:	4b58      	ldr	r3, [pc, #352]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f02c:	2201      	movs	r2, #1
 800f02e:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f032:	4b55      	ldr	r3, [pc, #340]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800f034:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f038:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800f03c:	4b53      	ldr	r3, [pc, #332]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f03e:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800f042:	b25b      	sxtb	r3, r3
 800f044:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f048:	230d      	movs	r3, #13
 800f04a:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f04e:	4b4e      	ldr	r3, [pc, #312]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800f050:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800f054:	2b00      	cmp	r3, #0
 800f056:	d002      	beq.n	800f05e <ProcessRadioRxDone+0x41e>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f058:	230e      	movs	r3, #14
 800f05a:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f05e:	4b4a      	ldr	r3, [pc, #296]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800f060:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f064:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f068:	4611      	mov	r1, r2
 800f06a:	4618      	mov	r0, r3
 800f06c:	f006 fcb6 	bl	80159dc <RegionGetPhyParam>
 800f070:	4603      	mov	r3, r0
 800f072:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800f074:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f078:	3b0d      	subs	r3, #13
 800f07a:	b29b      	uxth	r3, r3
 800f07c:	b21b      	sxth	r3, r3
 800f07e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f082:	b21a      	sxth	r2, r3
 800f084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f086:	b21b      	sxth	r3, r3
 800f088:	429a      	cmp	r2, r3
 800f08a:	dc03      	bgt.n	800f094 <ProcessRadioRxDone+0x454>
 800f08c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f090:	2b0b      	cmp	r3, #11
 800f092:	d806      	bhi.n	800f0a2 <ProcessRadioRxDone+0x462>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f094:	4b3d      	ldr	r3, [pc, #244]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f096:	2201      	movs	r2, #1
 800f098:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f09c:	f7ff fdaa 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f0a0:	e2ee      	b.n	800f680 <ProcessRadioRxDone+0xa40>
            }
            macMsgData.Buffer = payload;
 800f0a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800f0a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f0ac:	b2db      	uxtb	r3, r3
 800f0ae:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800f0b2:	4b37      	ldr	r3, [pc, #220]	@ (800f190 <ProcessRadioRxDone+0x550>)
 800f0b4:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800f0b6:	23ff      	movs	r3, #255	@ 0xff
 800f0b8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800f0bc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	f006 fa07 	bl	80154d4 <LoRaMacParserData>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d006      	beq.n	800f0da <ProcessRadioRxDone+0x49a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f0cc:	4b2f      	ldr	r3, [pc, #188]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f0d4:	f7ff fd8e 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f0d8:	e2d2      	b.n	800f680 <ProcessRadioRxDone+0xa40>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f0da:	4b2b      	ldr	r3, [pc, #172]	@ (800f188 <ProcessRadioRxDone+0x548>)
 800f0dc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f0e0:	2b01      	cmp	r3, #1
 800f0e2:	d132      	bne.n	800f14a <ProcessRadioRxDone+0x50a>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800f0e4:	f004 fcfd 	bl	8013ae2 <LoRaMacClassBIsPingExpected>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d014      	beq.n	800f118 <ProcessRadioRxDone+0x4d8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f0ee:	2000      	movs	r0, #0
 800f0f0:	f004 fcae 	bl	8013a50 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	f004 fccf 	bl	8013a98 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f0fa:	4b24      	ldr	r3, [pc, #144]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f0fc:	2204      	movs	r2, #4
 800f0fe:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800f102:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f104:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f108:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f10c:	b2db      	uxtb	r3, r3
 800f10e:	4619      	mov	r1, r3
 800f110:	4610      	mov	r0, r2
 800f112:	f004 fd6f 	bl	8013bf4 <LoRaMacClassBSetFPendingBit>
 800f116:	e018      	b.n	800f14a <ProcessRadioRxDone+0x50a>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f118:	f004 fcea 	bl	8013af0 <LoRaMacClassBIsMulticastExpected>
 800f11c:	4603      	mov	r3, r0
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d013      	beq.n	800f14a <ProcessRadioRxDone+0x50a>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f122:	2000      	movs	r0, #0
 800f124:	f004 fc9e 	bl	8013a64 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f128:	2000      	movs	r0, #0
 800f12a:	f004 fcbe 	bl	8013aaa <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f12e:	4b17      	ldr	r3, [pc, #92]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f130:	2205      	movs	r2, #5
 800f132:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800f136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f138:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f13c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f140:	b2db      	uxtb	r3, r3
 800f142:	4619      	mov	r1, r3
 800f144:	4610      	mov	r0, r2
 800f146:	f004 fd55 	bl	8013bf4 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800f14a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f14c:	4a0f      	ldr	r2, [pc, #60]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f14e:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800f152:	f107 020e 	add.w	r2, r7, #14
 800f156:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f15a:	4611      	mov	r1, r2
 800f15c:	4618      	mov	r0, r3
 800f15e:	f002 fd9f 	bl	8011ca0 <DetermineFrameType>
 800f162:	4603      	mov	r3, r0
 800f164:	2b00      	cmp	r3, #0
 800f166:	d006      	beq.n	800f176 <ProcessRadioRxDone+0x536>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f168:	4b08      	ldr	r3, [pc, #32]	@ (800f18c <ProcessRadioRxDone+0x54c>)
 800f16a:	2201      	movs	r2, #1
 800f16c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f170:	f7ff fd40 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f174:	e284      	b.n	800f680 <ProcessRadioRxDone+0xa40>
            }

            //Check if it is a multicast message
            multicast = 0;
 800f176:	2300      	movs	r3, #0
 800f178:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800f17c:	2300      	movs	r3, #0
 800f17e:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f180:	2300      	movs	r3, #0
 800f182:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f186:	e055      	b.n	800f234 <ProcessRadioRxDone+0x5f4>
 800f188:	20001118 	.word	0x20001118
 800f18c:	20000be4 	.word	0x20000be4
 800f190:	20000e1c 	.word	0x20000e1c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f194:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f198:	499f      	ldr	r1, [pc, #636]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f19a:	4613      	mov	r3, r2
 800f19c:	005b      	lsls	r3, r3, #1
 800f19e:	4413      	add	r3, r2
 800f1a0:	011b      	lsls	r3, r3, #4
 800f1a2:	440b      	add	r3, r1
 800f1a4:	33ec      	adds	r3, #236	@ 0xec
 800f1a6:	681a      	ldr	r2, [r3, #0]
 800f1a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d13d      	bne.n	800f22a <ProcessRadioRxDone+0x5ea>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800f1ae:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f1b2:	4999      	ldr	r1, [pc, #612]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f1b4:	4613      	mov	r3, r2
 800f1b6:	005b      	lsls	r3, r3, #1
 800f1b8:	4413      	add	r3, r2
 800f1ba:	011b      	lsls	r3, r3, #4
 800f1bc:	440b      	add	r3, r1
 800f1be:	33e9      	adds	r3, #233	@ 0xe9
 800f1c0:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d031      	beq.n	800f22a <ProcessRadioRxDone+0x5ea>
                {
                    multicast = 1;
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800f1cc:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f1d0:	4991      	ldr	r1, [pc, #580]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f1d2:	4613      	mov	r3, r2
 800f1d4:	005b      	lsls	r3, r3, #1
 800f1d6:	4413      	add	r3, r2
 800f1d8:	011b      	lsls	r3, r3, #4
 800f1da:	440b      	add	r3, r1
 800f1dc:	33ea      	adds	r3, #234	@ 0xea
 800f1de:	781b      	ldrb	r3, [r3, #0]
 800f1e0:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800f1e4:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f1e8:	498b      	ldr	r1, [pc, #556]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	005b      	lsls	r3, r3, #1
 800f1ee:	4413      	add	r3, r2
 800f1f0:	011b      	lsls	r3, r3, #4
 800f1f2:	440b      	add	r3, r1
 800f1f4:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800f1fe:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f202:	4985      	ldr	r1, [pc, #532]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f204:	4613      	mov	r3, r2
 800f206:	005b      	lsls	r3, r3, #1
 800f208:	4413      	add	r3, r2
 800f20a:	011b      	lsls	r3, r3, #4
 800f20c:	440b      	add	r3, r1
 800f20e:	33ec      	adds	r3, #236	@ 0xec
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800f216:	4b80      	ldr	r3, [pc, #512]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f218:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f21c:	2b02      	cmp	r3, #2
 800f21e:	d10e      	bne.n	800f23e <ProcessRadioRxDone+0x5fe>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f220:	4b7e      	ldr	r3, [pc, #504]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f222:	2203      	movs	r2, #3
 800f224:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800f228:	e009      	b.n	800f23e <ProcessRadioRxDone+0x5fe>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f22a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f22e:	3301      	adds	r3, #1
 800f230:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f234:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d0ab      	beq.n	800f194 <ProcessRadioRxDone+0x554>
 800f23c:	e000      	b.n	800f240 <ProcessRadioRxDone+0x600>
                    break;
 800f23e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f240:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f244:	2b01      	cmp	r3, #1
 800f246:	d117      	bne.n	800f278 <ProcessRadioRxDone+0x638>
 800f248:	7bbb      	ldrb	r3, [r7, #14]
 800f24a:	2b03      	cmp	r3, #3
 800f24c:	d10d      	bne.n	800f26a <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f24e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f252:	f003 0320 	and.w	r3, r3, #32
 800f256:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d106      	bne.n	800f26a <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800f25c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f264:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f266:	2b00      	cmp	r3, #0
 800f268:	d006      	beq.n	800f278 <ProcessRadioRxDone+0x638>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f26a:	4b6c      	ldr	r3, [pc, #432]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f26c:	2201      	movs	r2, #1
 800f26e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f272:	f7ff fcbf 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f276:	e203      	b.n	800f680 <ProcessRadioRxDone+0xa40>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800f278:	7bb9      	ldrb	r1, [r7, #14]
 800f27a:	4c67      	ldr	r4, [pc, #412]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f27c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f280:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f284:	f107 0310 	add.w	r3, r7, #16
 800f288:	9301      	str	r3, [sp, #4]
 800f28a:	f107 030f 	add.w	r3, r7, #15
 800f28e:	9300      	str	r3, [sp, #0]
 800f290:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800f294:	f000 feec 	bl	8010070 <GetFCntDown>
 800f298:	4603      	mov	r3, r0
 800f29a:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f29e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d017      	beq.n	800f2d6 <ProcessRadioRxDone+0x696>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800f2a6:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f2aa:	2b07      	cmp	r3, #7
 800f2ac:	d104      	bne.n	800f2b8 <ProcessRadioRxDone+0x678>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800f2ae:	4b5b      	ldr	r3, [pc, #364]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f2b0:	2208      	movs	r2, #8
 800f2b2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800f2b6:	e003      	b.n	800f2c0 <ProcessRadioRxDone+0x680>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f2b8:	4b58      	ldr	r3, [pc, #352]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f2ba:	2201      	movs	r2, #1
 800f2bc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f2c0:	693b      	ldr	r3, [r7, #16]
 800f2c2:	4a56      	ldr	r2, [pc, #344]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f2c4:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	4a54      	ldr	r2, [pc, #336]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f2cc:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800f2d0:	f7ff fc90 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f2d4:	e1d4      	b.n	800f680 <ProcessRadioRxDone+0xa40>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800f2d6:	7bfa      	ldrb	r2, [r7, #15]
 800f2d8:	6939      	ldr	r1, [r7, #16]
 800f2da:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f2de:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f2e2:	9300      	str	r3, [sp, #0]
 800f2e4:	460b      	mov	r3, r1
 800f2e6:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800f2ea:	f005 ff55 	bl	8015198 <LoRaMacCryptoUnsecureMessage>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f2f4:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d00f      	beq.n	800f31c <ProcessRadioRxDone+0x6dc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800f2fc:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f300:	2b02      	cmp	r3, #2
 800f302:	d104      	bne.n	800f30e <ProcessRadioRxDone+0x6ce>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800f304:	4b45      	ldr	r3, [pc, #276]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f306:	220a      	movs	r2, #10
 800f308:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800f30c:	e003      	b.n	800f316 <ProcessRadioRxDone+0x6d6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800f30e:	4b43      	ldr	r3, [pc, #268]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f310:	220b      	movs	r2, #11
 800f312:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800f316:	f7ff fc6d 	bl	800ebf4 <PrepareRxDoneAbort>
                return;
 800f31a:	e1b1      	b.n	800f680 <ProcessRadioRxDone+0xa40>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f31c:	4b3f      	ldr	r3, [pc, #252]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f31e:	2200      	movs	r2, #0
 800f320:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800f324:	4a3d      	ldr	r2, [pc, #244]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f326:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f32a:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800f32e:	4b3b      	ldr	r3, [pc, #236]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f330:	2200      	movs	r2, #0
 800f332:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800f336:	4b39      	ldr	r3, [pc, #228]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f338:	2200      	movs	r2, #0
 800f33a:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	4a36      	ldr	r2, [pc, #216]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f342:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f346:	693b      	ldr	r3, [r7, #16]
 800f348:	4a34      	ldr	r2, [pc, #208]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f34a:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f34e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f352:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f356:	b2db      	uxtb	r3, r3
 800f358:	2b00      	cmp	r3, #0
 800f35a:	bf14      	ite	ne
 800f35c:	2301      	movne	r3, #1
 800f35e:	2300      	moveq	r3, #0
 800f360:	b2da      	uxtb	r2, r3
 800f362:	4b2e      	ldr	r3, [pc, #184]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f364:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f368:	4b2c      	ldr	r3, [pc, #176]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f36a:	2200      	movs	r2, #0
 800f36c:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f370:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f374:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f378:	b2db      	uxtb	r3, r3
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	bf14      	ite	ne
 800f37e:	2301      	movne	r3, #1
 800f380:	2300      	moveq	r3, #0
 800f382:	b2da      	uxtb	r2, r3
 800f384:	4b25      	ldr	r3, [pc, #148]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f386:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f38a:	4b24      	ldr	r3, [pc, #144]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f38c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f390:	2b00      	cmp	r3, #0
 800f392:	d004      	beq.n	800f39e <ProcessRadioRxDone+0x75e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f394:	4b21      	ldr	r3, [pc, #132]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f396:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f39a:	2b01      	cmp	r3, #1
 800f39c:	d106      	bne.n	800f3ac <ProcessRadioRxDone+0x76c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800f39e:	4b1e      	ldr	r3, [pc, #120]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800f3a4:	4b1c      	ldr	r3, [pc, #112]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800f3ac:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d104      	bne.n	800f3be <ProcessRadioRxDone+0x77e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800f3b4:	4b19      	ldr	r3, [pc, #100]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f3b6:	2202      	movs	r2, #2
 800f3b8:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800f3bc:	e03a      	b.n	800f434 <ProcessRadioRxDone+0x7f4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800f3be:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f3c2:	f023 031f 	bic.w	r3, r3, #31
 800f3c6:	b2db      	uxtb	r3, r3
 800f3c8:	2ba0      	cmp	r3, #160	@ 0xa0
 800f3ca:	d12b      	bne.n	800f424 <ProcessRadioRxDone+0x7e4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800f3cc:	4b12      	ldr	r3, [pc, #72]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f3d4:	4b10      	ldr	r3, [pc, #64]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f3d6:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d102      	bne.n	800f3e4 <ProcessRadioRxDone+0x7a4>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800f3de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f3e0:	4a0d      	ldr	r2, [pc, #52]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f3e2:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f3e4:	4b0d      	ldr	r3, [pc, #52]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f3e6:	2201      	movs	r2, #1
 800f3e8:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f3ec:	4b0b      	ldr	r3, [pc, #44]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f3ee:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d01e      	beq.n	800f434 <ProcessRadioRxDone+0x7f4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800f3f6:	4b09      	ldr	r3, [pc, #36]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f3f8:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d019      	beq.n	800f434 <ProcessRadioRxDone+0x7f4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800f400:	4b05      	ldr	r3, [pc, #20]	@ (800f418 <ProcessRadioRxDone+0x7d8>)
 800f402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f406:	4a05      	ldr	r2, [pc, #20]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f408:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800f40c:	4b04      	ldr	r3, [pc, #16]	@ (800f420 <ProcessRadioRxDone+0x7e0>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	4a02      	ldr	r2, [pc, #8]	@ (800f41c <ProcessRadioRxDone+0x7dc>)
 800f412:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800f416:	e00d      	b.n	800f434 <ProcessRadioRxDone+0x7f4>
 800f418:	20001118 	.word	0x20001118
 800f41c:	20000be4 	.word	0x20000be4
 800f420:	20001d48 	.word	0x20001d48
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f424:	4b98      	ldr	r3, [pc, #608]	@ (800f688 <ProcessRadioRxDone+0xa48>)
 800f426:	2200      	movs	r2, #0
 800f428:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f42c:	4b97      	ldr	r3, [pc, #604]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f42e:	2200      	movs	r2, #0
 800f430:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f434:	4b94      	ldr	r3, [pc, #592]	@ (800f688 <ProcessRadioRxDone+0xa48>)
 800f436:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d106      	bne.n	800f44c <ProcessRadioRxDone+0x80c>
 800f43e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f442:	f003 0310 	and.w	r3, r3, #16
 800f446:	b2db      	uxtb	r3, r3
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d004      	beq.n	800f456 <ProcessRadioRxDone+0x816>
 800f44c:	4b8e      	ldr	r3, [pc, #568]	@ (800f688 <ProcessRadioRxDone+0xa48>)
 800f44e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f452:	2b00      	cmp	r3, #0
 800f454:	d004      	beq.n	800f460 <ProcessRadioRxDone+0x820>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800f456:	4b8d      	ldr	r3, [pc, #564]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f458:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d003      	beq.n	800f468 <ProcessRadioRxDone+0x828>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800f460:	4b8a      	ldr	r3, [pc, #552]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f462:	2201      	movs	r2, #1
 800f464:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f468:	4b88      	ldr	r3, [pc, #544]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f46a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f46e:	4a87      	ldr	r2, [pc, #540]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f470:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800f474:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800f478:	4618      	mov	r0, r3
 800f47a:	f001 ffa5 	bl	80113c8 <RemoveMacCommands>

            switch( fType )
 800f47e:	7bbb      	ldrb	r3, [r7, #14]
 800f480:	2b03      	cmp	r3, #3
 800f482:	d874      	bhi.n	800f56e <ProcessRadioRxDone+0x92e>
 800f484:	a201      	add	r2, pc, #4	@ (adr r2, 800f48c <ProcessRadioRxDone+0x84c>)
 800f486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f48a:	bf00      	nop
 800f48c:	0800f49d 	.word	0x0800f49d
 800f490:	0800f4ed 	.word	0x0800f4ed
 800f494:	0800f523 	.word	0x0800f523
 800f498:	0800f549 	.word	0x0800f549
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f49c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f4a0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f4a4:	b2db      	uxtb	r3, r3
 800f4a6:	461c      	mov	r4, r3
 800f4a8:	4b78      	ldr	r3, [pc, #480]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4aa:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f4ae:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f4b2:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f4b6:	f102 0010 	add.w	r0, r2, #16
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	460b      	mov	r3, r1
 800f4be:	4622      	mov	r2, r4
 800f4c0:	2100      	movs	r1, #0
 800f4c2:	f000 ff51 	bl	8010368 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f4c6:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f4ca:	4b70      	ldr	r3, [pc, #448]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4cc:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f4d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f4d2:	4a6e      	ldr	r2, [pc, #440]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4d4:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f4d8:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f4dc:	4b6b      	ldr	r3, [pc, #428]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4de:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800f4e2:	4b6a      	ldr	r3, [pc, #424]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4e4:	2201      	movs	r2, #1
 800f4e6:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800f4ea:	e047      	b.n	800f57c <ProcessRadioRxDone+0x93c>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f4ec:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f4f0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f4f4:	b2db      	uxtb	r3, r3
 800f4f6:	461c      	mov	r4, r3
 800f4f8:	4b64      	ldr	r3, [pc, #400]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f4fa:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f4fe:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f502:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f506:	f102 0010 	add.w	r0, r2, #16
 800f50a:	9300      	str	r3, [sp, #0]
 800f50c:	460b      	mov	r3, r1
 800f50e:	4622      	mov	r2, r4
 800f510:	2100      	movs	r1, #0
 800f512:	f000 ff29 	bl	8010368 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f516:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f51a:	4b5c      	ldr	r3, [pc, #368]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f51c:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800f520:	e02c      	b.n	800f57c <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f522:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800f524:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f528:	4b58      	ldr	r3, [pc, #352]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f52a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f52e:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f532:	9300      	str	r3, [sp, #0]
 800f534:	460b      	mov	r3, r1
 800f536:	2100      	movs	r1, #0
 800f538:	f000 ff16 	bl	8010368 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f53c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f540:	4b52      	ldr	r3, [pc, #328]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f542:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800f546:	e019      	b.n	800f57c <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f548:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f54c:	4b4f      	ldr	r3, [pc, #316]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f54e:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f552:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f554:	4a4d      	ldr	r2, [pc, #308]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f556:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f55a:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f55e:	4b4b      	ldr	r3, [pc, #300]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f560:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800f564:	4b49      	ldr	r3, [pc, #292]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f566:	2201      	movs	r2, #1
 800f568:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800f56c:	e006      	b.n	800f57c <ProcessRadioRxDone+0x93c>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f56e:	4b47      	ldr	r3, [pc, #284]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f570:	2201      	movs	r2, #1
 800f572:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800f576:	f7ff fb3d 	bl	800ebf4 <PrepareRxDoneAbort>
                    break;
 800f57a:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800f57c:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800f580:	2be0      	cmp	r3, #224	@ 0xe0
 800f582:	d118      	bne.n	800f5b6 <ProcessRadioRxDone+0x976>
 800f584:	4b40      	ldr	r3, [pc, #256]	@ (800f688 <ProcessRadioRxDone+0xa48>)
 800f586:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800f58a:	f083 0301 	eor.w	r3, r3, #1
 800f58e:	b2db      	uxtb	r3, r3
 800f590:	2b00      	cmp	r3, #0
 800f592:	d010      	beq.n	800f5b6 <ProcessRadioRxDone+0x976>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f594:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f598:	4b3c      	ldr	r3, [pc, #240]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f59a:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800f59e:	4b3b      	ldr	r3, [pc, #236]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800f5a6:	4b39      	ldr	r3, [pc, #228]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800f5ae:	4b37      	ldr	r3, [pc, #220]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f5b6:	4a35      	ldr	r2, [pc, #212]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5b8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f5bc:	f043 0302 	orr.w	r3, r3, #2
 800f5c0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800f5c4:	e037      	b.n	800f636 <ProcessRadioRxDone+0x9f6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800f5c6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f5ca:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f5ce:	18d1      	adds	r1, r2, r3
 800f5d0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f5d4:	b29b      	uxth	r3, r3
 800f5d6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f5da:	1ad3      	subs	r3, r2, r3
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	461a      	mov	r2, r3
 800f5e0:	482b      	ldr	r0, [pc, #172]	@ (800f690 <ProcessRadioRxDone+0xa50>)
 800f5e2:	f00b fa24 	bl	801aa2e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800f5e6:	4b29      	ldr	r3, [pc, #164]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5e8:	2203      	movs	r2, #3
 800f5ea:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f5ee:	4b27      	ldr	r3, [pc, #156]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800f5f6:	4b25      	ldr	r3, [pc, #148]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f5f8:	4a25      	ldr	r2, [pc, #148]	@ (800f690 <ProcessRadioRxDone+0xa50>)
 800f5fa:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f5fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f602:	b2da      	uxtb	r2, r3
 800f604:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f608:	1ad3      	subs	r3, r2, r3
 800f60a:	b2da      	uxtb	r2, r3
 800f60c:	4b1f      	ldr	r3, [pc, #124]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f60e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f612:	4a1e      	ldr	r2, [pc, #120]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f614:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f618:	f043 0302 	orr.w	r3, r3, #2
 800f61c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800f620:	e009      	b.n	800f636 <ProcessRadioRxDone+0x9f6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f622:	4b1a      	ldr	r3, [pc, #104]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f624:	2201      	movs	r2, #1
 800f626:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800f62a:	f7ff fae3 	bl	800ebf4 <PrepareRxDoneAbort>
            break;
 800f62e:	e002      	b.n	800f636 <ProcessRadioRxDone+0x9f6>
                        break;
 800f630:	bf00      	nop
 800f632:	e000      	b.n	800f636 <ProcessRadioRxDone+0x9f6>
            break;
 800f634:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f636:	4b15      	ldr	r3, [pc, #84]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f638:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d004      	beq.n	800f64a <ProcessRadioRxDone+0xa0a>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f640:	4b12      	ldr	r3, [pc, #72]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f642:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f646:	2b01      	cmp	r3, #1
 800f648:	d10c      	bne.n	800f664 <ProcessRadioRxDone+0xa24>
    {
        if( MacCtx.NodeAckRequested == true )
 800f64a:	4b10      	ldr	r3, [pc, #64]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f64c:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f650:	2b00      	cmp	r3, #0
 800f652:	d007      	beq.n	800f664 <ProcessRadioRxDone+0xa24>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800f654:	4b0d      	ldr	r3, [pc, #52]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f656:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d002      	beq.n	800f664 <ProcessRadioRxDone+0xa24>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800f65e:	2000      	movs	r0, #0
 800f660:	f000 fcec 	bl	801003c <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800f664:	4b09      	ldr	r3, [pc, #36]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f666:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f66a:	2b02      	cmp	r3, #2
 800f66c:	d006      	beq.n	800f67c <ProcessRadioRxDone+0xa3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800f66e:	4a07      	ldr	r2, [pc, #28]	@ (800f68c <ProcessRadioRxDone+0xa4c>)
 800f670:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f674:	f043 0310 	orr.w	r3, r3, #16
 800f678:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800f67c:	f7ff f9fc 	bl	800ea78 <UpdateRxSlotIdleState>
}
 800f680:	379c      	adds	r7, #156	@ 0x9c
 800f682:	46bd      	mov	sp, r7
 800f684:	bd90      	pop	{r4, r7, pc}
 800f686:	bf00      	nop
 800f688:	20001118 	.word	0x20001118
 800f68c:	20000be4 	.word	0x20000be4
 800f690:	20000e1c 	.word	0x20000e1c

0800f694 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f694:	b580      	push	{r7, lr}
 800f696:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f698:	4b11      	ldr	r3, [pc, #68]	@ (800f6e0 <ProcessRadioTxTimeout+0x4c>)
 800f69a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f69e:	2b02      	cmp	r3, #2
 800f6a0:	d002      	beq.n	800f6a8 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f6a2:	4b10      	ldr	r3, [pc, #64]	@ (800f6e4 <ProcessRadioTxTimeout+0x50>)
 800f6a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6a6:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f6a8:	f7ff f9e6 	bl	800ea78 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f6ac:	4b0e      	ldr	r3, [pc, #56]	@ (800f6e8 <ProcessRadioTxTimeout+0x54>)
 800f6ae:	2202      	movs	r2, #2
 800f6b0:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f6b4:	2002      	movs	r0, #2
 800f6b6:	f004 fee3 	bl	8014480 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f6ba:	4b0b      	ldr	r3, [pc, #44]	@ (800f6e8 <ProcessRadioTxTimeout+0x54>)
 800f6bc:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d003      	beq.n	800f6cc <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 800f6c4:	4b08      	ldr	r3, [pc, #32]	@ (800f6e8 <ProcessRadioTxTimeout+0x54>)
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f6cc:	4a06      	ldr	r2, [pc, #24]	@ (800f6e8 <ProcessRadioTxTimeout+0x54>)
 800f6ce:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f6d2:	f043 0310 	orr.w	r3, r3, #16
 800f6d6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 800f6da:	bf00      	nop
 800f6dc:	bd80      	pop	{r7, pc}
 800f6de:	bf00      	nop
 800f6e0:	20001118 	.word	0x20001118
 800f6e4:	080233a4 	.word	0x080233a4
 800f6e8:	20000be4 	.word	0x20000be4

0800f6ec <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b084      	sub	sp, #16
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	460a      	mov	r2, r1
 800f6f6:	71fb      	strb	r3, [r7, #7]
 800f6f8:	4613      	mov	r3, r2
 800f6fa:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f700:	4b3d      	ldr	r3, [pc, #244]	@ (800f7f8 <HandleRadioRxErrorTimeout+0x10c>)
 800f702:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f706:	2b02      	cmp	r3, #2
 800f708:	d002      	beq.n	800f710 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f70a:	4b3c      	ldr	r3, [pc, #240]	@ (800f7fc <HandleRadioRxErrorTimeout+0x110>)
 800f70c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f70e:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f710:	f004 f9e0 	bl	8013ad4 <LoRaMacClassBIsBeaconExpected>
 800f714:	4603      	mov	r3, r0
 800f716:	2b00      	cmp	r3, #0
 800f718:	d007      	beq.n	800f72a <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f71a:	2002      	movs	r0, #2
 800f71c:	f004 f98e 	bl	8013a3c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f720:	2000      	movs	r0, #0
 800f722:	f004 f9b0 	bl	8013a86 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f726:	2301      	movs	r3, #1
 800f728:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f72a:	4b33      	ldr	r3, [pc, #204]	@ (800f7f8 <HandleRadioRxErrorTimeout+0x10c>)
 800f72c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f730:	2b01      	cmp	r3, #1
 800f732:	d119      	bne.n	800f768 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f734:	f004 f9d5 	bl	8013ae2 <LoRaMacClassBIsPingExpected>
 800f738:	4603      	mov	r3, r0
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d007      	beq.n	800f74e <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f73e:	2000      	movs	r0, #0
 800f740:	f004 f986 	bl	8013a50 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f744:	2000      	movs	r0, #0
 800f746:	f004 f9a7 	bl	8013a98 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f74a:	2301      	movs	r3, #1
 800f74c:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f74e:	f004 f9cf 	bl	8013af0 <LoRaMacClassBIsMulticastExpected>
 800f752:	4603      	mov	r3, r0
 800f754:	2b00      	cmp	r3, #0
 800f756:	d007      	beq.n	800f768 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f758:	2000      	movs	r0, #0
 800f75a:	f004 f983 	bl	8013a64 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f75e:	2000      	movs	r0, #0
 800f760:	f004 f9a3 	bl	8013aaa <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f764:	2301      	movs	r3, #1
 800f766:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f768:	7bfb      	ldrb	r3, [r7, #15]
 800f76a:	f083 0301 	eor.w	r3, r3, #1
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	2b00      	cmp	r3, #0
 800f772:	d03b      	beq.n	800f7ec <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f774:	4b22      	ldr	r3, [pc, #136]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f776:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d122      	bne.n	800f7c4 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f77e:	4b20      	ldr	r3, [pc, #128]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f780:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f784:	2b00      	cmp	r3, #0
 800f786:	d003      	beq.n	800f790 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f788:	4a1d      	ldr	r2, [pc, #116]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f78a:	79fb      	ldrb	r3, [r7, #7]
 800f78c:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f790:	79fb      	ldrb	r3, [r7, #7]
 800f792:	4618      	mov	r0, r3
 800f794:	f004 fe74 	bl	8014480 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f798:	4b17      	ldr	r3, [pc, #92]	@ (800f7f8 <HandleRadioRxErrorTimeout+0x10c>)
 800f79a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f79c:	4618      	mov	r0, r3
 800f79e:	f00f fbbf 	bl	801ef20 <UTIL_TIMER_GetElapsedTime>
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	4b16      	ldr	r3, [pc, #88]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f7a6:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800f7aa:	429a      	cmp	r2, r3
 800f7ac:	d31e      	bcc.n	800f7ec <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f7ae:	4815      	ldr	r0, [pc, #84]	@ (800f804 <HandleRadioRxErrorTimeout+0x118>)
 800f7b0:	f00f fa8a 	bl	801ecc8 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f7b4:	4a12      	ldr	r2, [pc, #72]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f7b6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f7ba:	f043 0310 	orr.w	r3, r3, #16
 800f7be:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 800f7c2:	e013      	b.n	800f7ec <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f7c4:	4b0e      	ldr	r3, [pc, #56]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f7c6:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d003      	beq.n	800f7d6 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f7ce:	4a0c      	ldr	r2, [pc, #48]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f7d0:	79bb      	ldrb	r3, [r7, #6]
 800f7d2:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f7d6:	79bb      	ldrb	r3, [r7, #6]
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f004 fe51 	bl	8014480 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800f7de:	4a08      	ldr	r2, [pc, #32]	@ (800f800 <HandleRadioRxErrorTimeout+0x114>)
 800f7e0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f7e4:	f043 0310 	orr.w	r3, r3, #16
 800f7e8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800f7ec:	f7ff f944 	bl	800ea78 <UpdateRxSlotIdleState>
}
 800f7f0:	bf00      	nop
 800f7f2:	3710      	adds	r7, #16
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bd80      	pop	{r7, pc}
 800f7f8:	20001118 	.word	0x20001118
 800f7fc:	080233a4 	.word	0x080233a4
 800f800:	20000be4 	.word	0x20000be4
 800f804:	20000f7c 	.word	0x20000f7c

0800f808 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f80c:	2106      	movs	r1, #6
 800f80e:	2005      	movs	r0, #5
 800f810:	f7ff ff6c 	bl	800f6ec <HandleRadioRxErrorTimeout>
}
 800f814:	bf00      	nop
 800f816:	bd80      	pop	{r7, pc}

0800f818 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f81c:	2104      	movs	r1, #4
 800f81e:	2003      	movs	r0, #3
 800f820:	f7ff ff64 	bl	800f6ec <HandleRadioRxErrorTimeout>
}
 800f824:	bf00      	nop
 800f826:	bd80      	pop	{r7, pc}

0800f828 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b084      	sub	sp, #16
 800f82c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f82e:	f3ef 8310 	mrs	r3, PRIMASK
 800f832:	607b      	str	r3, [r7, #4]
  return(result);
 800f834:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f836:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f838:	b672      	cpsid	i
}
 800f83a:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f83c:	4b1d      	ldr	r3, [pc, #116]	@ (800f8b4 <LoRaMacHandleIrqEvents+0x8c>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f842:	4b1c      	ldr	r3, [pc, #112]	@ (800f8b4 <LoRaMacHandleIrqEvents+0x8c>)
 800f844:	2200      	movs	r2, #0
 800f846:	601a      	str	r2, [r3, #0]
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	f383 8810 	msr	PRIMASK, r3
}
 800f852:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d027      	beq.n	800f8aa <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f85a:	783b      	ldrb	r3, [r7, #0]
 800f85c:	f003 0320 	and.w	r3, r3, #32
 800f860:	b2db      	uxtb	r3, r3
 800f862:	2b00      	cmp	r3, #0
 800f864:	d001      	beq.n	800f86a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f866:	f7ff f91f 	bl	800eaa8 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f86a:	783b      	ldrb	r3, [r7, #0]
 800f86c:	f003 0310 	and.w	r3, r3, #16
 800f870:	b2db      	uxtb	r3, r3
 800f872:	2b00      	cmp	r3, #0
 800f874:	d001      	beq.n	800f87a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f876:	f7ff f9e3 	bl	800ec40 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f87a:	783b      	ldrb	r3, [r7, #0]
 800f87c:	f003 0308 	and.w	r3, r3, #8
 800f880:	b2db      	uxtb	r3, r3
 800f882:	2b00      	cmp	r3, #0
 800f884:	d001      	beq.n	800f88a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f886:	f7ff ff05 	bl	800f694 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f88a:	783b      	ldrb	r3, [r7, #0]
 800f88c:	f003 0304 	and.w	r3, r3, #4
 800f890:	b2db      	uxtb	r3, r3
 800f892:	2b00      	cmp	r3, #0
 800f894:	d001      	beq.n	800f89a <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f896:	f7ff ffb7 	bl	800f808 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f89a:	783b      	ldrb	r3, [r7, #0]
 800f89c:	f003 0302 	and.w	r3, r3, #2
 800f8a0:	b2db      	uxtb	r3, r3
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d001      	beq.n	800f8aa <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f8a6:	f7ff ffb7 	bl	800f818 <ProcessRadioRxTimeout>
        }
    }
}
 800f8aa:	bf00      	nop
 800f8ac:	3710      	adds	r7, #16
 800f8ae:	46bd      	mov	sp, r7
 800f8b0:	bd80      	pop	{r7, pc}
 800f8b2:	bf00      	nop
 800f8b4:	20001d40 	.word	0x20001d40

0800f8b8 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f8bc:	4b10      	ldr	r3, [pc, #64]	@ (800f900 <LoRaMacIsBusy+0x48>)
 800f8be:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f8c2:	2b01      	cmp	r3, #1
 800f8c4:	d101      	bne.n	800f8ca <LoRaMacIsBusy+0x12>
    {
        return false;
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	e015      	b.n	800f8f6 <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800f8ca:	4b0e      	ldr	r3, [pc, #56]	@ (800f904 <LoRaMacIsBusy+0x4c>)
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	f003 0301 	and.w	r3, r3, #1
 800f8d2:	b2db      	uxtb	r3, r3
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d001      	beq.n	800f8dc <LoRaMacIsBusy+0x24>
    {
        return true;
 800f8d8:	2301      	movs	r3, #1
 800f8da:	e00c      	b.n	800f8f6 <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f8dc:	4b08      	ldr	r3, [pc, #32]	@ (800f900 <LoRaMacIsBusy+0x48>)
 800f8de:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d106      	bne.n	800f8f4 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f8e6:	4b06      	ldr	r3, [pc, #24]	@ (800f900 <LoRaMacIsBusy+0x48>)
 800f8e8:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f8ec:	2b01      	cmp	r3, #1
 800f8ee:	d101      	bne.n	800f8f4 <LoRaMacIsBusy+0x3c>
    {
        return false;
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	e000      	b.n	800f8f6 <LoRaMacIsBusy+0x3e>
    }
    return true;
 800f8f4:	2301      	movs	r3, #1
}
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bc80      	pop	{r7}
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	20000be4 	.word	0x20000be4
 800f904:	20001d40 	.word	0x20001d40

0800f908 <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800f908:	b480      	push	{r7}
 800f90a:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f90c:	4b05      	ldr	r3, [pc, #20]	@ (800f924 <LoRaMacIsStopped+0x1c>)
 800f90e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f912:	2b01      	cmp	r3, #1
 800f914:	d101      	bne.n	800f91a <LoRaMacIsStopped+0x12>
    {
        return true;
 800f916:	2301      	movs	r3, #1
 800f918:	e000      	b.n	800f91c <LoRaMacIsStopped+0x14>
    }
    return false;
 800f91a:	2300      	movs	r3, #0
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	46bd      	mov	sp, r7
 800f920:	bc80      	pop	{r7}
 800f922:	4770      	bx	lr
 800f924:	20000be4 	.word	0x20000be4

0800f928 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f928:	b480      	push	{r7}
 800f92a:	b083      	sub	sp, #12
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	4603      	mov	r3, r0
 800f930:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f932:	4a04      	ldr	r2, [pc, #16]	@ (800f944 <LoRaMacEnableRequests+0x1c>)
 800f934:	79fb      	ldrb	r3, [r7, #7]
 800f936:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 800f93a:	bf00      	nop
 800f93c:	370c      	adds	r7, #12
 800f93e:	46bd      	mov	sp, r7
 800f940:	bc80      	pop	{r7}
 800f942:	4770      	bx	lr
 800f944:	20000be4 	.word	0x20000be4

0800f948 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b082      	sub	sp, #8
 800f94c:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f94e:	4b2c      	ldr	r3, [pc, #176]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f950:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f954:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f956:	4b2a      	ldr	r3, [pc, #168]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f958:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d14a      	bne.n	800f9f6 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f960:	4b27      	ldr	r3, [pc, #156]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f962:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f966:	f003 0301 	and.w	r3, r3, #1
 800f96a:	b2db      	uxtb	r3, r3
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d006      	beq.n	800f97e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f970:	4a23      	ldr	r2, [pc, #140]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f972:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f976:	f36f 0300 	bfc	r3, #0, #1
 800f97a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f97e:	4b20      	ldr	r3, [pc, #128]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f980:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f984:	f003 0304 	and.w	r3, r3, #4
 800f988:	b2db      	uxtb	r3, r3
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d006      	beq.n	800f99c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f98e:	4a1c      	ldr	r2, [pc, #112]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f990:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f994:	f36f 0382 	bfc	r3, #2, #1
 800f998:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f99c:	2001      	movs	r0, #1
 800f99e:	f7ff ffc3 	bl	800f928 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f9a2:	793b      	ldrb	r3, [r7, #4]
 800f9a4:	f003 0301 	and.w	r3, r3, #1
 800f9a8:	b2db      	uxtb	r3, r3
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d005      	beq.n	800f9ba <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f9ae:	4b14      	ldr	r3, [pc, #80]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f9b0:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	4813      	ldr	r0, [pc, #76]	@ (800fa04 <LoRaMacHandleRequestEvents+0xbc>)
 800f9b8:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f9ba:	793b      	ldrb	r3, [r7, #4]
 800f9bc:	f003 0304 	and.w	r3, r3, #4
 800f9c0:	b2db      	uxtb	r3, r3
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d00e      	beq.n	800f9e4 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f9c6:	4810      	ldr	r0, [pc, #64]	@ (800fa08 <LoRaMacHandleRequestEvents+0xc0>)
 800f9c8:	f004 fda8 	bl	801451c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f9cc:	f004 fdf8 	bl	80145c0 <LoRaMacConfirmQueueGetCnt>
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d006      	beq.n	800f9e4 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f9d6:	4a0a      	ldr	r2, [pc, #40]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f9d8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f9dc:	f043 0304 	orr.w	r3, r3, #4
 800f9e0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f9e4:	f004 f8a2 	bl	8013b2c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f9e8:	4a05      	ldr	r2, [pc, #20]	@ (800fa00 <LoRaMacHandleRequestEvents+0xb8>)
 800f9ea:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f9ee:	f36f 1304 	bfc	r3, #4, #1
 800f9f2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 800f9f6:	bf00      	nop
 800f9f8:	3708      	adds	r7, #8
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
 800f9fe:	bf00      	nop
 800fa00:	20000be4 	.word	0x20000be4
 800fa04:	20001024 	.word	0x20001024
 800fa08:	20001038 	.word	0x20001038

0800fa0c <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800fa10:	4b16      	ldr	r3, [pc, #88]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa12:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fa16:	f003 0308 	and.w	r3, r3, #8
 800fa1a:	b2db      	uxtb	r3, r3
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d00d      	beq.n	800fa3c <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800fa20:	4a12      	ldr	r2, [pc, #72]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa22:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fa26:	f36f 03c3 	bfc	r3, #3, #1
 800fa2a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800fa2e:	4b0f      	ldr	r3, [pc, #60]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa30:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fa34:	68db      	ldr	r3, [r3, #12]
 800fa36:	490e      	ldr	r1, [pc, #56]	@ (800fa70 <LoRaMacHandleIndicationEvents+0x64>)
 800fa38:	480e      	ldr	r0, [pc, #56]	@ (800fa74 <LoRaMacHandleIndicationEvents+0x68>)
 800fa3a:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800fa3c:	4b0b      	ldr	r3, [pc, #44]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa3e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fa42:	f003 0302 	and.w	r3, r3, #2
 800fa46:	b2db      	uxtb	r3, r3
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d00d      	beq.n	800fa68 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800fa4c:	4a07      	ldr	r2, [pc, #28]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa4e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fa52:	f36f 0341 	bfc	r3, #1, #1
 800fa56:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800fa5a:	4b04      	ldr	r3, [pc, #16]	@ (800fa6c <LoRaMacHandleIndicationEvents+0x60>)
 800fa5c:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fa60:	685b      	ldr	r3, [r3, #4]
 800fa62:	4903      	ldr	r1, [pc, #12]	@ (800fa70 <LoRaMacHandleIndicationEvents+0x64>)
 800fa64:	4804      	ldr	r0, [pc, #16]	@ (800fa78 <LoRaMacHandleIndicationEvents+0x6c>)
 800fa66:	4798      	blx	r3
    }
}
 800fa68:	bf00      	nop
 800fa6a:	bd80      	pop	{r7, pc}
 800fa6c:	20000be4 	.word	0x20000be4
 800fa70:	20001070 	.word	0x20001070
 800fa74:	2000104c 	.word	0x2000104c
 800fa78:	20001004 	.word	0x20001004

0800fa7c <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b082      	sub	sp, #8
 800fa80:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fa82:	4b2a      	ldr	r3, [pc, #168]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fa84:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fa88:	f003 0301 	and.w	r3, r3, #1
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d048      	beq.n	800fb24 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800fa92:	2300      	movs	r3, #0
 800fa94:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800fa96:	2300      	movs	r3, #0
 800fa98:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800fa9a:	4b24      	ldr	r3, [pc, #144]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fa9c:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d004      	beq.n	800faae <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800faa4:	4b21      	ldr	r3, [pc, #132]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800faa6:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800faaa:	2b03      	cmp	r3, #3
 800faac:	d104      	bne.n	800fab8 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800faae:	f002 f959 	bl	8011d64 <CheckRetransUnconfirmedUplink>
 800fab2:	4603      	mov	r3, r0
 800fab4:	71fb      	strb	r3, [r7, #7]
 800fab6:	e010      	b.n	800fada <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800fab8:	4b1c      	ldr	r3, [pc, #112]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800faba:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800fabe:	2b01      	cmp	r3, #1
 800fac0:	d10b      	bne.n	800fada <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800fac2:	4b1a      	ldr	r3, [pc, #104]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fac4:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d004      	beq.n	800fad6 <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800facc:	f002 f976 	bl	8011dbc <CheckRetransConfirmedUplink>
 800fad0:	4603      	mov	r3, r0
 800fad2:	71fb      	strb	r3, [r7, #7]
 800fad4:	e001      	b.n	800fada <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800fad6:	2301      	movs	r3, #1
 800fad8:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800fada:	79fb      	ldrb	r3, [r7, #7]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d00d      	beq.n	800fafc <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800fae0:	4813      	ldr	r0, [pc, #76]	@ (800fb30 <LoRaMacHandleMcpsRequest+0xb4>)
 800fae2:	f00f f8f1 	bl	801ecc8 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800fae6:	4b11      	ldr	r3, [pc, #68]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fae8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800faec:	f023 0320 	bic.w	r3, r3, #32
 800faf0:	4a0e      	ldr	r2, [pc, #56]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800faf2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800faf6:	f002 f99b 	bl	8011e30 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800fafa:	e013      	b.n	800fb24 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800fafc:	79bb      	ldrb	r3, [r7, #6]
 800fafe:	f083 0301 	eor.w	r3, r3, #1
 800fb02:	b2db      	uxtb	r3, r3
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d00d      	beq.n	800fb24 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800fb08:	4a08      	ldr	r2, [pc, #32]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fb0a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fb0e:	f36f 1304 	bfc	r3, #4, #1
 800fb12:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 800fb16:	4b05      	ldr	r3, [pc, #20]	@ (800fb2c <LoRaMacHandleMcpsRequest+0xb0>)
 800fb18:	2200      	movs	r2, #0
 800fb1a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 800fb1e:	2000      	movs	r0, #0
 800fb20:	f000 f9c8 	bl	800feb4 <OnTxDelayedTimerEvent>
}
 800fb24:	bf00      	nop
 800fb26:	3708      	adds	r7, #8
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	bd80      	pop	{r7, pc}
 800fb2c:	20000be4 	.word	0x20000be4
 800fb30:	20000f4c 	.word	0x20000f4c

0800fb34 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800fb38:	4b18      	ldr	r3, [pc, #96]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb3a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fb3e:	f003 0304 	and.w	r3, r3, #4
 800fb42:	b2db      	uxtb	r3, r3
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d026      	beq.n	800fb96 <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800fb48:	2001      	movs	r0, #1
 800fb4a:	f004 fccd 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d012      	beq.n	800fb7a <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800fb54:	2001      	movs	r0, #1
 800fb56:	f004 fc69 	bl	801442c <LoRaMacConfirmQueueGetStatus>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d103      	bne.n	800fb68 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800fb60:	4b0e      	ldr	r3, [pc, #56]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb62:	2200      	movs	r2, #0
 800fb64:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800fb68:	4b0c      	ldr	r3, [pc, #48]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb6a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fb6e:	f023 0302 	bic.w	r3, r3, #2
 800fb72:	4a0a      	ldr	r2, [pc, #40]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb74:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800fb78:	e00d      	b.n	800fb96 <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800fb7a:	2006      	movs	r0, #6
 800fb7c:	f004 fcb4 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800fb80:	4603      	mov	r3, r0
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d007      	beq.n	800fb96 <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800fb86:	4b05      	ldr	r3, [pc, #20]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb88:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fb8c:	f023 0302 	bic.w	r3, r3, #2
 800fb90:	4a02      	ldr	r2, [pc, #8]	@ (800fb9c <LoRaMacHandleMlmeRequest+0x68>)
 800fb92:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800fb96:	bf00      	nop
 800fb98:	bd80      	pop	{r7, pc}
 800fb9a:	bf00      	nop
 800fb9c:	20000be4 	.word	0x20000be4

0800fba0 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800fba0:	b580      	push	{r7, lr}
 800fba2:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800fba4:	200b      	movs	r0, #11
 800fba6:	f004 fc9f 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 800fbaa:	4603      	mov	r3, r0
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d019      	beq.n	800fbe4 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800fbb0:	4b0e      	ldr	r3, [pc, #56]	@ (800fbec <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800fbb2:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fbb6:	f003 0301 	and.w	r3, r3, #1
 800fbba:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d111      	bne.n	800fbe4 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800fbc0:	4b0a      	ldr	r3, [pc, #40]	@ (800fbec <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800fbc2:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fbc6:	f003 0304 	and.w	r3, r3, #4
 800fbca:	b2db      	uxtb	r3, r3
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d009      	beq.n	800fbe4 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800fbd0:	4b06      	ldr	r3, [pc, #24]	@ (800fbec <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800fbd2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fbd6:	f023 0302 	bic.w	r3, r3, #2
 800fbda:	4a04      	ldr	r2, [pc, #16]	@ (800fbec <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800fbdc:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	e000      	b.n	800fbe6 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800fbe4:	2300      	movs	r3, #0
}
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	bd80      	pop	{r7, pc}
 800fbea:	bf00      	nop
 800fbec:	20000be4 	.word	0x20000be4

0800fbf0 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800fbf0:	b480      	push	{r7}
 800fbf2:	b083      	sub	sp, #12
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	71fb      	strb	r3, [r7, #7]
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	71bb      	strb	r3, [r7, #6]
 800fbfe:	4613      	mov	r3, r2
 800fc00:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800fc02:	79fb      	ldrb	r3, [r7, #7]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d00a      	beq.n	800fc1e <CheckForMinimumAbpDatarate+0x2e>
 800fc08:	79bb      	ldrb	r3, [r7, #6]
 800fc0a:	2b01      	cmp	r3, #1
 800fc0c:	d107      	bne.n	800fc1e <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800fc0e:	797b      	ldrb	r3, [r7, #5]
 800fc10:	f083 0301 	eor.w	r3, r3, #1
 800fc14:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d001      	beq.n	800fc1e <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	e000      	b.n	800fc20 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800fc1e:	2300      	movs	r3, #0
}
 800fc20:	4618      	mov	r0, r3
 800fc22:	370c      	adds	r7, #12
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bc80      	pop	{r7}
 800fc28:	4770      	bx	lr
	...

0800fc2c <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800fc2c:	b480      	push	{r7}
 800fc2e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800fc30:	4b0d      	ldr	r3, [pc, #52]	@ (800fc68 <LoRaMacCheckForRxAbort+0x3c>)
 800fc32:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d00f      	beq.n	800fc5e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800fc3e:	4b0a      	ldr	r3, [pc, #40]	@ (800fc68 <LoRaMacCheckForRxAbort+0x3c>)
 800fc40:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc48:	4a07      	ldr	r2, [pc, #28]	@ (800fc68 <LoRaMacCheckForRxAbort+0x3c>)
 800fc4a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800fc4e:	4b06      	ldr	r3, [pc, #24]	@ (800fc68 <LoRaMacCheckForRxAbort+0x3c>)
 800fc50:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc54:	f023 0302 	bic.w	r3, r3, #2
 800fc58:	4a03      	ldr	r2, [pc, #12]	@ (800fc68 <LoRaMacCheckForRxAbort+0x3c>)
 800fc5a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800fc5e:	bf00      	nop
 800fc60:	46bd      	mov	sp, r7
 800fc62:	bc80      	pop	{r7}
 800fc64:	4770      	bx	lr
 800fc66:	bf00      	nop
 800fc68:	20000be4 	.word	0x20000be4

0800fc6c <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b084      	sub	sp, #16
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800fc74:	2300      	movs	r3, #0
 800fc76:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800fc78:	2300      	movs	r3, #0
 800fc7a:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800fc7c:	4b51      	ldr	r3, [pc, #324]	@ (800fdc4 <LoRaMacHandleNvm+0x158>)
 800fc7e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f040 8099 	bne.w	800fdba <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	2124      	movs	r1, #36	@ 0x24
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	f00a ff23 	bl	801aad8 <Crc32>
 800fc92:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc98:	68ba      	ldr	r2, [r7, #8]
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d006      	beq.n	800fcac <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	68ba      	ldr	r2, [r7, #8]
 800fca2:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800fca4:	89fb      	ldrh	r3, [r7, #14]
 800fca6:	f043 0301 	orr.w	r3, r3, #1
 800fcaa:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	3328      	adds	r3, #40	@ 0x28
 800fcb0:	211c      	movs	r1, #28
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f00a ff10 	bl	801aad8 <Crc32>
 800fcb8:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fcbe:	68ba      	ldr	r2, [r7, #8]
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d006      	beq.n	800fcd2 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	68ba      	ldr	r2, [r7, #8]
 800fcc8:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800fcca:	89fb      	ldrh	r3, [r7, #14]
 800fccc:	f043 0302 	orr.w	r3, r3, #2
 800fcd0:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	3348      	adds	r3, #72	@ 0x48
 800fcd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800fcda:	4618      	mov	r0, r3
 800fcdc:	f00a fefc 	bl	801aad8 <Crc32>
 800fce0:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800fce8:	68ba      	ldr	r2, [r7, #8]
 800fcea:	429a      	cmp	r2, r3
 800fcec:	d007      	beq.n	800fcfe <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	68ba      	ldr	r2, [r7, #8]
 800fcf2:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800fcf6:	89fb      	ldrh	r3, [r7, #14]
 800fcf8:	f043 0304 	orr.w	r3, r3, #4
 800fcfc:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 800fd04:	21d4      	movs	r1, #212	@ 0xd4
 800fd06:	4618      	mov	r0, r3
 800fd08:	f00a fee6 	bl	801aad8 <Crc32>
 800fd0c:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800fd14:	68ba      	ldr	r2, [r7, #8]
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d007      	beq.n	800fd2a <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	68ba      	ldr	r2, [r7, #8]
 800fd1e:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800fd22:	89fb      	ldrh	r3, [r7, #14]
 800fd24:	f043 0308 	orr.w	r3, r3, #8
 800fd28:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 800fd30:	2110      	movs	r1, #16
 800fd32:	4618      	mov	r0, r3
 800fd34:	f00a fed0 	bl	801aad8 <Crc32>
 800fd38:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 800fd40:	68ba      	ldr	r2, [r7, #8]
 800fd42:	429a      	cmp	r2, r3
 800fd44:	d007      	beq.n	800fd56 <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	68ba      	ldr	r2, [r7, #8]
 800fd4a:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800fd4e:	89fb      	ldrh	r3, [r7, #14]
 800fd50:	f043 0310 	orr.w	r3, r3, #16
 800fd54:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 800fd5c:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800fd60:	4618      	mov	r0, r3
 800fd62:	f00a feb9 	bl	801aad8 <Crc32>
 800fd66:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 800fd6e:	68ba      	ldr	r2, [r7, #8]
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d007      	beq.n	800fd84 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	68ba      	ldr	r2, [r7, #8]
 800fd78:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800fd7c:	89fb      	ldrh	r3, [r7, #14]
 800fd7e:	f043 0320 	orr.w	r3, r3, #32
 800fd82:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 800fd8a:	2114      	movs	r1, #20
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f00a fea3 	bl	801aad8 <Crc32>
 800fd92:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 800fd9a:	68ba      	ldr	r2, [r7, #8]
 800fd9c:	429a      	cmp	r2, r3
 800fd9e:	d007      	beq.n	800fdb0 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	68ba      	ldr	r2, [r7, #8]
 800fda4:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800fda8:	89fb      	ldrh	r3, [r7, #14]
 800fdaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdae:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800fdb0:	89fb      	ldrh	r3, [r7, #14]
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	f002 f88e 	bl	8011ed4 <CallNvmDataChangeCallback>
 800fdb8:	e000      	b.n	800fdbc <LoRaMacHandleNvm+0x150>
        return;
 800fdba:	bf00      	nop
}
 800fdbc:	3710      	adds	r7, #16
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bd80      	pop	{r7, pc}
 800fdc2:	bf00      	nop
 800fdc4:	20000be4 	.word	0x20000be4

0800fdc8 <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b084      	sub	sp, #16
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
 800fdd0:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d00d      	beq.n	800fdf4 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800fdd8:	6838      	ldr	r0, [r7, #0]
 800fdda:	f00f f8a1 	bl	801ef20 <UTIL_TIMER_GetElapsedTime>
 800fdde:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	429a      	cmp	r2, r3
 800fde6:	d905      	bls.n	800fdf4 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800fde8:	4b05      	ldr	r3, [pc, #20]	@ (800fe00 <LoRaMacHandleResponseTimeout+0x38>)
 800fdea:	2200      	movs	r2, #0
 800fdec:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	e000      	b.n	800fdf6 <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800fdf4:	2300      	movs	r3, #0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3710      	adds	r7, #16
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}
 800fdfe:	bf00      	nop
 800fe00:	20001118 	.word	0x20001118

0800fe04 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800fe0e:	f7ff fd0b 	bl	800f828 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800fe12:	f003 fefa 	bl	8013c0a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800fe16:	4b25      	ldr	r3, [pc, #148]	@ (800feac <LoRaMacProcess+0xa8>)
 800fe18:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fe1c:	f003 0310 	and.w	r3, r3, #16
 800fe20:	b2db      	uxtb	r3, r3
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d023      	beq.n	800fe6e <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800fe26:	2000      	movs	r0, #0
 800fe28:	f7ff fd7e 	bl	800f928 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800fe2c:	f7ff fefe 	bl	800fc2c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800fe30:	f002 f86e 	bl	8011f10 <IsRequestPending>
 800fe34:	4603      	mov	r3, r0
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d006      	beq.n	800fe48 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800fe3a:	f7ff feb1 	bl	800fba0 <LoRaMacCheckForBeaconAcquisition>
 800fe3e:	4603      	mov	r3, r0
 800fe40:	461a      	mov	r2, r3
 800fe42:	79fb      	ldrb	r3, [r7, #7]
 800fe44:	4313      	orrs	r3, r2
 800fe46:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800fe48:	79fb      	ldrb	r3, [r7, #7]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d103      	bne.n	800fe56 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800fe4e:	f7ff fe71 	bl	800fb34 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800fe52:	f7ff fe13 	bl	800fa7c <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800fe56:	f7ff fd77 	bl	800f948 <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fe5a:	2001      	movs	r0, #1
 800fe5c:	f7ff fd64 	bl	800f928 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800fe60:	4a12      	ldr	r2, [pc, #72]	@ (800feac <LoRaMacProcess+0xa8>)
 800fe62:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fe66:	f043 0320 	orr.w	r3, r3, #32
 800fe6a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 800fe6e:	f7ff fdcd 	bl	800fa0c <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800fe72:	4b0e      	ldr	r3, [pc, #56]	@ (800feac <LoRaMacProcess+0xa8>)
 800fe74:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800fe78:	2b02      	cmp	r3, #2
 800fe7a:	d101      	bne.n	800fe80 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 800fe7c:	f001 fc32 	bl	80116e4 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800fe80:	4b0a      	ldr	r3, [pc, #40]	@ (800feac <LoRaMacProcess+0xa8>)
 800fe82:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fe86:	f003 0320 	and.w	r3, r3, #32
 800fe8a:	b2db      	uxtb	r3, r3
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d009      	beq.n	800fea4 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800fe90:	4a06      	ldr	r2, [pc, #24]	@ (800feac <LoRaMacProcess+0xa8>)
 800fe92:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fe96:	f36f 1345 	bfc	r3, #5, #1
 800fe9a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 800fe9e:	4804      	ldr	r0, [pc, #16]	@ (800feb0 <LoRaMacProcess+0xac>)
 800fea0:	f7ff fee4 	bl	800fc6c <LoRaMacHandleNvm>
    }
}
 800fea4:	bf00      	nop
 800fea6:	3708      	adds	r7, #8
 800fea8:	46bd      	mov	sp, r7
 800feaa:	bd80      	pop	{r7, pc}
 800feac:	20000be4 	.word	0x20000be4
 800feb0:	20001118 	.word	0x20001118

0800feb4 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b082      	sub	sp, #8
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800febc:	481e      	ldr	r0, [pc, #120]	@ (800ff38 <OnTxDelayedTimerEvent+0x84>)
 800febe:	f00e ff03 	bl	801ecc8 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800fec2:	4b1e      	ldr	r3, [pc, #120]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800fec4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fec8:	f023 0320 	bic.w	r3, r3, #32
 800fecc:	4a1b      	ldr	r2, [pc, #108]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800fece:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800fed2:	4b1b      	ldr	r3, [pc, #108]	@ (800ff40 <OnTxDelayedTimerEvent+0x8c>)
 800fed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fed8:	4a18      	ldr	r2, [pc, #96]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800feda:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 800fede:	4611      	mov	r1, r2
 800fee0:	4618      	mov	r0, r3
 800fee2:	f7ff ff71 	bl	800fdc8 <LoRaMacHandleResponseTimeout>
 800fee6:	4603      	mov	r3, r0
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d11e      	bne.n	800ff2a <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800feec:	2001      	movs	r0, #1
 800feee:	f001 f943 	bl	8011178 <ScheduleTx>
 800fef2:	4603      	mov	r3, r0
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d01a      	beq.n	800ff2e <OnTxDelayedTimerEvent+0x7a>
 800fef8:	2b0b      	cmp	r3, #11
 800fefa:	d018      	beq.n	800ff2e <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800fefc:	4b10      	ldr	r3, [pc, #64]	@ (800ff40 <OnTxDelayedTimerEvent+0x8c>)
 800fefe:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800ff02:	b2da      	uxtb	r2, r3
 800ff04:	4b0d      	ldr	r3, [pc, #52]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800ff06:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800ff0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800ff0c:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 800ff10:	4b0a      	ldr	r3, [pc, #40]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800ff12:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800ff16:	4b09      	ldr	r3, [pc, #36]	@ (800ff3c <OnTxDelayedTimerEvent+0x88>)
 800ff18:	2209      	movs	r2, #9
 800ff1a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800ff1e:	2009      	movs	r0, #9
 800ff20:	f004 faae 	bl	8014480 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800ff24:	f001 ff84 	bl	8011e30 <StopRetransmission>
            break;
 800ff28:	e002      	b.n	800ff30 <OnTxDelayedTimerEvent+0x7c>
        return;
 800ff2a:	bf00      	nop
 800ff2c:	e000      	b.n	800ff30 <OnTxDelayedTimerEvent+0x7c>
            break;
 800ff2e:	bf00      	nop
        }
    }
}
 800ff30:	3708      	adds	r7, #8
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	20000f4c 	.word	0x20000f4c
 800ff3c:	20000be4 	.word	0x20000be4
 800ff40:	20001118 	.word	0x20001118

0800ff44 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b082      	sub	sp, #8
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800ff4c:	4b17      	ldr	r3, [pc, #92]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff4e:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800ff52:	4b16      	ldr	r3, [pc, #88]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff54:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800ff58:	4b15      	ldr	r3, [pc, #84]	@ (800ffb0 <OnRxWindow1TimerEvent+0x6c>)
 800ff5a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800ff5e:	b25a      	sxtb	r2, r3
 800ff60:	4b12      	ldr	r3, [pc, #72]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff62:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ff66:	4b12      	ldr	r3, [pc, #72]	@ (800ffb0 <OnRxWindow1TimerEvent+0x6c>)
 800ff68:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800ff6c:	4b0f      	ldr	r3, [pc, #60]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff6e:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800ff72:	4b0f      	ldr	r3, [pc, #60]	@ (800ffb0 <OnRxWindow1TimerEvent+0x6c>)
 800ff74:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800ff78:	4b0c      	ldr	r3, [pc, #48]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff7a:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800ff7e:	4b0b      	ldr	r3, [pc, #44]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff80:	2200      	movs	r2, #0
 800ff82:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800ff86:	4b09      	ldr	r3, [pc, #36]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff88:	2200      	movs	r2, #0
 800ff8a:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800ff8e:	4b08      	ldr	r3, [pc, #32]	@ (800ffb0 <OnRxWindow1TimerEvent+0x6c>)
 800ff90:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800ff94:	4b05      	ldr	r3, [pc, #20]	@ (800ffac <OnRxWindow1TimerEvent+0x68>)
 800ff96:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800ff9a:	4906      	ldr	r1, [pc, #24]	@ (800ffb4 <OnRxWindow1TimerEvent+0x70>)
 800ff9c:	4806      	ldr	r0, [pc, #24]	@ (800ffb8 <OnRxWindow1TimerEvent+0x74>)
 800ff9e:	f001 fb6d 	bl	801167c <RxWindowSetup>
}
 800ffa2:	bf00      	nop
 800ffa4:	3708      	adds	r7, #8
 800ffa6:	46bd      	mov	sp, r7
 800ffa8:	bd80      	pop	{r7, pc}
 800ffaa:	bf00      	nop
 800ffac:	20000be4 	.word	0x20000be4
 800ffb0:	20001118 	.word	0x20001118
 800ffb4:	20000f9c 	.word	0x20000f9c
 800ffb8:	20000f64 	.word	0x20000f64

0800ffbc <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b082      	sub	sp, #8
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ffc4:	4b19      	ldr	r3, [pc, #100]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800ffc6:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d029      	beq.n	8010022 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800ffce:	4b17      	ldr	r3, [pc, #92]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800ffd0:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800ffd4:	4b15      	ldr	r3, [pc, #84]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800ffd6:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800ffda:	4b15      	ldr	r3, [pc, #84]	@ (8010030 <OnRxWindow2TimerEvent+0x74>)
 800ffdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ffde:	4a13      	ldr	r2, [pc, #76]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800ffe0:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ffe4:	4b12      	ldr	r3, [pc, #72]	@ (8010030 <OnRxWindow2TimerEvent+0x74>)
 800ffe6:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800ffea:	4b10      	ldr	r3, [pc, #64]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800ffec:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800fff0:	4b0f      	ldr	r3, [pc, #60]	@ (8010030 <OnRxWindow2TimerEvent+0x74>)
 800fff2:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800fff6:	4b0d      	ldr	r3, [pc, #52]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800fff8:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fffc:	4b0b      	ldr	r3, [pc, #44]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 800fffe:	2200      	movs	r2, #0
 8010000:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010004:	4b09      	ldr	r3, [pc, #36]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 8010006:	2201      	movs	r2, #1
 8010008:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801000c:	4b08      	ldr	r3, [pc, #32]	@ (8010030 <OnRxWindow2TimerEvent+0x74>)
 801000e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010012:	4b06      	ldr	r3, [pc, #24]	@ (801002c <OnRxWindow2TimerEvent+0x70>)
 8010014:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8010018:	4906      	ldr	r1, [pc, #24]	@ (8010034 <OnRxWindow2TimerEvent+0x78>)
 801001a:	4807      	ldr	r0, [pc, #28]	@ (8010038 <OnRxWindow2TimerEvent+0x7c>)
 801001c:	f001 fb2e 	bl	801167c <RxWindowSetup>
 8010020:	e000      	b.n	8010024 <OnRxWindow2TimerEvent+0x68>
        return;
 8010022:	bf00      	nop
}
 8010024:	3708      	adds	r7, #8
 8010026:	46bd      	mov	sp, r7
 8010028:	bd80      	pop	{r7, pc}
 801002a:	bf00      	nop
 801002c:	20000be4 	.word	0x20000be4
 8010030:	20001118 	.word	0x20001118
 8010034:	20000fb4 	.word	0x20000fb4
 8010038:	20000f7c 	.word	0x20000f7c

0801003c <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b082      	sub	sp, #8
 8010040:	af00      	add	r7, sp, #0
 8010042:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8010044:	4808      	ldr	r0, [pc, #32]	@ (8010068 <OnRetransmitTimeoutTimerEvent+0x2c>)
 8010046:	f00e fe3f 	bl	801ecc8 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801004a:	4b08      	ldr	r3, [pc, #32]	@ (801006c <OnRetransmitTimeoutTimerEvent+0x30>)
 801004c:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010050:	2b00      	cmp	r3, #0
 8010052:	d003      	beq.n	801005c <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 8010054:	4b05      	ldr	r3, [pc, #20]	@ (801006c <OnRetransmitTimeoutTimerEvent+0x30>)
 8010056:	2201      	movs	r2, #1
 8010058:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 801005c:	f001 ff24 	bl	8011ea8 <OnMacProcessNotify>
}
 8010060:	bf00      	nop
 8010062:	3708      	adds	r7, #8
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}
 8010068:	20000fe4 	.word	0x20000fe4
 801006c:	20000be4 	.word	0x20000be4

08010070 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b084      	sub	sp, #16
 8010074:	af00      	add	r7, sp, #0
 8010076:	60ba      	str	r2, [r7, #8]
 8010078:	607b      	str	r3, [r7, #4]
 801007a:	4603      	mov	r3, r0
 801007c:	73fb      	strb	r3, [r7, #15]
 801007e:	460b      	mov	r3, r1
 8010080:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	2b00      	cmp	r3, #0
 8010086:	d005      	beq.n	8010094 <GetFCntDown+0x24>
 8010088:	69bb      	ldr	r3, [r7, #24]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d002      	beq.n	8010094 <GetFCntDown+0x24>
 801008e:	69fb      	ldr	r3, [r7, #28]
 8010090:	2b00      	cmp	r3, #0
 8010092:	d101      	bne.n	8010098 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010094:	2309      	movs	r3, #9
 8010096:	e028      	b.n	80100ea <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8010098:	7bfb      	ldrb	r3, [r7, #15]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d016      	beq.n	80100cc <GetFCntDown+0x5c>
 801009e:	2b01      	cmp	r3, #1
 80100a0:	d118      	bne.n	80100d4 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 80100a2:	79bb      	ldrb	r3, [r7, #6]
 80100a4:	2b01      	cmp	r3, #1
 80100a6:	d10d      	bne.n	80100c4 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80100a8:	7bbb      	ldrb	r3, [r7, #14]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d002      	beq.n	80100b4 <GetFCntDown+0x44>
 80100ae:	7bbb      	ldrb	r3, [r7, #14]
 80100b0:	2b03      	cmp	r3, #3
 80100b2:	d103      	bne.n	80100bc <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80100b4:	69bb      	ldr	r3, [r7, #24]
 80100b6:	2202      	movs	r2, #2
 80100b8:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80100ba:	e00d      	b.n	80100d8 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80100bc:	69bb      	ldr	r3, [r7, #24]
 80100be:	2201      	movs	r2, #1
 80100c0:	701a      	strb	r2, [r3, #0]
            break;
 80100c2:	e009      	b.n	80100d8 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80100c4:	69bb      	ldr	r3, [r7, #24]
 80100c6:	2203      	movs	r2, #3
 80100c8:	701a      	strb	r2, [r3, #0]
            break;
 80100ca:	e005      	b.n	80100d8 <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80100cc:	69bb      	ldr	r3, [r7, #24]
 80100ce:	2204      	movs	r2, #4
 80100d0:	701a      	strb	r2, [r3, #0]
            break;
 80100d2:	e001      	b.n	80100d8 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80100d4:	2305      	movs	r3, #5
 80100d6:	e008      	b.n	80100ea <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 80100d8:	69bb      	ldr	r3, [r7, #24]
 80100da:	7818      	ldrb	r0, [r3, #0]
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	89db      	ldrh	r3, [r3, #14]
 80100e0:	69fa      	ldr	r2, [r7, #28]
 80100e2:	4619      	mov	r1, r3
 80100e4:	f004 fe0a 	bl	8014cfc <LoRaMacCryptoGetFCntDown>
 80100e8:	4603      	mov	r3, r0
}
 80100ea:	4618      	mov	r0, r3
 80100ec:	3710      	adds	r7, #16
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}
	...

080100f4 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 80100f4:	b5b0      	push	{r4, r5, r7, lr}
 80100f6:	b084      	sub	sp, #16
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	4603      	mov	r3, r0
 80100fc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100fe:	2303      	movs	r3, #3
 8010100:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010102:	4b6e      	ldr	r3, [pc, #440]	@ (80102bc <SwitchClass+0x1c8>)
 8010104:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010108:	2b02      	cmp	r3, #2
 801010a:	f000 80bb 	beq.w	8010284 <SwitchClass+0x190>
 801010e:	2b02      	cmp	r3, #2
 8010110:	f300 80ce 	bgt.w	80102b0 <SwitchClass+0x1bc>
 8010114:	2b00      	cmp	r3, #0
 8010116:	d003      	beq.n	8010120 <SwitchClass+0x2c>
 8010118:	2b01      	cmp	r3, #1
 801011a:	f000 80a5 	beq.w	8010268 <SwitchClass+0x174>
 801011e:	e0c7      	b.n	80102b0 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010120:	79fb      	ldrb	r3, [r7, #7]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d109      	bne.n	801013a <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010126:	4b65      	ldr	r3, [pc, #404]	@ (80102bc <SwitchClass+0x1c8>)
 8010128:	4a64      	ldr	r2, [pc, #400]	@ (80102bc <SwitchClass+0x1c8>)
 801012a:	3374      	adds	r3, #116	@ 0x74
 801012c:	326c      	adds	r2, #108	@ 0x6c
 801012e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010132:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010136:	2300      	movs	r3, #0
 8010138:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 801013a:	79fb      	ldrb	r3, [r7, #7]
 801013c:	2b01      	cmp	r3, #1
 801013e:	d10c      	bne.n	801015a <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010140:	79fb      	ldrb	r3, [r7, #7]
 8010142:	4618      	mov	r0, r3
 8010144:	f003 fcf8 	bl	8013b38 <LoRaMacClassBSwitchClass>
 8010148:	4603      	mov	r3, r0
 801014a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 801014c:	7bfb      	ldrb	r3, [r7, #15]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d103      	bne.n	801015a <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010152:	4a5a      	ldr	r2, [pc, #360]	@ (80102bc <SwitchClass+0x1c8>)
 8010154:	79fb      	ldrb	r3, [r7, #7]
 8010156:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 801015a:	79fb      	ldrb	r3, [r7, #7]
 801015c:	2b02      	cmp	r3, #2
 801015e:	f040 80a2 	bne.w	80102a6 <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010162:	4a56      	ldr	r2, [pc, #344]	@ (80102bc <SwitchClass+0x1c8>)
 8010164:	79fb      	ldrb	r3, [r7, #7]
 8010166:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801016a:	4a55      	ldr	r2, [pc, #340]	@ (80102c0 <SwitchClass+0x1cc>)
 801016c:	4b54      	ldr	r3, [pc, #336]	@ (80102c0 <SwitchClass+0x1cc>)
 801016e:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8010172:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8010176:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010178:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801017a:	e895 0003 	ldmia.w	r5, {r0, r1}
 801017e:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010182:	4b4f      	ldr	r3, [pc, #316]	@ (80102c0 <SwitchClass+0x1cc>)
 8010184:	2202      	movs	r2, #2
 8010186:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801018a:	2300      	movs	r3, #0
 801018c:	73bb      	strb	r3, [r7, #14]
 801018e:	e05b      	b.n	8010248 <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010190:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010194:	4949      	ldr	r1, [pc, #292]	@ (80102bc <SwitchClass+0x1c8>)
 8010196:	4613      	mov	r3, r2
 8010198:	005b      	lsls	r3, r3, #1
 801019a:	4413      	add	r3, r2
 801019c:	011b      	lsls	r3, r3, #4
 801019e:	440b      	add	r3, r1
 80101a0:	33e9      	adds	r3, #233	@ 0xe9
 80101a2:	781b      	ldrb	r3, [r3, #0]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d049      	beq.n	801023c <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 80101a8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80101ac:	4943      	ldr	r1, [pc, #268]	@ (80102bc <SwitchClass+0x1c8>)
 80101ae:	4613      	mov	r3, r2
 80101b0:	005b      	lsls	r3, r3, #1
 80101b2:	4413      	add	r3, r2
 80101b4:	011b      	lsls	r3, r3, #4
 80101b6:	440b      	add	r3, r1
 80101b8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80101bc:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80101be:	2b02      	cmp	r3, #2
 80101c0:	d13c      	bne.n	801023c <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 80101c2:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80101c6:	493d      	ldr	r1, [pc, #244]	@ (80102bc <SwitchClass+0x1c8>)
 80101c8:	4613      	mov	r3, r2
 80101ca:	005b      	lsls	r3, r3, #1
 80101cc:	4413      	add	r3, r2
 80101ce:	011b      	lsls	r3, r3, #4
 80101d0:	440b      	add	r3, r1
 80101d2:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	4a38      	ldr	r2, [pc, #224]	@ (80102bc <SwitchClass+0x1c8>)
 80101da:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 80101dc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80101e0:	4936      	ldr	r1, [pc, #216]	@ (80102bc <SwitchClass+0x1c8>)
 80101e2:	4613      	mov	r3, r2
 80101e4:	005b      	lsls	r3, r3, #1
 80101e6:	4413      	add	r3, r2
 80101e8:	011b      	lsls	r3, r3, #4
 80101ea:	440b      	add	r3, r1
 80101ec:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80101f0:	f993 3000 	ldrsb.w	r3, [r3]
 80101f4:	b2da      	uxtb	r2, r3
 80101f6:	4b31      	ldr	r3, [pc, #196]	@ (80102bc <SwitchClass+0x1c8>)
 80101f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80101fc:	4b30      	ldr	r3, [pc, #192]	@ (80102c0 <SwitchClass+0x1cc>)
 80101fe:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010202:	4b2f      	ldr	r3, [pc, #188]	@ (80102c0 <SwitchClass+0x1cc>)
 8010204:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010208:	4b2c      	ldr	r3, [pc, #176]	@ (80102bc <SwitchClass+0x1c8>)
 801020a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801020c:	4a2c      	ldr	r2, [pc, #176]	@ (80102c0 <SwitchClass+0x1cc>)
 801020e:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010212:	4b2a      	ldr	r3, [pc, #168]	@ (80102bc <SwitchClass+0x1c8>)
 8010214:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010218:	4b29      	ldr	r3, [pc, #164]	@ (80102c0 <SwitchClass+0x1cc>)
 801021a:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801021e:	4b27      	ldr	r3, [pc, #156]	@ (80102bc <SwitchClass+0x1c8>)
 8010220:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010224:	4b26      	ldr	r3, [pc, #152]	@ (80102c0 <SwitchClass+0x1cc>)
 8010226:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801022a:	4b25      	ldr	r3, [pc, #148]	@ (80102c0 <SwitchClass+0x1cc>)
 801022c:	2203      	movs	r2, #3
 801022e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010232:	4b23      	ldr	r3, [pc, #140]	@ (80102c0 <SwitchClass+0x1cc>)
 8010234:	2201      	movs	r2, #1
 8010236:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 801023a:	e009      	b.n	8010250 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801023c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010240:	b2db      	uxtb	r3, r3
 8010242:	3301      	adds	r3, #1
 8010244:	b2db      	uxtb	r3, r3
 8010246:	73bb      	strb	r3, [r7, #14]
 8010248:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801024c:	2b00      	cmp	r3, #0
 801024e:	dd9f      	ble.n	8010190 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8010250:	4b1b      	ldr	r3, [pc, #108]	@ (80102c0 <SwitchClass+0x1cc>)
 8010252:	2200      	movs	r2, #0
 8010254:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010258:	4b1a      	ldr	r3, [pc, #104]	@ (80102c4 <SwitchClass+0x1d0>)
 801025a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801025c:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 801025e:	f001 fa41 	bl	80116e4 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8010262:	2300      	movs	r3, #0
 8010264:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8010266:	e01e      	b.n	80102a6 <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8010268:	79fb      	ldrb	r3, [r7, #7]
 801026a:	4618      	mov	r0, r3
 801026c:	f003 fc64 	bl	8013b38 <LoRaMacClassBSwitchClass>
 8010270:	4603      	mov	r3, r0
 8010272:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8010274:	7bfb      	ldrb	r3, [r7, #15]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d117      	bne.n	80102aa <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 801027a:	4a10      	ldr	r2, [pc, #64]	@ (80102bc <SwitchClass+0x1c8>)
 801027c:	79fb      	ldrb	r3, [r7, #7]
 801027e:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 8010282:	e012      	b.n	80102aa <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8010284:	79fb      	ldrb	r3, [r7, #7]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d111      	bne.n	80102ae <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 801028a:	4b0d      	ldr	r3, [pc, #52]	@ (80102c0 <SwitchClass+0x1cc>)
 801028c:	2206      	movs	r2, #6
 801028e:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010292:	4a0a      	ldr	r2, [pc, #40]	@ (80102bc <SwitchClass+0x1c8>)
 8010294:	79fb      	ldrb	r3, [r7, #7]
 8010296:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 801029a:	4b0a      	ldr	r3, [pc, #40]	@ (80102c4 <SwitchClass+0x1d0>)
 801029c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801029e:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 80102a0:	2300      	movs	r3, #0
 80102a2:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 80102a4:	e003      	b.n	80102ae <SwitchClass+0x1ba>
            break;
 80102a6:	bf00      	nop
 80102a8:	e002      	b.n	80102b0 <SwitchClass+0x1bc>
            break;
 80102aa:	bf00      	nop
 80102ac:	e000      	b.n	80102b0 <SwitchClass+0x1bc>
            break;
 80102ae:	bf00      	nop
        }
    }

    return status;
 80102b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80102b2:	4618      	mov	r0, r3
 80102b4:	3710      	adds	r7, #16
 80102b6:	46bd      	mov	sp, r7
 80102b8:	bdb0      	pop	{r4, r5, r7, pc}
 80102ba:	bf00      	nop
 80102bc:	20001118 	.word	0x20001118
 80102c0:	20000be4 	.word	0x20000be4
 80102c4:	080233a4 	.word	0x080233a4

080102c8 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b086      	sub	sp, #24
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	4603      	mov	r3, r0
 80102d0:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80102d2:	4b10      	ldr	r3, [pc, #64]	@ (8010314 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80102d4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80102d8:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 80102da:	79fb      	ldrb	r3, [r7, #7]
 80102dc:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80102de:	230d      	movs	r3, #13
 80102e0:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 80102e2:	4b0c      	ldr	r3, [pc, #48]	@ (8010314 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80102e4:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d001      	beq.n	80102f0 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80102ec:	230e      	movs	r3, #14
 80102ee:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80102f0:	4b08      	ldr	r3, [pc, #32]	@ (8010314 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80102f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80102f6:	f107 0210 	add.w	r2, r7, #16
 80102fa:	4611      	mov	r1, r2
 80102fc:	4618      	mov	r0, r3
 80102fe:	f005 fb6d 	bl	80159dc <RegionGetPhyParam>
 8010302:	4603      	mov	r3, r0
 8010304:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	b2db      	uxtb	r3, r3
}
 801030a:	4618      	mov	r0, r3
 801030c:	3718      	adds	r7, #24
 801030e:	46bd      	mov	sp, r7
 8010310:	bd80      	pop	{r7, pc}
 8010312:	bf00      	nop
 8010314:	20001118 	.word	0x20001118

08010318 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b084      	sub	sp, #16
 801031c:	af00      	add	r7, sp, #0
 801031e:	4603      	mov	r3, r0
 8010320:	71fb      	strb	r3, [r7, #7]
 8010322:	460b      	mov	r3, r1
 8010324:	71bb      	strb	r3, [r7, #6]
 8010326:	4613      	mov	r3, r2
 8010328:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 801032a:	2300      	movs	r3, #0
 801032c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801032e:	2300      	movs	r3, #0
 8010330:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010332:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010336:	4618      	mov	r0, r3
 8010338:	f7ff ffc6 	bl	80102c8 <GetMaxAppPayloadWithoutFOptsLength>
 801033c:	4603      	mov	r3, r0
 801033e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8010340:	79fb      	ldrb	r3, [r7, #7]
 8010342:	b29a      	uxth	r2, r3
 8010344:	797b      	ldrb	r3, [r7, #5]
 8010346:	b29b      	uxth	r3, r3
 8010348:	4413      	add	r3, r2
 801034a:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 801034c:	89ba      	ldrh	r2, [r7, #12]
 801034e:	89fb      	ldrh	r3, [r7, #14]
 8010350:	429a      	cmp	r2, r3
 8010352:	d804      	bhi.n	801035e <ValidatePayloadLength+0x46>
 8010354:	89bb      	ldrh	r3, [r7, #12]
 8010356:	2bff      	cmp	r3, #255	@ 0xff
 8010358:	d801      	bhi.n	801035e <ValidatePayloadLength+0x46>
    {
        return true;
 801035a:	2301      	movs	r3, #1
 801035c:	e000      	b.n	8010360 <ValidatePayloadLength+0x48>
    }
    return false;
 801035e:	2300      	movs	r3, #0
}
 8010360:	4618      	mov	r0, r3
 8010362:	3710      	adds	r7, #16
 8010364:	46bd      	mov	sp, r7
 8010366:	bd80      	pop	{r7, pc}

08010368 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8010368:	b590      	push	{r4, r7, lr}
 801036a:	b0a5      	sub	sp, #148	@ 0x94
 801036c:	af02      	add	r7, sp, #8
 801036e:	6078      	str	r0, [r7, #4]
 8010370:	4608      	mov	r0, r1
 8010372:	4611      	mov	r1, r2
 8010374:	461a      	mov	r2, r3
 8010376:	4603      	mov	r3, r0
 8010378:	70fb      	strb	r3, [r7, #3]
 801037a:	460b      	mov	r3, r1
 801037c:	70bb      	strb	r3, [r7, #2]
 801037e:	4613      	mov	r3, r2
 8010380:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8010382:	2300      	movs	r3, #0
 8010384:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8010388:	2300      	movs	r3, #0
 801038a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801038e:	2300      	movs	r3, #0
 8010390:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8010394:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010398:	2b00      	cmp	r3, #0
 801039a:	f000 84c3 	beq.w	8010d24 <ProcessMacCommands+0x9bc>
 801039e:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80103a2:	2b01      	cmp	r3, #1
 80103a4:	f040 84c4 	bne.w	8010d30 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 80103a8:	f000 bcbc 	b.w	8010d24 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 80103ac:	78fb      	ldrb	r3, [r7, #3]
 80103ae:	687a      	ldr	r2, [r7, #4]
 80103b0:	4413      	add	r3, r2
 80103b2:	781b      	ldrb	r3, [r3, #0]
 80103b4:	4618      	mov	r0, r3
 80103b6:	f003 febf 	bl	8014138 <LoRaMacCommandsGetCmdSize>
 80103ba:	4603      	mov	r3, r0
 80103bc:	461a      	mov	r2, r3
 80103be:	78fb      	ldrb	r3, [r7, #3]
 80103c0:	441a      	add	r2, r3
 80103c2:	78bb      	ldrb	r3, [r7, #2]
 80103c4:	429a      	cmp	r2, r3
 80103c6:	f300 84b5 	bgt.w	8010d34 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80103ca:	78fb      	ldrb	r3, [r7, #3]
 80103cc:	1c5a      	adds	r2, r3, #1
 80103ce:	70fa      	strb	r2, [r7, #3]
 80103d0:	461a      	mov	r2, r3
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	4413      	add	r3, r2
 80103d6:	781b      	ldrb	r3, [r3, #0]
 80103d8:	3b02      	subs	r3, #2
 80103da:	2b11      	cmp	r3, #17
 80103dc:	f200 84ac 	bhi.w	8010d38 <ProcessMacCommands+0x9d0>
 80103e0:	a201      	add	r2, pc, #4	@ (adr r2, 80103e8 <ProcessMacCommands+0x80>)
 80103e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103e6:	bf00      	nop
 80103e8:	08010431 	.word	0x08010431
 80103ec:	08010473 	.word	0x08010473
 80103f0:	080105ef 	.word	0x080105ef
 80103f4:	0801062d 	.word	0x0801062d
 80103f8:	08010739 	.word	0x08010739
 80103fc:	08010789 	.word	0x08010789
 8010400:	08010845 	.word	0x08010845
 8010404:	0801089b 	.word	0x0801089b
 8010408:	08010981 	.word	0x08010981
 801040c:	08010d39 	.word	0x08010d39
 8010410:	08010d39 	.word	0x08010d39
 8010414:	08010a29 	.word	0x08010a29
 8010418:	08010d39 	.word	0x08010d39
 801041c:	08010d39 	.word	0x08010d39
 8010420:	08010b49 	.word	0x08010b49
 8010424:	08010b7d 	.word	0x08010b7d
 8010428:	08010c0d 	.word	0x08010c0d
 801042c:	08010c85 	.word	0x08010c85
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010430:	2005      	movs	r0, #5
 8010432:	f004 f859 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 8010436:	4603      	mov	r3, r0
 8010438:	2b00      	cmp	r3, #0
 801043a:	f000 8466 	beq.w	8010d0a <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 801043e:	2105      	movs	r1, #5
 8010440:	2000      	movs	r0, #0
 8010442:	f003 ffc5 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8010446:	78fb      	ldrb	r3, [r7, #3]
 8010448:	1c5a      	adds	r2, r3, #1
 801044a:	70fa      	strb	r2, [r7, #3]
 801044c:	461a      	mov	r2, r3
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	4413      	add	r3, r2
 8010452:	781a      	ldrb	r2, [r3, #0]
 8010454:	4bb5      	ldr	r3, [pc, #724]	@ (801072c <ProcessMacCommands+0x3c4>)
 8010456:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 801045a:	78fb      	ldrb	r3, [r7, #3]
 801045c:	1c5a      	adds	r2, r3, #1
 801045e:	70fa      	strb	r2, [r7, #3]
 8010460:	461a      	mov	r2, r3
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	4413      	add	r3, r2
 8010466:	781a      	ldrb	r2, [r3, #0]
 8010468:	4bb0      	ldr	r3, [pc, #704]	@ (801072c <ProcessMacCommands+0x3c4>)
 801046a:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 801046e:	f000 bc4c 	b.w	8010d0a <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8010472:	2300      	movs	r3, #0
 8010474:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8010478:	2300      	movs	r3, #0
 801047a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 801047e:	2300      	movs	r3, #0
 8010480:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010484:	2300      	movs	r3, #0
 8010486:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 801048a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 801048e:	f083 0301 	eor.w	r3, r3, #1
 8010492:	b2db      	uxtb	r3, r3
 8010494:	2b00      	cmp	r3, #0
 8010496:	f000 80a6 	beq.w	80105e6 <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 801049a:	2301      	movs	r3, #1
 801049c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 80104a0:	78fb      	ldrb	r3, [r7, #3]
 80104a2:	3b01      	subs	r3, #1
 80104a4:	687a      	ldr	r2, [r7, #4]
 80104a6:	4413      	add	r3, r2
 80104a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80104aa:	4ba1      	ldr	r3, [pc, #644]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104ac:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80104b0:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80104b4:	4b9e      	ldr	r3, [pc, #632]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104b6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80104ba:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80104be:	4b9c      	ldr	r3, [pc, #624]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104c0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80104c4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80104c8:	4b99      	ldr	r3, [pc, #612]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104ca:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80104ce:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80104d2:	4b97      	ldr	r3, [pc, #604]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104d4:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80104d8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 80104dc:	4b94      	ldr	r3, [pc, #592]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104de:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80104e2:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80104e4:	4b92      	ldr	r3, [pc, #584]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80104e6:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d008      	beq.n	8010500 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80104ee:	78ba      	ldrb	r2, [r7, #2]
 80104f0:	78fb      	ldrb	r3, [r7, #3]
 80104f2:	1ad3      	subs	r3, r2, r3
 80104f4:	b2db      	uxtb	r3, r3
 80104f6:	3301      	adds	r3, #1
 80104f8:	b2db      	uxtb	r3, r3
 80104fa:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 80104fe:	e002      	b.n	8010506 <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010500:	2305      	movs	r3, #5
 8010502:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010506:	4b8a      	ldr	r3, [pc, #552]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010508:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801050c:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010510:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010514:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010518:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 801051c:	9301      	str	r3, [sp, #4]
 801051e:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010522:	9300      	str	r3, [sp, #0]
 8010524:	4623      	mov	r3, r4
 8010526:	f005 fbbb 	bl	8015ca0 <RegionLinkAdrReq>
 801052a:	4603      	mov	r3, r0
 801052c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010530:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010534:	f003 0307 	and.w	r3, r3, #7
 8010538:	2b07      	cmp	r3, #7
 801053a:	d119      	bne.n	8010570 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 801053c:	4b7c      	ldr	r3, [pc, #496]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801053e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010542:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010546:	429a      	cmp	r2, r3
 8010548:	da03      	bge.n	8010552 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 801054a:	4b79      	ldr	r3, [pc, #484]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801054c:	2201      	movs	r2, #1
 801054e:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010552:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010556:	4b76      	ldr	r3, [pc, #472]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010558:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 801055c:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010560:	4b73      	ldr	r3, [pc, #460]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010562:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010566:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 801056a:	4b71      	ldr	r3, [pc, #452]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801056c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010570:	2300      	movs	r3, #0
 8010572:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010576:	e00b      	b.n	8010590 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010578:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 801057c:	2201      	movs	r2, #1
 801057e:	4619      	mov	r1, r3
 8010580:	2003      	movs	r0, #3
 8010582:	f003 fc79 	bl	8013e78 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010586:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801058a:	3301      	adds	r3, #1
 801058c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010590:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010594:	4a67      	ldr	r2, [pc, #412]	@ (8010734 <ProcessMacCommands+0x3cc>)
 8010596:	fba2 2303 	umull	r2, r3, r2, r3
 801059a:	089b      	lsrs	r3, r3, #2
 801059c:	b2db      	uxtb	r3, r3
 801059e:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 80105a2:	429a      	cmp	r2, r3
 80105a4:	d3e8      	bcc.n	8010578 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 80105a6:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80105aa:	78fb      	ldrb	r3, [r7, #3]
 80105ac:	4413      	add	r3, r2
 80105ae:	b2db      	uxtb	r3, r3
 80105b0:	3b01      	subs	r3, #1
 80105b2:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 80105b4:	78fa      	ldrb	r2, [r7, #3]
 80105b6:	78bb      	ldrb	r3, [r7, #2]
 80105b8:	429a      	cmp	r2, r3
 80105ba:	d20a      	bcs.n	80105d2 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 80105bc:	78fb      	ldrb	r3, [r7, #3]
 80105be:	1c5a      	adds	r2, r3, #1
 80105c0:	70fa      	strb	r2, [r7, #3]
 80105c2:	461a      	mov	r2, r3
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	4413      	add	r3, r2
 80105c8:	781b      	ldrb	r3, [r3, #0]
 80105ca:	2b03      	cmp	r3, #3
 80105cc:	f43f af68 	beq.w	80104a0 <ProcessMacCommands+0x138>
 80105d0:	e000      	b.n	80105d4 <ProcessMacCommands+0x26c>
                            break;
 80105d2:	bf00      	nop

                    if( macIndex < commandsSize )
 80105d4:	78fa      	ldrb	r2, [r7, #3]
 80105d6:	78bb      	ldrb	r3, [r7, #2]
 80105d8:	429a      	cmp	r2, r3
 80105da:	f080 8398 	bcs.w	8010d0e <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 80105de:	78fb      	ldrb	r3, [r7, #3]
 80105e0:	3b01      	subs	r3, #1
 80105e2:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 80105e4:	e393      	b.n	8010d0e <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 80105e6:	78fb      	ldrb	r3, [r7, #3]
 80105e8:	3304      	adds	r3, #4
 80105ea:	70fb      	strb	r3, [r7, #3]
                break;
 80105ec:	e38f      	b.n	8010d0e <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 80105ee:	78fb      	ldrb	r3, [r7, #3]
 80105f0:	1c5a      	adds	r2, r3, #1
 80105f2:	70fa      	strb	r2, [r7, #3]
 80105f4:	461a      	mov	r2, r3
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	4413      	add	r3, r2
 80105fa:	781b      	ldrb	r3, [r3, #0]
 80105fc:	f003 030f 	and.w	r3, r3, #15
 8010600:	b2da      	uxtb	r2, r3
 8010602:	4b4b      	ldr	r3, [pc, #300]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010604:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010608:	4b49      	ldr	r3, [pc, #292]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801060a:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 801060e:	461a      	mov	r2, r3
 8010610:	2301      	movs	r3, #1
 8010612:	4093      	lsls	r3, r2
 8010614:	b29a      	uxth	r2, r3
 8010616:	4b46      	ldr	r3, [pc, #280]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010618:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 801061c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010620:	2200      	movs	r2, #0
 8010622:	4619      	mov	r1, r3
 8010624:	2004      	movs	r0, #4
 8010626:	f003 fc27 	bl	8013e78 <LoRaMacCommandsAddCmd>
                break;
 801062a:	e37b      	b.n	8010d24 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 801062c:	2307      	movs	r3, #7
 801062e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8010632:	78fb      	ldrb	r3, [r7, #3]
 8010634:	687a      	ldr	r2, [r7, #4]
 8010636:	4413      	add	r3, r2
 8010638:	781b      	ldrb	r3, [r3, #0]
 801063a:	091b      	lsrs	r3, r3, #4
 801063c:	b2db      	uxtb	r3, r3
 801063e:	b25b      	sxtb	r3, r3
 8010640:	f003 0307 	and.w	r3, r3, #7
 8010644:	b25b      	sxtb	r3, r3
 8010646:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 801064a:	78fb      	ldrb	r3, [r7, #3]
 801064c:	687a      	ldr	r2, [r7, #4]
 801064e:	4413      	add	r3, r2
 8010650:	781b      	ldrb	r3, [r3, #0]
 8010652:	b25b      	sxtb	r3, r3
 8010654:	f003 030f 	and.w	r3, r3, #15
 8010658:	b25b      	sxtb	r3, r3
 801065a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 801065e:	78fb      	ldrb	r3, [r7, #3]
 8010660:	3301      	adds	r3, #1
 8010662:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8010664:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010668:	2b0f      	cmp	r3, #15
 801066a:	d105      	bne.n	8010678 <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 801066c:	4b30      	ldr	r3, [pc, #192]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801066e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8010672:	b25b      	sxtb	r3, r3
 8010674:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010678:	78fb      	ldrb	r3, [r7, #3]
 801067a:	1c5a      	adds	r2, r3, #1
 801067c:	70fa      	strb	r2, [r7, #3]
 801067e:	461a      	mov	r2, r3
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	4413      	add	r3, r2
 8010684:	781b      	ldrb	r3, [r3, #0]
 8010686:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010688:	78fb      	ldrb	r3, [r7, #3]
 801068a:	1c5a      	adds	r2, r3, #1
 801068c:	70fa      	strb	r2, [r7, #3]
 801068e:	461a      	mov	r2, r3
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	4413      	add	r3, r2
 8010694:	781b      	ldrb	r3, [r3, #0]
 8010696:	021a      	lsls	r2, r3, #8
 8010698:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801069a:	4313      	orrs	r3, r2
 801069c:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 801069e:	78fb      	ldrb	r3, [r7, #3]
 80106a0:	1c5a      	adds	r2, r3, #1
 80106a2:	70fa      	strb	r2, [r7, #3]
 80106a4:	461a      	mov	r2, r3
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	4413      	add	r3, r2
 80106aa:	781b      	ldrb	r3, [r3, #0]
 80106ac:	041a      	lsls	r2, r3, #16
 80106ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106b0:	4313      	orrs	r3, r2
 80106b2:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 80106b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106b6:	2264      	movs	r2, #100	@ 0x64
 80106b8:	fb02 f303 	mul.w	r3, r2, r3
 80106bc:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80106be:	4b1c      	ldr	r3, [pc, #112]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80106c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80106c4:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80106c8:	4611      	mov	r1, r2
 80106ca:	4618      	mov	r0, r3
 80106cc:	f005 fb1d 	bl	8015d0a <RegionRxParamSetupReq>
 80106d0:	4603      	mov	r3, r0
 80106d2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80106d6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80106da:	f003 0307 	and.w	r3, r3, #7
 80106de:	2b07      	cmp	r3, #7
 80106e0:	d117      	bne.n	8010712 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80106e2:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80106e6:	b2da      	uxtb	r2, r3
 80106e8:	4b11      	ldr	r3, [pc, #68]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80106ea:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80106ee:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80106f2:	b2da      	uxtb	r2, r3
 80106f4:	4b0e      	ldr	r3, [pc, #56]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80106f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80106fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106fc:	4a0c      	ldr	r2, [pc, #48]	@ (8010730 <ProcessMacCommands+0x3c8>)
 80106fe:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010702:	4a0b      	ldr	r2, [pc, #44]	@ (8010730 <ProcessMacCommands+0x3c8>)
 8010704:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8010706:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801070a:	b2da      	uxtb	r2, r3
 801070c:	4b08      	ldr	r3, [pc, #32]	@ (8010730 <ProcessMacCommands+0x3c8>)
 801070e:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 8010712:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010716:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801071a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801071e:	2201      	movs	r2, #1
 8010720:	4619      	mov	r1, r3
 8010722:	2005      	movs	r0, #5
 8010724:	f003 fba8 	bl	8013e78 <LoRaMacCommandsAddCmd>
                break;
 8010728:	e2fc      	b.n	8010d24 <ProcessMacCommands+0x9bc>
 801072a:	bf00      	nop
 801072c:	20000be4 	.word	0x20000be4
 8010730:	20001118 	.word	0x20001118
 8010734:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010738:	23ff      	movs	r3, #255	@ 0xff
 801073a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 801073e:	4bb7      	ldr	r3, [pc, #732]	@ (8010a1c <ProcessMacCommands+0x6b4>)
 8010740:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010744:	2b00      	cmp	r3, #0
 8010746:	d00d      	beq.n	8010764 <ProcessMacCommands+0x3fc>
 8010748:	4bb4      	ldr	r3, [pc, #720]	@ (8010a1c <ProcessMacCommands+0x6b4>)
 801074a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d007      	beq.n	8010764 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010754:	4bb1      	ldr	r3, [pc, #708]	@ (8010a1c <ProcessMacCommands+0x6b4>)
 8010756:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	4798      	blx	r3
 801075e:	4603      	mov	r3, r0
 8010760:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010764:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8010768:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 801076c:	787b      	ldrb	r3, [r7, #1]
 801076e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010772:	b2db      	uxtb	r3, r3
 8010774:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010778:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801077c:	2202      	movs	r2, #2
 801077e:	4619      	mov	r1, r3
 8010780:	2006      	movs	r0, #6
 8010782:	f003 fb79 	bl	8013e78 <LoRaMacCommandsAddCmd>
                break;
 8010786:	e2cd      	b.n	8010d24 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010788:	2303      	movs	r3, #3
 801078a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 801078e:	78fb      	ldrb	r3, [r7, #3]
 8010790:	1c5a      	adds	r2, r3, #1
 8010792:	70fa      	strb	r2, [r7, #3]
 8010794:	461a      	mov	r2, r3
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	4413      	add	r3, r2
 801079a:	781b      	ldrb	r3, [r3, #0]
 801079c:	b25b      	sxtb	r3, r3
 801079e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 80107a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80107a6:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80107a8:	78fb      	ldrb	r3, [r7, #3]
 80107aa:	1c5a      	adds	r2, r3, #1
 80107ac:	70fa      	strb	r2, [r7, #3]
 80107ae:	461a      	mov	r2, r3
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	4413      	add	r3, r2
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80107b8:	78fb      	ldrb	r3, [r7, #3]
 80107ba:	1c5a      	adds	r2, r3, #1
 80107bc:	70fa      	strb	r2, [r7, #3]
 80107be:	461a      	mov	r2, r3
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	4413      	add	r3, r2
 80107c4:	781b      	ldrb	r3, [r3, #0]
 80107c6:	021a      	lsls	r2, r3, #8
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	4313      	orrs	r3, r2
 80107cc:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80107ce:	78fb      	ldrb	r3, [r7, #3]
 80107d0:	1c5a      	adds	r2, r3, #1
 80107d2:	70fa      	strb	r2, [r7, #3]
 80107d4:	461a      	mov	r2, r3
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	4413      	add	r3, r2
 80107da:	781b      	ldrb	r3, [r3, #0]
 80107dc:	041a      	lsls	r2, r3, #16
 80107de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e0:	4313      	orrs	r3, r2
 80107e2:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 80107e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e6:	2264      	movs	r2, #100	@ 0x64
 80107e8:	fb02 f303 	mul.w	r3, r2, r3
 80107ec:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 80107ee:	2300      	movs	r3, #0
 80107f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80107f2:	78fb      	ldrb	r3, [r7, #3]
 80107f4:	1c5a      	adds	r2, r3, #1
 80107f6:	70fa      	strb	r2, [r7, #3]
 80107f8:	461a      	mov	r2, r3
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	4413      	add	r3, r2
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	b25b      	sxtb	r3, r3
 8010802:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8010806:	4b86      	ldr	r3, [pc, #536]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 8010808:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801080c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010810:	4611      	mov	r1, r2
 8010812:	4618      	mov	r0, r3
 8010814:	f005 fa9d 	bl	8015d52 <RegionNewChannelReq>
 8010818:	4603      	mov	r3, r0
 801081a:	b2db      	uxtb	r3, r3
 801081c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010820:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010824:	b25b      	sxtb	r3, r3
 8010826:	2b00      	cmp	r3, #0
 8010828:	f2c0 8273 	blt.w	8010d12 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 801082c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010830:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010834:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010838:	2201      	movs	r2, #1
 801083a:	4619      	mov	r1, r3
 801083c:	2007      	movs	r0, #7
 801083e:	f003 fb1b 	bl	8013e78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010842:	e266      	b.n	8010d12 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010844:	78fb      	ldrb	r3, [r7, #3]
 8010846:	1c5a      	adds	r2, r3, #1
 8010848:	70fa      	strb	r2, [r7, #3]
 801084a:	461a      	mov	r2, r3
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	4413      	add	r3, r2
 8010850:	781b      	ldrb	r3, [r3, #0]
 8010852:	f003 030f 	and.w	r3, r3, #15
 8010856:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 801085a:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801085e:	2b00      	cmp	r3, #0
 8010860:	d104      	bne.n	801086c <ProcessMacCommands+0x504>
                {
                    delay++;
 8010862:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010866:	3301      	adds	r3, #1
 8010868:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 801086c:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010870:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010874:	fb02 f303 	mul.w	r3, r2, r3
 8010878:	461a      	mov	r2, r3
 801087a:	4b69      	ldr	r3, [pc, #420]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801087c:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 801087e:	4b68      	ldr	r3, [pc, #416]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 8010880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010882:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8010886:	4a66      	ldr	r2, [pc, #408]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 8010888:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 801088a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801088e:	2200      	movs	r2, #0
 8010890:	4619      	mov	r1, r3
 8010892:	2008      	movs	r0, #8
 8010894:	f003 faf0 	bl	8013e78 <LoRaMacCommandsAddCmd>
                break;
 8010898:	e244      	b.n	8010d24 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 801089a:	78fb      	ldrb	r3, [r7, #3]
 801089c:	1c5a      	adds	r2, r3, #1
 801089e:	70fa      	strb	r2, [r7, #3]
 80108a0:	461a      	mov	r2, r3
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	4413      	add	r3, r2
 80108a6:	781b      	ldrb	r3, [r3, #0]
 80108a8:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80108ac:	2300      	movs	r3, #0
 80108ae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80108b2:	2300      	movs	r3, #0
 80108b4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80108b8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80108bc:	f003 0320 	and.w	r3, r3, #32
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d002      	beq.n	80108ca <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80108c4:	2301      	movs	r3, #1
 80108c6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80108ca:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80108ce:	f003 0310 	and.w	r3, r3, #16
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d002      	beq.n	80108dc <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80108d6:	2301      	movs	r3, #1
 80108d8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80108dc:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80108e0:	f003 030f 	and.w	r3, r3, #15
 80108e4:	b2db      	uxtb	r3, r3
 80108e6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80108ea:	4b4d      	ldr	r3, [pc, #308]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 80108ec:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80108f0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80108f4:	4611      	mov	r1, r2
 80108f6:	4618      	mov	r0, r3
 80108f8:	f005 fa4f 	bl	8015d9a <RegionTxParamSetupReq>
 80108fc:	4603      	mov	r3, r0
 80108fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010902:	f000 8208 	beq.w	8010d16 <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010906:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 801090a:	4b45      	ldr	r3, [pc, #276]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801090c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010910:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8010914:	4b42      	ldr	r3, [pc, #264]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 8010916:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 801091a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801091e:	461a      	mov	r2, r3
 8010920:	4b40      	ldr	r3, [pc, #256]	@ (8010a24 <ProcessMacCommands+0x6bc>)
 8010922:	5c9b      	ldrb	r3, [r3, r2]
 8010924:	4618      	mov	r0, r3
 8010926:	f7f0 fa8b 	bl	8000e40 <__aeabi_ui2f>
 801092a:	4603      	mov	r3, r0
 801092c:	4a3c      	ldr	r2, [pc, #240]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801092e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010932:	2302      	movs	r3, #2
 8010934:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010938:	4b39      	ldr	r3, [pc, #228]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801093a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801093e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010942:	4b37      	ldr	r3, [pc, #220]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 8010944:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010948:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801094c:	4611      	mov	r1, r2
 801094e:	4618      	mov	r0, r3
 8010950:	f005 f844 	bl	80159dc <RegionGetPhyParam>
 8010954:	4603      	mov	r3, r0
 8010956:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801095a:	b25a      	sxtb	r2, r3
 801095c:	4b30      	ldr	r3, [pc, #192]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801095e:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010962:	4293      	cmp	r3, r2
 8010964:	bfb8      	it	lt
 8010966:	4613      	movlt	r3, r2
 8010968:	b25a      	sxtb	r2, r3
 801096a:	4b2d      	ldr	r3, [pc, #180]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 801096c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010970:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010974:	2200      	movs	r2, #0
 8010976:	4619      	mov	r1, r3
 8010978:	2009      	movs	r0, #9
 801097a:	f003 fa7d 	bl	8013e78 <LoRaMacCommandsAddCmd>
                }
                break;
 801097e:	e1ca      	b.n	8010d16 <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010980:	2303      	movs	r3, #3
 8010982:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8010986:	78fb      	ldrb	r3, [r7, #3]
 8010988:	1c5a      	adds	r2, r3, #1
 801098a:	70fa      	strb	r2, [r7, #3]
 801098c:	461a      	mov	r2, r3
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	4413      	add	r3, r2
 8010992:	781b      	ldrb	r3, [r3, #0]
 8010994:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8010998:	78fb      	ldrb	r3, [r7, #3]
 801099a:	1c5a      	adds	r2, r3, #1
 801099c:	70fa      	strb	r2, [r7, #3]
 801099e:	461a      	mov	r2, r3
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	4413      	add	r3, r2
 80109a4:	781b      	ldrb	r3, [r3, #0]
 80109a6:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80109a8:	78fb      	ldrb	r3, [r7, #3]
 80109aa:	1c5a      	adds	r2, r3, #1
 80109ac:	70fa      	strb	r2, [r7, #3]
 80109ae:	461a      	mov	r2, r3
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	4413      	add	r3, r2
 80109b4:	781b      	ldrb	r3, [r3, #0]
 80109b6:	021a      	lsls	r2, r3, #8
 80109b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ba:	4313      	orrs	r3, r2
 80109bc:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80109be:	78fb      	ldrb	r3, [r7, #3]
 80109c0:	1c5a      	adds	r2, r3, #1
 80109c2:	70fa      	strb	r2, [r7, #3]
 80109c4:	461a      	mov	r2, r3
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	4413      	add	r3, r2
 80109ca:	781b      	ldrb	r3, [r3, #0]
 80109cc:	041a      	lsls	r2, r3, #16
 80109ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109d0:	4313      	orrs	r3, r2
 80109d2:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80109d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109d6:	2264      	movs	r2, #100	@ 0x64
 80109d8:	fb02 f303 	mul.w	r3, r2, r3
 80109dc:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80109de:	4b10      	ldr	r3, [pc, #64]	@ (8010a20 <ProcessMacCommands+0x6b8>)
 80109e0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80109e4:	f107 0220 	add.w	r2, r7, #32
 80109e8:	4611      	mov	r1, r2
 80109ea:	4618      	mov	r0, r3
 80109ec:	f005 f9f9 	bl	8015de2 <RegionDlChannelReq>
 80109f0:	4603      	mov	r3, r0
 80109f2:	b2db      	uxtb	r3, r3
 80109f4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 80109f8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80109fc:	b25b      	sxtb	r3, r3
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	f2c0 818b 	blt.w	8010d1a <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 8010a04:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010a08:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010a0c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010a10:	2201      	movs	r2, #1
 8010a12:	4619      	mov	r1, r3
 8010a14:	200a      	movs	r0, #10
 8010a16:	f003 fa2f 	bl	8013e78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010a1a:	e17e      	b.n	8010d1a <ProcessMacCommands+0x9b2>
 8010a1c:	20000be4 	.word	0x20000be4
 8010a20:	20001118 	.word	0x20001118
 8010a24:	0802321c 	.word	0x0802321c
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010a28:	2009      	movs	r0, #9
 8010a2a:	f003 fd5d 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	f000 8084 	beq.w	8010b3e <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8010a36:	2109      	movs	r1, #9
 8010a38:	2000      	movs	r0, #0
 8010a3a:	f003 fcc9 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010a3e:	f107 0318 	add.w	r3, r7, #24
 8010a42:	2200      	movs	r2, #0
 8010a44:	601a      	str	r2, [r3, #0]
 8010a46:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010a48:	f107 0310 	add.w	r3, r7, #16
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	601a      	str	r2, [r3, #0]
 8010a50:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010a52:	f107 0308 	add.w	r3, r7, #8
 8010a56:	2200      	movs	r2, #0
 8010a58:	601a      	str	r2, [r3, #0]
 8010a5a:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010a5c:	78fb      	ldrb	r3, [r7, #3]
 8010a5e:	1c5a      	adds	r2, r3, #1
 8010a60:	70fa      	strb	r2, [r7, #3]
 8010a62:	461a      	mov	r2, r3
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	4413      	add	r3, r2
 8010a68:	781b      	ldrb	r3, [r3, #0]
 8010a6a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010a6c:	78fb      	ldrb	r3, [r7, #3]
 8010a6e:	1c5a      	adds	r2, r3, #1
 8010a70:	70fa      	strb	r2, [r7, #3]
 8010a72:	461a      	mov	r2, r3
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	4413      	add	r3, r2
 8010a78:	781b      	ldrb	r3, [r3, #0]
 8010a7a:	021a      	lsls	r2, r3, #8
 8010a7c:	69bb      	ldr	r3, [r7, #24]
 8010a7e:	4313      	orrs	r3, r2
 8010a80:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010a82:	78fb      	ldrb	r3, [r7, #3]
 8010a84:	1c5a      	adds	r2, r3, #1
 8010a86:	70fa      	strb	r2, [r7, #3]
 8010a88:	461a      	mov	r2, r3
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	4413      	add	r3, r2
 8010a8e:	781b      	ldrb	r3, [r3, #0]
 8010a90:	041a      	lsls	r2, r3, #16
 8010a92:	69bb      	ldr	r3, [r7, #24]
 8010a94:	4313      	orrs	r3, r2
 8010a96:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8010a98:	78fb      	ldrb	r3, [r7, #3]
 8010a9a:	1c5a      	adds	r2, r3, #1
 8010a9c:	70fa      	strb	r2, [r7, #3]
 8010a9e:	461a      	mov	r2, r3
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	4413      	add	r3, r2
 8010aa4:	781b      	ldrb	r3, [r3, #0]
 8010aa6:	061a      	lsls	r2, r3, #24
 8010aa8:	69bb      	ldr	r3, [r7, #24]
 8010aaa:	4313      	orrs	r3, r2
 8010aac:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8010aae:	78fb      	ldrb	r3, [r7, #3]
 8010ab0:	1c5a      	adds	r2, r3, #1
 8010ab2:	70fa      	strb	r2, [r7, #3]
 8010ab4:	461a      	mov	r2, r3
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	4413      	add	r3, r2
 8010aba:	781b      	ldrb	r3, [r3, #0]
 8010abc:	b21b      	sxth	r3, r3
 8010abe:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8010ac0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8010ac4:	461a      	mov	r2, r3
 8010ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010aca:	fb02 f303 	mul.w	r3, r2, r3
 8010ace:	121b      	asrs	r3, r3, #8
 8010ad0:	b21b      	sxth	r3, r3
 8010ad2:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8010ad4:	f107 0310 	add.w	r3, r7, #16
 8010ad8:	f107 0218 	add.w	r2, r7, #24
 8010adc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010ae0:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8010ae4:	693a      	ldr	r2, [r7, #16]
 8010ae6:	4b96      	ldr	r3, [pc, #600]	@ (8010d40 <ProcessMacCommands+0x9d8>)
 8010ae8:	4413      	add	r3, r2
 8010aea:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8010aec:	f107 0308 	add.w	r3, r7, #8
 8010af0:	4618      	mov	r0, r3
 8010af2:	f00d fbe9 	bl	801e2c8 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8010af6:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8010afa:	4b92      	ldr	r3, [pc, #584]	@ (8010d44 <ProcessMacCommands+0x9dc>)
 8010afc:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010b00:	9200      	str	r2, [sp, #0]
 8010b02:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8010b06:	f107 0210 	add.w	r2, r7, #16
 8010b0a:	ca06      	ldmia	r2, {r1, r2}
 8010b0c:	f00d fb75 	bl	801e1fa <SysTimeSub>
 8010b10:	f107 0010 	add.w	r0, r7, #16
 8010b14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010b16:	9300      	str	r3, [sp, #0]
 8010b18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b1a:	f107 0208 	add.w	r2, r7, #8
 8010b1e:	ca06      	ldmia	r2, {r1, r2}
 8010b20:	f00d fb32 	bl	801e188 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010b24:	f107 0310 	add.w	r3, r7, #16
 8010b28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010b2c:	f00d fb9e 	bl	801e26c <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010b30:	f003 f840 	bl	8013bb4 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010b34:	4b83      	ldr	r3, [pc, #524]	@ (8010d44 <ProcessMacCommands+0x9dc>)
 8010b36:	2201      	movs	r2, #1
 8010b38:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8010b3c:	e0f2      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8010b3e:	4b81      	ldr	r3, [pc, #516]	@ (8010d44 <ProcessMacCommands+0x9dc>)
 8010b40:	2200      	movs	r2, #0
 8010b42:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 8010b46:	e0ed      	b.n	8010d24 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8010b48:	200c      	movs	r0, #12
 8010b4a:	f003 fccd 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	f000 80e4 	beq.w	8010d1e <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8010b56:	210c      	movs	r1, #12
 8010b58:	2000      	movs	r0, #0
 8010b5a:	f003 fc39 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010b5e:	4b79      	ldr	r3, [pc, #484]	@ (8010d44 <ProcessMacCommands+0x9dc>)
 8010b60:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010b64:	2b04      	cmp	r3, #4
 8010b66:	f000 80da 	beq.w	8010d1e <ProcessMacCommands+0x9b6>
 8010b6a:	4b76      	ldr	r3, [pc, #472]	@ (8010d44 <ProcessMacCommands+0x9dc>)
 8010b6c:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010b70:	2b05      	cmp	r3, #5
 8010b72:	f000 80d4 	beq.w	8010d1e <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8010b76:	f002 fffe 	bl	8013b76 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010b7a:	e0d0      	b.n	8010d1e <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010b7c:	2303      	movs	r3, #3
 8010b7e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8010b82:	2300      	movs	r3, #0
 8010b84:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8010b86:	78fb      	ldrb	r3, [r7, #3]
 8010b88:	1c5a      	adds	r2, r3, #1
 8010b8a:	70fa      	strb	r2, [r7, #3]
 8010b8c:	461a      	mov	r2, r3
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	4413      	add	r3, r2
 8010b92:	781b      	ldrb	r3, [r3, #0]
 8010b94:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010b96:	78fb      	ldrb	r3, [r7, #3]
 8010b98:	1c5a      	adds	r2, r3, #1
 8010b9a:	70fa      	strb	r2, [r7, #3]
 8010b9c:	461a      	mov	r2, r3
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	4413      	add	r3, r2
 8010ba2:	781b      	ldrb	r3, [r3, #0]
 8010ba4:	021b      	lsls	r3, r3, #8
 8010ba6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010ba8:	4313      	orrs	r3, r2
 8010baa:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010bac:	78fb      	ldrb	r3, [r7, #3]
 8010bae:	1c5a      	adds	r2, r3, #1
 8010bb0:	70fa      	strb	r2, [r7, #3]
 8010bb2:	461a      	mov	r2, r3
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	4413      	add	r3, r2
 8010bb8:	781b      	ldrb	r3, [r3, #0]
 8010bba:	041b      	lsls	r3, r3, #16
 8010bbc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010bbe:	4313      	orrs	r3, r2
 8010bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8010bc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010bc4:	2264      	movs	r2, #100	@ 0x64
 8010bc6:	fb02 f303 	mul.w	r3, r2, r3
 8010bca:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8010bcc:	78fb      	ldrb	r3, [r7, #3]
 8010bce:	1c5a      	adds	r2, r3, #1
 8010bd0:	70fa      	strb	r2, [r7, #3]
 8010bd2:	461a      	mov	r2, r3
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	4413      	add	r3, r2
 8010bd8:	781b      	ldrb	r3, [r3, #0]
 8010bda:	f003 030f 	and.w	r3, r3, #15
 8010bde:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8010be2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8010be6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8010be8:	4618      	mov	r0, r3
 8010bea:	f002 ffca 	bl	8013b82 <LoRaMacClassBPingSlotChannelReq>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8010bf4:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8010bf8:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8010bfc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010c00:	2201      	movs	r2, #1
 8010c02:	4619      	mov	r1, r3
 8010c04:	2011      	movs	r0, #17
 8010c06:	f003 f937 	bl	8013e78 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 8010c0a:	e08b      	b.n	8010d24 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010c0c:	200d      	movs	r0, #13
 8010c0e:	f003 fc6b 	bl	80144e8 <LoRaMacConfirmQueueIsCmdActive>
 8010c12:	4603      	mov	r3, r0
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	f000 8084 	beq.w	8010d22 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8010c1a:	210d      	movs	r1, #13
 8010c1c:	2000      	movs	r0, #0
 8010c1e:	f003 fbd7 	bl	80143d0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010c22:	2300      	movs	r3, #0
 8010c24:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8010c28:	2300      	movs	r3, #0
 8010c2a:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010c2e:	78fb      	ldrb	r3, [r7, #3]
 8010c30:	1c5a      	adds	r2, r3, #1
 8010c32:	70fa      	strb	r2, [r7, #3]
 8010c34:	461a      	mov	r2, r3
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	4413      	add	r3, r2
 8010c3a:	781b      	ldrb	r3, [r3, #0]
 8010c3c:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010c40:	78fb      	ldrb	r3, [r7, #3]
 8010c42:	1c5a      	adds	r2, r3, #1
 8010c44:	70fa      	strb	r2, [r7, #3]
 8010c46:	461a      	mov	r2, r3
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	4413      	add	r3, r2
 8010c4c:	781b      	ldrb	r3, [r3, #0]
 8010c4e:	021b      	lsls	r3, r3, #8
 8010c50:	b21a      	sxth	r2, r3
 8010c52:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8010c56:	4313      	orrs	r3, r2
 8010c58:	b21b      	sxth	r3, r3
 8010c5a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010c5e:	78fb      	ldrb	r3, [r7, #3]
 8010c60:	1c5a      	adds	r2, r3, #1
 8010c62:	70fa      	strb	r2, [r7, #3]
 8010c64:	461a      	mov	r2, r3
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	4413      	add	r3, r2
 8010c6a:	781b      	ldrb	r3, [r3, #0]
 8010c6c:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010c70:	4b35      	ldr	r3, [pc, #212]	@ (8010d48 <ProcessMacCommands+0x9e0>)
 8010c72:	681a      	ldr	r2, [r3, #0]
 8010c74:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8010c78:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f002 ff8c 	bl	8013b9a <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010c82:	e04e      	b.n	8010d22 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010c84:	2300      	movs	r3, #0
 8010c86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8010c8a:	78fb      	ldrb	r3, [r7, #3]
 8010c8c:	1c5a      	adds	r2, r3, #1
 8010c8e:	70fa      	strb	r2, [r7, #3]
 8010c90:	461a      	mov	r2, r3
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	4413      	add	r3, r2
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010c9c:	78fb      	ldrb	r3, [r7, #3]
 8010c9e:	1c5a      	adds	r2, r3, #1
 8010ca0:	70fa      	strb	r2, [r7, #3]
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	4413      	add	r3, r2
 8010ca8:	781b      	ldrb	r3, [r3, #0]
 8010caa:	021b      	lsls	r3, r3, #8
 8010cac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010cb0:	4313      	orrs	r3, r2
 8010cb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010cb6:	78fb      	ldrb	r3, [r7, #3]
 8010cb8:	1c5a      	adds	r2, r3, #1
 8010cba:	70fa      	strb	r2, [r7, #3]
 8010cbc:	461a      	mov	r2, r3
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	4413      	add	r3, r2
 8010cc2:	781b      	ldrb	r3, [r3, #0]
 8010cc4:	041b      	lsls	r3, r3, #16
 8010cc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010cca:	4313      	orrs	r3, r2
 8010ccc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8010cd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010cd4:	2264      	movs	r2, #100	@ 0x64
 8010cd6:	fb02 f303 	mul.w	r3, r2, r3
 8010cda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8010cde:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8010ce2:	f002 ff6d 	bl	8013bc0 <LoRaMacClassBBeaconFreqReq>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d003      	beq.n	8010cf4 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 8010cec:	2301      	movs	r3, #1
 8010cee:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8010cf2:	e002      	b.n	8010cfa <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8010cfa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010cfe:	2201      	movs	r2, #1
 8010d00:	4619      	mov	r1, r3
 8010d02:	2013      	movs	r0, #19
 8010d04:	f003 f8b8 	bl	8013e78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010d08:	e00c      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d0a:	bf00      	nop
 8010d0c:	e00a      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d0e:	bf00      	nop
 8010d10:	e008      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d12:	bf00      	nop
 8010d14:	e006      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d16:	bf00      	nop
 8010d18:	e004      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d1a:	bf00      	nop
 8010d1c:	e002      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d1e:	bf00      	nop
 8010d20:	e000      	b.n	8010d24 <ProcessMacCommands+0x9bc>
                break;
 8010d22:	bf00      	nop
    while( macIndex < commandsSize )
 8010d24:	78fa      	ldrb	r2, [r7, #3]
 8010d26:	78bb      	ldrb	r3, [r7, #2]
 8010d28:	429a      	cmp	r2, r3
 8010d2a:	f4ff ab3f 	bcc.w	80103ac <ProcessMacCommands+0x44>
 8010d2e:	e004      	b.n	8010d3a <ProcessMacCommands+0x9d2>
        return;
 8010d30:	bf00      	nop
 8010d32:	e002      	b.n	8010d3a <ProcessMacCommands+0x9d2>
            return;
 8010d34:	bf00      	nop
 8010d36:	e000      	b.n	8010d3a <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8010d38:	bf00      	nop
        }
    }
}
 8010d3a:	378c      	adds	r7, #140	@ 0x8c
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd90      	pop	{r4, r7, pc}
 8010d40:	12d53d80 	.word	0x12d53d80
 8010d44:	20000be4 	.word	0x20000be4
 8010d48:	20001d48 	.word	0x20001d48

08010d4c <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b08e      	sub	sp, #56	@ 0x38
 8010d50:	af02      	add	r7, sp, #8
 8010d52:	60f8      	str	r0, [r7, #12]
 8010d54:	607a      	str	r2, [r7, #4]
 8010d56:	461a      	mov	r2, r3
 8010d58:	460b      	mov	r3, r1
 8010d5a:	72fb      	strb	r3, [r7, #11]
 8010d5c:	4613      	mov	r3, r2
 8010d5e:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010d60:	2303      	movs	r3, #3
 8010d62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010d66:	4b66      	ldr	r3, [pc, #408]	@ (8010f00 <Send+0x1b4>)
 8010d68:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8010d6c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8010d70:	4b63      	ldr	r3, [pc, #396]	@ (8010f00 <Send+0x1b4>)
 8010d72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010d76:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010d7a:	4b61      	ldr	r3, [pc, #388]	@ (8010f00 <Send+0x1b4>)
 8010d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010d80:	4b5f      	ldr	r3, [pc, #380]	@ (8010f00 <Send+0x1b4>)
 8010d82:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d101      	bne.n	8010d8e <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010d8a:	2307      	movs	r3, #7
 8010d8c:	e0b4      	b.n	8010ef8 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8010d8e:	4b5c      	ldr	r3, [pc, #368]	@ (8010f00 <Send+0x1b4>)
 8010d90:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d102      	bne.n	8010d9e <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010d98:	4b59      	ldr	r3, [pc, #356]	@ (8010f00 <Send+0x1b4>)
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 8010d9e:	2300      	movs	r3, #0
 8010da0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8010da4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010da8:	f36f 0303 	bfc	r3, #0, #4
 8010dac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8010db0:	4b53      	ldr	r3, [pc, #332]	@ (8010f00 <Send+0x1b4>)
 8010db2:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8010db6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010dba:	f362 13c7 	bfi	r3, r2, #7, #1
 8010dbe:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8010f00 <Send+0x1b4>)
 8010dc4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010dc8:	2b01      	cmp	r3, #1
 8010dca:	d106      	bne.n	8010dda <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8010dcc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010dd0:	f043 0310 	orr.w	r3, r3, #16
 8010dd4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8010dd8:	e005      	b.n	8010de6 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8010dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010dde:	f36f 1304 	bfc	r3, #4, #1
 8010de2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 8010de6:	4b46      	ldr	r3, [pc, #280]	@ (8010f00 <Send+0x1b4>)
 8010de8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d005      	beq.n	8010dfc <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8010df0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010df4:	f043 0320 	orr.w	r3, r3, #32
 8010df8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8010e00:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010e04:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8010e08:	b2db      	uxtb	r3, r3
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	bf14      	ite	ne
 8010e0e:	2301      	movne	r3, #1
 8010e10:	2300      	moveq	r3, #0
 8010e12:	b2db      	uxtb	r3, r3
 8010e14:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010e16:	4b3a      	ldr	r3, [pc, #232]	@ (8010f00 <Send+0x1b4>)
 8010e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e1a:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8010e1c:	4b38      	ldr	r3, [pc, #224]	@ (8010f00 <Send+0x1b4>)
 8010e1e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8010e22:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8010e24:	4b36      	ldr	r3, [pc, #216]	@ (8010f00 <Send+0x1b4>)
 8010e26:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8010e2a:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010e2c:	4b34      	ldr	r3, [pc, #208]	@ (8010f00 <Send+0x1b4>)
 8010e2e:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010e32:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010e36:	4b32      	ldr	r3, [pc, #200]	@ (8010f00 <Send+0x1b4>)
 8010e38:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010e3c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010e40:	4b2f      	ldr	r3, [pc, #188]	@ (8010f00 <Send+0x1b4>)
 8010e42:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8010e4a:	4b2d      	ldr	r3, [pc, #180]	@ (8010f00 <Send+0x1b4>)
 8010e4c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010e54:	4b2a      	ldr	r3, [pc, #168]	@ (8010f00 <Send+0x1b4>)
 8010e56:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010e5a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8010e5e:	f107 0014 	add.w	r0, r7, #20
 8010e62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010e66:	9300      	str	r3, [sp, #0]
 8010e68:	4b26      	ldr	r3, [pc, #152]	@ (8010f04 <Send+0x1b8>)
 8010e6a:	4a27      	ldr	r2, [pc, #156]	@ (8010f08 <Send+0x1bc>)
 8010e6c:	4927      	ldr	r1, [pc, #156]	@ (8010f0c <Send+0x1c0>)
 8010e6e:	f002 fd21 	bl	80138b4 <LoRaMacAdrCalcNext>
 8010e72:	4603      	mov	r3, r0
 8010e74:	461a      	mov	r2, r3
 8010e76:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010e7a:	f362 1386 	bfi	r3, r2, #6, #1
 8010e7e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8010e82:	7afa      	ldrb	r2, [r7, #11]
 8010e84:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8010e88:	893b      	ldrh	r3, [r7, #8]
 8010e8a:	9300      	str	r3, [sp, #0]
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	68f8      	ldr	r0, [r7, #12]
 8010e90:	f000 fc72 	bl	8011778 <PrepareFrame>
 8010e94:	4603      	mov	r3, r0
 8010e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d003      	beq.n	8010eaa <Send+0x15e>
 8010ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ea6:	2b0a      	cmp	r3, #10
 8010ea8:	d107      	bne.n	8010eba <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8010eaa:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f000 f962 	bl	8011178 <ScheduleTx>
 8010eb4:	4603      	mov	r3, r0
 8010eb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010eba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d00a      	beq.n	8010ed8 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8010ec2:	4a0f      	ldr	r2, [pc, #60]	@ (8010f00 <Send+0x1b4>)
 8010ec4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010ec8:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8010ecc:	4a0c      	ldr	r2, [pc, #48]	@ (8010f00 <Send+0x1b4>)
 8010ece:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8010ed2:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8010ed6:	e00d      	b.n	8010ef4 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010ed8:	4b09      	ldr	r3, [pc, #36]	@ (8010f00 <Send+0x1b4>)
 8010eda:	2200      	movs	r2, #0
 8010edc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8010ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee2:	4a07      	ldr	r2, [pc, #28]	@ (8010f00 <Send+0x1b4>)
 8010ee4:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8010ee6:	f003 f86d 	bl	8013fc4 <LoRaMacCommandsRemoveNoneStickyCmds>
 8010eea:	4603      	mov	r3, r0
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d001      	beq.n	8010ef4 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010ef0:	2313      	movs	r3, #19
 8010ef2:	e001      	b.n	8010ef8 <Send+0x1ac>
        }
    }
    return status;
 8010ef4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3730      	adds	r7, #48	@ 0x30
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}
 8010f00:	20001118 	.word	0x20001118
 8010f04:	20001180 	.word	0x20001180
 8010f08:	20001150 	.word	0x20001150
 8010f0c:	20001151 	.word	0x20001151

08010f10 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b084      	sub	sp, #16
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	4603      	mov	r3, r0
 8010f18:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8010f1e:	2300      	movs	r3, #0
 8010f20:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8010f22:	2301      	movs	r3, #1
 8010f24:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8010f26:	79fb      	ldrb	r3, [r7, #7]
 8010f28:	2bff      	cmp	r3, #255	@ 0xff
 8010f2a:	d11f      	bne.n	8010f6c <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010f2c:	2000      	movs	r0, #0
 8010f2e:	f7ff f8e1 	bl	80100f4 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8010f32:	4b15      	ldr	r3, [pc, #84]	@ (8010f88 <SendReJoinReq+0x78>)
 8010f34:	2200      	movs	r2, #0
 8010f36:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010f3a:	4b13      	ldr	r3, [pc, #76]	@ (8010f88 <SendReJoinReq+0x78>)
 8010f3c:	4a13      	ldr	r2, [pc, #76]	@ (8010f8c <SendReJoinReq+0x7c>)
 8010f3e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010f42:	4b11      	ldr	r3, [pc, #68]	@ (8010f88 <SendReJoinReq+0x78>)
 8010f44:	22ff      	movs	r2, #255	@ 0xff
 8010f46:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010f4a:	7b3b      	ldrb	r3, [r7, #12]
 8010f4c:	f36f 1347 	bfc	r3, #5, #3
 8010f50:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8010f52:	7b3a      	ldrb	r2, [r7, #12]
 8010f54:	4b0c      	ldr	r3, [pc, #48]	@ (8010f88 <SendReJoinReq+0x78>)
 8010f56:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 8010f5a:	480d      	ldr	r0, [pc, #52]	@ (8010f90 <SendReJoinReq+0x80>)
 8010f5c:	f7fb fefc 	bl	800cd58 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8010f60:	480c      	ldr	r0, [pc, #48]	@ (8010f94 <SendReJoinReq+0x84>)
 8010f62:	f7fb fec9 	bl	800ccf8 <SecureElementGetDevEui>

            allowDelayedTx = false;
 8010f66:	2300      	movs	r3, #0
 8010f68:	73fb      	strb	r3, [r7, #15]

            break;
 8010f6a:	e002      	b.n	8010f72 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010f6c:	2302      	movs	r3, #2
 8010f6e:	73bb      	strb	r3, [r7, #14]
            break;
 8010f70:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010f72:	7bfb      	ldrb	r3, [r7, #15]
 8010f74:	4618      	mov	r0, r3
 8010f76:	f000 f8ff 	bl	8011178 <ScheduleTx>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	73bb      	strb	r3, [r7, #14]
    return status;
 8010f7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f80:	4618      	mov	r0, r3
 8010f82:	3710      	adds	r7, #16
 8010f84:	46bd      	mov	sp, r7
 8010f86:	bd80      	pop	{r7, pc}
 8010f88:	20000be4 	.word	0x20000be4
 8010f8c:	20000be6 	.word	0x20000be6
 8010f90:	20000cf2 	.word	0x20000cf2
 8010f94:	20000cfa 	.word	0x20000cfa

08010f98 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010f9c:	f002 fd9a 	bl	8013ad4 <LoRaMacClassBIsBeaconExpected>
 8010fa0:	4603      	mov	r3, r0
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d001      	beq.n	8010faa <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8010fa6:	230e      	movs	r3, #14
 8010fa8:	e013      	b.n	8010fd2 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010faa:	4b0b      	ldr	r3, [pc, #44]	@ (8010fd8 <CheckForClassBCollision+0x40>)
 8010fac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	d10d      	bne.n	8010fd0 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010fb4:	f002 fd95 	bl	8013ae2 <LoRaMacClassBIsPingExpected>
 8010fb8:	4603      	mov	r3, r0
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d001      	beq.n	8010fc2 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010fbe:	230f      	movs	r3, #15
 8010fc0:	e007      	b.n	8010fd2 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010fc2:	f002 fd95 	bl	8013af0 <LoRaMacClassBIsMulticastExpected>
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d001      	beq.n	8010fd0 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010fcc:	230f      	movs	r3, #15
 8010fce:	e000      	b.n	8010fd2 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010fd0:	2300      	movs	r3, #0
}
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	bd80      	pop	{r7, pc}
 8010fd6:	bf00      	nop
 8010fd8:	20001118 	.word	0x20001118

08010fdc <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8010fdc:	b590      	push	{r4, r7, lr}
 8010fde:	b083      	sub	sp, #12
 8010fe0:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8010fe4:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8010fea:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010fee:	4b2a      	ldr	r3, [pc, #168]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8010ff0:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8010ff4:	4b28      	ldr	r3, [pc, #160]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8010ff6:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8010ffa:	4b27      	ldr	r3, [pc, #156]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8010ffc:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011000:	b25b      	sxtb	r3, r3
 8011002:	f004 ff74 	bl	8015eee <RegionApplyDrOffset>
 8011006:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011008:	b259      	sxtb	r1, r3
 801100a:	4b23      	ldr	r3, [pc, #140]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 801100c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011010:	4b21      	ldr	r3, [pc, #132]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011014:	4821      	ldr	r0, [pc, #132]	@ (801109c <ComputeRxWindowParameters+0xc0>)
 8011016:	9000      	str	r0, [sp, #0]
 8011018:	4620      	mov	r0, r4
 801101a:	f004 fdbc 	bl	8015b96 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801101e:	4b1e      	ldr	r3, [pc, #120]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011020:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011024:	4b1c      	ldr	r3, [pc, #112]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011026:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801102a:	b259      	sxtb	r1, r3
 801102c:	4b1a      	ldr	r3, [pc, #104]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 801102e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011032:	4b19      	ldr	r3, [pc, #100]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011036:	4c1a      	ldr	r4, [pc, #104]	@ (80110a0 <ComputeRxWindowParameters+0xc4>)
 8011038:	9400      	str	r4, [sp, #0]
 801103a:	f004 fdac 	bl	8015b96 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801103e:	4b16      	ldr	r3, [pc, #88]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011042:	4a18      	ldr	r2, [pc, #96]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 8011044:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011048:	4413      	add	r3, r2
 801104a:	4a16      	ldr	r2, [pc, #88]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 801104c:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011050:	4b11      	ldr	r3, [pc, #68]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011054:	4a13      	ldr	r2, [pc, #76]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 8011056:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 801105a:	4413      	add	r3, r2
 801105c:	4a11      	ldr	r2, [pc, #68]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 801105e:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011062:	4b10      	ldr	r3, [pc, #64]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 8011064:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011068:	2b04      	cmp	r3, #4
 801106a:	d011      	beq.n	8011090 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801106c:	4b0a      	ldr	r3, [pc, #40]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 801106e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011070:	4a0c      	ldr	r2, [pc, #48]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 8011072:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011076:	4413      	add	r3, r2
 8011078:	4a0a      	ldr	r2, [pc, #40]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 801107a:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 801107e:	4b06      	ldr	r3, [pc, #24]	@ (8011098 <ComputeRxWindowParameters+0xbc>)
 8011080:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011082:	4a08      	ldr	r2, [pc, #32]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 8011084:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011088:	4413      	add	r3, r2
 801108a:	4a06      	ldr	r2, [pc, #24]	@ (80110a4 <ComputeRxWindowParameters+0xc8>)
 801108c:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011090:	bf00      	nop
 8011092:	3704      	adds	r7, #4
 8011094:	46bd      	mov	sp, r7
 8011096:	bd90      	pop	{r4, r7, pc}
 8011098:	20001118 	.word	0x20001118
 801109c:	20000f9c 	.word	0x20000f9c
 80110a0:	20000fb4 	.word	0x20000fb4
 80110a4:	20000be4 	.word	0x20000be4

080110a8 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b082      	sub	sp, #8
 80110ac:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80110ae:	2300      	movs	r3, #0
 80110b0:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 80110b2:	4b13      	ldr	r3, [pc, #76]	@ (8011100 <VerifyTxFrame+0x58>)
 80110b4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d01b      	beq.n	80110f4 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80110bc:	1d3b      	adds	r3, r7, #4
 80110be:	4618      	mov	r0, r3
 80110c0:	f002 ffd0 	bl	8014064 <LoRaMacCommandsGetSizeSerializedCmds>
 80110c4:	4603      	mov	r3, r0
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d001      	beq.n	80110ce <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80110ca:	2313      	movs	r3, #19
 80110cc:	e013      	b.n	80110f6 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 80110ce:	4b0d      	ldr	r3, [pc, #52]	@ (8011104 <VerifyTxFrame+0x5c>)
 80110d0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80110d4:	4a0a      	ldr	r2, [pc, #40]	@ (8011100 <VerifyTxFrame+0x58>)
 80110d6:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 80110da:	687a      	ldr	r2, [r7, #4]
 80110dc:	b2d2      	uxtb	r2, r2
 80110de:	4618      	mov	r0, r3
 80110e0:	f7ff f91a 	bl	8010318 <ValidatePayloadLength>
 80110e4:	4603      	mov	r3, r0
 80110e6:	f083 0301 	eor.w	r3, r3, #1
 80110ea:	b2db      	uxtb	r3, r3
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d001      	beq.n	80110f4 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 80110f0:	2308      	movs	r3, #8
 80110f2:	e000      	b.n	80110f6 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 80110f4:	2300      	movs	r3, #0
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3708      	adds	r7, #8
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	20001118 	.word	0x20001118
 8011104:	20000be4 	.word	0x20000be4

08011108 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b082      	sub	sp, #8
 801110c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801110e:	4b18      	ldr	r3, [pc, #96]	@ (8011170 <SerializeTxFrame+0x68>)
 8011110:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011114:	2b00      	cmp	r3, #0
 8011116:	d002      	beq.n	801111e <SerializeTxFrame+0x16>
 8011118:	2b04      	cmp	r3, #4
 801111a:	d011      	beq.n	8011140 <SerializeTxFrame+0x38>
 801111c:	e021      	b.n	8011162 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801111e:	4815      	ldr	r0, [pc, #84]	@ (8011174 <SerializeTxFrame+0x6c>)
 8011120:	f004 faca 	bl	80156b8 <LoRaMacSerializerJoinRequest>
 8011124:	4603      	mov	r3, r0
 8011126:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011128:	79fb      	ldrb	r3, [r7, #7]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d001      	beq.n	8011132 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801112e:	2311      	movs	r3, #17
 8011130:	e01a      	b.n	8011168 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011132:	4b0f      	ldr	r3, [pc, #60]	@ (8011170 <SerializeTxFrame+0x68>)
 8011134:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011138:	461a      	mov	r2, r3
 801113a:	4b0d      	ldr	r3, [pc, #52]	@ (8011170 <SerializeTxFrame+0x68>)
 801113c:	801a      	strh	r2, [r3, #0]
            break;
 801113e:	e012      	b.n	8011166 <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8011140:	480c      	ldr	r0, [pc, #48]	@ (8011174 <SerializeTxFrame+0x6c>)
 8011142:	f004 fb3b 	bl	80157bc <LoRaMacSerializerData>
 8011146:	4603      	mov	r3, r0
 8011148:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801114a:	79fb      	ldrb	r3, [r7, #7]
 801114c:	2b00      	cmp	r3, #0
 801114e:	d001      	beq.n	8011154 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011150:	2311      	movs	r3, #17
 8011152:	e009      	b.n	8011168 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011154:	4b06      	ldr	r3, [pc, #24]	@ (8011170 <SerializeTxFrame+0x68>)
 8011156:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801115a:	461a      	mov	r2, r3
 801115c:	4b04      	ldr	r3, [pc, #16]	@ (8011170 <SerializeTxFrame+0x68>)
 801115e:	801a      	strh	r2, [r3, #0]
            break;
 8011160:	e001      	b.n	8011166 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011162:	2303      	movs	r3, #3
 8011164:	e000      	b.n	8011168 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8011166:	2300      	movs	r3, #0
}
 8011168:	4618      	mov	r0, r3
 801116a:	3708      	adds	r7, #8
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}
 8011170:	20000be4 	.word	0x20000be4
 8011174:	20000cec 	.word	0x20000cec

08011178 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8011178:	b580      	push	{r7, lr}
 801117a:	b090      	sub	sp, #64	@ 0x40
 801117c:	af02      	add	r7, sp, #8
 801117e:	4603      	mov	r3, r0
 8011180:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011182:	2303      	movs	r3, #3
 8011184:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8011188:	f7ff ff06 	bl	8010f98 <CheckForClassBCollision>
 801118c:	4603      	mov	r3, r0
 801118e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011192:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011196:	2b00      	cmp	r3, #0
 8011198:	d002      	beq.n	80111a0 <ScheduleTx+0x28>
    {
        return status;
 801119a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801119e:	e092      	b.n	80112c6 <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 80111a0:	f000 f8f8 	bl	8011394 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 80111a4:	f7ff ffb0 	bl	8011108 <SerializeTxFrame>
 80111a8:	4603      	mov	r3, r0
 80111aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80111ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d002      	beq.n	80111bc <ScheduleTx+0x44>
    {
        return status;
 80111b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80111ba:	e084      	b.n	80112c6 <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 80111bc:	4b44      	ldr	r3, [pc, #272]	@ (80112d0 <ScheduleTx+0x158>)
 80111be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111c0:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80111c2:	4b43      	ldr	r3, [pc, #268]	@ (80112d0 <ScheduleTx+0x158>)
 80111c4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80111c8:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 80111ca:	4b41      	ldr	r3, [pc, #260]	@ (80112d0 <ScheduleTx+0x158>)
 80111cc:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80111d0:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 80111d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80111d6:	4618      	mov	r0, r3
 80111d8:	f00d f8ae 	bl	801e338 <SysTimeGetMcuTime>
 80111dc:	4638      	mov	r0, r7
 80111de:	4b3c      	ldr	r3, [pc, #240]	@ (80112d0 <ScheduleTx+0x158>)
 80111e0:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 80111e4:	9200      	str	r2, [sp, #0]
 80111e6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80111ea:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80111ee:	ca06      	ldmia	r2, {r1, r2}
 80111f0:	f00d f803 	bl	801e1fa <SysTimeSub>
 80111f4:	f107 0320 	add.w	r3, r7, #32
 80111f8:	463a      	mov	r2, r7
 80111fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80111fe:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011202:	4b33      	ldr	r3, [pc, #204]	@ (80112d0 <ScheduleTx+0x158>)
 8011204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011206:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011208:	2300      	movs	r3, #0
 801120a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 801120e:	2301      	movs	r3, #1
 8011210:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011212:	4b30      	ldr	r3, [pc, #192]	@ (80112d4 <ScheduleTx+0x15c>)
 8011214:	881b      	ldrh	r3, [r3, #0]
 8011216:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011218:	4b2d      	ldr	r3, [pc, #180]	@ (80112d0 <ScheduleTx+0x158>)
 801121a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801121e:	2b00      	cmp	r3, #0
 8011220:	d104      	bne.n	801122c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011222:	2301      	movs	r3, #1
 8011224:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011228:	2300      	movs	r3, #0
 801122a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 801122c:	4b28      	ldr	r3, [pc, #160]	@ (80112d0 <ScheduleTx+0x158>)
 801122e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011232:	f107 0114 	add.w	r1, r7, #20
 8011236:	4b28      	ldr	r3, [pc, #160]	@ (80112d8 <ScheduleTx+0x160>)
 8011238:	9300      	str	r3, [sp, #0]
 801123a:	4b28      	ldr	r3, [pc, #160]	@ (80112dc <ScheduleTx+0x164>)
 801123c:	4a28      	ldr	r2, [pc, #160]	@ (80112e0 <ScheduleTx+0x168>)
 801123e:	f004 fe27 	bl	8015e90 <RegionNextChannel>
 8011242:	4603      	mov	r3, r0
 8011244:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8011248:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801124c:	2b00      	cmp	r3, #0
 801124e:	d025      	beq.n	801129c <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8011250:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011254:	2b0b      	cmp	r3, #11
 8011256:	d11e      	bne.n	8011296 <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8011258:	4b1e      	ldr	r3, [pc, #120]	@ (80112d4 <ScheduleTx+0x15c>)
 801125a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 801125e:	2b00      	cmp	r3, #0
 8011260:	d01c      	beq.n	801129c <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8011262:	7bfb      	ldrb	r3, [r7, #15]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d013      	beq.n	8011290 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8011268:	4b1a      	ldr	r3, [pc, #104]	@ (80112d4 <ScheduleTx+0x15c>)
 801126a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801126e:	f043 0320 	orr.w	r3, r3, #32
 8011272:	4a18      	ldr	r2, [pc, #96]	@ (80112d4 <ScheduleTx+0x15c>)
 8011274:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8011278:	4b16      	ldr	r3, [pc, #88]	@ (80112d4 <ScheduleTx+0x15c>)
 801127a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 801127e:	4619      	mov	r1, r3
 8011280:	4818      	ldr	r0, [pc, #96]	@ (80112e4 <ScheduleTx+0x16c>)
 8011282:	f00d fd91 	bl	801eda8 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8011286:	4817      	ldr	r0, [pc, #92]	@ (80112e4 <ScheduleTx+0x16c>)
 8011288:	f00d fcb0 	bl	801ebec <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 801128c:	2300      	movs	r3, #0
 801128e:	e01a      	b.n	80112c6 <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011290:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011294:	e017      	b.n	80112c6 <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8011296:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801129a:	e014      	b.n	80112c6 <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 801129c:	f7ff fe9e 	bl	8010fdc <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 80112a0:	f7ff ff02 	bl	80110a8 <VerifyTxFrame>
 80112a4:	4603      	mov	r3, r0
 80112a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80112aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d002      	beq.n	80112b8 <ScheduleTx+0x140>
    {
        return status;
 80112b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80112b6:	e006      	b.n	80112c6 <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80112b8:	4b06      	ldr	r3, [pc, #24]	@ (80112d4 <ScheduleTx+0x15c>)
 80112ba:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 80112be:	4618      	mov	r0, r3
 80112c0:	f000 fb74 	bl	80119ac <SendFrameOnChannel>
 80112c4:	4603      	mov	r3, r0
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	3738      	adds	r7, #56	@ 0x38
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd80      	pop	{r7, pc}
 80112ce:	bf00      	nop
 80112d0:	20001118 	.word	0x20001118
 80112d4:	20000be4 	.word	0x20000be4
 80112d8:	20001148 	.word	0x20001148
 80112dc:	20001078 	.word	0x20001078
 80112e0:	20000fff 	.word	0x20000fff
 80112e4:	20000f4c 	.word	0x20000f4c

080112e8 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b084      	sub	sp, #16
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	4603      	mov	r3, r0
 80112f0:	460a      	mov	r2, r1
 80112f2:	71fb      	strb	r3, [r7, #7]
 80112f4:	4613      	mov	r3, r2
 80112f6:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80112f8:	2312      	movs	r3, #18
 80112fa:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80112fc:	2300      	movs	r3, #0
 80112fe:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011300:	4b22      	ldr	r3, [pc, #136]	@ (801138c <SecureFrame+0xa4>)
 8011302:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011306:	2b00      	cmp	r3, #0
 8011308:	d002      	beq.n	8011310 <SecureFrame+0x28>
 801130a:	2b04      	cmp	r3, #4
 801130c:	d011      	beq.n	8011332 <SecureFrame+0x4a>
 801130e:	e036      	b.n	801137e <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011310:	481f      	ldr	r0, [pc, #124]	@ (8011390 <SecureFrame+0xa8>)
 8011312:	f003 fda1 	bl	8014e58 <LoRaMacCryptoPrepareJoinRequest>
 8011316:	4603      	mov	r3, r0
 8011318:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801131a:	7bfb      	ldrb	r3, [r7, #15]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d001      	beq.n	8011324 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011320:	2311      	movs	r3, #17
 8011322:	e02f      	b.n	8011384 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011324:	4b19      	ldr	r3, [pc, #100]	@ (801138c <SecureFrame+0xa4>)
 8011326:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801132a:	461a      	mov	r2, r3
 801132c:	4b17      	ldr	r3, [pc, #92]	@ (801138c <SecureFrame+0xa4>)
 801132e:	801a      	strh	r2, [r3, #0]
            break;
 8011330:	e027      	b.n	8011382 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011332:	f107 0308 	add.w	r3, r7, #8
 8011336:	4618      	mov	r0, r3
 8011338:	f003 fcc8 	bl	8014ccc <LoRaMacCryptoGetFCntUp>
 801133c:	4603      	mov	r3, r0
 801133e:	2b00      	cmp	r3, #0
 8011340:	d001      	beq.n	8011346 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011342:	2312      	movs	r3, #18
 8011344:	e01e      	b.n	8011384 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8011346:	4b11      	ldr	r3, [pc, #68]	@ (801138c <SecureFrame+0xa4>)
 8011348:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801134c:	2b00      	cmp	r3, #0
 801134e:	d002      	beq.n	8011356 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	3b01      	subs	r3, #1
 8011354:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8011356:	68b8      	ldr	r0, [r7, #8]
 8011358:	79ba      	ldrb	r2, [r7, #6]
 801135a:	79f9      	ldrb	r1, [r7, #7]
 801135c:	4b0c      	ldr	r3, [pc, #48]	@ (8011390 <SecureFrame+0xa8>)
 801135e:	f003 fea3 	bl	80150a8 <LoRaMacCryptoSecureMessage>
 8011362:	4603      	mov	r3, r0
 8011364:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011366:	7bfb      	ldrb	r3, [r7, #15]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d001      	beq.n	8011370 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801136c:	2311      	movs	r3, #17
 801136e:	e009      	b.n	8011384 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011370:	4b06      	ldr	r3, [pc, #24]	@ (801138c <SecureFrame+0xa4>)
 8011372:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011376:	461a      	mov	r2, r3
 8011378:	4b04      	ldr	r3, [pc, #16]	@ (801138c <SecureFrame+0xa4>)
 801137a:	801a      	strh	r2, [r3, #0]
            break;
 801137c:	e001      	b.n	8011382 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801137e:	2303      	movs	r3, #3
 8011380:	e000      	b.n	8011384 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8011382:	2300      	movs	r3, #0
}
 8011384:	4618      	mov	r0, r3
 8011386:	3710      	adds	r7, #16
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}
 801138c:	20000be4 	.word	0x20000be4
 8011390:	20000cec 	.word	0x20000cec

08011394 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011394:	b480      	push	{r7}
 8011396:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011398:	4b09      	ldr	r3, [pc, #36]	@ (80113c0 <CalculateBackOff+0x2c>)
 801139a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801139c:	2b00      	cmp	r3, #0
 801139e:	d10a      	bne.n	80113b6 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 80113a0:	4b07      	ldr	r3, [pc, #28]	@ (80113c0 <CalculateBackOff+0x2c>)
 80113a2:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 80113a6:	3b01      	subs	r3, #1
 80113a8:	4a06      	ldr	r2, [pc, #24]	@ (80113c4 <CalculateBackOff+0x30>)
 80113aa:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 80113ae:	fb02 f303 	mul.w	r3, r2, r3
 80113b2:	4a03      	ldr	r2, [pc, #12]	@ (80113c0 <CalculateBackOff+0x2c>)
 80113b4:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 80113b6:	bf00      	nop
 80113b8:	46bd      	mov	sp, r7
 80113ba:	bc80      	pop	{r7}
 80113bc:	4770      	bx	lr
 80113be:	bf00      	nop
 80113c0:	20001118 	.word	0x20001118
 80113c4:	20000be4 	.word	0x20000be4

080113c8 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 80113c8:	b580      	push	{r7, lr}
 80113ca:	b082      	sub	sp, #8
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	4603      	mov	r3, r0
 80113d0:	7139      	strb	r1, [r7, #4]
 80113d2:	71fb      	strb	r3, [r7, #7]
 80113d4:	4613      	mov	r3, r2
 80113d6:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 80113d8:	79fb      	ldrb	r3, [r7, #7]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d002      	beq.n	80113e4 <RemoveMacCommands+0x1c>
 80113de:	79fb      	ldrb	r3, [r7, #7]
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d10d      	bne.n	8011400 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80113e4:	79bb      	ldrb	r3, [r7, #6]
 80113e6:	2b01      	cmp	r3, #1
 80113e8:	d108      	bne.n	80113fc <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80113ea:	793b      	ldrb	r3, [r7, #4]
 80113ec:	f003 0320 	and.w	r3, r3, #32
 80113f0:	b2db      	uxtb	r3, r3
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d004      	beq.n	8011400 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80113f6:	f002 fe09 	bl	801400c <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80113fa:	e001      	b.n	8011400 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80113fc:	f002 fe06 	bl	801400c <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011400:	bf00      	nop
 8011402:	3708      	adds	r7, #8
 8011404:	46bd      	mov	sp, r7
 8011406:	bd80      	pop	{r7, pc}

08011408 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011408:	b5b0      	push	{r4, r5, r7, lr}
 801140a:	b092      	sub	sp, #72	@ 0x48
 801140c:	af00      	add	r7, sp, #0
 801140e:	4603      	mov	r3, r0
 8011410:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011412:	79fb      	ldrb	r3, [r7, #7]
 8011414:	f083 0301 	eor.w	r3, r3, #1
 8011418:	b2db      	uxtb	r3, r3
 801141a:	2b00      	cmp	r3, #0
 801141c:	d003      	beq.n	8011426 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 801141e:	4b88      	ldr	r3, [pc, #544]	@ (8011640 <ResetMacParameters+0x238>)
 8011420:	2200      	movs	r2, #0
 8011422:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011426:	4b86      	ldr	r3, [pc, #536]	@ (8011640 <ResetMacParameters+0x238>)
 8011428:	2200      	movs	r2, #0
 801142a:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 801142c:	4b85      	ldr	r3, [pc, #532]	@ (8011644 <ResetMacParameters+0x23c>)
 801142e:	2200      	movs	r2, #0
 8011430:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011434:	4b83      	ldr	r3, [pc, #524]	@ (8011644 <ResetMacParameters+0x23c>)
 8011436:	2200      	movs	r2, #0
 8011438:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 801143c:	4b81      	ldr	r3, [pc, #516]	@ (8011644 <ResetMacParameters+0x23c>)
 801143e:	2200      	movs	r2, #0
 8011440:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8011444:	4b7e      	ldr	r3, [pc, #504]	@ (8011640 <ResetMacParameters+0x238>)
 8011446:	2200      	movs	r2, #0
 8011448:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 801144c:	4b7c      	ldr	r3, [pc, #496]	@ (8011640 <ResetMacParameters+0x238>)
 801144e:	2201      	movs	r2, #1
 8011450:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011454:	4b7a      	ldr	r3, [pc, #488]	@ (8011640 <ResetMacParameters+0x238>)
 8011456:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801145a:	4b79      	ldr	r3, [pc, #484]	@ (8011640 <ResetMacParameters+0x238>)
 801145c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011460:	4b77      	ldr	r3, [pc, #476]	@ (8011640 <ResetMacParameters+0x238>)
 8011462:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8011466:	4b76      	ldr	r3, [pc, #472]	@ (8011640 <ResetMacParameters+0x238>)
 8011468:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 801146c:	4b74      	ldr	r3, [pc, #464]	@ (8011640 <ResetMacParameters+0x238>)
 801146e:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8011472:	4b73      	ldr	r3, [pc, #460]	@ (8011640 <ResetMacParameters+0x238>)
 8011474:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011478:	4b71      	ldr	r3, [pc, #452]	@ (8011640 <ResetMacParameters+0x238>)
 801147a:	4a71      	ldr	r2, [pc, #452]	@ (8011640 <ResetMacParameters+0x238>)
 801147c:	336c      	adds	r3, #108	@ 0x6c
 801147e:	32b4      	adds	r2, #180	@ 0xb4
 8011480:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011484:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011488:	4b6d      	ldr	r3, [pc, #436]	@ (8011640 <ResetMacParameters+0x238>)
 801148a:	4a6d      	ldr	r2, [pc, #436]	@ (8011640 <ResetMacParameters+0x238>)
 801148c:	3374      	adds	r3, #116	@ 0x74
 801148e:	32bc      	adds	r2, #188	@ 0xbc
 8011490:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011494:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8011498:	4b69      	ldr	r3, [pc, #420]	@ (8011640 <ResetMacParameters+0x238>)
 801149a:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 801149e:	4b68      	ldr	r3, [pc, #416]	@ (8011640 <ResetMacParameters+0x238>)
 80114a0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 80114a4:	4b66      	ldr	r3, [pc, #408]	@ (8011640 <ResetMacParameters+0x238>)
 80114a6:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 80114aa:	4b65      	ldr	r3, [pc, #404]	@ (8011640 <ResetMacParameters+0x238>)
 80114ac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 80114b0:	4b63      	ldr	r3, [pc, #396]	@ (8011640 <ResetMacParameters+0x238>)
 80114b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80114b6:	4a62      	ldr	r2, [pc, #392]	@ (8011640 <ResetMacParameters+0x238>)
 80114b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80114bc:	4b60      	ldr	r3, [pc, #384]	@ (8011640 <ResetMacParameters+0x238>)
 80114be:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80114c2:	4a5f      	ldr	r2, [pc, #380]	@ (8011640 <ResetMacParameters+0x238>)
 80114c4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 80114c8:	4b5d      	ldr	r3, [pc, #372]	@ (8011640 <ResetMacParameters+0x238>)
 80114ca:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 80114ce:	4b5c      	ldr	r3, [pc, #368]	@ (8011640 <ResetMacParameters+0x238>)
 80114d0:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 80114d4:	4b5a      	ldr	r3, [pc, #360]	@ (8011640 <ResetMacParameters+0x238>)
 80114d6:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 80114da:	4b59      	ldr	r3, [pc, #356]	@ (8011640 <ResetMacParameters+0x238>)
 80114dc:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 80114e0:	4b58      	ldr	r3, [pc, #352]	@ (8011644 <ResetMacParameters+0x23c>)
 80114e2:	2200      	movs	r2, #0
 80114e4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 80114e8:	4b55      	ldr	r3, [pc, #340]	@ (8011640 <ResetMacParameters+0x238>)
 80114ea:	2200      	movs	r2, #0
 80114ec:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 80114f0:	4b53      	ldr	r3, [pc, #332]	@ (8011640 <ResetMacParameters+0x238>)
 80114f2:	2200      	movs	r2, #0
 80114f4:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 80114f8:	4b51      	ldr	r3, [pc, #324]	@ (8011640 <ResetMacParameters+0x238>)
 80114fa:	2200      	movs	r2, #0
 80114fc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011500:	4b4f      	ldr	r3, [pc, #316]	@ (8011640 <ResetMacParameters+0x238>)
 8011502:	2200      	movs	r2, #0
 8011504:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8011508:	4b4d      	ldr	r3, [pc, #308]	@ (8011640 <ResetMacParameters+0x238>)
 801150a:	2200      	movs	r2, #0
 801150c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011510:	4b4b      	ldr	r3, [pc, #300]	@ (8011640 <ResetMacParameters+0x238>)
 8011512:	2200      	movs	r2, #0
 8011514:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8011518:	4b49      	ldr	r3, [pc, #292]	@ (8011640 <ResetMacParameters+0x238>)
 801151a:	2200      	movs	r2, #0
 801151c:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011520:	4b47      	ldr	r3, [pc, #284]	@ (8011640 <ResetMacParameters+0x238>)
 8011522:	2200      	movs	r2, #0
 8011524:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8011528:	4b45      	ldr	r3, [pc, #276]	@ (8011640 <ResetMacParameters+0x238>)
 801152a:	2200      	movs	r2, #0
 801152c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011530:	4b43      	ldr	r3, [pc, #268]	@ (8011640 <ResetMacParameters+0x238>)
 8011532:	2200      	movs	r2, #0
 8011534:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8011538:	4b41      	ldr	r3, [pc, #260]	@ (8011640 <ResetMacParameters+0x238>)
 801153a:	2200      	movs	r2, #0
 801153c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011540:	2301      	movs	r3, #1
 8011542:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011544:	4b40      	ldr	r3, [pc, #256]	@ (8011648 <ResetMacParameters+0x240>)
 8011546:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011548:	4b40      	ldr	r3, [pc, #256]	@ (801164c <ResetMacParameters+0x244>)
 801154a:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 801154c:	4b40      	ldr	r3, [pc, #256]	@ (8011650 <ResetMacParameters+0x248>)
 801154e:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011550:	4b3b      	ldr	r3, [pc, #236]	@ (8011640 <ResetMacParameters+0x238>)
 8011552:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011556:	f107 020c 	add.w	r2, r7, #12
 801155a:	4611      	mov	r1, r2
 801155c:	4618      	mov	r0, r3
 801155e:	f004 fa88 	bl	8015a72 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011562:	4b38      	ldr	r3, [pc, #224]	@ (8011644 <ResetMacParameters+0x23c>)
 8011564:	2200      	movs	r2, #0
 8011566:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801156a:	4b36      	ldr	r3, [pc, #216]	@ (8011644 <ResetMacParameters+0x23c>)
 801156c:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011570:	4b34      	ldr	r3, [pc, #208]	@ (8011644 <ResetMacParameters+0x23c>)
 8011572:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8011576:	4b32      	ldr	r3, [pc, #200]	@ (8011640 <ResetMacParameters+0x238>)
 8011578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801157a:	4a32      	ldr	r2, [pc, #200]	@ (8011644 <ResetMacParameters+0x23c>)
 801157c:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011580:	4b2f      	ldr	r3, [pc, #188]	@ (8011640 <ResetMacParameters+0x238>)
 8011582:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011586:	4b2f      	ldr	r3, [pc, #188]	@ (8011644 <ResetMacParameters+0x23c>)
 8011588:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801158c:	4b2c      	ldr	r3, [pc, #176]	@ (8011640 <ResetMacParameters+0x238>)
 801158e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011592:	4b2c      	ldr	r3, [pc, #176]	@ (8011644 <ResetMacParameters+0x23c>)
 8011594:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011598:	4b2a      	ldr	r3, [pc, #168]	@ (8011644 <ResetMacParameters+0x23c>)
 801159a:	2200      	movs	r2, #0
 801159c:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80115a0:	4b28      	ldr	r3, [pc, #160]	@ (8011644 <ResetMacParameters+0x23c>)
 80115a2:	2201      	movs	r2, #1
 80115a4:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80115a8:	4b25      	ldr	r3, [pc, #148]	@ (8011640 <ResetMacParameters+0x238>)
 80115aa:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80115ae:	4b25      	ldr	r3, [pc, #148]	@ (8011644 <ResetMacParameters+0x23c>)
 80115b0:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80115b4:	4a23      	ldr	r2, [pc, #140]	@ (8011644 <ResetMacParameters+0x23c>)
 80115b6:	4b23      	ldr	r3, [pc, #140]	@ (8011644 <ResetMacParameters+0x23c>)
 80115b8:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 80115bc:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 80115c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80115c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80115c4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80115c8:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80115cc:	4b1d      	ldr	r3, [pc, #116]	@ (8011644 <ResetMacParameters+0x23c>)
 80115ce:	2201      	movs	r2, #1
 80115d0:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80115d4:	4b1b      	ldr	r3, [pc, #108]	@ (8011644 <ResetMacParameters+0x23c>)
 80115d6:	2202      	movs	r2, #2
 80115d8:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 80115dc:	2300      	movs	r3, #0
 80115de:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 80115e0:	2300      	movs	r3, #0
 80115e2:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 80115e4:	4b17      	ldr	r3, [pc, #92]	@ (8011644 <ResetMacParameters+0x23c>)
 80115e6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d009      	beq.n	8011602 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 80115ee:	4b15      	ldr	r3, [pc, #84]	@ (8011644 <ResetMacParameters+0x23c>)
 80115f0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80115f4:	685b      	ldr	r3, [r3, #4]
 80115f6:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 80115f8:	4b12      	ldr	r3, [pc, #72]	@ (8011644 <ResetMacParameters+0x23c>)
 80115fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80115fe:	695b      	ldr	r3, [r3, #20]
 8011600:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011602:	4b14      	ldr	r3, [pc, #80]	@ (8011654 <ResetMacParameters+0x24c>)
 8011604:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011606:	4b14      	ldr	r3, [pc, #80]	@ (8011658 <ResetMacParameters+0x250>)
 8011608:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801160a:	4b14      	ldr	r3, [pc, #80]	@ (801165c <ResetMacParameters+0x254>)
 801160c:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801160e:	4b14      	ldr	r3, [pc, #80]	@ (8011660 <ResetMacParameters+0x258>)
 8011610:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011612:	4b14      	ldr	r3, [pc, #80]	@ (8011664 <ResetMacParameters+0x25c>)
 8011614:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011616:	4b14      	ldr	r3, [pc, #80]	@ (8011668 <ResetMacParameters+0x260>)
 8011618:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801161a:	4b14      	ldr	r3, [pc, #80]	@ (801166c <ResetMacParameters+0x264>)
 801161c:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801161e:	4b14      	ldr	r3, [pc, #80]	@ (8011670 <ResetMacParameters+0x268>)
 8011620:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8011622:	4b14      	ldr	r3, [pc, #80]	@ (8011674 <ResetMacParameters+0x26c>)
 8011624:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8011626:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801162a:	f107 031c 	add.w	r3, r7, #28
 801162e:	4a12      	ldr	r2, [pc, #72]	@ (8011678 <ResetMacParameters+0x270>)
 8011630:	4618      	mov	r0, r3
 8011632:	f002 f9f8 	bl	8013a26 <LoRaMacClassBInit>
}
 8011636:	bf00      	nop
 8011638:	3748      	adds	r7, #72	@ 0x48
 801163a:	46bd      	mov	sp, r7
 801163c:	bdb0      	pop	{r4, r5, r7, pc}
 801163e:	bf00      	nop
 8011640:	20001118 	.word	0x20001118
 8011644:	20000be4 	.word	0x20000be4
 8011648:	2000133c 	.word	0x2000133c
 801164c:	20001350 	.word	0x20001350
 8011650:	20001cb0 	.word	0x20001cb0
 8011654:	2000104c 	.word	0x2000104c
 8011658:	20001004 	.word	0x20001004
 801165c:	20001038 	.word	0x20001038
 8011660:	20001075 	.word	0x20001075
 8011664:	200011fc 	.word	0x200011fc
 8011668:	20001160 	.word	0x20001160
 801166c:	20001164 	.word	0x20001164
 8011670:	20001200 	.word	0x20001200
 8011674:	20001248 	.word	0x20001248
 8011678:	200016cc 	.word	0x200016cc

0801167c <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b082      	sub	sp, #8
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
 8011684:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8011686:	6878      	ldr	r0, [r7, #4]
 8011688:	f00d fb1e 	bl	801ecc8 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 801168c:	4b11      	ldr	r3, [pc, #68]	@ (80116d4 <RxWindowSetup+0x58>)
 801168e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011690:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011692:	4b11      	ldr	r3, [pc, #68]	@ (80116d8 <RxWindowSetup+0x5c>)
 8011694:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011698:	4a10      	ldr	r2, [pc, #64]	@ (80116dc <RxWindowSetup+0x60>)
 801169a:	6839      	ldr	r1, [r7, #0]
 801169c:	4618      	mov	r0, r3
 801169e:	f004 faab 	bl	8015bf8 <RegionRxConfig>
 80116a2:	4603      	mov	r3, r0
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d010      	beq.n	80116ca <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80116a8:	4b0d      	ldr	r3, [pc, #52]	@ (80116e0 <RxWindowSetup+0x64>)
 80116aa:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80116ae:	4b0c      	ldr	r3, [pc, #48]	@ (80116e0 <RxWindowSetup+0x64>)
 80116b0:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 80116b4:	4b07      	ldr	r3, [pc, #28]	@ (80116d4 <RxWindowSetup+0x58>)
 80116b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80116b8:	4a07      	ldr	r2, [pc, #28]	@ (80116d8 <RxWindowSetup+0x5c>)
 80116ba:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80116bc:	4610      	mov	r0, r2
 80116be:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	7cda      	ldrb	r2, [r3, #19]
 80116c4:	4b06      	ldr	r3, [pc, #24]	@ (80116e0 <RxWindowSetup+0x64>)
 80116c6:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 80116ca:	bf00      	nop
 80116cc:	3708      	adds	r7, #8
 80116ce:	46bd      	mov	sp, r7
 80116d0:	bd80      	pop	{r7, pc}
 80116d2:	bf00      	nop
 80116d4:	080233a4 	.word	0x080233a4
 80116d8:	20001118 	.word	0x20001118
 80116dc:	20001008 	.word	0x20001008
 80116e0:	20000be4 	.word	0x20000be4

080116e4 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80116e4:	b590      	push	{r4, r7, lr}
 80116e6:	b083      	sub	sp, #12
 80116e8:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80116ea:	4b1e      	ldr	r3, [pc, #120]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 80116ec:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 80116f0:	4b1c      	ldr	r3, [pc, #112]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 80116f2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80116f6:	b259      	sxtb	r1, r3
 80116f8:	4b1a      	ldr	r3, [pc, #104]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 80116fa:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80116fe:	4b19      	ldr	r3, [pc, #100]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 8011700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011702:	4c19      	ldr	r4, [pc, #100]	@ (8011768 <OpenContinuousRxCWindow+0x84>)
 8011704:	9400      	str	r4, [sp, #0]
 8011706:	f004 fa46 	bl	8015b96 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801170a:	4b18      	ldr	r3, [pc, #96]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 801170c:	2202      	movs	r2, #2
 801170e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011712:	4b14      	ldr	r3, [pc, #80]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 8011714:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011718:	4b14      	ldr	r3, [pc, #80]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 801171a:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801171e:	4b13      	ldr	r3, [pc, #76]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 8011720:	2201      	movs	r2, #1
 8011722:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011726:	4b0f      	ldr	r3, [pc, #60]	@ (8011764 <OpenContinuousRxCWindow+0x80>)
 8011728:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801172c:	4a10      	ldr	r2, [pc, #64]	@ (8011770 <OpenContinuousRxCWindow+0x8c>)
 801172e:	490e      	ldr	r1, [pc, #56]	@ (8011768 <OpenContinuousRxCWindow+0x84>)
 8011730:	4618      	mov	r0, r3
 8011732:	f004 fa61 	bl	8015bf8 <RegionRxConfig>
 8011736:	4603      	mov	r3, r0
 8011738:	2b00      	cmp	r3, #0
 801173a:	d00f      	beq.n	801175c <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 801173c:	4b0b      	ldr	r3, [pc, #44]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 801173e:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8011742:	4b0a      	ldr	r3, [pc, #40]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 8011744:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8011748:	4b0a      	ldr	r3, [pc, #40]	@ (8011774 <OpenContinuousRxCWindow+0x90>)
 801174a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801174c:	2000      	movs	r0, #0
 801174e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011750:	4b06      	ldr	r3, [pc, #24]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 8011752:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 8011756:	4b05      	ldr	r3, [pc, #20]	@ (801176c <OpenContinuousRxCWindow+0x88>)
 8011758:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 801175c:	bf00      	nop
 801175e:	3704      	adds	r7, #4
 8011760:	46bd      	mov	sp, r7
 8011762:	bd90      	pop	{r4, r7, pc}
 8011764:	20001118 	.word	0x20001118
 8011768:	20000fcc 	.word	0x20000fcc
 801176c:	20000be4 	.word	0x20000be4
 8011770:	20001008 	.word	0x20001008
 8011774:	080233a4 	.word	0x080233a4

08011778 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b088      	sub	sp, #32
 801177c:	af00      	add	r7, sp, #0
 801177e:	60f8      	str	r0, [r7, #12]
 8011780:	60b9      	str	r1, [r7, #8]
 8011782:	603b      	str	r3, [r7, #0]
 8011784:	4613      	mov	r3, r2
 8011786:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011788:	4b81      	ldr	r3, [pc, #516]	@ (8011990 <PrepareFrame+0x218>)
 801178a:	2200      	movs	r2, #0
 801178c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 801178e:	4b80      	ldr	r3, [pc, #512]	@ (8011990 <PrepareFrame+0x218>)
 8011790:	2200      	movs	r2, #0
 8011792:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 8011796:	2300      	movs	r3, #0
 8011798:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 801179a:	2300      	movs	r3, #0
 801179c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 801179e:	2300      	movs	r3, #0
 80117a0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d101      	bne.n	80117ac <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80117a8:	2300      	movs	r3, #0
 80117aa:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80117ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80117ae:	461a      	mov	r2, r3
 80117b0:	6839      	ldr	r1, [r7, #0]
 80117b2:	4878      	ldr	r0, [pc, #480]	@ (8011994 <PrepareFrame+0x21c>)
 80117b4:	f009 f93b 	bl	801aa2e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80117b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80117ba:	b2da      	uxtb	r2, r3
 80117bc:	4b74      	ldr	r3, [pc, #464]	@ (8011990 <PrepareFrame+0x218>)
 80117be:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	781a      	ldrb	r2, [r3, #0]
 80117c6:	4b72      	ldr	r3, [pc, #456]	@ (8011990 <PrepareFrame+0x218>)
 80117c8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	781b      	ldrb	r3, [r3, #0]
 80117ce:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b07      	cmp	r3, #7
 80117d6:	f000 80b9 	beq.w	801194c <PrepareFrame+0x1d4>
 80117da:	2b07      	cmp	r3, #7
 80117dc:	f300 80ce 	bgt.w	801197c <PrepareFrame+0x204>
 80117e0:	2b02      	cmp	r3, #2
 80117e2:	d006      	beq.n	80117f2 <PrepareFrame+0x7a>
 80117e4:	2b04      	cmp	r3, #4
 80117e6:	f040 80c9 	bne.w	801197c <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80117ea:	4b69      	ldr	r3, [pc, #420]	@ (8011990 <PrepareFrame+0x218>)
 80117ec:	2201      	movs	r2, #1
 80117ee:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80117f2:	4b67      	ldr	r3, [pc, #412]	@ (8011990 <PrepareFrame+0x218>)
 80117f4:	2204      	movs	r2, #4
 80117f6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80117fa:	4b65      	ldr	r3, [pc, #404]	@ (8011990 <PrepareFrame+0x218>)
 80117fc:	4a66      	ldr	r2, [pc, #408]	@ (8011998 <PrepareFrame+0x220>)
 80117fe:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011802:	4b63      	ldr	r3, [pc, #396]	@ (8011990 <PrepareFrame+0x218>)
 8011804:	22ff      	movs	r2, #255	@ 0xff
 8011806:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	781a      	ldrb	r2, [r3, #0]
 801180e:	4b60      	ldr	r3, [pc, #384]	@ (8011990 <PrepareFrame+0x218>)
 8011810:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011814:	4a5e      	ldr	r2, [pc, #376]	@ (8011990 <PrepareFrame+0x218>)
 8011816:	79fb      	ldrb	r3, [r7, #7]
 8011818:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 801181c:	4b5f      	ldr	r3, [pc, #380]	@ (801199c <PrepareFrame+0x224>)
 801181e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011822:	4a5b      	ldr	r2, [pc, #364]	@ (8011990 <PrepareFrame+0x218>)
 8011824:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011828:	68bb      	ldr	r3, [r7, #8]
 801182a:	781a      	ldrb	r2, [r3, #0]
 801182c:	4b58      	ldr	r3, [pc, #352]	@ (8011990 <PrepareFrame+0x218>)
 801182e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011832:	4b57      	ldr	r3, [pc, #348]	@ (8011990 <PrepareFrame+0x218>)
 8011834:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8011838:	4b55      	ldr	r3, [pc, #340]	@ (8011990 <PrepareFrame+0x218>)
 801183a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 801183e:	4b54      	ldr	r3, [pc, #336]	@ (8011990 <PrepareFrame+0x218>)
 8011840:	4a54      	ldr	r2, [pc, #336]	@ (8011994 <PrepareFrame+0x21c>)
 8011842:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011846:	f107 0318 	add.w	r3, r7, #24
 801184a:	4618      	mov	r0, r3
 801184c:	f003 fa3e 	bl	8014ccc <LoRaMacCryptoGetFCntUp>
 8011850:	4603      	mov	r3, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	d001      	beq.n	801185a <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011856:	2312      	movs	r3, #18
 8011858:	e096      	b.n	8011988 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801185a:	69bb      	ldr	r3, [r7, #24]
 801185c:	b29a      	uxth	r2, r3
 801185e:	4b4c      	ldr	r3, [pc, #304]	@ (8011990 <PrepareFrame+0x218>)
 8011860:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8011864:	4b4a      	ldr	r3, [pc, #296]	@ (8011990 <PrepareFrame+0x218>)
 8011866:	2200      	movs	r2, #0
 8011868:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 801186c:	4b48      	ldr	r3, [pc, #288]	@ (8011990 <PrepareFrame+0x218>)
 801186e:	2200      	movs	r2, #0
 8011870:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8011874:	69bb      	ldr	r3, [r7, #24]
 8011876:	4a46      	ldr	r2, [pc, #280]	@ (8011990 <PrepareFrame+0x218>)
 8011878:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801187c:	f107 0314 	add.w	r3, r7, #20
 8011880:	4618      	mov	r0, r3
 8011882:	f002 fbef 	bl	8014064 <LoRaMacCommandsGetSizeSerializedCmds>
 8011886:	4603      	mov	r3, r0
 8011888:	2b00      	cmp	r3, #0
 801188a:	d001      	beq.n	8011890 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801188c:	2313      	movs	r3, #19
 801188e:	e07b      	b.n	8011988 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8011890:	697b      	ldr	r3, [r7, #20]
 8011892:	2b00      	cmp	r3, #0
 8011894:	d074      	beq.n	8011980 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8011896:	4b41      	ldr	r3, [pc, #260]	@ (801199c <PrepareFrame+0x224>)
 8011898:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801189c:	4618      	mov	r0, r3
 801189e:	f7fe fd13 	bl	80102c8 <GetMaxAppPayloadWithoutFOptsLength>
 80118a2:	4603      	mov	r3, r0
 80118a4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80118a6:	4b3a      	ldr	r3, [pc, #232]	@ (8011990 <PrepareFrame+0x218>)
 80118a8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d01d      	beq.n	80118ec <PrepareFrame+0x174>
 80118b0:	697b      	ldr	r3, [r7, #20]
 80118b2:	2b0f      	cmp	r3, #15
 80118b4:	d81a      	bhi.n	80118ec <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80118b6:	f107 0314 	add.w	r3, r7, #20
 80118ba:	4a39      	ldr	r2, [pc, #228]	@ (80119a0 <PrepareFrame+0x228>)
 80118bc:	4619      	mov	r1, r3
 80118be:	200f      	movs	r0, #15
 80118c0:	f002 fbe6 	bl	8014090 <LoRaMacCommandsSerializeCmds>
 80118c4:	4603      	mov	r3, r0
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d001      	beq.n	80118ce <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80118ca:	2313      	movs	r3, #19
 80118cc:	e05c      	b.n	8011988 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80118ce:	697b      	ldr	r3, [r7, #20]
 80118d0:	f003 030f 	and.w	r3, r3, #15
 80118d4:	b2d9      	uxtb	r1, r3
 80118d6:	68ba      	ldr	r2, [r7, #8]
 80118d8:	7813      	ldrb	r3, [r2, #0]
 80118da:	f361 0303 	bfi	r3, r1, #0, #4
 80118de:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80118e0:	68bb      	ldr	r3, [r7, #8]
 80118e2:	781a      	ldrb	r2, [r3, #0]
 80118e4:	4b2a      	ldr	r3, [pc, #168]	@ (8011990 <PrepareFrame+0x218>)
 80118e6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80118ea:	e049      	b.n	8011980 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80118ec:	4b28      	ldr	r3, [pc, #160]	@ (8011990 <PrepareFrame+0x218>)
 80118ee:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d010      	beq.n	8011918 <PrepareFrame+0x1a0>
 80118f6:	697b      	ldr	r3, [r7, #20]
 80118f8:	2b0f      	cmp	r3, #15
 80118fa:	d90d      	bls.n	8011918 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80118fc:	7ffb      	ldrb	r3, [r7, #31]
 80118fe:	f107 0114 	add.w	r1, r7, #20
 8011902:	4a28      	ldr	r2, [pc, #160]	@ (80119a4 <PrepareFrame+0x22c>)
 8011904:	4618      	mov	r0, r3
 8011906:	f002 fbc3 	bl	8014090 <LoRaMacCommandsSerializeCmds>
 801190a:	4603      	mov	r3, r0
 801190c:	2b00      	cmp	r3, #0
 801190e:	d001      	beq.n	8011914 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011910:	2313      	movs	r3, #19
 8011912:	e039      	b.n	8011988 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011914:	230a      	movs	r3, #10
 8011916:	e037      	b.n	8011988 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011918:	7ffb      	ldrb	r3, [r7, #31]
 801191a:	f107 0114 	add.w	r1, r7, #20
 801191e:	4a21      	ldr	r2, [pc, #132]	@ (80119a4 <PrepareFrame+0x22c>)
 8011920:	4618      	mov	r0, r3
 8011922:	f002 fbb5 	bl	8014090 <LoRaMacCommandsSerializeCmds>
 8011926:	4603      	mov	r3, r0
 8011928:	2b00      	cmp	r3, #0
 801192a:	d001      	beq.n	8011930 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801192c:	2313      	movs	r3, #19
 801192e:	e02b      	b.n	8011988 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011930:	4b17      	ldr	r3, [pc, #92]	@ (8011990 <PrepareFrame+0x218>)
 8011932:	2200      	movs	r2, #0
 8011934:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011938:	4b15      	ldr	r3, [pc, #84]	@ (8011990 <PrepareFrame+0x218>)
 801193a:	4a1a      	ldr	r2, [pc, #104]	@ (80119a4 <PrepareFrame+0x22c>)
 801193c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011940:	697b      	ldr	r3, [r7, #20]
 8011942:	b2da      	uxtb	r2, r3
 8011944:	4b12      	ldr	r3, [pc, #72]	@ (8011990 <PrepareFrame+0x218>)
 8011946:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 801194a:	e019      	b.n	8011980 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d018      	beq.n	8011984 <PrepareFrame+0x20c>
 8011952:	4b0f      	ldr	r3, [pc, #60]	@ (8011990 <PrepareFrame+0x218>)
 8011954:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011958:	2b00      	cmp	r3, #0
 801195a:	d013      	beq.n	8011984 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 801195c:	4812      	ldr	r0, [pc, #72]	@ (80119a8 <PrepareFrame+0x230>)
 801195e:	4b0c      	ldr	r3, [pc, #48]	@ (8011990 <PrepareFrame+0x218>)
 8011960:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011964:	461a      	mov	r2, r3
 8011966:	6839      	ldr	r1, [r7, #0]
 8011968:	f009 f861 	bl	801aa2e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 801196c:	4b08      	ldr	r3, [pc, #32]	@ (8011990 <PrepareFrame+0x218>)
 801196e:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011972:	3301      	adds	r3, #1
 8011974:	b29a      	uxth	r2, r3
 8011976:	4b06      	ldr	r3, [pc, #24]	@ (8011990 <PrepareFrame+0x218>)
 8011978:	801a      	strh	r2, [r3, #0]
            }
            break;
 801197a:	e003      	b.n	8011984 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801197c:	2302      	movs	r3, #2
 801197e:	e003      	b.n	8011988 <PrepareFrame+0x210>
            break;
 8011980:	bf00      	nop
 8011982:	e000      	b.n	8011986 <PrepareFrame+0x20e>
            break;
 8011984:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011986:	2300      	movs	r3, #0
}
 8011988:	4618      	mov	r0, r3
 801198a:	3720      	adds	r7, #32
 801198c:	46bd      	mov	sp, r7
 801198e:	bd80      	pop	{r7, pc}
 8011990:	20000be4 	.word	0x20000be4
 8011994:	20000d1c 	.word	0x20000d1c
 8011998:	20000be6 	.word	0x20000be6
 801199c:	20001118 	.word	0x20001118
 80119a0:	20000cfc 	.word	0x20000cfc
 80119a4:	20001098 	.word	0x20001098
 80119a8:	20000be7 	.word	0x20000be7

080119ac <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b08a      	sub	sp, #40	@ 0x28
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	4603      	mov	r3, r0
 80119b4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80119b6:	2303      	movs	r3, #3
 80119b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80119bc:	2300      	movs	r3, #0
 80119be:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80119c0:	79fb      	ldrb	r3, [r7, #7]
 80119c2:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80119c4:	4b4b      	ldr	r3, [pc, #300]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119c6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80119ca:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80119cc:	4b49      	ldr	r3, [pc, #292]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119ce:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80119d2:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80119d4:	4b47      	ldr	r3, [pc, #284]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119da:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80119dc:	4b45      	ldr	r3, [pc, #276]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80119e2:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80119e4:	4b44      	ldr	r3, [pc, #272]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 80119e6:	881b      	ldrh	r3, [r3, #0]
 80119e8:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80119ea:	4b42      	ldr	r3, [pc, #264]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119ec:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80119f0:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 80119f2:	4b40      	ldr	r3, [pc, #256]	@ (8011af4 <SendFrameOnChannel+0x148>)
 80119f4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80119f8:	f107 020f 	add.w	r2, r7, #15
 80119fc:	f107 0110 	add.w	r1, r7, #16
 8011a00:	4b3e      	ldr	r3, [pc, #248]	@ (8011afc <SendFrameOnChannel+0x150>)
 8011a02:	f004 f921 	bl	8015c48 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011a06:	4b3c      	ldr	r3, [pc, #240]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a08:	2201      	movs	r2, #1
 8011a0a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011a0e:	4b39      	ldr	r3, [pc, #228]	@ (8011af4 <SendFrameOnChannel+0x148>)
 8011a10:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011a14:	b2da      	uxtb	r2, r3
 8011a16:	4b38      	ldr	r3, [pc, #224]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a18:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8011a1c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011a20:	4b35      	ldr	r3, [pc, #212]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a22:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 8011a26:	79fb      	ldrb	r3, [r7, #7]
 8011a28:	4a33      	ldr	r2, [pc, #204]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a2a:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011a2e:	4b32      	ldr	r3, [pc, #200]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a30:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011a34:	4a30      	ldr	r2, [pc, #192]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a36:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a3c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011a40:	4a2d      	ldr	r2, [pc, #180]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a42:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8011a46:	f002 f85a 	bl	8013afe <LoRaMacClassBIsBeaconModeActive>
 8011a4a:	4603      	mov	r3, r0
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d00b      	beq.n	8011a68 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011a50:	4b29      	ldr	r3, [pc, #164]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a52:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011a56:	4618      	mov	r0, r3
 8011a58:	f002 f8bc 	bl	8013bd4 <LoRaMacClassBIsUplinkCollision>
 8011a5c:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011a5e:	6a3b      	ldr	r3, [r7, #32]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d001      	beq.n	8011a68 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8011a64:	2310      	movs	r3, #16
 8011a66:	e040      	b.n	8011aea <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011a68:	4b22      	ldr	r3, [pc, #136]	@ (8011af4 <SendFrameOnChannel+0x148>)
 8011a6a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011a6e:	2b01      	cmp	r3, #1
 8011a70:	d101      	bne.n	8011a76 <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8011a72:	f002 f8b9 	bl	8013be8 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8011a76:	f002 f853 	bl	8013b20 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8011af4 <SendFrameOnChannel+0x148>)
 8011a7c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011a80:	b2db      	uxtb	r3, r3
 8011a82:	4a1d      	ldr	r2, [pc, #116]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011a84:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 8011a88:	4611      	mov	r1, r2
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f7ff fc2c 	bl	80112e8 <SecureFrame>
 8011a90:	4603      	mov	r3, r0
 8011a92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8011a96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d002      	beq.n	8011aa4 <SendFrameOnChannel+0xf8>
    {
        return status;
 8011a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011aa2:	e022      	b.n	8011aea <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011aa4:	4b14      	ldr	r3, [pc, #80]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011aa6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011aaa:	f043 0302 	orr.w	r3, r3, #2
 8011aae:	4a12      	ldr	r2, [pc, #72]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ab0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 8011ab4:	4b10      	ldr	r3, [pc, #64]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ab6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011aba:	3301      	adds	r3, #1
 8011abc:	b2da      	uxtb	r2, r3
 8011abe:	4b0e      	ldr	r3, [pc, #56]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ac0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8011ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ac6:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011aca:	4b0b      	ldr	r3, [pc, #44]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011acc:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 8011ad0:	4b09      	ldr	r3, [pc, #36]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8011ad8:	4b09      	ldr	r3, [pc, #36]	@ (8011b00 <SendFrameOnChannel+0x154>)
 8011ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011adc:	4a06      	ldr	r2, [pc, #24]	@ (8011af8 <SendFrameOnChannel+0x14c>)
 8011ade:	8812      	ldrh	r2, [r2, #0]
 8011ae0:	b2d2      	uxtb	r2, r2
 8011ae2:	4611      	mov	r1, r2
 8011ae4:	4807      	ldr	r0, [pc, #28]	@ (8011b04 <SendFrameOnChannel+0x158>)
 8011ae6:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8011ae8:	2300      	movs	r3, #0
}
 8011aea:	4618      	mov	r0, r3
 8011aec:	3728      	adds	r7, #40	@ 0x28
 8011aee:	46bd      	mov	sp, r7
 8011af0:	bd80      	pop	{r7, pc}
 8011af2:	bf00      	nop
 8011af4:	20001118 	.word	0x20001118
 8011af8:	20000be4 	.word	0x20000be4
 8011afc:	20001000 	.word	0x20001000
 8011b00:	080233a4 	.word	0x080233a4
 8011b04:	20000be6 	.word	0x20000be6

08011b08 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	4603      	mov	r3, r0
 8011b10:	6039      	str	r1, [r7, #0]
 8011b12:	80fb      	strh	r3, [r7, #6]
 8011b14:	4613      	mov	r3, r2
 8011b16:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8011b18:	4b09      	ldr	r3, [pc, #36]	@ (8011b40 <SetTxContinuousWave+0x38>)
 8011b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b1c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8011b20:	88fa      	ldrh	r2, [r7, #6]
 8011b22:	6838      	ldr	r0, [r7, #0]
 8011b24:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011b26:	4b07      	ldr	r3, [pc, #28]	@ (8011b44 <SetTxContinuousWave+0x3c>)
 8011b28:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011b2c:	f043 0302 	orr.w	r3, r3, #2
 8011b30:	4a04      	ldr	r2, [pc, #16]	@ (8011b44 <SetTxContinuousWave+0x3c>)
 8011b32:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011b36:	2300      	movs	r3, #0
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3708      	adds	r7, #8
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	bd80      	pop	{r7, pc}
 8011b40:	080233a4 	.word	0x080233a4
 8011b44:	20000be4 	.word	0x20000be4

08011b48 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b082      	sub	sp, #8
 8011b4c:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8011b4e:	2300      	movs	r3, #0
 8011b50:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8011b52:	4b49      	ldr	r3, [pc, #292]	@ (8011c78 <RestoreNvmData+0x130>)
 8011b54:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011b58:	2b01      	cmp	r3, #1
 8011b5a:	d001      	beq.n	8011b60 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	e087      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8011b60:	2124      	movs	r1, #36	@ 0x24
 8011b62:	4846      	ldr	r0, [pc, #280]	@ (8011c7c <RestoreNvmData+0x134>)
 8011b64:	f008 ffb8 	bl	801aad8 <Crc32>
 8011b68:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8011b6a:	4b44      	ldr	r3, [pc, #272]	@ (8011c7c <RestoreNvmData+0x134>)
 8011b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	429a      	cmp	r2, r3
 8011b72:	d001      	beq.n	8011b78 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011b74:	2317      	movs	r3, #23
 8011b76:	e07b      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8011b78:	211c      	movs	r1, #28
 8011b7a:	4841      	ldr	r0, [pc, #260]	@ (8011c80 <RestoreNvmData+0x138>)
 8011b7c:	f008 ffac 	bl	801aad8 <Crc32>
 8011b80:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8011b82:	4b3e      	ldr	r3, [pc, #248]	@ (8011c7c <RestoreNvmData+0x134>)
 8011b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b86:	687a      	ldr	r2, [r7, #4]
 8011b88:	429a      	cmp	r2, r3
 8011b8a:	d001      	beq.n	8011b90 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011b8c:	2317      	movs	r3, #23
 8011b8e:	e06f      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8011b90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011b94:	483b      	ldr	r0, [pc, #236]	@ (8011c84 <RestoreNvmData+0x13c>)
 8011b96:	f008 ff9f 	bl	801aad8 <Crc32>
 8011b9a:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8011b9c:	4b37      	ldr	r3, [pc, #220]	@ (8011c7c <RestoreNvmData+0x134>)
 8011b9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8011ba2:	687a      	ldr	r2, [r7, #4]
 8011ba4:	429a      	cmp	r2, r3
 8011ba6:	d001      	beq.n	8011bac <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011ba8:	2317      	movs	r3, #23
 8011baa:	e061      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8011bac:	21d4      	movs	r1, #212	@ 0xd4
 8011bae:	4836      	ldr	r0, [pc, #216]	@ (8011c88 <RestoreNvmData+0x140>)
 8011bb0:	f008 ff92 	bl	801aad8 <Crc32>
 8011bb4:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8011bb6:	4b31      	ldr	r3, [pc, #196]	@ (8011c7c <RestoreNvmData+0x134>)
 8011bb8:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8011bbc:	687a      	ldr	r2, [r7, #4]
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d001      	beq.n	8011bc6 <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011bc2:	2317      	movs	r3, #23
 8011bc4:	e054      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8011bc6:	2110      	movs	r1, #16
 8011bc8:	4830      	ldr	r0, [pc, #192]	@ (8011c8c <RestoreNvmData+0x144>)
 8011bca:	f008 ff85 	bl	801aad8 <Crc32>
 8011bce:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8011bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8011c7c <RestoreNvmData+0x134>)
 8011bd2:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8011bd6:	687a      	ldr	r2, [r7, #4]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d001      	beq.n	8011be0 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011bdc:	2317      	movs	r3, #23
 8011bde:	e047      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8011be0:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8011be4:	482a      	ldr	r0, [pc, #168]	@ (8011c90 <RestoreNvmData+0x148>)
 8011be6:	f008 ff77 	bl	801aad8 <Crc32>
 8011bea:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8011bec:	4b23      	ldr	r3, [pc, #140]	@ (8011c7c <RestoreNvmData+0x134>)
 8011bee:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8011bf2:	687a      	ldr	r2, [r7, #4]
 8011bf4:	429a      	cmp	r2, r3
 8011bf6:	d001      	beq.n	8011bfc <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011bf8:	2317      	movs	r3, #23
 8011bfa:	e039      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8011bfc:	2114      	movs	r1, #20
 8011bfe:	4825      	ldr	r0, [pc, #148]	@ (8011c94 <RestoreNvmData+0x14c>)
 8011c00:	f008 ff6a 	bl	801aad8 <Crc32>
 8011c04:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8011c06:	4b1d      	ldr	r3, [pc, #116]	@ (8011c7c <RestoreNvmData+0x134>)
 8011c08:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8011c0c:	687a      	ldr	r2, [r7, #4]
 8011c0e:	429a      	cmp	r2, r3
 8011c10:	d001      	beq.n	8011c16 <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011c12:	2317      	movs	r3, #23
 8011c14:	e02c      	b.n	8011c70 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8011c16:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8011c1a:	4918      	ldr	r1, [pc, #96]	@ (8011c7c <RestoreNvmData+0x134>)
 8011c1c:	481e      	ldr	r0, [pc, #120]	@ (8011c98 <RestoreNvmData+0x150>)
 8011c1e:	f008 ff06 	bl	801aa2e <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8011c22:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8011c26:	2100      	movs	r1, #0
 8011c28:	4814      	ldr	r0, [pc, #80]	@ (8011c7c <RestoreNvmData+0x134>)
 8011c2a:	f008 ff3b 	bl	801aaa4 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8011c2e:	4b12      	ldr	r3, [pc, #72]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c30:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011c34:	4b10      	ldr	r3, [pc, #64]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c36:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011c3a:	4b17      	ldr	r3, [pc, #92]	@ (8011c98 <RestoreNvmData+0x150>)
 8011c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c40:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011c44:	4b14      	ldr	r3, [pc, #80]	@ (8011c98 <RestoreNvmData+0x150>)
 8011c46:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c4c:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011c50:	4b09      	ldr	r3, [pc, #36]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c52:	2201      	movs	r2, #1
 8011c54:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011c58:	4b07      	ldr	r3, [pc, #28]	@ (8011c78 <RestoreNvmData+0x130>)
 8011c5a:	2202      	movs	r2, #2
 8011c5c:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011c60:	4b0e      	ldr	r3, [pc, #56]	@ (8011c9c <RestoreNvmData+0x154>)
 8011c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c64:	4a0c      	ldr	r2, [pc, #48]	@ (8011c98 <RestoreNvmData+0x150>)
 8011c66:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8011c6a:	4610      	mov	r0, r2
 8011c6c:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8011c6e:	2300      	movs	r3, #0
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	3708      	adds	r7, #8
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}
 8011c78:	20000be4 	.word	0x20000be4
 8011c7c:	200016e4 	.word	0x200016e4
 8011c80:	2000170c 	.word	0x2000170c
 8011c84:	2000172c 	.word	0x2000172c
 8011c88:	20001830 	.word	0x20001830
 8011c8c:	20001908 	.word	0x20001908
 8011c90:	2000191c 	.word	0x2000191c
 8011c94:	20001c98 	.word	0x20001c98
 8011c98:	20001118 	.word	0x20001118
 8011c9c:	080233a4 	.word	0x080233a4

08011ca0 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011ca0:	b480      	push	{r7}
 8011ca2:	b083      	sub	sp, #12
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	6078      	str	r0, [r7, #4]
 8011ca8:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d002      	beq.n	8011cb6 <DetermineFrameType+0x16>
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d101      	bne.n	8011cba <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011cb6:	2303      	movs	r3, #3
 8011cb8:	e03b      	b.n	8011d32 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	7b1b      	ldrb	r3, [r3, #12]
 8011cbe:	f003 030f 	and.w	r3, r3, #15
 8011cc2:	b2db      	uxtb	r3, r3
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d008      	beq.n	8011cda <DetermineFrameType+0x3a>
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d003      	beq.n	8011cda <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8011cd2:	683b      	ldr	r3, [r7, #0]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	701a      	strb	r2, [r3, #0]
 8011cd8:	e02a      	b.n	8011d30 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d103      	bne.n	8011cec <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8011ce4:	683b      	ldr	r3, [r7, #0]
 8011ce6:	2201      	movs	r2, #1
 8011ce8:	701a      	strb	r2, [r3, #0]
 8011cea:	e021      	b.n	8011d30 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	7b1b      	ldrb	r3, [r3, #12]
 8011cf0:	f003 030f 	and.w	r3, r3, #15
 8011cf4:	b2db      	uxtb	r3, r3
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d108      	bne.n	8011d0c <DetermineFrameType+0x6c>
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d103      	bne.n	8011d0c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8011d04:	683b      	ldr	r3, [r7, #0]
 8011d06:	2202      	movs	r2, #2
 8011d08:	701a      	strb	r2, [r3, #0]
 8011d0a:	e011      	b.n	8011d30 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	7b1b      	ldrb	r3, [r3, #12]
 8011d10:	f003 030f 	and.w	r3, r3, #15
 8011d14:	b2db      	uxtb	r3, r3
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d108      	bne.n	8011d2c <DetermineFrameType+0x8c>
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d003      	beq.n	8011d2c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	2203      	movs	r2, #3
 8011d28:	701a      	strb	r2, [r3, #0]
 8011d2a:	e001      	b.n	8011d30 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011d2c:	2318      	movs	r3, #24
 8011d2e:	e000      	b.n	8011d32 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011d30:	2300      	movs	r3, #0
}
 8011d32:	4618      	mov	r0, r3
 8011d34:	370c      	adds	r7, #12
 8011d36:	46bd      	mov	sp, r7
 8011d38:	bc80      	pop	{r7}
 8011d3a:	4770      	bx	lr

08011d3c <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8011d3c:	b480      	push	{r7}
 8011d3e:	b083      	sub	sp, #12
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	4603      	mov	r3, r0
 8011d44:	460a      	mov	r2, r1
 8011d46:	71fb      	strb	r3, [r7, #7]
 8011d48:	4613      	mov	r3, r2
 8011d4a:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8011d4c:	79fa      	ldrb	r2, [r7, #7]
 8011d4e:	79bb      	ldrb	r3, [r7, #6]
 8011d50:	429a      	cmp	r2, r3
 8011d52:	d301      	bcc.n	8011d58 <CheckRetrans+0x1c>
    {
        return true;
 8011d54:	2301      	movs	r3, #1
 8011d56:	e000      	b.n	8011d5a <CheckRetrans+0x1e>
    }
    return false;
 8011d58:	2300      	movs	r3, #0
}
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	370c      	adds	r7, #12
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bc80      	pop	{r7}
 8011d62:	4770      	bx	lr

08011d64 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8011d64:	b580      	push	{r7, lr}
 8011d66:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8011d68:	4b12      	ldr	r3, [pc, #72]	@ (8011db4 <CheckRetransUnconfirmedUplink+0x50>)
 8011d6a:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011d6e:	4a12      	ldr	r2, [pc, #72]	@ (8011db8 <CheckRetransUnconfirmedUplink+0x54>)
 8011d70:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8011d74:	4611      	mov	r1, r2
 8011d76:	4618      	mov	r0, r3
 8011d78:	f7ff ffe0 	bl	8011d3c <CheckRetrans>
 8011d7c:	4603      	mov	r3, r0
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d001      	beq.n	8011d86 <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011d82:	2301      	movs	r3, #1
 8011d84:	e014      	b.n	8011db0 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011d86:	4b0b      	ldr	r3, [pc, #44]	@ (8011db4 <CheckRetransUnconfirmedUplink+0x50>)
 8011d88:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011d8c:	f003 0302 	and.w	r3, r3, #2
 8011d90:	b2db      	uxtb	r3, r3
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d00b      	beq.n	8011dae <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8011d96:	4b07      	ldr	r3, [pc, #28]	@ (8011db4 <CheckRetransUnconfirmedUplink+0x50>)
 8011d98:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d004      	beq.n	8011daa <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8011da0:	4b04      	ldr	r3, [pc, #16]	@ (8011db4 <CheckRetransUnconfirmedUplink+0x50>)
 8011da2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8011da6:	2b01      	cmp	r3, #1
 8011da8:	d101      	bne.n	8011dae <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 8011daa:	2301      	movs	r3, #1
 8011dac:	e000      	b.n	8011db0 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8011dae:	2300      	movs	r3, #0
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	bd80      	pop	{r7, pc}
 8011db4:	20000be4 	.word	0x20000be4
 8011db8:	20001118 	.word	0x20001118

08011dbc <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8011dbc:	b580      	push	{r7, lr}
 8011dbe:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8011dc0:	4b10      	ldr	r3, [pc, #64]	@ (8011e04 <CheckRetransConfirmedUplink+0x48>)
 8011dc2:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011dc6:	4a10      	ldr	r2, [pc, #64]	@ (8011e08 <CheckRetransConfirmedUplink+0x4c>)
 8011dc8:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8011dcc:	4611      	mov	r1, r2
 8011dce:	4618      	mov	r0, r3
 8011dd0:	f7ff ffb4 	bl	8011d3c <CheckRetrans>
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d001      	beq.n	8011dde <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011dda:	2301      	movs	r3, #1
 8011ddc:	e00f      	b.n	8011dfe <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011dde:	4b09      	ldr	r3, [pc, #36]	@ (8011e04 <CheckRetransConfirmedUplink+0x48>)
 8011de0:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011de4:	f003 0302 	and.w	r3, r3, #2
 8011de8:	b2db      	uxtb	r3, r3
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d006      	beq.n	8011dfc <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011dee:	4b05      	ldr	r3, [pc, #20]	@ (8011e04 <CheckRetransConfirmedUplink+0x48>)
 8011df0:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d001      	beq.n	8011dfc <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8011df8:	2301      	movs	r3, #1
 8011dfa:	e000      	b.n	8011dfe <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011dfc:	2300      	movs	r3, #0
}
 8011dfe:	4618      	mov	r0, r3
 8011e00:	bd80      	pop	{r7, pc}
 8011e02:	bf00      	nop
 8011e04:	20000be4 	.word	0x20000be4
 8011e08:	20001118 	.word	0x20001118

08011e0c <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011e0c:	b480      	push	{r7}
 8011e0e:	b083      	sub	sp, #12
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e1a:	d002      	beq.n	8011e22 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	3301      	adds	r3, #1
 8011e20:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8011e22:	687b      	ldr	r3, [r7, #4]
}
 8011e24:	4618      	mov	r0, r3
 8011e26:	370c      	adds	r7, #12
 8011e28:	46bd      	mov	sp, r7
 8011e2a:	bc80      	pop	{r7}
 8011e2c:	4770      	bx	lr
	...

08011e30 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011e34:	4b1a      	ldr	r3, [pc, #104]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e36:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011e3a:	f003 0302 	and.w	r3, r3, #2
 8011e3e:	b2db      	uxtb	r3, r3
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d009      	beq.n	8011e58 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011e44:	4b16      	ldr	r3, [pc, #88]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e46:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d011      	beq.n	8011e72 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011e4e:	4b14      	ldr	r3, [pc, #80]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e50:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011e54:	2b01      	cmp	r3, #1
 8011e56:	d00c      	beq.n	8011e72 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8011e58:	4b12      	ldr	r3, [pc, #72]	@ (8011ea4 <StopRetransmission+0x74>)
 8011e5a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d007      	beq.n	8011e72 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8011e62:	4b10      	ldr	r3, [pc, #64]	@ (8011ea4 <StopRetransmission+0x74>)
 8011e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e66:	4618      	mov	r0, r3
 8011e68:	f7ff ffd0 	bl	8011e0c <IncreaseAdrAckCounter>
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	4a0d      	ldr	r2, [pc, #52]	@ (8011ea4 <StopRetransmission+0x74>)
 8011e70:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8011e72:	4b0b      	ldr	r3, [pc, #44]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e74:	2200      	movs	r2, #0
 8011e76:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 8011e7a:	4b09      	ldr	r3, [pc, #36]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011e82:	4b07      	ldr	r3, [pc, #28]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e84:	2200      	movs	r2, #0
 8011e86:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011e8a:	4b05      	ldr	r3, [pc, #20]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011e90:	f023 0302 	bic.w	r3, r3, #2
 8011e94:	4a02      	ldr	r2, [pc, #8]	@ (8011ea0 <StopRetransmission+0x70>)
 8011e96:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 8011e9a:	2301      	movs	r3, #1
}
 8011e9c:	4618      	mov	r0, r3
 8011e9e:	bd80      	pop	{r7, pc}
 8011ea0:	20000be4 	.word	0x20000be4
 8011ea4:	20001118 	.word	0x20001118

08011ea8 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011eac:	4b08      	ldr	r3, [pc, #32]	@ (8011ed0 <OnMacProcessNotify+0x28>)
 8011eae:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d00a      	beq.n	8011ecc <OnMacProcessNotify+0x24>
 8011eb6:	4b06      	ldr	r3, [pc, #24]	@ (8011ed0 <OnMacProcessNotify+0x28>)
 8011eb8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ebc:	695b      	ldr	r3, [r3, #20]
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d004      	beq.n	8011ecc <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011ec2:	4b03      	ldr	r3, [pc, #12]	@ (8011ed0 <OnMacProcessNotify+0x28>)
 8011ec4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ec8:	695b      	ldr	r3, [r3, #20]
 8011eca:	4798      	blx	r3
    }
}
 8011ecc:	bf00      	nop
 8011ece:	bd80      	pop	{r7, pc}
 8011ed0:	20000be4 	.word	0x20000be4

08011ed4 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	b082      	sub	sp, #8
 8011ed8:	af00      	add	r7, sp, #0
 8011eda:	4603      	mov	r3, r0
 8011edc:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8011ede:	4b0b      	ldr	r3, [pc, #44]	@ (8011f0c <CallNvmDataChangeCallback+0x38>)
 8011ee0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d00c      	beq.n	8011f02 <CallNvmDataChangeCallback+0x2e>
 8011ee8:	4b08      	ldr	r3, [pc, #32]	@ (8011f0c <CallNvmDataChangeCallback+0x38>)
 8011eea:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011eee:	691b      	ldr	r3, [r3, #16]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d006      	beq.n	8011f02 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8011ef4:	4b05      	ldr	r3, [pc, #20]	@ (8011f0c <CallNvmDataChangeCallback+0x38>)
 8011ef6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011efa:	691b      	ldr	r3, [r3, #16]
 8011efc:	88fa      	ldrh	r2, [r7, #6]
 8011efe:	4610      	mov	r0, r2
 8011f00:	4798      	blx	r3
    }
}
 8011f02:	bf00      	nop
 8011f04:	3708      	adds	r7, #8
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	20000be4 	.word	0x20000be4

08011f10 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8011f10:	b480      	push	{r7}
 8011f12:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011f14:	4b0b      	ldr	r3, [pc, #44]	@ (8011f44 <IsRequestPending+0x34>)
 8011f16:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011f1a:	f003 0304 	and.w	r3, r3, #4
 8011f1e:	b2db      	uxtb	r3, r3
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d107      	bne.n	8011f34 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8011f24:	4b07      	ldr	r3, [pc, #28]	@ (8011f44 <IsRequestPending+0x34>)
 8011f26:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011f2a:	f003 0301 	and.w	r3, r3, #1
 8011f2e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d001      	beq.n	8011f38 <IsRequestPending+0x28>
    {
        return 1;
 8011f34:	2301      	movs	r3, #1
 8011f36:	e000      	b.n	8011f3a <IsRequestPending+0x2a>
    }
    return 0;
 8011f38:	2300      	movs	r3, #0
}
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bc80      	pop	{r7}
 8011f40:	4770      	bx	lr
 8011f42:	bf00      	nop
 8011f44:	20000be4 	.word	0x20000be4

08011f48 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011f48:	b590      	push	{r4, r7, lr}
 8011f4a:	b091      	sub	sp, #68	@ 0x44
 8011f4c:	af02      	add	r7, sp, #8
 8011f4e:	6178      	str	r0, [r7, #20]
 8011f50:	6139      	str	r1, [r7, #16]
 8011f52:	4613      	mov	r3, r2
 8011f54:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8011f56:	697b      	ldr	r3, [r7, #20]
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d002      	beq.n	8011f62 <LoRaMacInitialization+0x1a>
 8011f5c:	693b      	ldr	r3, [r7, #16]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d101      	bne.n	8011f66 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011f62:	2303      	movs	r3, #3
 8011f64:	e27a      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011f66:	697b      	ldr	r3, [r7, #20]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d00b      	beq.n	8011f86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011f6e:	697b      	ldr	r3, [r7, #20]
 8011f70:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d007      	beq.n	8011f86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011f76:	697b      	ldr	r3, [r7, #20]
 8011f78:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d003      	beq.n	8011f86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d101      	bne.n	8011f8a <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011f86:	2303      	movs	r3, #3
 8011f88:	e268      	b.n	801245c <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011f8a:	7bfb      	ldrb	r3, [r7, #15]
 8011f8c:	4618      	mov	r0, r3
 8011f8e:	f003 fd0a 	bl	80159a6 <RegionIsActive>
 8011f92:	4603      	mov	r3, r0
 8011f94:	f083 0301 	eor.w	r3, r3, #1
 8011f98:	b2db      	uxtb	r3, r3
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d001      	beq.n	8011fa2 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011f9e:	2309      	movs	r3, #9
 8011fa0:	e25c      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8011fa2:	6978      	ldr	r0, [r7, #20]
 8011fa4:	f002 f996 	bl	80142d4 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8011fa8:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8011fac:	2100      	movs	r1, #0
 8011fae:	48c7      	ldr	r0, [pc, #796]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011fb0:	f008 fd78 	bl	801aaa4 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8011fb4:	f240 5234 	movw	r2, #1332	@ 0x534
 8011fb8:	2100      	movs	r1, #0
 8011fba:	48c5      	ldr	r0, [pc, #788]	@ (80122d0 <LoRaMacInitialization+0x388>)
 8011fbc:	f008 fd72 	bl	801aaa4 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8011fc0:	4ac2      	ldr	r2, [pc, #776]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011fc2:	7bfb      	ldrb	r3, [r7, #15]
 8011fc4:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8011fc8:	4bc0      	ldr	r3, [pc, #768]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011fca:	2200      	movs	r2, #0
 8011fcc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8011fd0:	4bbe      	ldr	r3, [pc, #760]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8011fd8:	4bbc      	ldr	r3, [pc, #752]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011fda:	4abe      	ldr	r2, [pc, #760]	@ (80122d4 <LoRaMacInitialization+0x38c>)
 8011fdc:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011fe6:	4bbc      	ldr	r3, [pc, #752]	@ (80122d8 <LoRaMacInitialization+0x390>)
 8011fe8:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011fea:	4bbc      	ldr	r3, [pc, #752]	@ (80122dc <LoRaMacInitialization+0x394>)
 8011fec:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8011fee:	4bbc      	ldr	r3, [pc, #752]	@ (80122e0 <LoRaMacInitialization+0x398>)
 8011ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011ff2:	4bb6      	ldr	r3, [pc, #728]	@ (80122cc <LoRaMacInitialization+0x384>)
 8011ff4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ff8:	f107 021c 	add.w	r2, r7, #28
 8011ffc:	4611      	mov	r1, r2
 8011ffe:	4618      	mov	r0, r3
 8012000:	f003 fd37 	bl	8015a72 <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012004:	230f      	movs	r3, #15
 8012006:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801200a:	4bb0      	ldr	r3, [pc, #704]	@ (80122cc <LoRaMacInitialization+0x384>)
 801200c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012010:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012014:	4611      	mov	r1, r2
 8012016:	4618      	mov	r0, r3
 8012018:	f003 fce0 	bl	80159dc <RegionGetPhyParam>
 801201c:	4603      	mov	r3, r0
 801201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012022:	2b00      	cmp	r3, #0
 8012024:	bf14      	ite	ne
 8012026:	2301      	movne	r3, #1
 8012028:	2300      	moveq	r3, #0
 801202a:	b2da      	uxtb	r2, r3
 801202c:	4ba7      	ldr	r3, [pc, #668]	@ (80122cc <LoRaMacInitialization+0x384>)
 801202e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012032:	230a      	movs	r3, #10
 8012034:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012038:	4ba4      	ldr	r3, [pc, #656]	@ (80122cc <LoRaMacInitialization+0x384>)
 801203a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801203e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012042:	4611      	mov	r1, r2
 8012044:	4618      	mov	r0, r3
 8012046:	f003 fcc9 	bl	80159dc <RegionGetPhyParam>
 801204a:	4603      	mov	r3, r0
 801204c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 801204e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012050:	b25a      	sxtb	r2, r3
 8012052:	4b9e      	ldr	r3, [pc, #632]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012054:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8012058:	2306      	movs	r3, #6
 801205a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801205e:	4b9b      	ldr	r3, [pc, #620]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012060:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012064:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012068:	4611      	mov	r1, r2
 801206a:	4618      	mov	r0, r3
 801206c:	f003 fcb6 	bl	80159dc <RegionGetPhyParam>
 8012070:	4603      	mov	r3, r0
 8012072:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8012074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012076:	b25a      	sxtb	r2, r3
 8012078:	4b94      	ldr	r3, [pc, #592]	@ (80122cc <LoRaMacInitialization+0x384>)
 801207a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 801207e:	2310      	movs	r3, #16
 8012080:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012084:	4b91      	ldr	r3, [pc, #580]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012086:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801208a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801208e:	4611      	mov	r1, r2
 8012090:	4618      	mov	r0, r3
 8012092:	f003 fca3 	bl	80159dc <RegionGetPhyParam>
 8012096:	4603      	mov	r3, r0
 8012098:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 801209a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801209c:	4a8b      	ldr	r2, [pc, #556]	@ (80122cc <LoRaMacInitialization+0x384>)
 801209e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80120a2:	2311      	movs	r3, #17
 80120a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80120a8:	4b88      	ldr	r3, [pc, #544]	@ (80122cc <LoRaMacInitialization+0x384>)
 80120aa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80120ae:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80120b2:	4611      	mov	r1, r2
 80120b4:	4618      	mov	r0, r3
 80120b6:	f003 fc91 	bl	80159dc <RegionGetPhyParam>
 80120ba:	4603      	mov	r3, r0
 80120bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80120be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120c0:	4a82      	ldr	r2, [pc, #520]	@ (80122cc <LoRaMacInitialization+0x384>)
 80120c2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80120c6:	2312      	movs	r3, #18
 80120c8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80120cc:	4b7f      	ldr	r3, [pc, #508]	@ (80122cc <LoRaMacInitialization+0x384>)
 80120ce:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80120d2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80120d6:	4611      	mov	r1, r2
 80120d8:	4618      	mov	r0, r3
 80120da:	f003 fc7f 	bl	80159dc <RegionGetPhyParam>
 80120de:	4603      	mov	r3, r0
 80120e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80120e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120e4:	4a79      	ldr	r2, [pc, #484]	@ (80122cc <LoRaMacInitialization+0x384>)
 80120e6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 80120ea:	2313      	movs	r3, #19
 80120ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80120f0:	4b76      	ldr	r3, [pc, #472]	@ (80122cc <LoRaMacInitialization+0x384>)
 80120f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80120f6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80120fa:	4611      	mov	r1, r2
 80120fc:	4618      	mov	r0, r3
 80120fe:	f003 fc6d 	bl	80159dc <RegionGetPhyParam>
 8012102:	4603      	mov	r3, r0
 8012104:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8012106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012108:	4a70      	ldr	r2, [pc, #448]	@ (80122cc <LoRaMacInitialization+0x384>)
 801210a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801210e:	2314      	movs	r3, #20
 8012110:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012114:	4b6d      	ldr	r3, [pc, #436]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012116:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801211a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801211e:	4611      	mov	r1, r2
 8012120:	4618      	mov	r0, r3
 8012122:	f003 fc5b 	bl	80159dc <RegionGetPhyParam>
 8012126:	4603      	mov	r3, r0
 8012128:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801212a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801212c:	4a67      	ldr	r2, [pc, #412]	@ (80122cc <LoRaMacInitialization+0x384>)
 801212e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012132:	2316      	movs	r3, #22
 8012134:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012138:	4b64      	ldr	r3, [pc, #400]	@ (80122cc <LoRaMacInitialization+0x384>)
 801213a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801213e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012142:	4611      	mov	r1, r2
 8012144:	4618      	mov	r0, r3
 8012146:	f003 fc49 	bl	80159dc <RegionGetPhyParam>
 801214a:	4603      	mov	r3, r0
 801214c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801214e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012150:	b2da      	uxtb	r2, r3
 8012152:	4b5e      	ldr	r3, [pc, #376]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012154:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8012158:	2317      	movs	r3, #23
 801215a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801215e:	4b5b      	ldr	r3, [pc, #364]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012160:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012164:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012168:	4611      	mov	r1, r2
 801216a:	4618      	mov	r0, r3
 801216c:	f003 fc36 	bl	80159dc <RegionGetPhyParam>
 8012170:	4603      	mov	r3, r0
 8012172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8012174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012176:	4a55      	ldr	r2, [pc, #340]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012178:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 801217c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801217e:	4a53      	ldr	r2, [pc, #332]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012180:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8012184:	2318      	movs	r3, #24
 8012186:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801218a:	4b50      	ldr	r3, [pc, #320]	@ (80122cc <LoRaMacInitialization+0x384>)
 801218c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012190:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012194:	4611      	mov	r1, r2
 8012196:	4618      	mov	r0, r3
 8012198:	f003 fc20 	bl	80159dc <RegionGetPhyParam>
 801219c:	4603      	mov	r3, r0
 801219e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80121a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121a2:	b2da      	uxtb	r2, r3
 80121a4:	4b49      	ldr	r3, [pc, #292]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121a6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80121aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ac:	b2da      	uxtb	r2, r3
 80121ae:	4b47      	ldr	r3, [pc, #284]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121b0:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80121b4:	231d      	movs	r3, #29
 80121b6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80121ba:	4b44      	ldr	r3, [pc, #272]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121bc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80121c0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80121c4:	4611      	mov	r1, r2
 80121c6:	4618      	mov	r0, r3
 80121c8:	f003 fc08 	bl	80159dc <RegionGetPhyParam>
 80121cc:	4603      	mov	r3, r0
 80121ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 80121d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121d2:	b2da      	uxtb	r2, r3
 80121d4:	4b3d      	ldr	r3, [pc, #244]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121d6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80121da:	231e      	movs	r3, #30
 80121dc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80121e0:	4b3a      	ldr	r3, [pc, #232]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121e2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80121e6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80121ea:	4611      	mov	r1, r2
 80121ec:	4618      	mov	r0, r3
 80121ee:	f003 fbf5 	bl	80159dc <RegionGetPhyParam>
 80121f2:	4603      	mov	r3, r0
 80121f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 80121f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121f8:	b2da      	uxtb	r2, r3
 80121fa:	4b34      	ldr	r3, [pc, #208]	@ (80122cc <LoRaMacInitialization+0x384>)
 80121fc:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012200:	231f      	movs	r3, #31
 8012202:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012206:	4b31      	ldr	r3, [pc, #196]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012208:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801220c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012210:	4611      	mov	r1, r2
 8012212:	4618      	mov	r0, r3
 8012214:	f003 fbe2 	bl	80159dc <RegionGetPhyParam>
 8012218:	4603      	mov	r3, r0
 801221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 801221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801221e:	4a2b      	ldr	r2, [pc, #172]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012220:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012224:	2320      	movs	r3, #32
 8012226:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801222a:	4b28      	ldr	r3, [pc, #160]	@ (80122cc <LoRaMacInitialization+0x384>)
 801222c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012230:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012234:	4611      	mov	r1, r2
 8012236:	4618      	mov	r0, r3
 8012238:	f003 fbd0 	bl	80159dc <RegionGetPhyParam>
 801223c:	4603      	mov	r3, r0
 801223e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012242:	4a22      	ldr	r2, [pc, #136]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012244:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8012248:	230b      	movs	r3, #11
 801224a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801224e:	4b1f      	ldr	r3, [pc, #124]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012250:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012254:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012258:	4611      	mov	r1, r2
 801225a:	4618      	mov	r0, r3
 801225c:	f003 fbbe 	bl	80159dc <RegionGetPhyParam>
 8012260:	4603      	mov	r3, r0
 8012262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8012264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012266:	b29a      	uxth	r2, r3
 8012268:	4b18      	ldr	r3, [pc, #96]	@ (80122cc <LoRaMacInitialization+0x384>)
 801226a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 801226e:	230c      	movs	r3, #12
 8012270:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012274:	4b15      	ldr	r3, [pc, #84]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012276:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801227a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801227e:	4611      	mov	r1, r2
 8012280:	4618      	mov	r0, r3
 8012282:	f003 fbab 	bl	80159dc <RegionGetPhyParam>
 8012286:	4603      	mov	r3, r0
 8012288:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 801228a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801228c:	b29a      	uxth	r2, r3
 801228e:	4b0f      	ldr	r3, [pc, #60]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012290:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8012294:	4b0d      	ldr	r3, [pc, #52]	@ (80122cc <LoRaMacInitialization+0x384>)
 8012296:	2201      	movs	r2, #1
 8012298:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 801229c:	4b0b      	ldr	r3, [pc, #44]	@ (80122cc <LoRaMacInitialization+0x384>)
 801229e:	220a      	movs	r2, #10
 80122a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 80122a4:	4b09      	ldr	r3, [pc, #36]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122a6:	2206      	movs	r2, #6
 80122a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 80122ac:	4b07      	ldr	r3, [pc, #28]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80122b2:	4a06      	ldr	r2, [pc, #24]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 80122b6:	4b05      	ldr	r3, [pc, #20]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122b8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 80122bc:	4b03      	ldr	r3, [pc, #12]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 80122c2:	4b02      	ldr	r3, [pc, #8]	@ (80122cc <LoRaMacInitialization+0x384>)
 80122c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80122c8:	e00c      	b.n	80122e4 <LoRaMacInitialization+0x39c>
 80122ca:	bf00      	nop
 80122cc:	20001118 	.word	0x20001118
 80122d0:	20000be4 	.word	0x20000be4
 80122d4:	01000400 	.word	0x01000400
 80122d8:	2000133c 	.word	0x2000133c
 80122dc:	20001350 	.word	0x20001350
 80122e0:	20001cb0 	.word	0x20001cb0
 80122e4:	4a5f      	ldr	r2, [pc, #380]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122e6:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80122e8:	4b5e      	ldr	r3, [pc, #376]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80122ee:	4a5d      	ldr	r2, [pc, #372]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122f0:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 80122f2:	4b5c      	ldr	r3, [pc, #368]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80122f8:	4a5a      	ldr	r2, [pc, #360]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122fa:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 80122fc:	4b59      	ldr	r3, [pc, #356]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80122fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012302:	4a58      	ldr	r2, [pc, #352]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012304:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8012306:	4b57      	ldr	r3, [pc, #348]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012308:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801230c:	4a55      	ldr	r2, [pc, #340]	@ (8012464 <LoRaMacInitialization+0x51c>)
 801230e:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012310:	4b54      	ldr	r3, [pc, #336]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012312:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8012316:	4b53      	ldr	r3, [pc, #332]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012318:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 801231c:	4b51      	ldr	r3, [pc, #324]	@ (8012464 <LoRaMacInitialization+0x51c>)
 801231e:	2201      	movs	r2, #1
 8012320:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012324:	4a50      	ldr	r2, [pc, #320]	@ (8012468 <LoRaMacInitialization+0x520>)
 8012326:	693b      	ldr	r3, [r7, #16]
 8012328:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 801232c:	2000      	movs	r0, #0
 801232e:	f7ff f86b 	bl	8011408 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012332:	4b4c      	ldr	r3, [pc, #304]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012334:	2201      	movs	r2, #1
 8012336:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 801233a:	4a4b      	ldr	r2, [pc, #300]	@ (8012468 <LoRaMacInitialization+0x520>)
 801233c:	697b      	ldr	r3, [r7, #20]
 801233e:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8012342:	4b49      	ldr	r3, [pc, #292]	@ (8012468 <LoRaMacInitialization+0x520>)
 8012344:	2200      	movs	r2, #0
 8012346:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 801234a:	4b47      	ldr	r3, [pc, #284]	@ (8012468 <LoRaMacInitialization+0x520>)
 801234c:	2201      	movs	r2, #1
 801234e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8012352:	4b44      	ldr	r3, [pc, #272]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012354:	2200      	movs	r2, #0
 8012356:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8012358:	4b42      	ldr	r3, [pc, #264]	@ (8012464 <LoRaMacInitialization+0x51c>)
 801235a:	2200      	movs	r2, #0
 801235c:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 801235e:	2300      	movs	r3, #0
 8012360:	9300      	str	r3, [sp, #0]
 8012362:	4b42      	ldr	r3, [pc, #264]	@ (801246c <LoRaMacInitialization+0x524>)
 8012364:	2200      	movs	r2, #0
 8012366:	f04f 31ff 	mov.w	r1, #4294967295
 801236a:	4841      	ldr	r0, [pc, #260]	@ (8012470 <LoRaMacInitialization+0x528>)
 801236c:	f00c fc08 	bl	801eb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8012370:	2300      	movs	r3, #0
 8012372:	9300      	str	r3, [sp, #0]
 8012374:	4b3f      	ldr	r3, [pc, #252]	@ (8012474 <LoRaMacInitialization+0x52c>)
 8012376:	2200      	movs	r2, #0
 8012378:	f04f 31ff 	mov.w	r1, #4294967295
 801237c:	483e      	ldr	r0, [pc, #248]	@ (8012478 <LoRaMacInitialization+0x530>)
 801237e:	f00c fbff 	bl	801eb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8012382:	2300      	movs	r3, #0
 8012384:	9300      	str	r3, [sp, #0]
 8012386:	4b3d      	ldr	r3, [pc, #244]	@ (801247c <LoRaMacInitialization+0x534>)
 8012388:	2200      	movs	r2, #0
 801238a:	f04f 31ff 	mov.w	r1, #4294967295
 801238e:	483c      	ldr	r0, [pc, #240]	@ (8012480 <LoRaMacInitialization+0x538>)
 8012390:	f00c fbf6 	bl	801eb80 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8012394:	2300      	movs	r3, #0
 8012396:	9300      	str	r3, [sp, #0]
 8012398:	4b3a      	ldr	r3, [pc, #232]	@ (8012484 <LoRaMacInitialization+0x53c>)
 801239a:	2200      	movs	r2, #0
 801239c:	f04f 31ff 	mov.w	r1, #4294967295
 80123a0:	4839      	ldr	r0, [pc, #228]	@ (8012488 <LoRaMacInitialization+0x540>)
 80123a2:	f00c fbed 	bl	801eb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 80123a6:	4c2f      	ldr	r4, [pc, #188]	@ (8012464 <LoRaMacInitialization+0x51c>)
 80123a8:	463b      	mov	r3, r7
 80123aa:	4618      	mov	r0, r3
 80123ac:	f00b ffc4 	bl	801e338 <SysTimeGetMcuTime>
 80123b0:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 80123b4:	463a      	mov	r2, r7
 80123b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80123ba:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 80123be:	4b33      	ldr	r3, [pc, #204]	@ (801248c <LoRaMacInitialization+0x544>)
 80123c0:	2200      	movs	r2, #0
 80123c2:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 80123c4:	4b28      	ldr	r3, [pc, #160]	@ (8012468 <LoRaMacInitialization+0x520>)
 80123c6:	4a32      	ldr	r2, [pc, #200]	@ (8012490 <LoRaMacInitialization+0x548>)
 80123c8:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 80123cc:	4b26      	ldr	r3, [pc, #152]	@ (8012468 <LoRaMacInitialization+0x520>)
 80123ce:	4a31      	ldr	r2, [pc, #196]	@ (8012494 <LoRaMacInitialization+0x54c>)
 80123d0:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 80123d4:	4b24      	ldr	r3, [pc, #144]	@ (8012468 <LoRaMacInitialization+0x520>)
 80123d6:	4a30      	ldr	r2, [pc, #192]	@ (8012498 <LoRaMacInitialization+0x550>)
 80123d8:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80123dc:	4b22      	ldr	r3, [pc, #136]	@ (8012468 <LoRaMacInitialization+0x520>)
 80123de:	4a2f      	ldr	r2, [pc, #188]	@ (801249c <LoRaMacInitialization+0x554>)
 80123e0:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80123e4:	4b20      	ldr	r3, [pc, #128]	@ (8012468 <LoRaMacInitialization+0x520>)
 80123e6:	4a2e      	ldr	r2, [pc, #184]	@ (80124a0 <LoRaMacInitialization+0x558>)
 80123e8:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80123ec:	4b2d      	ldr	r3, [pc, #180]	@ (80124a4 <LoRaMacInitialization+0x55c>)
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	482d      	ldr	r0, [pc, #180]	@ (80124a8 <LoRaMacInitialization+0x560>)
 80123f2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 80123f4:	482d      	ldr	r0, [pc, #180]	@ (80124ac <LoRaMacInitialization+0x564>)
 80123f6:	f7fa f9bf 	bl	800c778 <SecureElementInit>
 80123fa:	4603      	mov	r3, r0
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d001      	beq.n	8012404 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012400:	2311      	movs	r3, #17
 8012402:	e02b      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012404:	4817      	ldr	r0, [pc, #92]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012406:	f002 fc25 	bl	8014c54 <LoRaMacCryptoInit>
 801240a:	4603      	mov	r3, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	d001      	beq.n	8012414 <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012410:	2311      	movs	r3, #17
 8012412:	e023      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012414:	f001 fd20 	bl	8013e58 <LoRaMacCommandsInit>
 8012418:	4603      	mov	r3, r0
 801241a:	2b00      	cmp	r3, #0
 801241c:	d001      	beq.n	8012422 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801241e:	2313      	movs	r3, #19
 8012420:	e01c      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012422:	4823      	ldr	r0, [pc, #140]	@ (80124b0 <LoRaMacInitialization+0x568>)
 8012424:	f002 fcb6 	bl	8014d94 <LoRaMacCryptoSetMulticastReference>
 8012428:	4603      	mov	r3, r0
 801242a:	2b00      	cmp	r3, #0
 801242c:	d001      	beq.n	8012432 <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801242e:	2311      	movs	r3, #17
 8012430:	e014      	b.n	801245c <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012432:	4b1c      	ldr	r3, [pc, #112]	@ (80124a4 <LoRaMacInitialization+0x55c>)
 8012434:	695b      	ldr	r3, [r3, #20]
 8012436:	4798      	blx	r3
 8012438:	4603      	mov	r3, r0
 801243a:	4618      	mov	r0, r3
 801243c:	f008 fad2 	bl	801a9e4 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012440:	4b18      	ldr	r3, [pc, #96]	@ (80124a4 <LoRaMacInitialization+0x55c>)
 8012442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012444:	4a07      	ldr	r2, [pc, #28]	@ (8012464 <LoRaMacInitialization+0x51c>)
 8012446:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801244a:	4610      	mov	r0, r2
 801244c:	4798      	blx	r3
    Radio.Sleep( );
 801244e:	4b15      	ldr	r3, [pc, #84]	@ (80124a4 <LoRaMacInitialization+0x55c>)
 8012450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012452:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012454:	2001      	movs	r0, #1
 8012456:	f7fd fa67 	bl	800f928 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 801245a:	2300      	movs	r3, #0
}
 801245c:	4618      	mov	r0, r3
 801245e:	373c      	adds	r7, #60	@ 0x3c
 8012460:	46bd      	mov	sp, r7
 8012462:	bd90      	pop	{r4, r7, pc}
 8012464:	20001118 	.word	0x20001118
 8012468:	20000be4 	.word	0x20000be4
 801246c:	0800feb5 	.word	0x0800feb5
 8012470:	20000f4c 	.word	0x20000f4c
 8012474:	0800ff45 	.word	0x0800ff45
 8012478:	20000f64 	.word	0x20000f64
 801247c:	0800ffbd 	.word	0x0800ffbd
 8012480:	20000f7c 	.word	0x20000f7c
 8012484:	0801003d 	.word	0x0801003d
 8012488:	20000fe4 	.word	0x20000fe4
 801248c:	20001d40 	.word	0x20001d40
 8012490:	0800e935 	.word	0x0800e935
 8012494:	0800e991 	.word	0x0800e991
 8012498:	0800ea31 	.word	0x0800ea31
 801249c:	0800ea05 	.word	0x0800ea05
 80124a0:	0800ea4d 	.word	0x0800ea4d
 80124a4:	080233a4 	.word	0x080233a4
 80124a8:	20000f30 	.word	0x20000f30
 80124ac:	20001264 	.word	0x20001264
 80124b0:	20001200 	.word	0x20001200

080124b4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80124b8:	4b04      	ldr	r3, [pc, #16]	@ (80124cc <LoRaMacStart+0x18>)
 80124ba:	2200      	movs	r2, #0
 80124bc:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 80124c0:	f7fc fada 	bl	800ea78 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 80124c4:	2300      	movs	r3, #0
}
 80124c6:	4618      	mov	r0, r3
 80124c8:	bd80      	pop	{r7, pc}
 80124ca:	bf00      	nop
 80124cc:	20000be4 	.word	0x20000be4

080124d0 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80124d4:	f7fd f9f0 	bl	800f8b8 <LoRaMacIsBusy>
 80124d8:	4603      	mov	r3, r0
 80124da:	f083 0301 	eor.w	r3, r3, #1
 80124de:	b2db      	uxtb	r3, r3
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d00d      	beq.n	8012500 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80124e4:	4b0b      	ldr	r3, [pc, #44]	@ (8012514 <LoRaMacStop+0x44>)
 80124e6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80124ea:	2b02      	cmp	r3, #2
 80124ec:	d102      	bne.n	80124f4 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 80124ee:	4b0a      	ldr	r3, [pc, #40]	@ (8012518 <LoRaMacStop+0x48>)
 80124f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124f2:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 80124f4:	4b09      	ldr	r3, [pc, #36]	@ (801251c <LoRaMacStop+0x4c>)
 80124f6:	2201      	movs	r2, #1
 80124f8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 80124fc:	2300      	movs	r3, #0
 80124fe:	e007      	b.n	8012510 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012500:	4b06      	ldr	r3, [pc, #24]	@ (801251c <LoRaMacStop+0x4c>)
 8012502:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012506:	2b01      	cmp	r3, #1
 8012508:	d101      	bne.n	801250e <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 801250a:	2300      	movs	r3, #0
 801250c:	e000      	b.n	8012510 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 801250e:	2301      	movs	r3, #1
}
 8012510:	4618      	mov	r0, r3
 8012512:	bd80      	pop	{r7, pc}
 8012514:	20001118 	.word	0x20001118
 8012518:	080233a4 	.word	0x080233a4
 801251c:	20000be4 	.word	0x20000be4

08012520 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012520:	b580      	push	{r7, lr}
 8012522:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012524:	4812      	ldr	r0, [pc, #72]	@ (8012570 <LoRaMacHalt+0x50>)
 8012526:	f00c fbcf 	bl	801ecc8 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801252a:	4812      	ldr	r0, [pc, #72]	@ (8012574 <LoRaMacHalt+0x54>)
 801252c:	f00c fbcc 	bl	801ecc8 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012530:	4811      	ldr	r0, [pc, #68]	@ (8012578 <LoRaMacHalt+0x58>)
 8012532:	f00c fbc9 	bl	801ecc8 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8012536:	4811      	ldr	r0, [pc, #68]	@ (801257c <LoRaMacHalt+0x5c>)
 8012538:	f00c fbc6 	bl	801ecc8 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 801253c:	f001 faf0 	bl	8013b20 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012540:	4b0f      	ldr	r3, [pc, #60]	@ (8012580 <LoRaMacHalt+0x60>)
 8012542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012544:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8012546:	4b0f      	ldr	r3, [pc, #60]	@ (8012584 <LoRaMacHalt+0x64>)
 8012548:	2200      	movs	r2, #0
 801254a:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 801254e:	480e      	ldr	r0, [pc, #56]	@ (8012588 <LoRaMacHalt+0x68>)
 8012550:	f7fd fb8c 	bl	800fc6c <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012554:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012558:	490b      	ldr	r1, [pc, #44]	@ (8012588 <LoRaMacHalt+0x68>)
 801255a:	480c      	ldr	r0, [pc, #48]	@ (801258c <LoRaMacHalt+0x6c>)
 801255c:	f008 fa67 	bl	801aa2e <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012560:	4b08      	ldr	r3, [pc, #32]	@ (8012584 <LoRaMacHalt+0x64>)
 8012562:	2201      	movs	r2, #1
 8012564:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012568:	2300      	movs	r3, #0
}
 801256a:	4618      	mov	r0, r3
 801256c:	bd80      	pop	{r7, pc}
 801256e:	bf00      	nop
 8012570:	20000f4c 	.word	0x20000f4c
 8012574:	20000f64 	.word	0x20000f64
 8012578:	20000f7c 	.word	0x20000f7c
 801257c:	20000fe4 	.word	0x20000fe4
 8012580:	080233a4 	.word	0x080233a4
 8012584:	20000be4 	.word	0x20000be4
 8012588:	20001118 	.word	0x20001118
 801258c:	200016e4 	.word	0x200016e4

08012590 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8012590:	b590      	push	{r4, r7, lr}
 8012592:	b08d      	sub	sp, #52	@ 0x34
 8012594:	af02      	add	r7, sp, #8
 8012596:	4603      	mov	r3, r0
 8012598:	6039      	str	r1, [r7, #0]
 801259a:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801259c:	4b42      	ldr	r3, [pc, #264]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 801259e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125a0:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80125a2:	4b41      	ldr	r3, [pc, #260]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125a4:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 80125a8:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80125aa:	4b3f      	ldr	r3, [pc, #252]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125ac:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 80125b0:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 80125b2:	4b3e      	ldr	r3, [pc, #248]	@ (80126ac <LoRaMacQueryTxPossible+0x11c>)
 80125b4:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80125b8:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 80125ba:	2300      	movs	r3, #0
 80125bc:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80125be:	683b      	ldr	r3, [r7, #0]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d101      	bne.n	80125c8 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80125c4:	2303      	movs	r3, #3
 80125c6:	e06b      	b.n	80126a0 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 80125c8:	2300      	movs	r3, #0
 80125ca:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80125cc:	4b36      	ldr	r3, [pc, #216]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125ce:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80125d2:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80125d4:	4b34      	ldr	r3, [pc, #208]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125d8:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80125da:	4b33      	ldr	r3, [pc, #204]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125dc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80125e0:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80125e2:	4b31      	ldr	r3, [pc, #196]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125e4:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80125e8:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80125ea:	4b2f      	ldr	r3, [pc, #188]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125ec:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80125f0:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80125f4:	4b2c      	ldr	r3, [pc, #176]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 80125f6:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80125fa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 80125fe:	4b2b      	ldr	r3, [pc, #172]	@ (80126ac <LoRaMacQueryTxPossible+0x11c>)
 8012600:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012604:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012608:	4b27      	ldr	r3, [pc, #156]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 801260a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801260e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8012612:	4b25      	ldr	r3, [pc, #148]	@ (80126a8 <LoRaMacQueryTxPossible+0x118>)
 8012614:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012618:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 801261c:	f107 040d 	add.w	r4, r7, #13
 8012620:	f107 020e 	add.w	r2, r7, #14
 8012624:	f107 010f 	add.w	r1, r7, #15
 8012628:	f107 0014 	add.w	r0, r7, #20
 801262c:	f107 0310 	add.w	r3, r7, #16
 8012630:	9300      	str	r3, [sp, #0]
 8012632:	4623      	mov	r3, r4
 8012634:	f001 f93e 	bl	80138b4 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801263c:	4618      	mov	r0, r3
 801263e:	f7fd fe43 	bl	80102c8 <GetMaxAppPayloadWithoutFOptsLength>
 8012642:	4603      	mov	r3, r0
 8012644:	461a      	mov	r2, r3
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801264a:	f107 0308 	add.w	r3, r7, #8
 801264e:	4618      	mov	r0, r3
 8012650:	f001 fd08 	bl	8014064 <LoRaMacCommandsGetSizeSerializedCmds>
 8012654:	4603      	mov	r3, r0
 8012656:	2b00      	cmp	r3, #0
 8012658:	d001      	beq.n	801265e <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801265a:	2313      	movs	r3, #19
 801265c:	e020      	b.n	80126a0 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	2b0f      	cmp	r3, #15
 8012662:	d819      	bhi.n	8012698 <LoRaMacQueryTxPossible+0x108>
 8012664:	683b      	ldr	r3, [r7, #0]
 8012666:	785b      	ldrb	r3, [r3, #1]
 8012668:	461a      	mov	r2, r3
 801266a:	68bb      	ldr	r3, [r7, #8]
 801266c:	429a      	cmp	r2, r3
 801266e:	d313      	bcc.n	8012698 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012670:	683b      	ldr	r3, [r7, #0]
 8012672:	785a      	ldrb	r2, [r3, #1]
 8012674:	68bb      	ldr	r3, [r7, #8]
 8012676:	b2db      	uxtb	r3, r3
 8012678:	1ad3      	subs	r3, r2, r3
 801267a:	b2da      	uxtb	r2, r3
 801267c:	683b      	ldr	r3, [r7, #0]
 801267e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012680:	683b      	ldr	r3, [r7, #0]
 8012682:	785b      	ldrb	r3, [r3, #1]
 8012684:	4619      	mov	r1, r3
 8012686:	79fa      	ldrb	r2, [r7, #7]
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	4413      	add	r3, r2
 801268c:	4299      	cmp	r1, r3
 801268e:	d301      	bcc.n	8012694 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8012690:	2300      	movs	r3, #0
 8012692:	e005      	b.n	80126a0 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8012694:	2308      	movs	r3, #8
 8012696:	e003      	b.n	80126a0 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	2200      	movs	r2, #0
 801269c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 801269e:	2308      	movs	r3, #8
    }
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	372c      	adds	r7, #44	@ 0x2c
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd90      	pop	{r4, r7, pc}
 80126a8:	20001118 	.word	0x20001118
 80126ac:	20000be4 	.word	0x20000be4

080126b0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80126b0:	b590      	push	{r4, r7, lr}
 80126b2:	b087      	sub	sp, #28
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80126b8:	2300      	movs	r3, #0
 80126ba:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d101      	bne.n	80126c6 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80126c2:	2303      	movs	r3, #3
 80126c4:	e1c4      	b.n	8012a50 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	781b      	ldrb	r3, [r3, #0]
 80126ca:	2b41      	cmp	r3, #65	@ 0x41
 80126cc:	f200 81b9 	bhi.w	8012a42 <LoRaMacMibGetRequestConfirm+0x392>
 80126d0:	a201      	add	r2, pc, #4	@ (adr r2, 80126d8 <LoRaMacMibGetRequestConfirm+0x28>)
 80126d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126d6:	bf00      	nop
 80126d8:	080127e1 	.word	0x080127e1
 80126dc:	080127ed 	.word	0x080127ed
 80126e0:	080127f9 	.word	0x080127f9
 80126e4:	08012805 	.word	0x08012805
 80126e8:	08012811 	.word	0x08012811
 80126ec:	0801281d 	.word	0x0801281d
 80126f0:	08012829 	.word	0x08012829
 80126f4:	08012a43 	.word	0x08012a43
 80126f8:	08012a43 	.word	0x08012a43
 80126fc:	08012a43 	.word	0x08012a43
 8012700:	08012a43 	.word	0x08012a43
 8012704:	08012a43 	.word	0x08012a43
 8012708:	08012a43 	.word	0x08012a43
 801270c:	08012a43 	.word	0x08012a43
 8012710:	08012a43 	.word	0x08012a43
 8012714:	0801283d 	.word	0x0801283d
 8012718:	08012849 	.word	0x08012849
 801271c:	08012855 	.word	0x08012855
 8012720:	08012877 	.word	0x08012877
 8012724:	08012889 	.word	0x08012889
 8012728:	0801289b 	.word	0x0801289b
 801272c:	080128ad 	.word	0x080128ad
 8012730:	080128e1 	.word	0x080128e1
 8012734:	080128bf 	.word	0x080128bf
 8012738:	08012903 	.word	0x08012903
 801273c:	0801290f 	.word	0x0801290f
 8012740:	08012919 	.word	0x08012919
 8012744:	08012923 	.word	0x08012923
 8012748:	0801292d 	.word	0x0801292d
 801274c:	08012937 	.word	0x08012937
 8012750:	08012941 	.word	0x08012941
 8012754:	0801296d 	.word	0x0801296d
 8012758:	08012979 	.word	0x08012979
 801275c:	08012991 	.word	0x08012991
 8012760:	08012985 	.word	0x08012985
 8012764:	0801299d 	.word	0x0801299d
 8012768:	080129a7 	.word	0x080129a7
 801276c:	080129b3 	.word	0x080129b3
 8012770:	080129cf 	.word	0x080129cf
 8012774:	080129bf 	.word	0x080129bf
 8012778:	080129c7 	.word	0x080129c7
 801277c:	08012a43 	.word	0x08012a43
 8012780:	080129db 	.word	0x080129db
 8012784:	08012a43 	.word	0x08012a43
 8012788:	08012a43 	.word	0x08012a43
 801278c:	08012a43 	.word	0x08012a43
 8012790:	08012a43 	.word	0x08012a43
 8012794:	08012a43 	.word	0x08012a43
 8012798:	08012a43 	.word	0x08012a43
 801279c:	08012a43 	.word	0x08012a43
 80127a0:	08012a43 	.word	0x08012a43
 80127a4:	08012a43 	.word	0x08012a43
 80127a8:	08012a43 	.word	0x08012a43
 80127ac:	08012a43 	.word	0x08012a43
 80127b0:	08012a43 	.word	0x08012a43
 80127b4:	08012a43 	.word	0x08012a43
 80127b8:	08012a43 	.word	0x08012a43
 80127bc:	08012a43 	.word	0x08012a43
 80127c0:	080129ef 	.word	0x080129ef
 80127c4:	080129fb 	.word	0x080129fb
 80127c8:	08012a07 	.word	0x08012a07
 80127cc:	08012a13 	.word	0x08012a13
 80127d0:	08012a1f 	.word	0x08012a1f
 80127d4:	08012a2b 	.word	0x08012a2b
 80127d8:	08012a37 	.word	0x08012a37
 80127dc:	08012a3d 	.word	0x08012a3d
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80127e0:	4b9d      	ldr	r3, [pc, #628]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80127e2:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	711a      	strb	r2, [r3, #4]
            break;
 80127ea:	e130      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80127ec:	4b9a      	ldr	r3, [pc, #616]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80127ee:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	711a      	strb	r2, [r3, #4]
            break;
 80127f6:	e12a      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	685b      	ldr	r3, [r3, #4]
 80127fc:	4618      	mov	r0, r3
 80127fe:	f7fa fa7b 	bl	800ccf8 <SecureElementGetDevEui>
            break;
 8012802:	e124      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	685b      	ldr	r3, [r3, #4]
 8012808:	4618      	mov	r0, r3
 801280a:	f7fa faa5 	bl	800cd58 <SecureElementGetJoinEui>
            break;
 801280e:	e11e      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012810:	4b91      	ldr	r3, [pc, #580]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012812:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	711a      	strb	r2, [r3, #4]
            break;
 801281a:	e118      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 801281c:	4b8e      	ldr	r3, [pc, #568]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801281e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	605a      	str	r2, [r3, #4]
            break;
 8012826:	e112      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8012828:	4b8b      	ldr	r3, [pc, #556]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801282a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	3304      	adds	r3, #4
 8012832:	4619      	mov	r1, r3
 8012834:	4610      	mov	r0, r2
 8012836:	f7fa fac1 	bl	800cdbc <SecureElementGetDevAddr>
            break;
 801283a:	e108      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 801283c:	4b86      	ldr	r3, [pc, #536]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801283e:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	711a      	strb	r2, [r3, #4]
            break;
 8012846:	e102      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012848:	4b83      	ldr	r3, [pc, #524]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801284a:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	711a      	strb	r2, [r3, #4]
            break;
 8012852:	e0fc      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012854:	231c      	movs	r3, #28
 8012856:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012858:	4b7f      	ldr	r3, [pc, #508]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801285a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801285e:	f107 0210 	add.w	r2, r7, #16
 8012862:	4611      	mov	r1, r2
 8012864:	4618      	mov	r0, r3
 8012866:	f003 f8b9 	bl	80159dc <RegionGetPhyParam>
 801286a:	4603      	mov	r3, r0
 801286c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801286e:	68fa      	ldr	r2, [r7, #12]
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	605a      	str	r2, [r3, #4]
            break;
 8012874:	e0eb      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	4a77      	ldr	r2, [pc, #476]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801287a:	3304      	adds	r3, #4
 801287c:	326c      	adds	r2, #108	@ 0x6c
 801287e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012882:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012886:	e0e2      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	4a73      	ldr	r2, [pc, #460]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801288c:	3304      	adds	r3, #4
 801288e:	32b4      	adds	r2, #180	@ 0xb4
 8012890:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012894:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012898:	e0d9      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a6e      	ldr	r2, [pc, #440]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801289e:	3304      	adds	r3, #4
 80128a0:	3274      	adds	r2, #116	@ 0x74
 80128a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80128a6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80128aa:	e0d0      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	4a6a      	ldr	r2, [pc, #424]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80128b0:	3304      	adds	r3, #4
 80128b2:	32bc      	adds	r2, #188	@ 0xbc
 80128b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80128b8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80128bc:	e0c7      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80128be:	231a      	movs	r3, #26
 80128c0:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80128c2:	4b65      	ldr	r3, [pc, #404]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80128c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80128c8:	f107 0210 	add.w	r2, r7, #16
 80128cc:	4611      	mov	r1, r2
 80128ce:	4618      	mov	r0, r3
 80128d0:	f003 f884 	bl	80159dc <RegionGetPhyParam>
 80128d4:	4603      	mov	r3, r0
 80128d6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80128d8:	68fa      	ldr	r2, [r7, #12]
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	605a      	str	r2, [r3, #4]
            break;
 80128de:	e0b6      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80128e0:	2319      	movs	r3, #25
 80128e2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80128e4:	4b5c      	ldr	r3, [pc, #368]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80128e6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80128ea:	f107 0210 	add.w	r2, r7, #16
 80128ee:	4611      	mov	r1, r2
 80128f0:	4618      	mov	r0, r3
 80128f2:	f003 f873 	bl	80159dc <RegionGetPhyParam>
 80128f6:	4603      	mov	r3, r0
 80128f8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80128fa:	68fa      	ldr	r2, [r7, #12]
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	605a      	str	r2, [r3, #4]
            break;
 8012900:	e0a5      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012902:	4b55      	ldr	r3, [pc, #340]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012904:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	711a      	strb	r2, [r3, #4]
            break;
 801290c:	e09f      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 801290e:	4b52      	ldr	r3, [pc, #328]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012910:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	605a      	str	r2, [r3, #4]
            break;
 8012916:	e09a      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012918:	4b4f      	ldr	r3, [pc, #316]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801291a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	605a      	str	r2, [r3, #4]
            break;
 8012920:	e095      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012922:	4b4d      	ldr	r3, [pc, #308]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012924:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	605a      	str	r2, [r3, #4]
            break;
 801292a:	e090      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 801292c:	4b4a      	ldr	r3, [pc, #296]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801292e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	605a      	str	r2, [r3, #4]
            break;
 8012934:	e08b      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012936:	4b48      	ldr	r3, [pc, #288]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012938:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	605a      	str	r2, [r3, #4]
            break;
 801293e:	e086      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8012940:	2302      	movs	r3, #2
 8012942:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012944:	4b44      	ldr	r3, [pc, #272]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012946:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801294a:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801294c:	4b42      	ldr	r3, [pc, #264]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801294e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012952:	f107 0210 	add.w	r2, r7, #16
 8012956:	4611      	mov	r1, r2
 8012958:	4618      	mov	r0, r3
 801295a:	f003 f83f 	bl	80159dc <RegionGetPhyParam>
 801295e:	4603      	mov	r3, r0
 8012960:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	b25a      	sxtb	r2, r3
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	711a      	strb	r2, [r3, #4]
            break;
 801296a:	e070      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801296c:	4b3a      	ldr	r3, [pc, #232]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801296e:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	711a      	strb	r2, [r3, #4]
            break;
 8012976:	e06a      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012978:	4b37      	ldr	r3, [pc, #220]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801297a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	711a      	strb	r2, [r3, #4]
            break;
 8012982:	e064      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012984:	4b34      	ldr	r3, [pc, #208]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012986:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	711a      	strb	r2, [r3, #4]
            break;
 801298e:	e05e      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012990:	4b31      	ldr	r3, [pc, #196]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012992:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	711a      	strb	r2, [r3, #4]
            break;
 801299a:	e058      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 801299c:	4b2e      	ldr	r3, [pc, #184]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801299e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	605a      	str	r2, [r3, #4]
            break;
 80129a4:	e053      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80129a6:	4b2c      	ldr	r3, [pc, #176]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129a8:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	711a      	strb	r2, [r3, #4]
            break;
 80129b0:	e04d      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80129b2:	4b29      	ldr	r3, [pc, #164]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129b4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	605a      	str	r2, [r3, #4]
            break;
 80129bc:	e047      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	4a25      	ldr	r2, [pc, #148]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129c2:	605a      	str	r2, [r3, #4]
            break;
 80129c4:	e043      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	4a24      	ldr	r2, [pc, #144]	@ (8012a5c <LoRaMacMibGetRequestConfirm+0x3ac>)
 80129ca:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80129cc:	e03f      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80129ce:	4b22      	ldr	r3, [pc, #136]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129d0:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	605a      	str	r2, [r3, #4]
            break;
 80129d8:	e039      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	4a1e      	ldr	r2, [pc, #120]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129de:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80129e2:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80129e4:	687c      	ldr	r4, [r7, #4]
 80129e6:	f003 fabf 	bl	8015f68 <RegionGetVersion>
 80129ea:	60a0      	str	r0, [r4, #8]
            break;
 80129ec:	e02f      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80129ee:	4b1a      	ldr	r3, [pc, #104]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129f0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	605a      	str	r2, [r3, #4]
            break;
 80129f8:	e029      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 80129fa:	4b17      	ldr	r3, [pc, #92]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80129fc:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	711a      	strb	r2, [r3, #4]
            break;
 8012a04:	e023      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012a06:	4b14      	ldr	r3, [pc, #80]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012a08:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	809a      	strh	r2, [r3, #4]
            break;
 8012a10:	e01d      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012a12:	4b11      	ldr	r3, [pc, #68]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012a14:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	809a      	strh	r2, [r3, #4]
            break;
 8012a1c:	e017      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012a20:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	809a      	strh	r2, [r3, #4]
            break;
 8012a28:	e011      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8012a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8012a58 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012a2c:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	809a      	strh	r2, [r3, #4]
            break;
 8012a34:	e00b      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012a36:	2318      	movs	r3, #24
 8012a38:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012a3a:	e008      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012a3c:	2318      	movs	r3, #24
 8012a3e:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012a40:	e005      	b.n	8012a4e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012a42:	6878      	ldr	r0, [r7, #4]
 8012a44:	f001 f883 	bl	8013b4e <LoRaMacClassBMibGetRequestConfirm>
 8012a48:	4603      	mov	r3, r0
 8012a4a:	75fb      	strb	r3, [r7, #23]
            break;
 8012a4c:	bf00      	nop
        }
    }
    return status;
 8012a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a50:	4618      	mov	r0, r3
 8012a52:	371c      	adds	r7, #28
 8012a54:	46bd      	mov	sp, r7
 8012a56:	bd90      	pop	{r4, r7, pc}
 8012a58:	20001118 	.word	0x20001118
 8012a5c:	200016e4 	.word	0x200016e4

08012a60 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b086      	sub	sp, #24
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012a68:	2300      	movs	r3, #0
 8012a6a:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d101      	bne.n	8012a76 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012a72:	2303      	movs	r3, #3
 8012a74:	e39e      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8012a76:	4bbd      	ldr	r3, [pc, #756]	@ (8012d6c <LoRaMacMibSetRequestConfirm+0x30c>)
 8012a78:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012a7c:	f003 0302 	and.w	r3, r3, #2
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d001      	beq.n	8012a88 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012a84:	2301      	movs	r3, #1
 8012a86:	e395      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	781b      	ldrb	r3, [r3, #0]
 8012a8c:	2b41      	cmp	r3, #65	@ 0x41
 8012a8e:	f200 8365 	bhi.w	801315c <LoRaMacMibSetRequestConfirm+0x6fc>
 8012a92:	a201      	add	r2, pc, #4	@ (adr r2, 8012a98 <LoRaMacMibSetRequestConfirm+0x38>)
 8012a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a98:	08012ba1 	.word	0x08012ba1
 8012a9c:	08012bb1 	.word	0x08012bb1
 8012aa0:	08012bcb 	.word	0x08012bcb
 8012aa4:	08012be3 	.word	0x08012be3
 8012aa8:	08012bfb 	.word	0x08012bfb
 8012aac:	08012c07 	.word	0x08012c07
 8012ab0:	08012c13 	.word	0x08012c13
 8012ab4:	08012c3d 	.word	0x08012c3d
 8012ab8:	08012c63 	.word	0x08012c63
 8012abc:	08012c89 	.word	0x08012c89
 8012ac0:	08012caf 	.word	0x08012caf
 8012ac4:	08012cd5 	.word	0x08012cd5
 8012ac8:	08012cfb 	.word	0x08012cfb
 8012acc:	08012d21 	.word	0x08012d21
 8012ad0:	08012d47 	.word	0x08012d47
 8012ad4:	08012d75 	.word	0x08012d75
 8012ad8:	08012d95 	.word	0x08012d95
 8012adc:	0801315d 	.word	0x0801315d
 8012ae0:	08012da1 	.word	0x08012da1
 8012ae4:	08012e11 	.word	0x08012e11
 8012ae8:	08012e51 	.word	0x08012e51
 8012aec:	08012eb3 	.word	0x08012eb3
 8012af0:	08012f23 	.word	0x08012f23
 8012af4:	08012ef3 	.word	0x08012ef3
 8012af8:	08012f53 	.word	0x08012f53
 8012afc:	08012f75 	.word	0x08012f75
 8012b00:	08012f7f 	.word	0x08012f7f
 8012b04:	08012f89 	.word	0x08012f89
 8012b08:	08012f93 	.word	0x08012f93
 8012b0c:	08012f9d 	.word	0x08012f9d
 8012b10:	0801315d 	.word	0x0801315d
 8012b14:	08012fa7 	.word	0x08012fa7
 8012b18:	08012fd9 	.word	0x08012fd9
 8012b1c:	0801304d 	.word	0x0801304d
 8012b20:	08013013 	.word	0x08013013
 8012b24:	0801307f 	.word	0x0801307f
 8012b28:	080130a5 	.word	0x080130a5
 8012b2c:	080130bd 	.word	0x080130bd
 8012b30:	080130c9 	.word	0x080130c9
 8012b34:	080130d5 	.word	0x080130d5
 8012b38:	0801315d 	.word	0x0801315d
 8012b3c:	080130df 	.word	0x080130df
 8012b40:	0801315d 	.word	0x0801315d
 8012b44:	0801315d 	.word	0x0801315d
 8012b48:	0801315d 	.word	0x0801315d
 8012b4c:	0801315d 	.word	0x0801315d
 8012b50:	0801315d 	.word	0x0801315d
 8012b54:	0801315d 	.word	0x0801315d
 8012b58:	0801315d 	.word	0x0801315d
 8012b5c:	0801315d 	.word	0x0801315d
 8012b60:	0801315d 	.word	0x0801315d
 8012b64:	0801315d 	.word	0x0801315d
 8012b68:	0801315d 	.word	0x0801315d
 8012b6c:	0801315d 	.word	0x0801315d
 8012b70:	0801315d 	.word	0x0801315d
 8012b74:	0801315d 	.word	0x0801315d
 8012b78:	0801315d 	.word	0x0801315d
 8012b7c:	0801315d 	.word	0x0801315d
 8012b80:	08013109 	.word	0x08013109
 8012b84:	08013115 	.word	0x08013115
 8012b88:	08013121 	.word	0x08013121
 8012b8c:	0801312d 	.word	0x0801312d
 8012b90:	08013139 	.word	0x08013139
 8012b94:	08013145 	.word	0x08013145
 8012b98:	08013151 	.word	0x08013151
 8012b9c:	08013157 	.word	0x08013157
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	791b      	ldrb	r3, [r3, #4]
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	f7fd faa5 	bl	80100f4 <SwitchClass>
 8012baa:	4603      	mov	r3, r0
 8012bac:	75fb      	strb	r3, [r7, #23]
            break;
 8012bae:	e2f6      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	791b      	ldrb	r3, [r3, #4]
 8012bb4:	2b02      	cmp	r3, #2
 8012bb6:	d005      	beq.n	8012bc4 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	791a      	ldrb	r2, [r3, #4]
 8012bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8012d70 <LoRaMacMibSetRequestConfirm+0x310>)
 8012bbe:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012bc2:	e2ec      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012bc4:	2303      	movs	r3, #3
 8012bc6:	75fb      	strb	r3, [r7, #23]
            break;
 8012bc8:	e2e9      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	685b      	ldr	r3, [r3, #4]
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f7fa f87a 	bl	800ccc8 <SecureElementSetDevEui>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	f000 82c6 	beq.w	8013168 <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012bdc:	2303      	movs	r3, #3
 8012bde:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012be0:	e2c2      	b.n	8013168 <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	685b      	ldr	r3, [r3, #4]
 8012be6:	4618      	mov	r0, r3
 8012be8:	f7fa f89e 	bl	800cd28 <SecureElementSetJoinEui>
 8012bec:	4603      	mov	r3, r0
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	f000 82bc 	beq.w	801316c <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012bf4:	2303      	movs	r3, #3
 8012bf6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012bf8:	e2b8      	b.n	801316c <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	791a      	ldrb	r2, [r3, #4]
 8012bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8012d70 <LoRaMacMibSetRequestConfirm+0x310>)
 8012c00:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8012c04:	e2cb      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	685b      	ldr	r3, [r3, #4]
 8012c0a:	4a59      	ldr	r2, [pc, #356]	@ (8012d70 <LoRaMacMibSetRequestConfirm+0x310>)
 8012c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8012c10:	e2c5      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8012c12:	4b57      	ldr	r3, [pc, #348]	@ (8012d70 <LoRaMacMibSetRequestConfirm+0x310>)
 8012c14:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	685b      	ldr	r3, [r3, #4]
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	4610      	mov	r0, r2
 8012c20:	f7fa f8b2 	bl	800cd88 <SecureElementSetDevAddr>
 8012c24:	4603      	mov	r3, r0
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d002      	beq.n	8012c30 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c2a:	2303      	movs	r3, #3
 8012c2c:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8012c2e:	e2b6      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	685b      	ldr	r3, [r3, #4]
 8012c34:	4a4e      	ldr	r2, [pc, #312]	@ (8012d70 <LoRaMacMibSetRequestConfirm+0x310>)
 8012c36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8012c3a:	e2b0      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	685b      	ldr	r3, [r3, #4]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d00b      	beq.n	8012c5c <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	685b      	ldr	r3, [r3, #4]
 8012c48:	4619      	mov	r1, r3
 8012c4a:	2000      	movs	r0, #0
 8012c4c:	f002 f8cc 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012c50:	4603      	mov	r3, r0
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	f000 828c 	beq.w	8013170 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012c58:	2311      	movs	r3, #17
 8012c5a:	e2ab      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c5c:	2303      	movs	r3, #3
 8012c5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012c60:	e286      	b.n	8013170 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	685b      	ldr	r3, [r3, #4]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d00b      	beq.n	8012c82 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	685b      	ldr	r3, [r3, #4]
 8012c6e:	4619      	mov	r1, r3
 8012c70:	2001      	movs	r0, #1
 8012c72:	f002 f8b9 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012c76:	4603      	mov	r3, r0
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	f000 827b 	beq.w	8013174 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012c7e:	2311      	movs	r3, #17
 8012c80:	e298      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c82:	2303      	movs	r3, #3
 8012c84:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012c86:	e275      	b.n	8013174 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	685b      	ldr	r3, [r3, #4]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d00b      	beq.n	8012ca8 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	4619      	mov	r1, r3
 8012c96:	2008      	movs	r0, #8
 8012c98:	f002 f8a6 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012c9c:	4603      	mov	r3, r0
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	f000 826a 	beq.w	8013178 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ca4:	2311      	movs	r3, #17
 8012ca6:	e285      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ca8:	2303      	movs	r3, #3
 8012caa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012cac:	e264      	b.n	8013178 <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	685b      	ldr	r3, [r3, #4]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d00b      	beq.n	8012cce <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	685b      	ldr	r3, [r3, #4]
 8012cba:	4619      	mov	r1, r3
 8012cbc:	2009      	movs	r0, #9
 8012cbe:	f002 f893 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012cc2:	4603      	mov	r3, r0
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	f000 8259 	beq.w	801317c <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012cca:	2311      	movs	r3, #17
 8012ccc:	e272      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012cce:	2303      	movs	r3, #3
 8012cd0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012cd2:	e253      	b.n	801317c <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	685b      	ldr	r3, [r3, #4]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d00b      	beq.n	8012cf4 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	685b      	ldr	r3, [r3, #4]
 8012ce0:	4619      	mov	r1, r3
 8012ce2:	200c      	movs	r0, #12
 8012ce4:	f002 f880 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012ce8:	4603      	mov	r3, r0
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	f000 8248 	beq.w	8013180 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012cf0:	2311      	movs	r3, #17
 8012cf2:	e25f      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012cf4:	2303      	movs	r3, #3
 8012cf6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012cf8:	e242      	b.n	8013180 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	685b      	ldr	r3, [r3, #4]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d00b      	beq.n	8012d1a <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	685b      	ldr	r3, [r3, #4]
 8012d06:	4619      	mov	r1, r3
 8012d08:	200d      	movs	r0, #13
 8012d0a:	f002 f86d 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	f000 8237 	beq.w	8013184 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d16:	2311      	movs	r3, #17
 8012d18:	e24c      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012d1a:	2303      	movs	r3, #3
 8012d1c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012d1e:	e231      	b.n	8013184 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	685b      	ldr	r3, [r3, #4]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d00b      	beq.n	8012d40 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	685b      	ldr	r3, [r3, #4]
 8012d2c:	4619      	mov	r1, r3
 8012d2e:	200e      	movs	r0, #14
 8012d30:	f002 f85a 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012d34:	4603      	mov	r3, r0
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	f000 8226 	beq.w	8013188 <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d3c:	2311      	movs	r3, #17
 8012d3e:	e239      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012d40:	2303      	movs	r3, #3
 8012d42:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012d44:	e220      	b.n	8013188 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	685b      	ldr	r3, [r3, #4]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d00b      	beq.n	8012d66 <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	685b      	ldr	r3, [r3, #4]
 8012d52:	4619      	mov	r1, r3
 8012d54:	200f      	movs	r0, #15
 8012d56:	f002 f847 	bl	8014de8 <LoRaMacCryptoSetKey>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	f000 8215 	beq.w	801318c <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d62:	2311      	movs	r3, #17
 8012d64:	e226      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012d66:	2303      	movs	r3, #3
 8012d68:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012d6a:	e20f      	b.n	801318c <LoRaMacMibSetRequestConfirm+0x72c>
 8012d6c:	20000be4 	.word	0x20000be4
 8012d70:	20001118 	.word	0x20001118
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	791a      	ldrb	r2, [r3, #4]
 8012d78:	4bb2      	ldr	r3, [pc, #712]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012d7a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012d7e:	4bb2      	ldr	r3, [pc, #712]	@ (8013048 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012d82:	4ab0      	ldr	r2, [pc, #704]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012d84:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012d88:	4610      	mov	r0, r2
 8012d8a:	4798      	blx	r3
            Radio.Sleep( );
 8012d8c:	4bae      	ldr	r3, [pc, #696]	@ (8013048 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d90:	4798      	blx	r3
            break;
 8012d92:	e204      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	791a      	ldrb	r2, [r3, #4]
 8012d98:	4baa      	ldr	r3, [pc, #680]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012d9a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 8012d9e:	e1fe      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	7a1b      	ldrb	r3, [r3, #8]
 8012da4:	b25b      	sxtb	r3, r3
 8012da6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012da8:	4ba6      	ldr	r3, [pc, #664]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012daa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012dae:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8012db0:	4ba4      	ldr	r3, [pc, #656]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012db2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012db6:	f107 0108 	add.w	r1, r7, #8
 8012dba:	2207      	movs	r2, #7
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	f002 fe79 	bl	8015ab4 <RegionVerify>
 8012dc2:	4603      	mov	r3, r0
 8012dc4:	f083 0301 	eor.w	r3, r3, #1
 8012dc8:	b2db      	uxtb	r3, r3
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d002      	beq.n	8012dd4 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012dce:	2303      	movs	r3, #3
 8012dd0:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 8012dd2:	e1e4      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	685b      	ldr	r3, [r3, #4]
 8012dd8:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8012dda:	4b9a      	ldr	r3, [pc, #616]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ddc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012de0:	f107 0108 	add.w	r1, r7, #8
 8012de4:	2200      	movs	r2, #0
 8012de6:	4618      	mov	r0, r3
 8012de8:	f002 fe64 	bl	8015ab4 <RegionVerify>
 8012dec:	4603      	mov	r3, r0
 8012dee:	f083 0301 	eor.w	r3, r3, #1
 8012df2:	b2db      	uxtb	r3, r3
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d002      	beq.n	8012dfe <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012df8:	2303      	movs	r3, #3
 8012dfa:	75fb      	strb	r3, [r7, #23]
            break;
 8012dfc:	e1cf      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8012dfe:	4b91      	ldr	r3, [pc, #580]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e00:	687a      	ldr	r2, [r7, #4]
 8012e02:	336c      	adds	r3, #108	@ 0x6c
 8012e04:	3204      	adds	r2, #4
 8012e06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012e0a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012e0e:	e1c6      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	7a1b      	ldrb	r3, [r3, #8]
 8012e14:	b25b      	sxtb	r3, r3
 8012e16:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012e18:	4b8a      	ldr	r3, [pc, #552]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e1a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012e1e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012e20:	4b88      	ldr	r3, [pc, #544]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e22:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012e26:	f107 0108 	add.w	r1, r7, #8
 8012e2a:	2207      	movs	r2, #7
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	f002 fe41 	bl	8015ab4 <RegionVerify>
 8012e32:	4603      	mov	r3, r0
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d008      	beq.n	8012e4a <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8012e38:	4b82      	ldr	r3, [pc, #520]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e3a:	687a      	ldr	r2, [r7, #4]
 8012e3c:	33b4      	adds	r3, #180	@ 0xb4
 8012e3e:	3204      	adds	r2, #4
 8012e40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012e44:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012e48:	e1a9      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012e4a:	2303      	movs	r3, #3
 8012e4c:	75fb      	strb	r3, [r7, #23]
            break;
 8012e4e:	e1a6      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	7a1b      	ldrb	r3, [r3, #8]
 8012e54:	b25b      	sxtb	r3, r3
 8012e56:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012e58:	4b7a      	ldr	r3, [pc, #488]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e5a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012e5e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012e60:	4b78      	ldr	r3, [pc, #480]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e62:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012e66:	f107 0108 	add.w	r1, r7, #8
 8012e6a:	2207      	movs	r2, #7
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	f002 fe21 	bl	8015ab4 <RegionVerify>
 8012e72:	4603      	mov	r3, r0
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d019      	beq.n	8012eac <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012e78:	4b72      	ldr	r3, [pc, #456]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e7a:	687a      	ldr	r2, [r7, #4]
 8012e7c:	3374      	adds	r3, #116	@ 0x74
 8012e7e:	3204      	adds	r2, #4
 8012e80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012e84:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8012e88:	4b6e      	ldr	r3, [pc, #440]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e8a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012e8e:	2b02      	cmp	r3, #2
 8012e90:	f040 817e 	bne.w	8013190 <LoRaMacMibSetRequestConfirm+0x730>
 8012e94:	4b6b      	ldr	r3, [pc, #428]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012e96:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	f000 8178 	beq.w	8013190 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8012ea0:	4b69      	ldr	r3, [pc, #420]	@ (8013048 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ea4:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8012ea6:	f7fe fc1d 	bl	80116e4 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012eaa:	e171      	b.n	8013190 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012eac:	2303      	movs	r3, #3
 8012eae:	75fb      	strb	r3, [r7, #23]
            break;
 8012eb0:	e16e      	b.n	8013190 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	7a1b      	ldrb	r3, [r3, #8]
 8012eb6:	b25b      	sxtb	r3, r3
 8012eb8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012eba:	4b62      	ldr	r3, [pc, #392]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ebc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012ec0:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012ec2:	4b60      	ldr	r3, [pc, #384]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ec4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ec8:	f107 0108 	add.w	r1, r7, #8
 8012ecc:	2207      	movs	r2, #7
 8012ece:	4618      	mov	r0, r3
 8012ed0:	f002 fdf0 	bl	8015ab4 <RegionVerify>
 8012ed4:	4603      	mov	r3, r0
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d008      	beq.n	8012eec <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8012eda:	4b5a      	ldr	r3, [pc, #360]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012edc:	687a      	ldr	r2, [r7, #4]
 8012ede:	33bc      	adds	r3, #188	@ 0xbc
 8012ee0:	3204      	adds	r2, #4
 8012ee2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012ee6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012eea:	e158      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012eec:	2303      	movs	r3, #3
 8012eee:	75fb      	strb	r3, [r7, #23]
            break;
 8012ef0:	e155      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	685b      	ldr	r3, [r3, #4]
 8012ef6:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012ef8:	2301      	movs	r3, #1
 8012efa:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012efc:	4b51      	ldr	r3, [pc, #324]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012efe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f02:	f107 020c 	add.w	r2, r7, #12
 8012f06:	4611      	mov	r1, r2
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f002 fe20 	bl	8015b4e <RegionChanMaskSet>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	f083 0301 	eor.w	r3, r3, #1
 8012f14:	b2db      	uxtb	r3, r3
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	f000 813c 	beq.w	8013194 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f1c:	2303      	movs	r3, #3
 8012f1e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f20:	e138      	b.n	8013194 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	685b      	ldr	r3, [r3, #4]
 8012f26:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012f28:	2300      	movs	r3, #0
 8012f2a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012f2c:	4b45      	ldr	r3, [pc, #276]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f2e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f32:	f107 020c 	add.w	r2, r7, #12
 8012f36:	4611      	mov	r1, r2
 8012f38:	4618      	mov	r0, r3
 8012f3a:	f002 fe08 	bl	8015b4e <RegionChanMaskSet>
 8012f3e:	4603      	mov	r3, r0
 8012f40:	f083 0301 	eor.w	r3, r3, #1
 8012f44:	b2db      	uxtb	r3, r3
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	f000 8126 	beq.w	8013198 <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f4c:	2303      	movs	r3, #3
 8012f4e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f50:	e122      	b.n	8013198 <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	791b      	ldrb	r3, [r3, #4]
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d009      	beq.n	8012f6e <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012f5e:	2b0f      	cmp	r3, #15
 8012f60:	d805      	bhi.n	8012f6e <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	791a      	ldrb	r2, [r3, #4]
 8012f66:	4b37      	ldr	r3, [pc, #220]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f68:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012f6c:	e117      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f6e:	2303      	movs	r3, #3
 8012f70:	75fb      	strb	r3, [r7, #23]
            break;
 8012f72:	e114      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	685b      	ldr	r3, [r3, #4]
 8012f78:	4a32      	ldr	r2, [pc, #200]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f7a:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8012f7c:	e10f      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	685b      	ldr	r3, [r3, #4]
 8012f82:	4a30      	ldr	r2, [pc, #192]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f84:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8012f86:	e10a      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	685b      	ldr	r3, [r3, #4]
 8012f8c:	4a2d      	ldr	r2, [pc, #180]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f8e:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8012f90:	e105      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	685b      	ldr	r3, [r3, #4]
 8012f96:	4a2b      	ldr	r2, [pc, #172]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012f98:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 8012f9a:	e100      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	685b      	ldr	r3, [r3, #4]
 8012fa0:	4a28      	ldr	r2, [pc, #160]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012fa2:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8012fa4:	e0fb      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012fac:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8012fae:	4b25      	ldr	r3, [pc, #148]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012fb0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012fb4:	f107 0108 	add.w	r1, r7, #8
 8012fb8:	2206      	movs	r2, #6
 8012fba:	4618      	mov	r0, r3
 8012fbc:	f002 fd7a 	bl	8015ab4 <RegionVerify>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d005      	beq.n	8012fd2 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8012fc6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012fca:	4b1e      	ldr	r3, [pc, #120]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012fcc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012fd0:	e0e5      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012fd2:	2303      	movs	r3, #3
 8012fd4:	75fb      	strb	r3, [r7, #23]
            break;
 8012fd6:	e0e2      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012fde:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012fe0:	4b18      	ldr	r3, [pc, #96]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012fe2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012fe6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012fe8:	4b16      	ldr	r3, [pc, #88]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012fea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012fee:	f107 0108 	add.w	r1, r7, #8
 8012ff2:	2205      	movs	r2, #5
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	f002 fd5d 	bl	8015ab4 <RegionVerify>
 8012ffa:	4603      	mov	r3, r0
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d005      	beq.n	801300c <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013000:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013004:	4b0f      	ldr	r3, [pc, #60]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013006:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801300a:	e0c8      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801300c:	2303      	movs	r3, #3
 801300e:	75fb      	strb	r3, [r7, #23]
            break;
 8013010:	e0c5      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013018:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 801301a:	4b0a      	ldr	r3, [pc, #40]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801301c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013020:	f107 0108 	add.w	r1, r7, #8
 8013024:	220a      	movs	r2, #10
 8013026:	4618      	mov	r0, r3
 8013028:	f002 fd44 	bl	8015ab4 <RegionVerify>
 801302c:	4603      	mov	r3, r0
 801302e:	2b00      	cmp	r3, #0
 8013030:	d005      	beq.n	801303e <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013032:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013036:	4b03      	ldr	r3, [pc, #12]	@ (8013044 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013038:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801303c:	e0af      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801303e:	2303      	movs	r3, #3
 8013040:	75fb      	strb	r3, [r7, #23]
            break;
 8013042:	e0ac      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
 8013044:	20001118 	.word	0x20001118
 8013048:	080233a4 	.word	0x080233a4
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013052:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013054:	4b59      	ldr	r3, [pc, #356]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013056:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801305a:	f107 0108 	add.w	r1, r7, #8
 801305e:	2209      	movs	r2, #9
 8013060:	4618      	mov	r0, r3
 8013062:	f002 fd27 	bl	8015ab4 <RegionVerify>
 8013066:	4603      	mov	r3, r0
 8013068:	2b00      	cmp	r3, #0
 801306a:	d005      	beq.n	8013078 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 801306c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013070:	4b52      	ldr	r3, [pc, #328]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013076:	e092      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013078:	2303      	movs	r3, #3
 801307a:	75fb      	strb	r3, [r7, #23]
            break;
 801307c:	e08f      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	685b      	ldr	r3, [r3, #4]
 8013082:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013086:	d80a      	bhi.n	801309e <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	685b      	ldr	r3, [r3, #4]
 801308c:	4a4b      	ldr	r2, [pc, #300]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801308e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8013092:	4b4a      	ldr	r3, [pc, #296]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013098:	4a48      	ldr	r2, [pc, #288]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801309a:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 801309c:	e07f      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801309e:	2303      	movs	r3, #3
 80130a0:	75fb      	strb	r3, [r7, #23]
            break;
 80130a2:	e07c      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	791a      	ldrb	r2, [r3, #4]
 80130a8:	4b44      	ldr	r3, [pc, #272]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130aa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 80130ae:	4b43      	ldr	r3, [pc, #268]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130b0:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 80130b4:	4b41      	ldr	r3, [pc, #260]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 80130ba:	e070      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	685b      	ldr	r3, [r3, #4]
 80130c0:	4a3e      	ldr	r2, [pc, #248]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130c2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 80130c6:	e06a      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	685b      	ldr	r3, [r3, #4]
 80130cc:	4a3b      	ldr	r2, [pc, #236]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130ce:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 80130d2:	e064      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 80130d4:	f7fe fd38 	bl	8011b48 <RestoreNvmData>
 80130d8:	4603      	mov	r3, r0
 80130da:	75fb      	strb	r3, [r7, #23]
            break;
 80130dc:	e05f      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	799b      	ldrb	r3, [r3, #6]
 80130e2:	2b01      	cmp	r3, #1
 80130e4:	d80d      	bhi.n	8013102 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 80130e6:	4a35      	ldr	r2, [pc, #212]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	685b      	ldr	r3, [r3, #4]
 80130ec:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	6858      	ldr	r0, [r3, #4]
 80130f4:	f001 fdda 	bl	8014cac <LoRaMacCryptoSetLrWanVersion>
 80130f8:	4603      	mov	r3, r0
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d04e      	beq.n	801319c <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80130fe:	2311      	movs	r3, #17
 8013100:	e058      	b.n	80131b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013102:	2303      	movs	r3, #3
 8013104:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013106:	e049      	b.n	801319c <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	685b      	ldr	r3, [r3, #4]
 801310c:	4a2b      	ldr	r2, [pc, #172]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801310e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013112:	e044      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	791a      	ldrb	r2, [r3, #4]
 8013118:	4b28      	ldr	r3, [pc, #160]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801311a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 801311e:	e03e      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	889a      	ldrh	r2, [r3, #4]
 8013124:	4b25      	ldr	r3, [pc, #148]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013126:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 801312a:	e038      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	889a      	ldrh	r2, [r3, #4]
 8013130:	4b22      	ldr	r3, [pc, #136]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013132:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013136:	e032      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	889a      	ldrh	r2, [r3, #4]
 801313c:	4b1f      	ldr	r3, [pc, #124]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801313e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8013142:	e02c      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	889a      	ldrh	r2, [r3, #4]
 8013148:	4b1c      	ldr	r3, [pc, #112]	@ (80131bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801314a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 801314e:	e026      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013150:	2318      	movs	r3, #24
 8013152:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013154:	e023      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013156:	2318      	movs	r3, #24
 8013158:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801315a:	e020      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801315c:	6878      	ldr	r0, [r7, #4]
 801315e:	f000 fd00 	bl	8013b62 <LoRaMacMibClassBSetRequestConfirm>
 8013162:	4603      	mov	r3, r0
 8013164:	75fb      	strb	r3, [r7, #23]
            break;
 8013166:	e01a      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013168:	bf00      	nop
 801316a:	e018      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801316c:	bf00      	nop
 801316e:	e016      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013170:	bf00      	nop
 8013172:	e014      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013174:	bf00      	nop
 8013176:	e012      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013178:	bf00      	nop
 801317a:	e010      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801317c:	bf00      	nop
 801317e:	e00e      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013180:	bf00      	nop
 8013182:	e00c      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013184:	bf00      	nop
 8013186:	e00a      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013188:	bf00      	nop
 801318a:	e008      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801318c:	bf00      	nop
 801318e:	e006      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013190:	bf00      	nop
 8013192:	e004      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013194:	bf00      	nop
 8013196:	e002      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013198:	bf00      	nop
 801319a:	e000      	b.n	801319e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801319c:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 801319e:	7dfb      	ldrb	r3, [r7, #23]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d106      	bne.n	80131b2 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80131a4:	4a06      	ldr	r2, [pc, #24]	@ (80131c0 <LoRaMacMibSetRequestConfirm+0x760>)
 80131a6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80131aa:	f043 0320 	orr.w	r3, r3, #32
 80131ae:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 80131b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80131b4:	4618      	mov	r0, r3
 80131b6:	3718      	adds	r7, #24
 80131b8:	46bd      	mov	sp, r7
 80131ba:	bd80      	pop	{r7, pc}
 80131bc:	20001118 	.word	0x20001118
 80131c0:	20000be4 	.word	0x20000be4

080131c4 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b082      	sub	sp, #8
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 80131cc:	4b0a      	ldr	r3, [pc, #40]	@ (80131f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80131ce:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80131d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80131d6:	4a08      	ldr	r2, [pc, #32]	@ (80131f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80131d8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 80131dc:	4a06      	ldr	r2, [pc, #24]	@ (80131f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80131de:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80131e2:	f043 0310 	orr.w	r3, r3, #16
 80131e6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 80131ea:	f7fe fe5d 	bl	8011ea8 <OnMacProcessNotify>
}
 80131ee:	bf00      	nop
 80131f0:	3708      	adds	r7, #8
 80131f2:	46bd      	mov	sp, r7
 80131f4:	bd80      	pop	{r7, pc}
 80131f6:	bf00      	nop
 80131f8:	20000be4 	.word	0x20000be4

080131fc <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	b082      	sub	sp, #8
 8013200:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8013202:	4b14      	ldr	r3, [pc, #80]	@ (8013254 <AbpJoinPendingStart+0x58>)
 8013204:	781b      	ldrb	r3, [r3, #0]
 8013206:	f083 0301 	eor.w	r3, r3, #1
 801320a:	b2db      	uxtb	r3, r3
 801320c:	2b00      	cmp	r3, #0
 801320e:	d00b      	beq.n	8013228 <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8013210:	4b10      	ldr	r3, [pc, #64]	@ (8013254 <AbpJoinPendingStart+0x58>)
 8013212:	2201      	movs	r2, #1
 8013214:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8013216:	2300      	movs	r3, #0
 8013218:	9300      	str	r3, [sp, #0]
 801321a:	4b0f      	ldr	r3, [pc, #60]	@ (8013258 <AbpJoinPendingStart+0x5c>)
 801321c:	2200      	movs	r2, #0
 801321e:	f04f 31ff 	mov.w	r1, #4294967295
 8013222:	480e      	ldr	r0, [pc, #56]	@ (801325c <AbpJoinPendingStart+0x60>)
 8013224:	f00b fcac 	bl	801eb80 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8013228:	4b0d      	ldr	r3, [pc, #52]	@ (8013260 <AbpJoinPendingStart+0x64>)
 801322a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801322e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013232:	4a0b      	ldr	r2, [pc, #44]	@ (8013260 <AbpJoinPendingStart+0x64>)
 8013234:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8013238:	4808      	ldr	r0, [pc, #32]	@ (801325c <AbpJoinPendingStart+0x60>)
 801323a:	f00b fd45 	bl	801ecc8 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 801323e:	210a      	movs	r1, #10
 8013240:	4806      	ldr	r0, [pc, #24]	@ (801325c <AbpJoinPendingStart+0x60>)
 8013242:	f00b fdb1 	bl	801eda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8013246:	4805      	ldr	r0, [pc, #20]	@ (801325c <AbpJoinPendingStart+0x60>)
 8013248:	f00b fcd0 	bl	801ebec <UTIL_TIMER_Start>
}
 801324c:	bf00      	nop
 801324e:	46bd      	mov	sp, r7
 8013250:	bd80      	pop	{r7, pc}
 8013252:	bf00      	nop
 8013254:	20001d58 	.word	0x20001d58
 8013258:	080131c5 	.word	0x080131c5
 801325c:	20001080 	.word	0x20001080
 8013260:	20000be4 	.word	0x20000be4

08013264 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b08a      	sub	sp, #40	@ 0x28
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801326c:	2302      	movs	r3, #2
 801326e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8013272:	2300      	movs	r3, #0
 8013274:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013278:	2300      	movs	r3, #0
 801327a:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	2b00      	cmp	r3, #0
 8013280:	d101      	bne.n	8013286 <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013282:	2303      	movs	r3, #3
 8013284:	e188      	b.n	8013598 <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	2200      	movs	r2, #0
 801328a:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 801328c:	f7fc fb14 	bl	800f8b8 <LoRaMacIsBusy>
 8013290:	4603      	mov	r3, r0
 8013292:	2b00      	cmp	r3, #0
 8013294:	d001      	beq.n	801329a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8013296:	2301      	movs	r3, #1
 8013298:	e17e      	b.n	8013598 <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 801329a:	f001 f99d 	bl	80145d8 <LoRaMacConfirmQueueIsFull>
 801329e:	4603      	mov	r3, r0
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d001      	beq.n	80132a8 <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 80132a4:	2301      	movs	r3, #1
 80132a6:	e177      	b.n	8013598 <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80132a8:	f001 f98a 	bl	80145c0 <LoRaMacConfirmQueueGetCnt>
 80132ac:	4603      	mov	r3, r0
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d104      	bne.n	80132bc <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80132b2:	2214      	movs	r2, #20
 80132b4:	2100      	movs	r1, #0
 80132b6:	48ba      	ldr	r0, [pc, #744]	@ (80135a0 <LoRaMacMlmeRequest+0x33c>)
 80132b8:	f007 fbf4 	bl	801aaa4 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80132bc:	4bb9      	ldr	r3, [pc, #740]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 80132be:	2201      	movs	r2, #1
 80132c0:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80132c4:	4ab7      	ldr	r2, [pc, #732]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 80132c6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80132ca:	f043 0304 	orr.w	r3, r3, #4
 80132ce:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80132da:	2301      	movs	r3, #1
 80132dc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 80132e0:	2300      	movs	r3, #0
 80132e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 80132e6:	2300      	movs	r3, #0
 80132e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	781b      	ldrb	r3, [r3, #0]
 80132f0:	3b01      	subs	r3, #1
 80132f2:	2b0c      	cmp	r3, #12
 80132f4:	f200 811e 	bhi.w	8013534 <LoRaMacMlmeRequest+0x2d0>
 80132f8:	a201      	add	r2, pc, #4	@ (adr r2, 8013300 <LoRaMacMlmeRequest+0x9c>)
 80132fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132fe:	bf00      	nop
 8013300:	08013335 	.word	0x08013335
 8013304:	08013535 	.word	0x08013535
 8013308:	08013535 	.word	0x08013535
 801330c:	08013535 	.word	0x08013535
 8013310:	08013419 	.word	0x08013419
 8013314:	0801343d 	.word	0x0801343d
 8013318:	08013535 	.word	0x08013535
 801331c:	08013535 	.word	0x08013535
 8013320:	0801345b 	.word	0x0801345b
 8013324:	08013535 	.word	0x08013535
 8013328:	08013503 	.word	0x08013503
 801332c:	08013497 	.word	0x08013497
 8013330:	080134e1 	.word	0x080134e1
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8013334:	4b9b      	ldr	r3, [pc, #620]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 8013336:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801333a:	f003 0320 	and.w	r3, r3, #32
 801333e:	2b00      	cmp	r3, #0
 8013340:	d001      	beq.n	8013346 <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8013342:	2301      	movs	r3, #1
 8013344:	e128      	b.n	8013598 <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	791b      	ldrb	r3, [r3, #4]
 801334a:	2b02      	cmp	r3, #2
 801334c:	d135      	bne.n	80133ba <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 801334e:	2000      	movs	r0, #0
 8013350:	f7fe f85a 	bl	8011408 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8013354:	4b94      	ldr	r3, [pc, #592]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 8013356:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	795b      	ldrb	r3, [r3, #5]
 801335e:	b25b      	sxtb	r3, r3
 8013360:	2200      	movs	r2, #0
 8013362:	4619      	mov	r1, r3
 8013364:	f002 fd61 	bl	8015e2a <RegionAlternateDr>
 8013368:	4603      	mov	r3, r0
 801336a:	461a      	mov	r2, r3
 801336c:	4b8e      	ldr	r3, [pc, #568]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 801336e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013378:	4b8b      	ldr	r3, [pc, #556]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 801337a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 801337e:	2307      	movs	r3, #7
 8013380:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8013384:	20ff      	movs	r0, #255	@ 0xff
 8013386:	f7fd fdc3 	bl	8010f10 <SendReJoinReq>
 801338a:	4603      	mov	r3, r0
 801338c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8013390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013394:	2b00      	cmp	r3, #0
 8013396:	f000 80cf 	beq.w	8013538 <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801339a:	4b83      	ldr	r3, [pc, #524]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 801339c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	795b      	ldrb	r3, [r3, #5]
 80133a4:	b25b      	sxtb	r3, r3
 80133a6:	2201      	movs	r2, #1
 80133a8:	4619      	mov	r1, r3
 80133aa:	f002 fd3e 	bl	8015e2a <RegionAlternateDr>
 80133ae:	4603      	mov	r3, r0
 80133b0:	461a      	mov	r2, r3
 80133b2:	4b7d      	ldr	r3, [pc, #500]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 80133b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 80133b8:	e0be      	b.n	8013538 <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	791b      	ldrb	r3, [r3, #4]
 80133be:	2b01      	cmp	r3, #1
 80133c0:	f040 80ba 	bne.w	8013538 <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 80133c4:	4b78      	ldr	r3, [pc, #480]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 80133c6:	2200      	movs	r2, #0
 80133c8:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80133cc:	2302      	movs	r3, #2
 80133ce:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80133d0:	4b75      	ldr	r3, [pc, #468]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 80133d2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80133d6:	f107 020c 	add.w	r2, r7, #12
 80133da:	4611      	mov	r1, r2
 80133dc:	4618      	mov	r0, r3
 80133de:	f002 fb48 	bl	8015a72 <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	791a      	ldrb	r2, [r3, #4]
 80133e6:	4b70      	ldr	r3, [pc, #448]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 80133e8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80133ec:	2300      	movs	r3, #0
 80133ee:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 80133f2:	2301      	movs	r3, #1
 80133f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 80133f8:	f7fe fd56 	bl	8011ea8 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 80133fc:	4a69      	ldr	r2, [pc, #420]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 80133fe:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013402:	f043 0310 	orr.w	r3, r3, #16
 8013406:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 801340a:	2301      	movs	r3, #1
 801340c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013410:	2300      	movs	r3, #0
 8013412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013416:	e08f      	b.n	8013538 <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013418:	2300      	movs	r3, #0
 801341a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801341e:	f107 031c 	add.w	r3, r7, #28
 8013422:	2200      	movs	r2, #0
 8013424:	4619      	mov	r1, r3
 8013426:	2002      	movs	r0, #2
 8013428:	f000 fd26 	bl	8013e78 <LoRaMacCommandsAddCmd>
 801342c:	4603      	mov	r3, r0
 801342e:	2b00      	cmp	r3, #0
 8013430:	f000 8084 	beq.w	801353c <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013434:	2313      	movs	r3, #19
 8013436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801343a:	e07f      	b.n	801353c <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	8898      	ldrh	r0, [r3, #4]
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	6899      	ldr	r1, [r3, #8]
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801344a:	b2db      	uxtb	r3, r3
 801344c:	461a      	mov	r2, r3
 801344e:	f7fe fb5b 	bl	8011b08 <SetTxContinuousWave>
 8013452:	4603      	mov	r3, r0
 8013454:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013458:	e077      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801345a:	2300      	movs	r3, #0
 801345c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013460:	f107 0308 	add.w	r3, r7, #8
 8013464:	4619      	mov	r1, r3
 8013466:	200d      	movs	r0, #13
 8013468:	f000 fd86 	bl	8013f78 <LoRaMacCommandsGetCmd>
 801346c:	4603      	mov	r3, r0
 801346e:	2b00      	cmp	r3, #0
 8013470:	d103      	bne.n	801347a <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8013472:	2300      	movs	r3, #0
 8013474:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8013478:	e062      	b.n	8013540 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801347a:	f107 031c 	add.w	r3, r7, #28
 801347e:	2200      	movs	r2, #0
 8013480:	4619      	mov	r1, r3
 8013482:	200d      	movs	r0, #13
 8013484:	f000 fcf8 	bl	8013e78 <LoRaMacCommandsAddCmd>
 8013488:	4603      	mov	r3, r0
 801348a:	2b00      	cmp	r3, #0
 801348c:	d058      	beq.n	8013540 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801348e:	2313      	movs	r3, #19
 8013490:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013494:	e054      	b.n	8013540 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8013496:	4b44      	ldr	r3, [pc, #272]	@ (80135a8 <LoRaMacMlmeRequest+0x344>)
 8013498:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801349c:	2b00      	cmp	r3, #0
 801349e:	d151      	bne.n	8013544 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	791b      	ldrb	r3, [r3, #4]
 80134a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	791b      	ldrb	r3, [r3, #4]
 80134ac:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80134b0:	b2db      	uxtb	r3, r3
 80134b2:	4618      	mov	r0, r3
 80134b4:	f000 fb2a 	bl	8013b0c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80134b8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80134bc:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 80134be:	2300      	movs	r3, #0
 80134c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80134c4:	f107 031c 	add.w	r3, r7, #28
 80134c8:	2201      	movs	r2, #1
 80134ca:	4619      	mov	r1, r3
 80134cc:	2010      	movs	r0, #16
 80134ce:	f000 fcd3 	bl	8013e78 <LoRaMacCommandsAddCmd>
 80134d2:	4603      	mov	r3, r0
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d035      	beq.n	8013544 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80134d8:	2313      	movs	r3, #19
 80134da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 80134de:	e031      	b.n	8013544 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80134e0:	2300      	movs	r3, #0
 80134e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80134e6:	f107 031c 	add.w	r3, r7, #28
 80134ea:	2200      	movs	r2, #0
 80134ec:	4619      	mov	r1, r3
 80134ee:	2012      	movs	r0, #18
 80134f0:	f000 fcc2 	bl	8013e78 <LoRaMacCommandsAddCmd>
 80134f4:	4603      	mov	r3, r0
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d026      	beq.n	8013548 <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80134fa:	2313      	movs	r3, #19
 80134fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013500:	e022      	b.n	8013548 <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013502:	2301      	movs	r3, #1
 8013504:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8013508:	f000 fab6 	bl	8013a78 <LoRaMacClassBIsAcquisitionInProgress>
 801350c:	4603      	mov	r3, r0
 801350e:	f083 0301 	eor.w	r3, r3, #1
 8013512:	b2db      	uxtb	r3, r3
 8013514:	2b00      	cmp	r3, #0
 8013516:	d009      	beq.n	801352c <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8013518:	2000      	movs	r0, #0
 801351a:	f000 fa8f 	bl	8013a3c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 801351e:	2000      	movs	r0, #0
 8013520:	f000 fab1 	bl	8013a86 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013524:	2300      	movs	r3, #0
 8013526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801352a:	e00e      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 801352c:	2301      	movs	r3, #1
 801352e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013532:	e00a      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013534:	bf00      	nop
 8013536:	e008      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013538:	bf00      	nop
 801353a:	e006      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
            break;
 801353c:	bf00      	nop
 801353e:	e004      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013540:	bf00      	nop
 8013542:	e002      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013544:	bf00      	nop
 8013546:	e000      	b.n	801354a <LoRaMacMlmeRequest+0x2e6>
            break;
 8013548:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801354a:	4b16      	ldr	r3, [pc, #88]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 801354c:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013554:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013558:	2b00      	cmp	r3, #0
 801355a:	d010      	beq.n	801357e <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801355c:	f001 f830 	bl	80145c0 <LoRaMacConfirmQueueGetCnt>
 8013560:	4603      	mov	r3, r0
 8013562:	2b00      	cmp	r3, #0
 8013564:	d116      	bne.n	8013594 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8013566:	4b0f      	ldr	r3, [pc, #60]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 8013568:	2200      	movs	r2, #0
 801356a:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801356e:	4a0d      	ldr	r2, [pc, #52]	@ (80135a4 <LoRaMacMlmeRequest+0x340>)
 8013570:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013574:	f36f 0382 	bfc	r3, #2, #1
 8013578:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 801357c:	e00a      	b.n	8013594 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801357e:	f107 0320 	add.w	r3, r7, #32
 8013582:	4618      	mov	r0, r3
 8013584:	f000 fec8 	bl	8014318 <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8013588:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801358c:	2b00      	cmp	r3, #0
 801358e:	d001      	beq.n	8013594 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8013590:	f7ff fe34 	bl	80131fc <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013594:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013598:	4618      	mov	r0, r3
 801359a:	3728      	adds	r7, #40	@ 0x28
 801359c:	46bd      	mov	sp, r7
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	20001038 	.word	0x20001038
 80135a4:	20000be4 	.word	0x20000be4
 80135a8:	20001118 	.word	0x20001118

080135ac <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80135ac:	b5b0      	push	{r4, r5, r7, lr}
 80135ae:	b092      	sub	sp, #72	@ 0x48
 80135b0:	af02      	add	r7, sp, #8
 80135b2:	6078      	str	r0, [r7, #4]
 80135b4:	460b      	mov	r3, r1
 80135b6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80135b8:	2302      	movs	r3, #2
 80135ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80135be:	2300      	movs	r3, #0
 80135c0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 80135c4:	2300      	movs	r3, #0
 80135c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80135c8:	2300      	movs	r3, #0
 80135ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 80135ce:	2300      	movs	r3, #0
 80135d0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d101      	bne.n	80135de <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80135da:	2303      	movs	r3, #3
 80135dc:	e113      	b.n	8013806 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	2200      	movs	r2, #0
 80135e2:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 80135e4:	f7fc f968 	bl	800f8b8 <LoRaMacIsBusy>
 80135e8:	4603      	mov	r3, r0
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d001      	beq.n	80135f2 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 80135ee:	2301      	movs	r3, #1
 80135f0:	e109      	b.n	8013806 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	f107 040c 	add.w	r4, r7, #12
 80135f8:	461d      	mov	r5, r3
 80135fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80135fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80135fe:	682b      	ldr	r3, [r5, #0]
 8013600:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8013602:	2300      	movs	r3, #0
 8013604:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013608:	2214      	movs	r2, #20
 801360a:	2100      	movs	r1, #0
 801360c:	4880      	ldr	r0, [pc, #512]	@ (8013810 <LoRaMacMcpsRequest+0x264>)
 801360e:	f007 fa49 	bl	801aaa4 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013612:	4b80      	ldr	r3, [pc, #512]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 8013614:	2201      	movs	r2, #1
 8013616:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801361a:	4b7f      	ldr	r3, [pc, #508]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801361c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013620:	2b02      	cmp	r3, #2
 8013622:	d111      	bne.n	8013648 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013624:	4b7c      	ldr	r3, [pc, #496]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013626:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801362a:	2b02      	cmp	r3, #2
 801362c:	d10c      	bne.n	8013648 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 801362e:	4b7a      	ldr	r3, [pc, #488]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013630:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8013634:	f083 0301 	eor.w	r3, r3, #1
 8013638:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801363a:	2b00      	cmp	r3, #0
 801363c:	d004      	beq.n	8013648 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 801363e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013640:	2b00      	cmp	r3, #0
 8013642:	d101      	bne.n	8013648 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8013644:	2301      	movs	r3, #1
 8013646:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8013648:	7b3b      	ldrb	r3, [r7, #12]
 801364a:	2b03      	cmp	r3, #3
 801364c:	d030      	beq.n	80136b0 <LoRaMacMcpsRequest+0x104>
 801364e:	2b03      	cmp	r3, #3
 8013650:	dc3f      	bgt.n	80136d2 <LoRaMacMcpsRequest+0x126>
 8013652:	2b00      	cmp	r3, #0
 8013654:	d002      	beq.n	801365c <LoRaMacMcpsRequest+0xb0>
 8013656:	2b01      	cmp	r3, #1
 8013658:	d015      	beq.n	8013686 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801365a:	e03a      	b.n	80136d2 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 801365c:	2301      	movs	r3, #1
 801365e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8013662:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013666:	2202      	movs	r2, #2
 8013668:	f362 1347 	bfi	r3, r2, #5, #3
 801366c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8013670:	7c3b      	ldrb	r3, [r7, #16]
 8013672:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8013676:	697b      	ldr	r3, [r7, #20]
 8013678:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801367a:	8b3b      	ldrh	r3, [r7, #24]
 801367c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 801367e:	7ebb      	ldrb	r3, [r7, #26]
 8013680:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013684:	e026      	b.n	80136d4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8013686:	2301      	movs	r3, #1
 8013688:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801368c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013690:	2204      	movs	r2, #4
 8013692:	f362 1347 	bfi	r3, r2, #5, #3
 8013696:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 801369a:	7c3b      	ldrb	r3, [r7, #16]
 801369c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 80136a0:	697b      	ldr	r3, [r7, #20]
 80136a2:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 80136a4:	8b3b      	ldrh	r3, [r7, #24]
 80136a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 80136a8:	7ebb      	ldrb	r3, [r7, #26]
 80136aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80136ae:	e011      	b.n	80136d4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80136b0:	2301      	movs	r3, #1
 80136b2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80136b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80136ba:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80136be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80136c2:	693b      	ldr	r3, [r7, #16]
 80136c4:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80136c6:	8abb      	ldrh	r3, [r7, #20]
 80136c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80136ca:	7dbb      	ldrb	r3, [r7, #22]
 80136cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80136d0:	e000      	b.n	80136d4 <LoRaMacMcpsRequest+0x128>
            break;
 80136d2:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80136d4:	2302      	movs	r3, #2
 80136d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80136da:	4b4f      	ldr	r3, [pc, #316]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 80136dc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80136e0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80136e4:	4b4c      	ldr	r3, [pc, #304]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 80136e6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80136ea:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80136ee:	4611      	mov	r1, r2
 80136f0:	4618      	mov	r0, r3
 80136f2:	f002 f973 	bl	80159dc <RegionGetPhyParam>
 80136f6:	4603      	mov	r3, r0
 80136f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80136fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136fc:	b25b      	sxtb	r3, r3
 80136fe:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8013702:	4293      	cmp	r3, r2
 8013704:	bfb8      	it	lt
 8013706:	4613      	movlt	r3, r2
 8013708:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 801370c:	4b42      	ldr	r3, [pc, #264]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801370e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013712:	4a41      	ldr	r2, [pc, #260]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013714:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013718:	4a3f      	ldr	r2, [pc, #252]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801371a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801371e:	4618      	mov	r0, r3
 8013720:	f7fc fa66 	bl	800fbf0 <CheckForMinimumAbpDatarate>
 8013724:	4603      	mov	r3, r0
 8013726:	2b00      	cmp	r3, #0
 8013728:	d002      	beq.n	8013730 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801372a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801372c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8013730:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8013734:	2b00      	cmp	r3, #0
 8013736:	d05f      	beq.n	80137f8 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013738:	4b37      	ldr	r3, [pc, #220]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801373a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801373e:	f083 0301 	eor.w	r3, r3, #1
 8013742:	b2db      	uxtb	r3, r3
 8013744:	2b00      	cmp	r3, #0
 8013746:	d10e      	bne.n	8013766 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013748:	4b33      	ldr	r3, [pc, #204]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801374a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801374e:	4a32      	ldr	r2, [pc, #200]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013750:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013754:	4a30      	ldr	r2, [pc, #192]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013756:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801375a:	4618      	mov	r0, r3
 801375c:	f7fc fa48 	bl	800fbf0 <CheckForMinimumAbpDatarate>
 8013760:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013762:	2b00      	cmp	r3, #0
 8013764:	d01c      	beq.n	80137a0 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8013766:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801376a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801376e:	4b2a      	ldr	r3, [pc, #168]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013770:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013774:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013778:	4b27      	ldr	r3, [pc, #156]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 801377a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801377e:	f107 0120 	add.w	r1, r7, #32
 8013782:	2205      	movs	r2, #5
 8013784:	4618      	mov	r0, r3
 8013786:	f002 f995 	bl	8015ab4 <RegionVerify>
 801378a:	4603      	mov	r3, r0
 801378c:	2b00      	cmp	r3, #0
 801378e:	d005      	beq.n	801379c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013790:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8013794:	4b20      	ldr	r3, [pc, #128]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 8013796:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801379a:	e001      	b.n	80137a0 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801379c:	2303      	movs	r3, #3
 801379e:	e032      	b.n	8013806 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80137a0:	4b1d      	ldr	r3, [pc, #116]	@ (8013818 <LoRaMacMcpsRequest+0x26c>)
 80137a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137a6:	4a1b      	ldr	r2, [pc, #108]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 80137a8:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80137ac:	4611      	mov	r1, r2
 80137ae:	4618      	mov	r0, r3
 80137b0:	f7fc fb0a 	bl	800fdc8 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80137b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80137b6:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80137ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80137be:	78fb      	ldrb	r3, [r7, #3]
 80137c0:	9300      	str	r3, [sp, #0]
 80137c2:	4613      	mov	r3, r2
 80137c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80137c6:	f7fd fac1 	bl	8010d4c <Send>
 80137ca:	4603      	mov	r3, r0
 80137cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80137d0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d10b      	bne.n	80137f0 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80137d8:	7b3a      	ldrb	r2, [r7, #12]
 80137da:	4b0e      	ldr	r3, [pc, #56]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 80137dc:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80137e0:	4a0c      	ldr	r2, [pc, #48]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 80137e2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80137e6:	f043 0301 	orr.w	r3, r3, #1
 80137ea:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80137ee:	e003      	b.n	80137f8 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80137f0:	4b08      	ldr	r3, [pc, #32]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 80137f2:	2200      	movs	r2, #0
 80137f4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80137f8:	4b06      	ldr	r3, [pc, #24]	@ (8013814 <LoRaMacMcpsRequest+0x268>)
 80137fa:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	611a      	str	r2, [r3, #16]

    return status;
 8013802:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8013806:	4618      	mov	r0, r3
 8013808:	3740      	adds	r7, #64	@ 0x40
 801380a:	46bd      	mov	sp, r7
 801380c:	bdb0      	pop	{r4, r5, r7, pc}
 801380e:	bf00      	nop
 8013810:	20001024 	.word	0x20001024
 8013814:	20000be4 	.word	0x20000be4
 8013818:	20001118 	.word	0x20001118

0801381c <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801381c:	b580      	push	{r7, lr}
 801381e:	b084      	sub	sp, #16
 8013820:	af00      	add	r7, sp, #0
 8013822:	4603      	mov	r3, r0
 8013824:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8013826:	79fb      	ldrb	r3, [r7, #7]
 8013828:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801382a:	4b0d      	ldr	r3, [pc, #52]	@ (8013860 <LoRaMacTestSetDutyCycleOn+0x44>)
 801382c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013830:	f107 010c 	add.w	r1, r7, #12
 8013834:	220f      	movs	r2, #15
 8013836:	4618      	mov	r0, r3
 8013838:	f002 f93c 	bl	8015ab4 <RegionVerify>
 801383c:	4603      	mov	r3, r0
 801383e:	2b00      	cmp	r3, #0
 8013840:	d00a      	beq.n	8013858 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8013842:	4a07      	ldr	r2, [pc, #28]	@ (8013860 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013844:	79fb      	ldrb	r3, [r7, #7]
 8013846:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 801384a:	4a06      	ldr	r2, [pc, #24]	@ (8013864 <LoRaMacTestSetDutyCycleOn+0x48>)
 801384c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013850:	f043 0320 	orr.w	r3, r3, #32
 8013854:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 8013858:	bf00      	nop
 801385a:	3710      	adds	r7, #16
 801385c:	46bd      	mov	sp, r7
 801385e:	bd80      	pop	{r7, pc}
 8013860:	20001118 	.word	0x20001118
 8013864:	20000be4 	.word	0x20000be4

08013868 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8013868:	b580      	push	{r7, lr}
 801386a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 801386c:	f7fe fe30 	bl	80124d0 <LoRaMacStop>
 8013870:	4603      	mov	r3, r0
 8013872:	2b00      	cmp	r3, #0
 8013874:	d112      	bne.n	801389c <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8013876:	480b      	ldr	r0, [pc, #44]	@ (80138a4 <LoRaMacDeInitialization+0x3c>)
 8013878:	f00b fa26 	bl	801ecc8 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 801387c:	480a      	ldr	r0, [pc, #40]	@ (80138a8 <LoRaMacDeInitialization+0x40>)
 801387e:	f00b fa23 	bl	801ecc8 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8013882:	480a      	ldr	r0, [pc, #40]	@ (80138ac <LoRaMacDeInitialization+0x44>)
 8013884:	f00b fa20 	bl	801ecc8 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8013888:	f000 f94a 	bl	8013b20 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 801388c:	2000      	movs	r0, #0
 801388e:	f7fd fdbb 	bl	8011408 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8013892:	4b07      	ldr	r3, [pc, #28]	@ (80138b0 <LoRaMacDeInitialization+0x48>)
 8013894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013896:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8013898:	2300      	movs	r3, #0
 801389a:	e000      	b.n	801389e <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 801389c:	2301      	movs	r3, #1
    }
}
 801389e:	4618      	mov	r0, r3
 80138a0:	bd80      	pop	{r7, pc}
 80138a2:	bf00      	nop
 80138a4:	20000f4c 	.word	0x20000f4c
 80138a8:	20000f64 	.word	0x20000f64
 80138ac:	20000f7c 	.word	0x20000f7c
 80138b0:	080233a4 	.word	0x080233a4

080138b4 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80138b4:	b580      	push	{r7, lr}
 80138b6:	b08c      	sub	sp, #48	@ 0x30
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	60f8      	str	r0, [r7, #12]
 80138bc:	60b9      	str	r1, [r7, #8]
 80138be:	607a      	str	r2, [r7, #4]
 80138c0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80138c2:	2300      	movs	r3, #0
 80138c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	7b1b      	ldrb	r3, [r3, #12]
 80138cc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	7b5b      	ldrb	r3, [r3, #13]
 80138d4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	7b9b      	ldrb	r3, [r3, #14]
 80138dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	685a      	ldr	r2, [r3, #4]
 80138e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138e6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	785b      	ldrb	r3, [r3, #1]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	f000 8088 	beq.w	8013a02 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80138f2:	2302      	movs	r3, #2
 80138f4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	7bdb      	ldrb	r3, [r3, #15]
 80138fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013900:	68fb      	ldr	r3, [r7, #12]
 8013902:	7c1b      	ldrb	r3, [r3, #16]
 8013904:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013908:	4611      	mov	r1, r2
 801390a:	4618      	mov	r0, r3
 801390c:	f002 f866 	bl	80159dc <RegionGetPhyParam>
 8013910:	4603      	mov	r3, r0
 8013912:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013914:	6a3b      	ldr	r3, [r7, #32]
 8013916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801391a:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 801391e:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8013922:	4293      	cmp	r3, r2
 8013924:	bfb8      	it	lt
 8013926:	4613      	movlt	r3, r2
 8013928:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	685b      	ldr	r3, [r3, #4]
 8013930:	68fa      	ldr	r2, [r7, #12]
 8013932:	8912      	ldrh	r2, [r2, #8]
 8013934:	4293      	cmp	r3, r2
 8013936:	d302      	bcc.n	801393e <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8013938:	2301      	movs	r3, #1
 801393a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	685b      	ldr	r3, [r3, #4]
 8013942:	68fa      	ldr	r2, [r7, #12]
 8013944:	8912      	ldrh	r2, [r2, #8]
 8013946:	4611      	mov	r1, r2
 8013948:	68fa      	ldr	r2, [r7, #12]
 801394a:	8952      	ldrh	r2, [r2, #10]
 801394c:	440a      	add	r2, r1
 801394e:	4293      	cmp	r3, r2
 8013950:	d30f      	bcc.n	8013972 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8013952:	230a      	movs	r3, #10
 8013954:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	7c1b      	ldrb	r3, [r3, #16]
 801395c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013960:	4611      	mov	r1, r2
 8013962:	4618      	mov	r0, r3
 8013964:	f002 f83a 	bl	80159dc <RegionGetPhyParam>
 8013968:	4603      	mov	r3, r0
 801396a:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 801396c:	6a3b      	ldr	r3, [r7, #32]
 801396e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	68fa      	ldr	r2, [r7, #12]
 8013978:	8912      	ldrh	r2, [r2, #8]
 801397a:	4611      	mov	r1, r2
 801397c:	68fa      	ldr	r2, [r7, #12]
 801397e:	8952      	ldrh	r2, [r2, #10]
 8013980:	0052      	lsls	r2, r2, #1
 8013982:	440a      	add	r2, r1
 8013984:	4293      	cmp	r3, r2
 8013986:	d33c      	bcc.n	8013a02 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	685b      	ldr	r3, [r3, #4]
 801398c:	68fa      	ldr	r2, [r7, #12]
 801398e:	8912      	ldrh	r2, [r2, #8]
 8013990:	1a9b      	subs	r3, r3, r2
 8013992:	68fa      	ldr	r2, [r7, #12]
 8013994:	8952      	ldrh	r2, [r2, #10]
 8013996:	fbb3 f1f2 	udiv	r1, r3, r2
 801399a:	fb01 f202 	mul.w	r2, r1, r2
 801399e:	1a9b      	subs	r3, r3, r2
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d12e      	bne.n	8013a02 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80139a4:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80139a8:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80139ac:	429a      	cmp	r2, r3
 80139ae:	d110      	bne.n	80139d2 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	781b      	ldrb	r3, [r3, #0]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d009      	beq.n	80139cc <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80139b8:	2302      	movs	r3, #2
 80139ba:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	7c1b      	ldrb	r3, [r3, #16]
 80139c0:	f107 0210 	add.w	r2, r7, #16
 80139c4:	4611      	mov	r1, r2
 80139c6:	4618      	mov	r0, r3
 80139c8:	f002 f853 	bl	8015a72 <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80139cc:	2301      	movs	r3, #1
 80139ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80139d2:	2321      	movs	r3, #33	@ 0x21
 80139d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80139d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80139dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	7bdb      	ldrb	r3, [r3, #15]
 80139e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	7c1b      	ldrb	r3, [r3, #16]
 80139ec:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80139f0:	4611      	mov	r1, r2
 80139f2:	4618      	mov	r0, r3
 80139f4:	f001 fff2 	bl	80159dc <RegionGetPhyParam>
 80139f8:	4603      	mov	r3, r0
 80139fa:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 80139fc:	6a3b      	ldr	r3, [r7, #32]
 80139fe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8013a02:	68bb      	ldr	r3, [r7, #8]
 8013a04:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8013a08:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013a10:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8013a12:	683b      	ldr	r3, [r7, #0]
 8013a14:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013a18:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013a1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013a1e:	4618      	mov	r0, r3
 8013a20:	3730      	adds	r7, #48	@ 0x30
 8013a22:	46bd      	mov	sp, r7
 8013a24:	bd80      	pop	{r7, pc}

08013a26 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8013a26:	b480      	push	{r7}
 8013a28:	b085      	sub	sp, #20
 8013a2a:	af00      	add	r7, sp, #0
 8013a2c:	60f8      	str	r0, [r7, #12]
 8013a2e:	60b9      	str	r1, [r7, #8]
 8013a30:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a32:	bf00      	nop
 8013a34:	3714      	adds	r7, #20
 8013a36:	46bd      	mov	sp, r7
 8013a38:	bc80      	pop	{r7}
 8013a3a:	4770      	bx	lr

08013a3c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013a3c:	b480      	push	{r7}
 8013a3e:	b083      	sub	sp, #12
 8013a40:	af00      	add	r7, sp, #0
 8013a42:	4603      	mov	r3, r0
 8013a44:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a46:	bf00      	nop
 8013a48:	370c      	adds	r7, #12
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	bc80      	pop	{r7}
 8013a4e:	4770      	bx	lr

08013a50 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013a50:	b480      	push	{r7}
 8013a52:	b083      	sub	sp, #12
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	4603      	mov	r3, r0
 8013a58:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a5a:	bf00      	nop
 8013a5c:	370c      	adds	r7, #12
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bc80      	pop	{r7}
 8013a62:	4770      	bx	lr

08013a64 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8013a64:	b480      	push	{r7}
 8013a66:	b083      	sub	sp, #12
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	4603      	mov	r3, r0
 8013a6c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a6e:	bf00      	nop
 8013a70:	370c      	adds	r7, #12
 8013a72:	46bd      	mov	sp, r7
 8013a74:	bc80      	pop	{r7}
 8013a76:	4770      	bx	lr

08013a78 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8013a78:	b480      	push	{r7}
 8013a7a:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8013a7c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a7e:	4618      	mov	r0, r3
 8013a80:	46bd      	mov	sp, r7
 8013a82:	bc80      	pop	{r7}
 8013a84:	4770      	bx	lr

08013a86 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8013a86:	b480      	push	{r7}
 8013a88:	b083      	sub	sp, #12
 8013a8a:	af00      	add	r7, sp, #0
 8013a8c:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013a8e:	bf00      	nop
 8013a90:	370c      	adds	r7, #12
 8013a92:	46bd      	mov	sp, r7
 8013a94:	bc80      	pop	{r7}
 8013a96:	4770      	bx	lr

08013a98 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8013a98:	b480      	push	{r7}
 8013a9a:	b083      	sub	sp, #12
 8013a9c:	af00      	add	r7, sp, #0
 8013a9e:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013aa0:	bf00      	nop
 8013aa2:	370c      	adds	r7, #12
 8013aa4:	46bd      	mov	sp, r7
 8013aa6:	bc80      	pop	{r7}
 8013aa8:	4770      	bx	lr

08013aaa <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8013aaa:	b480      	push	{r7}
 8013aac:	b083      	sub	sp, #12
 8013aae:	af00      	add	r7, sp, #0
 8013ab0:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ab2:	bf00      	nop
 8013ab4:	370c      	adds	r7, #12
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	bc80      	pop	{r7}
 8013aba:	4770      	bx	lr

08013abc <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8013abc:	b480      	push	{r7}
 8013abe:	b083      	sub	sp, #12
 8013ac0:	af00      	add	r7, sp, #0
 8013ac2:	6078      	str	r0, [r7, #4]
 8013ac4:	460b      	mov	r3, r1
 8013ac6:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8013ac8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013aca:	4618      	mov	r0, r3
 8013acc:	370c      	adds	r7, #12
 8013ace:	46bd      	mov	sp, r7
 8013ad0:	bc80      	pop	{r7}
 8013ad2:	4770      	bx	lr

08013ad4 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8013ad4:	b480      	push	{r7}
 8013ad6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013ad8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ada:	4618      	mov	r0, r3
 8013adc:	46bd      	mov	sp, r7
 8013ade:	bc80      	pop	{r7}
 8013ae0:	4770      	bx	lr

08013ae2 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8013ae2:	b480      	push	{r7}
 8013ae4:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013ae6:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ae8:	4618      	mov	r0, r3
 8013aea:	46bd      	mov	sp, r7
 8013aec:	bc80      	pop	{r7}
 8013aee:	4770      	bx	lr

08013af0 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8013af0:	b480      	push	{r7}
 8013af2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013af4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013af6:	4618      	mov	r0, r3
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bc80      	pop	{r7}
 8013afc:	4770      	bx	lr

08013afe <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8013afe:	b480      	push	{r7}
 8013b00:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013b02:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b04:	4618      	mov	r0, r3
 8013b06:	46bd      	mov	sp, r7
 8013b08:	bc80      	pop	{r7}
 8013b0a:	4770      	bx	lr

08013b0c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013b0c:	b480      	push	{r7}
 8013b0e:	b083      	sub	sp, #12
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	4603      	mov	r3, r0
 8013b14:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b16:	bf00      	nop
 8013b18:	370c      	adds	r7, #12
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bc80      	pop	{r7}
 8013b1e:	4770      	bx	lr

08013b20 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013b20:	b480      	push	{r7}
 8013b22:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b24:	bf00      	nop
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bc80      	pop	{r7}
 8013b2a:	4770      	bx	lr

08013b2c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8013b2c:	b480      	push	{r7}
 8013b2e:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b30:	bf00      	nop
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bc80      	pop	{r7}
 8013b36:	4770      	bx	lr

08013b38 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8013b38:	b480      	push	{r7}
 8013b3a:	b083      	sub	sp, #12
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	4603      	mov	r3, r0
 8013b40:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013b42:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b44:	4618      	mov	r0, r3
 8013b46:	370c      	adds	r7, #12
 8013b48:	46bd      	mov	sp, r7
 8013b4a:	bc80      	pop	{r7}
 8013b4c:	4770      	bx	lr

08013b4e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8013b4e:	b480      	push	{r7}
 8013b50:	b083      	sub	sp, #12
 8013b52:	af00      	add	r7, sp, #0
 8013b54:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013b56:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b58:	4618      	mov	r0, r3
 8013b5a:	370c      	adds	r7, #12
 8013b5c:	46bd      	mov	sp, r7
 8013b5e:	bc80      	pop	{r7}
 8013b60:	4770      	bx	lr

08013b62 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8013b62:	b480      	push	{r7}
 8013b64:	b083      	sub	sp, #12
 8013b66:	af00      	add	r7, sp, #0
 8013b68:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013b6a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	370c      	adds	r7, #12
 8013b70:	46bd      	mov	sp, r7
 8013b72:	bc80      	pop	{r7}
 8013b74:	4770      	bx	lr

08013b76 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8013b76:	b480      	push	{r7}
 8013b78:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b7a:	bf00      	nop
 8013b7c:	46bd      	mov	sp, r7
 8013b7e:	bc80      	pop	{r7}
 8013b80:	4770      	bx	lr

08013b82 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8013b82:	b480      	push	{r7}
 8013b84:	b083      	sub	sp, #12
 8013b86:	af00      	add	r7, sp, #0
 8013b88:	4603      	mov	r3, r0
 8013b8a:	6039      	str	r1, [r7, #0]
 8013b8c:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8013b8e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	370c      	adds	r7, #12
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bc80      	pop	{r7}
 8013b98:	4770      	bx	lr

08013b9a <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8013b9a:	b480      	push	{r7}
 8013b9c:	b083      	sub	sp, #12
 8013b9e:	af00      	add	r7, sp, #0
 8013ba0:	4603      	mov	r3, r0
 8013ba2:	603a      	str	r2, [r7, #0]
 8013ba4:	80fb      	strh	r3, [r7, #6]
 8013ba6:	460b      	mov	r3, r1
 8013ba8:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013baa:	bf00      	nop
 8013bac:	370c      	adds	r7, #12
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bc80      	pop	{r7}
 8013bb2:	4770      	bx	lr

08013bb4 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8013bb4:	b480      	push	{r7}
 8013bb6:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bb8:	bf00      	nop
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	bc80      	pop	{r7}
 8013bbe:	4770      	bx	lr

08013bc0 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8013bc0:	b480      	push	{r7}
 8013bc2:	b083      	sub	sp, #12
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8013bc8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	370c      	adds	r7, #12
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bc80      	pop	{r7}
 8013bd2:	4770      	bx	lr

08013bd4 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8013bd4:	b480      	push	{r7}
 8013bd6:	b083      	sub	sp, #12
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8013bdc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bde:	4618      	mov	r0, r3
 8013be0:	370c      	adds	r7, #12
 8013be2:	46bd      	mov	sp, r7
 8013be4:	bc80      	pop	{r7}
 8013be6:	4770      	bx	lr

08013be8 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8013be8:	b480      	push	{r7}
 8013bea:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bec:	bf00      	nop
 8013bee:	46bd      	mov	sp, r7
 8013bf0:	bc80      	pop	{r7}
 8013bf2:	4770      	bx	lr

08013bf4 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8013bf4:	b480      	push	{r7}
 8013bf6:	b083      	sub	sp, #12
 8013bf8:	af00      	add	r7, sp, #0
 8013bfa:	6078      	str	r0, [r7, #4]
 8013bfc:	460b      	mov	r3, r1
 8013bfe:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c00:	bf00      	nop
 8013c02:	370c      	adds	r7, #12
 8013c04:	46bd      	mov	sp, r7
 8013c06:	bc80      	pop	{r7}
 8013c08:	4770      	bx	lr

08013c0a <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8013c0a:	b480      	push	{r7}
 8013c0c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c0e:	bf00      	nop
 8013c10:	46bd      	mov	sp, r7
 8013c12:	bc80      	pop	{r7}
 8013c14:	4770      	bx	lr

08013c16 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8013c16:	b480      	push	{r7}
 8013c18:	b085      	sub	sp, #20
 8013c1a:	af00      	add	r7, sp, #0
 8013c1c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013c22:	2300      	movs	r3, #0
 8013c24:	81fb      	strh	r3, [r7, #14]
 8013c26:	e00a      	b.n	8013c3e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8013c28:	89fb      	ldrh	r3, [r7, #14]
 8013c2a:	68ba      	ldr	r2, [r7, #8]
 8013c2c:	4413      	add	r3, r2
 8013c2e:	781b      	ldrb	r3, [r3, #0]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d001      	beq.n	8013c38 <IsSlotFree+0x22>
        {
            return false;
 8013c34:	2300      	movs	r3, #0
 8013c36:	e006      	b.n	8013c46 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013c38:	89fb      	ldrh	r3, [r7, #14]
 8013c3a:	3301      	adds	r3, #1
 8013c3c:	81fb      	strh	r3, [r7, #14]
 8013c3e:	89fb      	ldrh	r3, [r7, #14]
 8013c40:	2b0f      	cmp	r3, #15
 8013c42:	d9f1      	bls.n	8013c28 <IsSlotFree+0x12>
        }
    }
    return true;
 8013c44:	2301      	movs	r3, #1
}
 8013c46:	4618      	mov	r0, r3
 8013c48:	3714      	adds	r7, #20
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	bc80      	pop	{r7}
 8013c4e:	4770      	bx	lr

08013c50 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013c50:	b580      	push	{r7, lr}
 8013c52:	b082      	sub	sp, #8
 8013c54:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8013c56:	2300      	movs	r3, #0
 8013c58:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013c5a:	e007      	b.n	8013c6c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8013c5c:	79fb      	ldrb	r3, [r7, #7]
 8013c5e:	3301      	adds	r3, #1
 8013c60:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8013c62:	79fb      	ldrb	r3, [r7, #7]
 8013c64:	2b20      	cmp	r3, #32
 8013c66:	d101      	bne.n	8013c6c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8013c68:	2300      	movs	r3, #0
 8013c6a:	e012      	b.n	8013c92 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013c6c:	79fb      	ldrb	r3, [r7, #7]
 8013c6e:	011b      	lsls	r3, r3, #4
 8013c70:	3308      	adds	r3, #8
 8013c72:	4a0a      	ldr	r2, [pc, #40]	@ (8013c9c <MallocNewMacCommandSlot+0x4c>)
 8013c74:	4413      	add	r3, r2
 8013c76:	4618      	mov	r0, r3
 8013c78:	f7ff ffcd 	bl	8013c16 <IsSlotFree>
 8013c7c:	4603      	mov	r3, r0
 8013c7e:	f083 0301 	eor.w	r3, r3, #1
 8013c82:	b2db      	uxtb	r3, r3
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d1e9      	bne.n	8013c5c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8013c88:	79fb      	ldrb	r3, [r7, #7]
 8013c8a:	011b      	lsls	r3, r3, #4
 8013c8c:	3308      	adds	r3, #8
 8013c8e:	4a03      	ldr	r2, [pc, #12]	@ (8013c9c <MallocNewMacCommandSlot+0x4c>)
 8013c90:	4413      	add	r3, r2
}
 8013c92:	4618      	mov	r0, r3
 8013c94:	3708      	adds	r7, #8
 8013c96:	46bd      	mov	sp, r7
 8013c98:	bd80      	pop	{r7, pc}
 8013c9a:	bf00      	nop
 8013c9c:	20001d5c 	.word	0x20001d5c

08013ca0 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b082      	sub	sp, #8
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d101      	bne.n	8013cb2 <FreeMacCommandSlot+0x12>
    {
        return false;
 8013cae:	2300      	movs	r3, #0
 8013cb0:	e005      	b.n	8013cbe <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8013cb2:	2210      	movs	r2, #16
 8013cb4:	2100      	movs	r1, #0
 8013cb6:	6878      	ldr	r0, [r7, #4]
 8013cb8:	f006 fef4 	bl	801aaa4 <memset1>

    return true;
 8013cbc:	2301      	movs	r3, #1
}
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	3708      	adds	r7, #8
 8013cc2:	46bd      	mov	sp, r7
 8013cc4:	bd80      	pop	{r7, pc}

08013cc6 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8013cc6:	b480      	push	{r7}
 8013cc8:	b083      	sub	sp, #12
 8013cca:	af00      	add	r7, sp, #0
 8013ccc:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d101      	bne.n	8013cd8 <LinkedListInit+0x12>
    {
        return false;
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	e006      	b.n	8013ce6 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	2200      	movs	r2, #0
 8013cdc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	2200      	movs	r2, #0
 8013ce2:	605a      	str	r2, [r3, #4]

    return true;
 8013ce4:	2301      	movs	r3, #1
}
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	370c      	adds	r7, #12
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bc80      	pop	{r7}
 8013cee:	4770      	bx	lr

08013cf0 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8013cf0:	b480      	push	{r7}
 8013cf2:	b083      	sub	sp, #12
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	6078      	str	r0, [r7, #4]
 8013cf8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d002      	beq.n	8013d06 <LinkedListAdd+0x16>
 8013d00:	683b      	ldr	r3, [r7, #0]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d101      	bne.n	8013d0a <LinkedListAdd+0x1a>
    {
        return false;
 8013d06:	2300      	movs	r3, #0
 8013d08:	e015      	b.n	8013d36 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d102      	bne.n	8013d18 <LinkedListAdd+0x28>
    {
        list->First = element;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	683a      	ldr	r2, [r7, #0]
 8013d16:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	685b      	ldr	r3, [r3, #4]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d003      	beq.n	8013d28 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	685b      	ldr	r3, [r3, #4]
 8013d24:	683a      	ldr	r2, [r7, #0]
 8013d26:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8013d28:	683b      	ldr	r3, [r7, #0]
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	683a      	ldr	r2, [r7, #0]
 8013d32:	605a      	str	r2, [r3, #4]

    return true;
 8013d34:	2301      	movs	r3, #1
}
 8013d36:	4618      	mov	r0, r3
 8013d38:	370c      	adds	r7, #12
 8013d3a:	46bd      	mov	sp, r7
 8013d3c:	bc80      	pop	{r7}
 8013d3e:	4770      	bx	lr

08013d40 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013d40:	b480      	push	{r7}
 8013d42:	b085      	sub	sp, #20
 8013d44:	af00      	add	r7, sp, #0
 8013d46:	6078      	str	r0, [r7, #4]
 8013d48:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d002      	beq.n	8013d56 <LinkedListGetPrevious+0x16>
 8013d50:	683b      	ldr	r3, [r7, #0]
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d101      	bne.n	8013d5a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8013d56:	2300      	movs	r3, #0
 8013d58:	e016      	b.n	8013d88 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8013d60:	683a      	ldr	r2, [r7, #0]
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	429a      	cmp	r2, r3
 8013d66:	d00c      	beq.n	8013d82 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013d68:	e002      	b.n	8013d70 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d007      	beq.n	8013d86 <LinkedListGetPrevious+0x46>
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	683a      	ldr	r2, [r7, #0]
 8013d7c:	429a      	cmp	r2, r3
 8013d7e:	d1f4      	bne.n	8013d6a <LinkedListGetPrevious+0x2a>
 8013d80:	e001      	b.n	8013d86 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8013d82:	2300      	movs	r3, #0
 8013d84:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8013d86:	68fb      	ldr	r3, [r7, #12]
}
 8013d88:	4618      	mov	r0, r3
 8013d8a:	3714      	adds	r7, #20
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	bc80      	pop	{r7}
 8013d90:	4770      	bx	lr

08013d92 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8013d92:	b580      	push	{r7, lr}
 8013d94:	b084      	sub	sp, #16
 8013d96:	af00      	add	r7, sp, #0
 8013d98:	6078      	str	r0, [r7, #4]
 8013d9a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d002      	beq.n	8013da8 <LinkedListRemove+0x16>
 8013da2:	683b      	ldr	r3, [r7, #0]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d101      	bne.n	8013dac <LinkedListRemove+0x1a>
    {
        return false;
 8013da8:	2300      	movs	r3, #0
 8013daa:	e020      	b.n	8013dee <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8013dac:	6839      	ldr	r1, [r7, #0]
 8013dae:	6878      	ldr	r0, [r7, #4]
 8013db0:	f7ff ffc6 	bl	8013d40 <LinkedListGetPrevious>
 8013db4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	683a      	ldr	r2, [r7, #0]
 8013dbc:	429a      	cmp	r2, r3
 8013dbe:	d103      	bne.n	8013dc8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8013dc0:	683b      	ldr	r3, [r7, #0]
 8013dc2:	681a      	ldr	r2, [r3, #0]
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	685b      	ldr	r3, [r3, #4]
 8013dcc:	683a      	ldr	r2, [r7, #0]
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d102      	bne.n	8013dd8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	68fa      	ldr	r2, [r7, #12]
 8013dd6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d003      	beq.n	8013de6 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8013dde:	683b      	ldr	r3, [r7, #0]
 8013de0:	681a      	ldr	r2, [r3, #0]
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	2200      	movs	r2, #0
 8013dea:	601a      	str	r2, [r3, #0]

    return true;
 8013dec:	2301      	movs	r3, #1
}
 8013dee:	4618      	mov	r0, r3
 8013df0:	3710      	adds	r7, #16
 8013df2:	46bd      	mov	sp, r7
 8013df4:	bd80      	pop	{r7, pc}
	...

08013df8 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013df8:	b480      	push	{r7}
 8013dfa:	b083      	sub	sp, #12
 8013dfc:	af00      	add	r7, sp, #0
 8013dfe:	4603      	mov	r3, r0
 8013e00:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8013e02:	79fb      	ldrb	r3, [r7, #7]
 8013e04:	2b11      	cmp	r3, #17
 8013e06:	bf8c      	ite	hi
 8013e08:	2201      	movhi	r2, #1
 8013e0a:	2200      	movls	r2, #0
 8013e0c:	b2d2      	uxtb	r2, r2
 8013e0e:	2a00      	cmp	r2, #0
 8013e10:	d10d      	bne.n	8013e2e <IsSticky+0x36>
 8013e12:	4a0a      	ldr	r2, [pc, #40]	@ (8013e3c <IsSticky+0x44>)
 8013e14:	fa22 f303 	lsr.w	r3, r2, r3
 8013e18:	f003 0301 	and.w	r3, r3, #1
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	bf14      	ite	ne
 8013e20:	2301      	movne	r3, #1
 8013e22:	2300      	moveq	r3, #0
 8013e24:	b2db      	uxtb	r3, r3
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d001      	beq.n	8013e2e <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013e2a:	2301      	movs	r3, #1
 8013e2c:	e000      	b.n	8013e30 <IsSticky+0x38>
        default:
            return false;
 8013e2e:	2300      	movs	r3, #0
    }
}
 8013e30:	4618      	mov	r0, r3
 8013e32:	370c      	adds	r7, #12
 8013e34:	46bd      	mov	sp, r7
 8013e36:	bc80      	pop	{r7}
 8013e38:	4770      	bx	lr
 8013e3a:	bf00      	nop
 8013e3c:	00020720 	.word	0x00020720

08013e40 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8013e40:	b480      	push	{r7}
 8013e42:	b083      	sub	sp, #12
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	4603      	mov	r3, r0
 8013e48:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8013e4a:	2300      	movs	r3, #0
    }
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	370c      	adds	r7, #12
 8013e50:	46bd      	mov	sp, r7
 8013e52:	bc80      	pop	{r7}
 8013e54:	4770      	bx	lr
	...

08013e58 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013e5c:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8013e60:	2100      	movs	r1, #0
 8013e62:	4804      	ldr	r0, [pc, #16]	@ (8013e74 <LoRaMacCommandsInit+0x1c>)
 8013e64:	f006 fe1e 	bl	801aaa4 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8013e68:	4802      	ldr	r0, [pc, #8]	@ (8013e74 <LoRaMacCommandsInit+0x1c>)
 8013e6a:	f7ff ff2c 	bl	8013cc6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013e6e:	2300      	movs	r3, #0
}
 8013e70:	4618      	mov	r0, r3
 8013e72:	bd80      	pop	{r7, pc}
 8013e74:	20001d5c 	.word	0x20001d5c

08013e78 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b086      	sub	sp, #24
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	4603      	mov	r3, r0
 8013e80:	60b9      	str	r1, [r7, #8]
 8013e82:	607a      	str	r2, [r7, #4]
 8013e84:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8013e86:	68bb      	ldr	r3, [r7, #8]
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d101      	bne.n	8013e90 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013e8c:	2301      	movs	r3, #1
 8013e8e:	e03b      	b.n	8013f08 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013e90:	f7ff fede 	bl	8013c50 <MallocNewMacCommandSlot>
 8013e94:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8013e96:	697b      	ldr	r3, [r7, #20]
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d101      	bne.n	8013ea0 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8013e9c:	2302      	movs	r3, #2
 8013e9e:	e033      	b.n	8013f08 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8013ea0:	6979      	ldr	r1, [r7, #20]
 8013ea2:	481b      	ldr	r0, [pc, #108]	@ (8013f10 <LoRaMacCommandsAddCmd+0x98>)
 8013ea4:	f7ff ff24 	bl	8013cf0 <LinkedListAdd>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	f083 0301 	eor.w	r3, r3, #1
 8013eae:	b2db      	uxtb	r3, r3
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d001      	beq.n	8013eb8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013eb4:	2305      	movs	r3, #5
 8013eb6:	e027      	b.n	8013f08 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8013eb8:	697b      	ldr	r3, [r7, #20]
 8013eba:	7bfa      	ldrb	r2, [r7, #15]
 8013ebc:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8013ebe:	697b      	ldr	r3, [r7, #20]
 8013ec0:	687a      	ldr	r2, [r7, #4]
 8013ec2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8013ec4:	697b      	ldr	r3, [r7, #20]
 8013ec6:	3305      	adds	r3, #5
 8013ec8:	687a      	ldr	r2, [r7, #4]
 8013eca:	b292      	uxth	r2, r2
 8013ecc:	68b9      	ldr	r1, [r7, #8]
 8013ece:	4618      	mov	r0, r3
 8013ed0:	f006 fdad 	bl	801aa2e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8013ed4:	7bfb      	ldrb	r3, [r7, #15]
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	f7ff ff8e 	bl	8013df8 <IsSticky>
 8013edc:	4603      	mov	r3, r0
 8013ede:	461a      	mov	r2, r3
 8013ee0:	697b      	ldr	r3, [r7, #20]
 8013ee2:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8013ee4:	7bfb      	ldrb	r3, [r7, #15]
 8013ee6:	4618      	mov	r0, r3
 8013ee8:	f7ff ffaa 	bl	8013e40 <IsConfirmationRequired>
 8013eec:	4603      	mov	r3, r0
 8013eee:	461a      	mov	r2, r3
 8013ef0:	697b      	ldr	r3, [r7, #20]
 8013ef2:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8013ef4:	4b06      	ldr	r3, [pc, #24]	@ (8013f10 <LoRaMacCommandsAddCmd+0x98>)
 8013ef6:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	4413      	add	r3, r2
 8013efe:	3301      	adds	r3, #1
 8013f00:	4a03      	ldr	r2, [pc, #12]	@ (8013f10 <LoRaMacCommandsAddCmd+0x98>)
 8013f02:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8013f06:	2300      	movs	r3, #0
}
 8013f08:	4618      	mov	r0, r3
 8013f0a:	3718      	adds	r7, #24
 8013f0c:	46bd      	mov	sp, r7
 8013f0e:	bd80      	pop	{r7, pc}
 8013f10:	20001d5c 	.word	0x20001d5c

08013f14 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b082      	sub	sp, #8
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d101      	bne.n	8013f26 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013f22:	2301      	movs	r3, #1
 8013f24:	e021      	b.n	8013f6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8013f26:	6879      	ldr	r1, [r7, #4]
 8013f28:	4812      	ldr	r0, [pc, #72]	@ (8013f74 <LoRaMacCommandsRemoveCmd+0x60>)
 8013f2a:	f7ff ff32 	bl	8013d92 <LinkedListRemove>
 8013f2e:	4603      	mov	r3, r0
 8013f30:	f083 0301 	eor.w	r3, r3, #1
 8013f34:	b2db      	uxtb	r3, r3
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d001      	beq.n	8013f3e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013f3a:	2303      	movs	r3, #3
 8013f3c:	e015      	b.n	8013f6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8013f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8013f74 <LoRaMacCommandsRemoveCmd+0x60>)
 8013f40:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	689b      	ldr	r3, [r3, #8]
 8013f48:	1ad3      	subs	r3, r2, r3
 8013f4a:	3b01      	subs	r3, #1
 8013f4c:	4a09      	ldr	r2, [pc, #36]	@ (8013f74 <LoRaMacCommandsRemoveCmd+0x60>)
 8013f4e:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8013f52:	6878      	ldr	r0, [r7, #4]
 8013f54:	f7ff fea4 	bl	8013ca0 <FreeMacCommandSlot>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	f083 0301 	eor.w	r3, r3, #1
 8013f5e:	b2db      	uxtb	r3, r3
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d001      	beq.n	8013f68 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013f64:	2305      	movs	r3, #5
 8013f66:	e000      	b.n	8013f6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013f68:	2300      	movs	r3, #0
}
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	3708      	adds	r7, #8
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	bd80      	pop	{r7, pc}
 8013f72:	bf00      	nop
 8013f74:	20001d5c 	.word	0x20001d5c

08013f78 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8013f78:	b480      	push	{r7}
 8013f7a:	b085      	sub	sp, #20
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	4603      	mov	r3, r0
 8013f80:	6039      	str	r1, [r7, #0]
 8013f82:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013f84:	4b0e      	ldr	r3, [pc, #56]	@ (8013fc0 <LoRaMacCommandsGetCmd+0x48>)
 8013f86:	681b      	ldr	r3, [r3, #0]
 8013f88:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8013f8a:	e002      	b.n	8013f92 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8013f92:	68fb      	ldr	r3, [r7, #12]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d004      	beq.n	8013fa2 <LoRaMacCommandsGetCmd+0x2a>
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	791b      	ldrb	r3, [r3, #4]
 8013f9c:	79fa      	ldrb	r2, [r7, #7]
 8013f9e:	429a      	cmp	r2, r3
 8013fa0:	d1f4      	bne.n	8013f8c <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8013fa2:	683b      	ldr	r3, [r7, #0]
 8013fa4:	68fa      	ldr	r2, [r7, #12]
 8013fa6:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d101      	bne.n	8013fb2 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013fae:	2303      	movs	r3, #3
 8013fb0:	e000      	b.n	8013fb4 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8013fb2:	2300      	movs	r3, #0
}
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	3714      	adds	r7, #20
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bc80      	pop	{r7}
 8013fbc:	4770      	bx	lr
 8013fbe:	bf00      	nop
 8013fc0:	20001d5c 	.word	0x20001d5c

08013fc4 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8013fc4:	b580      	push	{r7, lr}
 8013fc6:	b082      	sub	sp, #8
 8013fc8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013fca:	4b0f      	ldr	r3, [pc, #60]	@ (8014008 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013fd0:	e012      	b.n	8013ff8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	7b1b      	ldrb	r3, [r3, #12]
 8013fd6:	f083 0301 	eor.w	r3, r3, #1
 8013fda:	b2db      	uxtb	r3, r3
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d008      	beq.n	8013ff2 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	f7ff ff94 	bl	8013f14 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8013fec:	683b      	ldr	r3, [r7, #0]
 8013fee:	607b      	str	r3, [r7, #4]
 8013ff0:	e002      	b.n	8013ff8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d1e9      	bne.n	8013fd2 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013ffe:	2300      	movs	r3, #0
}
 8014000:	4618      	mov	r0, r3
 8014002:	3708      	adds	r7, #8
 8014004:	46bd      	mov	sp, r7
 8014006:	bd80      	pop	{r7, pc}
 8014008:	20001d5c 	.word	0x20001d5c

0801400c <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 801400c:	b580      	push	{r7, lr}
 801400e:	b082      	sub	sp, #8
 8014010:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014012:	4b13      	ldr	r3, [pc, #76]	@ (8014060 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014018:	e01a      	b.n	8014050 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	791b      	ldrb	r3, [r3, #4]
 8014024:	4618      	mov	r0, r3
 8014026:	f7ff fee7 	bl	8013df8 <IsSticky>
 801402a:	4603      	mov	r3, r0
 801402c:	2b00      	cmp	r3, #0
 801402e:	d00d      	beq.n	801404c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	791b      	ldrb	r3, [r3, #4]
 8014034:	4618      	mov	r0, r3
 8014036:	f7ff ff03 	bl	8013e40 <IsConfirmationRequired>
 801403a:	4603      	mov	r3, r0
 801403c:	f083 0301 	eor.w	r3, r3, #1
 8014040:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014042:	2b00      	cmp	r3, #0
 8014044:	d002      	beq.n	801404c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8014046:	6878      	ldr	r0, [r7, #4]
 8014048:	f7ff ff64 	bl	8013f14 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801404c:	683b      	ldr	r3, [r7, #0]
 801404e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	2b00      	cmp	r3, #0
 8014054:	d1e1      	bne.n	801401a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014056:	2300      	movs	r3, #0
}
 8014058:	4618      	mov	r0, r3
 801405a:	3708      	adds	r7, #8
 801405c:	46bd      	mov	sp, r7
 801405e:	bd80      	pop	{r7, pc}
 8014060:	20001d5c 	.word	0x20001d5c

08014064 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014064:	b480      	push	{r7}
 8014066:	b083      	sub	sp, #12
 8014068:	af00      	add	r7, sp, #0
 801406a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d101      	bne.n	8014076 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014072:	2301      	movs	r3, #1
 8014074:	e005      	b.n	8014082 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8014076:	4b05      	ldr	r3, [pc, #20]	@ (801408c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8014078:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8014080:	2300      	movs	r3, #0
}
 8014082:	4618      	mov	r0, r3
 8014084:	370c      	adds	r7, #12
 8014086:	46bd      	mov	sp, r7
 8014088:	bc80      	pop	{r7}
 801408a:	4770      	bx	lr
 801408c:	20001d5c 	.word	0x20001d5c

08014090 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8014090:	b580      	push	{r7, lr}
 8014092:	b088      	sub	sp, #32
 8014094:	af00      	add	r7, sp, #0
 8014096:	60f8      	str	r0, [r7, #12]
 8014098:	60b9      	str	r1, [r7, #8]
 801409a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 801409c:	4b25      	ldr	r3, [pc, #148]	@ (8014134 <LoRaMacCommandsSerializeCmds+0xa4>)
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80140a2:	2300      	movs	r3, #0
 80140a4:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d002      	beq.n	80140b2 <LoRaMacCommandsSerializeCmds+0x22>
 80140ac:	68bb      	ldr	r3, [r7, #8]
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d126      	bne.n	8014100 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80140b2:	2301      	movs	r3, #1
 80140b4:	e039      	b.n	801412a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80140b6:	7efb      	ldrb	r3, [r7, #27]
 80140b8:	68fa      	ldr	r2, [r7, #12]
 80140ba:	1ad2      	subs	r2, r2, r3
 80140bc:	69fb      	ldr	r3, [r7, #28]
 80140be:	689b      	ldr	r3, [r3, #8]
 80140c0:	3301      	adds	r3, #1
 80140c2:	429a      	cmp	r2, r3
 80140c4:	d320      	bcc.n	8014108 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80140c6:	7efb      	ldrb	r3, [r7, #27]
 80140c8:	1c5a      	adds	r2, r3, #1
 80140ca:	76fa      	strb	r2, [r7, #27]
 80140cc:	461a      	mov	r2, r3
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	4413      	add	r3, r2
 80140d2:	69fa      	ldr	r2, [r7, #28]
 80140d4:	7912      	ldrb	r2, [r2, #4]
 80140d6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80140d8:	7efb      	ldrb	r3, [r7, #27]
 80140da:	687a      	ldr	r2, [r7, #4]
 80140dc:	18d0      	adds	r0, r2, r3
 80140de:	69fb      	ldr	r3, [r7, #28]
 80140e0:	1d59      	adds	r1, r3, #5
 80140e2:	69fb      	ldr	r3, [r7, #28]
 80140e4:	689b      	ldr	r3, [r3, #8]
 80140e6:	b29b      	uxth	r3, r3
 80140e8:	461a      	mov	r2, r3
 80140ea:	f006 fca0 	bl	801aa2e <memcpy1>
            itr += curElement->PayloadSize;
 80140ee:	69fb      	ldr	r3, [r7, #28]
 80140f0:	689b      	ldr	r3, [r3, #8]
 80140f2:	b2da      	uxtb	r2, r3
 80140f4:	7efb      	ldrb	r3, [r7, #27]
 80140f6:	4413      	add	r3, r2
 80140f8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80140fa:	69fb      	ldr	r3, [r7, #28]
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014100:	69fb      	ldr	r3, [r7, #28]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d1d7      	bne.n	80140b6 <LoRaMacCommandsSerializeCmds+0x26>
 8014106:	e009      	b.n	801411c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014108:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801410a:	e007      	b.n	801411c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801410c:	69fb      	ldr	r3, [r7, #28]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014112:	69f8      	ldr	r0, [r7, #28]
 8014114:	f7ff fefe 	bl	8013f14 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801411c:	69fb      	ldr	r3, [r7, #28]
 801411e:	2b00      	cmp	r3, #0
 8014120:	d1f4      	bne.n	801410c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014122:	68b8      	ldr	r0, [r7, #8]
 8014124:	f7ff ff9e 	bl	8014064 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014128:	2300      	movs	r3, #0
}
 801412a:	4618      	mov	r0, r3
 801412c:	3720      	adds	r7, #32
 801412e:	46bd      	mov	sp, r7
 8014130:	bd80      	pop	{r7, pc}
 8014132:	bf00      	nop
 8014134:	20001d5c 	.word	0x20001d5c

08014138 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014138:	b480      	push	{r7}
 801413a:	b085      	sub	sp, #20
 801413c:	af00      	add	r7, sp, #0
 801413e:	4603      	mov	r3, r0
 8014140:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8014142:	2300      	movs	r3, #0
 8014144:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8014146:	79fb      	ldrb	r3, [r7, #7]
 8014148:	3b02      	subs	r3, #2
 801414a:	2b11      	cmp	r3, #17
 801414c:	d850      	bhi.n	80141f0 <LoRaMacCommandsGetCmdSize+0xb8>
 801414e:	a201      	add	r2, pc, #4	@ (adr r2, 8014154 <LoRaMacCommandsGetCmdSize+0x1c>)
 8014150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014154:	0801419d 	.word	0x0801419d
 8014158:	080141a3 	.word	0x080141a3
 801415c:	080141a9 	.word	0x080141a9
 8014160:	080141af 	.word	0x080141af
 8014164:	080141b5 	.word	0x080141b5
 8014168:	080141bb 	.word	0x080141bb
 801416c:	080141c1 	.word	0x080141c1
 8014170:	080141c7 	.word	0x080141c7
 8014174:	080141cd 	.word	0x080141cd
 8014178:	080141f1 	.word	0x080141f1
 801417c:	080141f1 	.word	0x080141f1
 8014180:	080141d3 	.word	0x080141d3
 8014184:	080141f1 	.word	0x080141f1
 8014188:	080141f1 	.word	0x080141f1
 801418c:	080141d9 	.word	0x080141d9
 8014190:	080141df 	.word	0x080141df
 8014194:	080141e5 	.word	0x080141e5
 8014198:	080141eb 	.word	0x080141eb
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801419c:	2303      	movs	r3, #3
 801419e:	73fb      	strb	r3, [r7, #15]
            break;
 80141a0:	e027      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80141a2:	2305      	movs	r3, #5
 80141a4:	73fb      	strb	r3, [r7, #15]
            break;
 80141a6:	e024      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80141a8:	2302      	movs	r3, #2
 80141aa:	73fb      	strb	r3, [r7, #15]
            break;
 80141ac:	e021      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80141ae:	2305      	movs	r3, #5
 80141b0:	73fb      	strb	r3, [r7, #15]
            break;
 80141b2:	e01e      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80141b4:	2301      	movs	r3, #1
 80141b6:	73fb      	strb	r3, [r7, #15]
            break;
 80141b8:	e01b      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80141ba:	2306      	movs	r3, #6
 80141bc:	73fb      	strb	r3, [r7, #15]
            break;
 80141be:	e018      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80141c0:	2302      	movs	r3, #2
 80141c2:	73fb      	strb	r3, [r7, #15]
            break;
 80141c4:	e015      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80141c6:	2302      	movs	r3, #2
 80141c8:	73fb      	strb	r3, [r7, #15]
            break;
 80141ca:	e012      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80141cc:	2305      	movs	r3, #5
 80141ce:	73fb      	strb	r3, [r7, #15]
            break;
 80141d0:	e00f      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80141d2:	2306      	movs	r3, #6
 80141d4:	73fb      	strb	r3, [r7, #15]
            break;
 80141d6:	e00c      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80141d8:	2301      	movs	r3, #1
 80141da:	73fb      	strb	r3, [r7, #15]
            break;
 80141dc:	e009      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80141de:	2305      	movs	r3, #5
 80141e0:	73fb      	strb	r3, [r7, #15]
            break;
 80141e2:	e006      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80141e4:	2304      	movs	r3, #4
 80141e6:	73fb      	strb	r3, [r7, #15]
            break;
 80141e8:	e003      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80141ea:	2304      	movs	r3, #4
 80141ec:	73fb      	strb	r3, [r7, #15]
            break;
 80141ee:	e000      	b.n	80141f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80141f0:	bf00      	nop
        }
    }
    return cidSize;
 80141f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80141f4:	4618      	mov	r0, r3
 80141f6:	3714      	adds	r7, #20
 80141f8:	46bd      	mov	sp, r7
 80141fa:	bc80      	pop	{r7}
 80141fc:	4770      	bx	lr
 80141fe:	bf00      	nop

08014200 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014200:	b480      	push	{r7}
 8014202:	b083      	sub	sp, #12
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	4a07      	ldr	r2, [pc, #28]	@ (8014228 <IncreaseBufferPointer+0x28>)
 801420c:	4293      	cmp	r3, r2
 801420e:	d102      	bne.n	8014216 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014210:	4b06      	ldr	r3, [pc, #24]	@ (801422c <IncreaseBufferPointer+0x2c>)
 8014212:	607b      	str	r3, [r7, #4]
 8014214:	e002      	b.n	801421c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	3304      	adds	r3, #4
 801421a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801421c:	687b      	ldr	r3, [r7, #4]
}
 801421e:	4618      	mov	r0, r3
 8014220:	370c      	adds	r7, #12
 8014222:	46bd      	mov	sp, r7
 8014224:	bc80      	pop	{r7}
 8014226:	4770      	bx	lr
 8014228:	20001f84 	.word	0x20001f84
 801422c:	20001f74 	.word	0x20001f74

08014230 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014230:	b480      	push	{r7}
 8014232:	b083      	sub	sp, #12
 8014234:	af00      	add	r7, sp, #0
 8014236:	4603      	mov	r3, r0
 8014238:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801423a:	79fb      	ldrb	r3, [r7, #7]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d101      	bne.n	8014244 <IsListEmpty+0x14>
    {
        return true;
 8014240:	2301      	movs	r3, #1
 8014242:	e000      	b.n	8014246 <IsListEmpty+0x16>
    }
    return false;
 8014244:	2300      	movs	r3, #0
}
 8014246:	4618      	mov	r0, r3
 8014248:	370c      	adds	r7, #12
 801424a:	46bd      	mov	sp, r7
 801424c:	bc80      	pop	{r7}
 801424e:	4770      	bx	lr

08014250 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8014250:	b480      	push	{r7}
 8014252:	b083      	sub	sp, #12
 8014254:	af00      	add	r7, sp, #0
 8014256:	4603      	mov	r3, r0
 8014258:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801425a:	79fb      	ldrb	r3, [r7, #7]
 801425c:	2b04      	cmp	r3, #4
 801425e:	d901      	bls.n	8014264 <IsListFull+0x14>
    {
        return true;
 8014260:	2301      	movs	r3, #1
 8014262:	e000      	b.n	8014266 <IsListFull+0x16>
    }
    return false;
 8014264:	2300      	movs	r3, #0
}
 8014266:	4618      	mov	r0, r3
 8014268:	370c      	adds	r7, #12
 801426a:	46bd      	mov	sp, r7
 801426c:	bc80      	pop	{r7}
 801426e:	4770      	bx	lr

08014270 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8014270:	b580      	push	{r7, lr}
 8014272:	b086      	sub	sp, #24
 8014274:	af00      	add	r7, sp, #0
 8014276:	4603      	mov	r3, r0
 8014278:	60b9      	str	r1, [r7, #8]
 801427a:	607a      	str	r2, [r7, #4]
 801427c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801427e:	68bb      	ldr	r3, [r7, #8]
 8014280:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014282:	4b13      	ldr	r3, [pc, #76]	@ (80142d0 <GetElement+0x60>)
 8014284:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014288:	4618      	mov	r0, r3
 801428a:	f7ff ffd1 	bl	8014230 <IsListEmpty>
 801428e:	4603      	mov	r3, r0
 8014290:	2b00      	cmp	r3, #0
 8014292:	d001      	beq.n	8014298 <GetElement+0x28>
    {
        return NULL;
 8014294:	2300      	movs	r3, #0
 8014296:	e017      	b.n	80142c8 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014298:	2300      	movs	r3, #0
 801429a:	74fb      	strb	r3, [r7, #19]
 801429c:	e00d      	b.n	80142ba <GetElement+0x4a>
    {
        if( element->Request == request )
 801429e:	697b      	ldr	r3, [r7, #20]
 80142a0:	781b      	ldrb	r3, [r3, #0]
 80142a2:	7bfa      	ldrb	r2, [r7, #15]
 80142a4:	429a      	cmp	r2, r3
 80142a6:	d101      	bne.n	80142ac <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80142a8:	697b      	ldr	r3, [r7, #20]
 80142aa:	e00d      	b.n	80142c8 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80142ac:	6978      	ldr	r0, [r7, #20]
 80142ae:	f7ff ffa7 	bl	8014200 <IncreaseBufferPointer>
 80142b2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80142b4:	7cfb      	ldrb	r3, [r7, #19]
 80142b6:	3301      	adds	r3, #1
 80142b8:	74fb      	strb	r3, [r7, #19]
 80142ba:	4b05      	ldr	r3, [pc, #20]	@ (80142d0 <GetElement+0x60>)
 80142bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80142c0:	7cfa      	ldrb	r2, [r7, #19]
 80142c2:	429a      	cmp	r2, r3
 80142c4:	d3eb      	bcc.n	801429e <GetElement+0x2e>
    }

    return NULL;
 80142c6:	2300      	movs	r3, #0
}
 80142c8:	4618      	mov	r0, r3
 80142ca:	3718      	adds	r7, #24
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	20001f68 	.word	0x20001f68

080142d4 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80142d4:	b580      	push	{r7, lr}
 80142d6:	b082      	sub	sp, #8
 80142d8:	af00      	add	r7, sp, #0
 80142da:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80142dc:	4a0c      	ldr	r2, [pc, #48]	@ (8014310 <LoRaMacConfirmQueueInit+0x3c>)
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80142e2:	4b0b      	ldr	r3, [pc, #44]	@ (8014310 <LoRaMacConfirmQueueInit+0x3c>)
 80142e4:	2200      	movs	r2, #0
 80142e6:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80142ea:	4b09      	ldr	r3, [pc, #36]	@ (8014310 <LoRaMacConfirmQueueInit+0x3c>)
 80142ec:	4a09      	ldr	r2, [pc, #36]	@ (8014314 <LoRaMacConfirmQueueInit+0x40>)
 80142ee:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80142f0:	4b07      	ldr	r3, [pc, #28]	@ (8014310 <LoRaMacConfirmQueueInit+0x3c>)
 80142f2:	4a08      	ldr	r2, [pc, #32]	@ (8014314 <LoRaMacConfirmQueueInit+0x40>)
 80142f4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80142f6:	2214      	movs	r2, #20
 80142f8:	21ff      	movs	r1, #255	@ 0xff
 80142fa:	4806      	ldr	r0, [pc, #24]	@ (8014314 <LoRaMacConfirmQueueInit+0x40>)
 80142fc:	f006 fbd2 	bl	801aaa4 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014300:	4b03      	ldr	r3, [pc, #12]	@ (8014310 <LoRaMacConfirmQueueInit+0x3c>)
 8014302:	2201      	movs	r2, #1
 8014304:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014308:	bf00      	nop
 801430a:	3708      	adds	r7, #8
 801430c:	46bd      	mov	sp, r7
 801430e:	bd80      	pop	{r7, pc}
 8014310:	20001f68 	.word	0x20001f68
 8014314:	20001f74 	.word	0x20001f74

08014318 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014318:	b580      	push	{r7, lr}
 801431a:	b082      	sub	sp, #8
 801431c:	af00      	add	r7, sp, #0
 801431e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014320:	4b19      	ldr	r3, [pc, #100]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014326:	4618      	mov	r0, r3
 8014328:	f7ff ff92 	bl	8014250 <IsListFull>
 801432c:	4603      	mov	r3, r0
 801432e:	2b00      	cmp	r3, #0
 8014330:	d001      	beq.n	8014336 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014332:	2300      	movs	r3, #0
 8014334:	e024      	b.n	8014380 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014336:	4b14      	ldr	r3, [pc, #80]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014338:	689b      	ldr	r3, [r3, #8]
 801433a:	687a      	ldr	r2, [r7, #4]
 801433c:	7812      	ldrb	r2, [r2, #0]
 801433e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8014340:	4b11      	ldr	r3, [pc, #68]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014342:	689b      	ldr	r3, [r3, #8]
 8014344:	687a      	ldr	r2, [r7, #4]
 8014346:	7852      	ldrb	r2, [r2, #1]
 8014348:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801434a:	4b0f      	ldr	r3, [pc, #60]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 801434c:	689b      	ldr	r3, [r3, #8]
 801434e:	687a      	ldr	r2, [r7, #4]
 8014350:	78d2      	ldrb	r2, [r2, #3]
 8014352:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8014354:	4b0c      	ldr	r3, [pc, #48]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014356:	689b      	ldr	r3, [r3, #8]
 8014358:	687a      	ldr	r2, [r7, #4]
 801435a:	7892      	ldrb	r2, [r2, #2]
 801435c:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 801435e:	4b0a      	ldr	r3, [pc, #40]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014364:	3301      	adds	r3, #1
 8014366:	b2da      	uxtb	r2, r3
 8014368:	4b07      	ldr	r3, [pc, #28]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 801436a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801436e:	4b06      	ldr	r3, [pc, #24]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 8014370:	689b      	ldr	r3, [r3, #8]
 8014372:	4618      	mov	r0, r3
 8014374:	f7ff ff44 	bl	8014200 <IncreaseBufferPointer>
 8014378:	4603      	mov	r3, r0
 801437a:	4a03      	ldr	r2, [pc, #12]	@ (8014388 <LoRaMacConfirmQueueAdd+0x70>)
 801437c:	6093      	str	r3, [r2, #8]

    return true;
 801437e:	2301      	movs	r3, #1
}
 8014380:	4618      	mov	r0, r3
 8014382:	3708      	adds	r7, #8
 8014384:	46bd      	mov	sp, r7
 8014386:	bd80      	pop	{r7, pc}
 8014388:	20001f68 	.word	0x20001f68

0801438c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801438c:	b580      	push	{r7, lr}
 801438e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014390:	4b0e      	ldr	r3, [pc, #56]	@ (80143cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014392:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014396:	4618      	mov	r0, r3
 8014398:	f7ff ff4a 	bl	8014230 <IsListEmpty>
 801439c:	4603      	mov	r3, r0
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d001      	beq.n	80143a6 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80143a2:	2300      	movs	r3, #0
 80143a4:	e010      	b.n	80143c8 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 80143a6:	4b09      	ldr	r3, [pc, #36]	@ (80143cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80143a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80143ac:	3b01      	subs	r3, #1
 80143ae:	b2da      	uxtb	r2, r3
 80143b0:	4b06      	ldr	r3, [pc, #24]	@ (80143cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80143b2:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 80143b6:	4b05      	ldr	r3, [pc, #20]	@ (80143cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80143b8:	685b      	ldr	r3, [r3, #4]
 80143ba:	4618      	mov	r0, r3
 80143bc:	f7ff ff20 	bl	8014200 <IncreaseBufferPointer>
 80143c0:	4603      	mov	r3, r0
 80143c2:	4a02      	ldr	r2, [pc, #8]	@ (80143cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80143c4:	6053      	str	r3, [r2, #4]

    return true;
 80143c6:	2301      	movs	r3, #1
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	bd80      	pop	{r7, pc}
 80143cc:	20001f68 	.word	0x20001f68

080143d0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80143d0:	b580      	push	{r7, lr}
 80143d2:	b084      	sub	sp, #16
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	4603      	mov	r3, r0
 80143d8:	460a      	mov	r2, r1
 80143da:	71fb      	strb	r3, [r7, #7]
 80143dc:	4613      	mov	r3, r2
 80143de:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80143e0:	2300      	movs	r3, #0
 80143e2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80143e4:	4b10      	ldr	r3, [pc, #64]	@ (8014428 <LoRaMacConfirmQueueSetStatus+0x58>)
 80143e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80143ea:	4618      	mov	r0, r3
 80143ec:	f7ff ff20 	bl	8014230 <IsListEmpty>
 80143f0:	4603      	mov	r3, r0
 80143f2:	f083 0301 	eor.w	r3, r3, #1
 80143f6:	b2db      	uxtb	r3, r3
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d011      	beq.n	8014420 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80143fc:	4b0a      	ldr	r3, [pc, #40]	@ (8014428 <LoRaMacConfirmQueueSetStatus+0x58>)
 80143fe:	6859      	ldr	r1, [r3, #4]
 8014400:	4b09      	ldr	r3, [pc, #36]	@ (8014428 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014402:	689a      	ldr	r2, [r3, #8]
 8014404:	79bb      	ldrb	r3, [r7, #6]
 8014406:	4618      	mov	r0, r3
 8014408:	f7ff ff32 	bl	8014270 <GetElement>
 801440c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	2b00      	cmp	r3, #0
 8014412:	d005      	beq.n	8014420 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	79fa      	ldrb	r2, [r7, #7]
 8014418:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	2201      	movs	r2, #1
 801441e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014420:	bf00      	nop
 8014422:	3710      	adds	r7, #16
 8014424:	46bd      	mov	sp, r7
 8014426:	bd80      	pop	{r7, pc}
 8014428:	20001f68 	.word	0x20001f68

0801442c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801442c:	b580      	push	{r7, lr}
 801442e:	b084      	sub	sp, #16
 8014430:	af00      	add	r7, sp, #0
 8014432:	4603      	mov	r3, r0
 8014434:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014436:	2300      	movs	r3, #0
 8014438:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801443a:	4b10      	ldr	r3, [pc, #64]	@ (801447c <LoRaMacConfirmQueueGetStatus+0x50>)
 801443c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014440:	4618      	mov	r0, r3
 8014442:	f7ff fef5 	bl	8014230 <IsListEmpty>
 8014446:	4603      	mov	r3, r0
 8014448:	f083 0301 	eor.w	r3, r3, #1
 801444c:	b2db      	uxtb	r3, r3
 801444e:	2b00      	cmp	r3, #0
 8014450:	d00e      	beq.n	8014470 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014452:	4b0a      	ldr	r3, [pc, #40]	@ (801447c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014454:	6859      	ldr	r1, [r3, #4]
 8014456:	4b09      	ldr	r3, [pc, #36]	@ (801447c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014458:	689a      	ldr	r2, [r3, #8]
 801445a:	79fb      	ldrb	r3, [r7, #7]
 801445c:	4618      	mov	r0, r3
 801445e:	f7ff ff07 	bl	8014270 <GetElement>
 8014462:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d002      	beq.n	8014470 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	785b      	ldrb	r3, [r3, #1]
 801446e:	e000      	b.n	8014472 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014470:	2301      	movs	r3, #1
}
 8014472:	4618      	mov	r0, r3
 8014474:	3710      	adds	r7, #16
 8014476:	46bd      	mov	sp, r7
 8014478:	bd80      	pop	{r7, pc}
 801447a:	bf00      	nop
 801447c:	20001f68 	.word	0x20001f68

08014480 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014480:	b580      	push	{r7, lr}
 8014482:	b084      	sub	sp, #16
 8014484:	af00      	add	r7, sp, #0
 8014486:	4603      	mov	r3, r0
 8014488:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801448a:	4b16      	ldr	r3, [pc, #88]	@ (80144e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801448c:	685b      	ldr	r3, [r3, #4]
 801448e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8014490:	4a14      	ldr	r2, [pc, #80]	@ (80144e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014492:	79fb      	ldrb	r3, [r7, #7]
 8014494:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014498:	4b12      	ldr	r3, [pc, #72]	@ (80144e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801449a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801449e:	4618      	mov	r0, r3
 80144a0:	f7ff fec6 	bl	8014230 <IsListEmpty>
 80144a4:	4603      	mov	r3, r0
 80144a6:	f083 0301 	eor.w	r3, r3, #1
 80144aa:	b2db      	uxtb	r3, r3
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d015      	beq.n	80144dc <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	79fa      	ldrb	r2, [r7, #7]
 80144b4:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	78db      	ldrb	r3, [r3, #3]
 80144ba:	f083 0301 	eor.w	r3, r3, #1
 80144be:	b2db      	uxtb	r3, r3
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d002      	beq.n	80144ca <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	2201      	movs	r2, #1
 80144c8:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80144ca:	68f8      	ldr	r0, [r7, #12]
 80144cc:	f7ff fe98 	bl	8014200 <IncreaseBufferPointer>
 80144d0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80144d2:	4b04      	ldr	r3, [pc, #16]	@ (80144e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80144d4:	689b      	ldr	r3, [r3, #8]
 80144d6:	68fa      	ldr	r2, [r7, #12]
 80144d8:	429a      	cmp	r2, r3
 80144da:	d1e9      	bne.n	80144b0 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80144dc:	bf00      	nop
 80144de:	3710      	adds	r7, #16
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	20001f68 	.word	0x20001f68

080144e8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80144e8:	b580      	push	{r7, lr}
 80144ea:	b082      	sub	sp, #8
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	4603      	mov	r3, r0
 80144f0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80144f2:	4b09      	ldr	r3, [pc, #36]	@ (8014518 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80144f4:	6859      	ldr	r1, [r3, #4]
 80144f6:	4b08      	ldr	r3, [pc, #32]	@ (8014518 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80144f8:	689a      	ldr	r2, [r3, #8]
 80144fa:	79fb      	ldrb	r3, [r7, #7]
 80144fc:	4618      	mov	r0, r3
 80144fe:	f7ff feb7 	bl	8014270 <GetElement>
 8014502:	4603      	mov	r3, r0
 8014504:	2b00      	cmp	r3, #0
 8014506:	d001      	beq.n	801450c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014508:	2301      	movs	r3, #1
 801450a:	e000      	b.n	801450e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 801450c:	2300      	movs	r3, #0
}
 801450e:	4618      	mov	r0, r3
 8014510:	3708      	adds	r7, #8
 8014512:	46bd      	mov	sp, r7
 8014514:	bd80      	pop	{r7, pc}
 8014516:	bf00      	nop
 8014518:	20001f68 	.word	0x20001f68

0801451c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 801451c:	b580      	push	{r7, lr}
 801451e:	b084      	sub	sp, #16
 8014520:	af00      	add	r7, sp, #0
 8014522:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014524:	4b25      	ldr	r3, [pc, #148]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014526:	f893 3020 	ldrb.w	r3, [r3, #32]
 801452a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801452c:	2300      	movs	r3, #0
 801452e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014530:	f107 0308 	add.w	r3, r7, #8
 8014534:	2204      	movs	r2, #4
 8014536:	2100      	movs	r1, #0
 8014538:	4618      	mov	r0, r3
 801453a:	f006 fab3 	bl	801aaa4 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 801453e:	2300      	movs	r3, #0
 8014540:	73fb      	strb	r3, [r7, #15]
 8014542:	e032      	b.n	80145aa <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014544:	4b1d      	ldr	r3, [pc, #116]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014546:	685b      	ldr	r3, [r3, #4]
 8014548:	781a      	ldrb	r2, [r3, #0]
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801454e:	4b1b      	ldr	r3, [pc, #108]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014550:	685b      	ldr	r3, [r3, #4]
 8014552:	785a      	ldrb	r2, [r3, #1]
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014558:	4b18      	ldr	r3, [pc, #96]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801455a:	685b      	ldr	r3, [r3, #4]
 801455c:	789b      	ldrb	r3, [r3, #2]
 801455e:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014560:	7b7b      	ldrb	r3, [r7, #13]
 8014562:	2b00      	cmp	r3, #0
 8014564:	d005      	beq.n	8014572 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014566:	4b15      	ldr	r3, [pc, #84]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	689b      	ldr	r3, [r3, #8]
 801456c:	6878      	ldr	r0, [r7, #4]
 801456e:	4798      	blx	r3
 8014570:	e00b      	b.n	801458a <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014572:	4b12      	ldr	r3, [pc, #72]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014574:	685b      	ldr	r3, [r3, #4]
 8014576:	781b      	ldrb	r3, [r3, #0]
 8014578:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801457a:	4b10      	ldr	r3, [pc, #64]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801457c:	685b      	ldr	r3, [r3, #4]
 801457e:	785b      	ldrb	r3, [r3, #1]
 8014580:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014582:	4b0e      	ldr	r3, [pc, #56]	@ (80145bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014584:	685b      	ldr	r3, [r3, #4]
 8014586:	78db      	ldrb	r3, [r3, #3]
 8014588:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801458a:	f7ff feff 	bl	801438c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801458e:	7b7b      	ldrb	r3, [r7, #13]
 8014590:	f083 0301 	eor.w	r3, r3, #1
 8014594:	b2db      	uxtb	r3, r3
 8014596:	2b00      	cmp	r3, #0
 8014598:	d004      	beq.n	80145a4 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801459a:	f107 0308 	add.w	r3, r7, #8
 801459e:	4618      	mov	r0, r3
 80145a0:	f7ff feba 	bl	8014318 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80145a4:	7bfb      	ldrb	r3, [r7, #15]
 80145a6:	3301      	adds	r3, #1
 80145a8:	73fb      	strb	r3, [r7, #15]
 80145aa:	7bfa      	ldrb	r2, [r7, #15]
 80145ac:	7bbb      	ldrb	r3, [r7, #14]
 80145ae:	429a      	cmp	r2, r3
 80145b0:	d3c8      	bcc.n	8014544 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 80145b2:	bf00      	nop
 80145b4:	bf00      	nop
 80145b6:	3710      	adds	r7, #16
 80145b8:	46bd      	mov	sp, r7
 80145ba:	bd80      	pop	{r7, pc}
 80145bc:	20001f68 	.word	0x20001f68

080145c0 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80145c0:	b480      	push	{r7}
 80145c2:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80145c4:	4b03      	ldr	r3, [pc, #12]	@ (80145d4 <LoRaMacConfirmQueueGetCnt+0x14>)
 80145c6:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 80145ca:	4618      	mov	r0, r3
 80145cc:	46bd      	mov	sp, r7
 80145ce:	bc80      	pop	{r7}
 80145d0:	4770      	bx	lr
 80145d2:	bf00      	nop
 80145d4:	20001f68 	.word	0x20001f68

080145d8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80145d8:	b580      	push	{r7, lr}
 80145da:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80145dc:	4b06      	ldr	r3, [pc, #24]	@ (80145f8 <LoRaMacConfirmQueueIsFull+0x20>)
 80145de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80145e2:	4618      	mov	r0, r3
 80145e4:	f7ff fe34 	bl	8014250 <IsListFull>
 80145e8:	4603      	mov	r3, r0
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d001      	beq.n	80145f2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80145ee:	2301      	movs	r3, #1
 80145f0:	e000      	b.n	80145f4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80145f2:	2300      	movs	r3, #0
    }
}
 80145f4:	4618      	mov	r0, r3
 80145f6:	bd80      	pop	{r7, pc}
 80145f8:	20001f68 	.word	0x20001f68

080145fc <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80145fc:	b580      	push	{r7, lr}
 80145fe:	b08e      	sub	sp, #56	@ 0x38
 8014600:	af00      	add	r7, sp, #0
 8014602:	60f8      	str	r0, [r7, #12]
 8014604:	607b      	str	r3, [r7, #4]
 8014606:	460b      	mov	r3, r1
 8014608:	817b      	strh	r3, [r7, #10]
 801460a:	4613      	mov	r3, r2
 801460c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d101      	bne.n	8014618 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014614:	2309      	movs	r3, #9
 8014616:	e086      	b.n	8014726 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8014618:	2300      	movs	r3, #0
 801461a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 801461e:	2301      	movs	r3, #1
 8014620:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8014622:	2300      	movs	r3, #0
 8014624:	623b      	str	r3, [r7, #32]
 8014626:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801462a:	2200      	movs	r2, #0
 801462c:	601a      	str	r2, [r3, #0]
 801462e:	605a      	str	r2, [r3, #4]
 8014630:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8014632:	2300      	movs	r3, #0
 8014634:	613b      	str	r3, [r7, #16]
 8014636:	f107 0314 	add.w	r3, r7, #20
 801463a:	2200      	movs	r2, #0
 801463c:	601a      	str	r2, [r3, #0]
 801463e:	605a      	str	r2, [r3, #4]
 8014640:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8014642:	2301      	movs	r3, #1
 8014644:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8014646:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801464a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	b2db      	uxtb	r3, r3
 8014650:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	0a1b      	lsrs	r3, r3, #8
 8014656:	b2db      	uxtb	r3, r3
 8014658:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	0c1b      	lsrs	r3, r3, #16
 801465e:	b2db      	uxtb	r3, r3
 8014660:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	0e1b      	lsrs	r3, r3, #24
 8014666:	b2db      	uxtb	r3, r3
 8014668:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801466a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801466c:	b2db      	uxtb	r3, r3
 801466e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014672:	0a1b      	lsrs	r3, r3, #8
 8014674:	b2db      	uxtb	r3, r3
 8014676:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801467a:	0c1b      	lsrs	r3, r3, #16
 801467c:	b2db      	uxtb	r3, r3
 801467e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014682:	0e1b      	lsrs	r3, r3, #24
 8014684:	b2db      	uxtb	r3, r3
 8014686:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014688:	e048      	b.n	801471c <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 801468a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801468c:	b2db      	uxtb	r3, r3
 801468e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8014690:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014692:	3301      	adds	r3, #1
 8014694:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8014696:	f107 0320 	add.w	r3, r7, #32
 801469a:	7a7a      	ldrb	r2, [r7, #9]
 801469c:	f107 0010 	add.w	r0, r7, #16
 80146a0:	2110      	movs	r1, #16
 80146a2:	f7f8 f9db 	bl	800ca5c <SecureElementAesEncrypt>
 80146a6:	4603      	mov	r3, r0
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d001      	beq.n	80146b0 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80146ac:	230e      	movs	r3, #14
 80146ae:	e03a      	b.n	8014726 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80146b0:	2300      	movs	r3, #0
 80146b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80146b6:	e01e      	b.n	80146f6 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80146b8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80146bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146c0:	4413      	add	r3, r2
 80146c2:	461a      	mov	r2, r3
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	4413      	add	r3, r2
 80146c8:	7819      	ldrb	r1, [r3, #0]
 80146ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146ce:	3338      	adds	r3, #56	@ 0x38
 80146d0:	443b      	add	r3, r7
 80146d2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80146d6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80146da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146de:	4403      	add	r3, r0
 80146e0:	4618      	mov	r0, r3
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	4403      	add	r3, r0
 80146e6:	404a      	eors	r2, r1
 80146e8:	b2d2      	uxtb	r2, r2
 80146ea:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80146ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146f0:	3301      	adds	r3, #1
 80146f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80146f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146fa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80146fe:	2a10      	cmp	r2, #16
 8014700:	bfa8      	it	ge
 8014702:	2210      	movge	r2, #16
 8014704:	b212      	sxth	r2, r2
 8014706:	4293      	cmp	r3, r2
 8014708:	dbd6      	blt.n	80146b8 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 801470a:	897b      	ldrh	r3, [r7, #10]
 801470c:	3b10      	subs	r3, #16
 801470e:	b29b      	uxth	r3, r3
 8014710:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8014712:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014716:	3310      	adds	r3, #16
 8014718:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 801471c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014720:	2b00      	cmp	r3, #0
 8014722:	dcb2      	bgt.n	801468a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014724:	2300      	movs	r3, #0
}
 8014726:	4618      	mov	r0, r3
 8014728:	3738      	adds	r7, #56	@ 0x38
 801472a:	46bd      	mov	sp, r7
 801472c:	bd80      	pop	{r7, pc}

0801472e <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801472e:	b490      	push	{r4, r7}
 8014730:	b082      	sub	sp, #8
 8014732:	af00      	add	r7, sp, #0
 8014734:	4604      	mov	r4, r0
 8014736:	4608      	mov	r0, r1
 8014738:	4611      	mov	r1, r2
 801473a:	461a      	mov	r2, r3
 801473c:	4623      	mov	r3, r4
 801473e:	80fb      	strh	r3, [r7, #6]
 8014740:	4603      	mov	r3, r0
 8014742:	717b      	strb	r3, [r7, #5]
 8014744:	460b      	mov	r3, r1
 8014746:	713b      	strb	r3, [r7, #4]
 8014748:	4613      	mov	r3, r2
 801474a:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801474c:	69bb      	ldr	r3, [r7, #24]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d101      	bne.n	8014756 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014752:	2309      	movs	r3, #9
 8014754:	e04e      	b.n	80147f4 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8014756:	69bb      	ldr	r3, [r7, #24]
 8014758:	2249      	movs	r2, #73	@ 0x49
 801475a:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 801475c:	69bb      	ldr	r3, [r7, #24]
 801475e:	3301      	adds	r3, #1
 8014760:	2200      	movs	r2, #0
 8014762:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8014764:	69bb      	ldr	r3, [r7, #24]
 8014766:	3302      	adds	r3, #2
 8014768:	2200      	movs	r2, #0
 801476a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801476c:	69bb      	ldr	r3, [r7, #24]
 801476e:	3303      	adds	r3, #3
 8014770:	2200      	movs	r2, #0
 8014772:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8014774:	69bb      	ldr	r3, [r7, #24]
 8014776:	3304      	adds	r3, #4
 8014778:	2200      	movs	r2, #0
 801477a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801477c:	69bb      	ldr	r3, [r7, #24]
 801477e:	3305      	adds	r3, #5
 8014780:	78fa      	ldrb	r2, [r7, #3]
 8014782:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8014784:	69bb      	ldr	r3, [r7, #24]
 8014786:	3306      	adds	r3, #6
 8014788:	693a      	ldr	r2, [r7, #16]
 801478a:	b2d2      	uxtb	r2, r2
 801478c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801478e:	693b      	ldr	r3, [r7, #16]
 8014790:	0a1a      	lsrs	r2, r3, #8
 8014792:	69bb      	ldr	r3, [r7, #24]
 8014794:	3307      	adds	r3, #7
 8014796:	b2d2      	uxtb	r2, r2
 8014798:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801479a:	693b      	ldr	r3, [r7, #16]
 801479c:	0c1a      	lsrs	r2, r3, #16
 801479e:	69bb      	ldr	r3, [r7, #24]
 80147a0:	3308      	adds	r3, #8
 80147a2:	b2d2      	uxtb	r2, r2
 80147a4:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80147a6:	693b      	ldr	r3, [r7, #16]
 80147a8:	0e1a      	lsrs	r2, r3, #24
 80147aa:	69bb      	ldr	r3, [r7, #24]
 80147ac:	3309      	adds	r3, #9
 80147ae:	b2d2      	uxtb	r2, r2
 80147b0:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80147b2:	69bb      	ldr	r3, [r7, #24]
 80147b4:	330a      	adds	r3, #10
 80147b6:	697a      	ldr	r2, [r7, #20]
 80147b8:	b2d2      	uxtb	r2, r2
 80147ba:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80147bc:	697b      	ldr	r3, [r7, #20]
 80147be:	0a1a      	lsrs	r2, r3, #8
 80147c0:	69bb      	ldr	r3, [r7, #24]
 80147c2:	330b      	adds	r3, #11
 80147c4:	b2d2      	uxtb	r2, r2
 80147c6:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80147c8:	697b      	ldr	r3, [r7, #20]
 80147ca:	0c1a      	lsrs	r2, r3, #16
 80147cc:	69bb      	ldr	r3, [r7, #24]
 80147ce:	330c      	adds	r3, #12
 80147d0:	b2d2      	uxtb	r2, r2
 80147d2:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80147d4:	697b      	ldr	r3, [r7, #20]
 80147d6:	0e1a      	lsrs	r2, r3, #24
 80147d8:	69bb      	ldr	r3, [r7, #24]
 80147da:	330d      	adds	r3, #13
 80147dc:	b2d2      	uxtb	r2, r2
 80147de:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80147e0:	69bb      	ldr	r3, [r7, #24]
 80147e2:	330e      	adds	r3, #14
 80147e4:	2200      	movs	r2, #0
 80147e6:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80147e8:	69bb      	ldr	r3, [r7, #24]
 80147ea:	330f      	adds	r3, #15
 80147ec:	88fa      	ldrh	r2, [r7, #6]
 80147ee:	b2d2      	uxtb	r2, r2
 80147f0:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80147f2:	2300      	movs	r3, #0
}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3708      	adds	r7, #8
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bc90      	pop	{r4, r7}
 80147fc:	4770      	bx	lr

080147fe <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80147fe:	b590      	push	{r4, r7, lr}
 8014800:	b08b      	sub	sp, #44	@ 0x2c
 8014802:	af04      	add	r7, sp, #16
 8014804:	6078      	str	r0, [r7, #4]
 8014806:	4608      	mov	r0, r1
 8014808:	4611      	mov	r1, r2
 801480a:	461a      	mov	r2, r3
 801480c:	4603      	mov	r3, r0
 801480e:	807b      	strh	r3, [r7, #2]
 8014810:	460b      	mov	r3, r1
 8014812:	707b      	strb	r3, [r7, #1]
 8014814:	4613      	mov	r3, r2
 8014816:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	2b00      	cmp	r3, #0
 801481c:	d002      	beq.n	8014824 <ComputeCmacB0+0x26>
 801481e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014820:	2b00      	cmp	r3, #0
 8014822:	d101      	bne.n	8014828 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014824:	2309      	movs	r3, #9
 8014826:	e024      	b.n	8014872 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014828:	887b      	ldrh	r3, [r7, #2]
 801482a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801482e:	d901      	bls.n	8014834 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014830:	230d      	movs	r3, #13
 8014832:	e01e      	b.n	8014872 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8014834:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8014838:	783a      	ldrb	r2, [r7, #0]
 801483a:	7879      	ldrb	r1, [r7, #1]
 801483c:	8878      	ldrh	r0, [r7, #2]
 801483e:	f107 0308 	add.w	r3, r7, #8
 8014842:	9302      	str	r3, [sp, #8]
 8014844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014846:	9301      	str	r3, [sp, #4]
 8014848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801484a:	9300      	str	r3, [sp, #0]
 801484c:	4623      	mov	r3, r4
 801484e:	f7ff ff6e 	bl	801472e <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8014852:	887a      	ldrh	r2, [r7, #2]
 8014854:	7879      	ldrb	r1, [r7, #1]
 8014856:	f107 0008 	add.w	r0, r7, #8
 801485a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801485c:	9300      	str	r3, [sp, #0]
 801485e:	460b      	mov	r3, r1
 8014860:	6879      	ldr	r1, [r7, #4]
 8014862:	f7f8 f8b5 	bl	800c9d0 <SecureElementComputeAesCmac>
 8014866:	4603      	mov	r3, r0
 8014868:	2b00      	cmp	r3, #0
 801486a:	d001      	beq.n	8014870 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801486c:	230e      	movs	r3, #14
 801486e:	e000      	b.n	8014872 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014870:	2300      	movs	r3, #0
}
 8014872:	4618      	mov	r0, r3
 8014874:	371c      	adds	r7, #28
 8014876:	46bd      	mov	sp, r7
 8014878:	bd90      	pop	{r4, r7, pc}

0801487a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801487a:	b590      	push	{r4, r7, lr}
 801487c:	b0cd      	sub	sp, #308	@ 0x134
 801487e:	af04      	add	r7, sp, #16
 8014880:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8014884:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8014888:	6020      	str	r0, [r4, #0]
 801488a:	460c      	mov	r4, r1
 801488c:	4610      	mov	r0, r2
 801488e:	4619      	mov	r1, r3
 8014890:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014894:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014898:	4622      	mov	r2, r4
 801489a:	801a      	strh	r2, [r3, #0]
 801489c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148a0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80148a4:	4602      	mov	r2, r0
 80148a6:	701a      	strb	r2, [r3, #0]
 80148a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80148b0:	460a      	mov	r2, r1
 80148b2:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80148b4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148b8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80148bc:	681b      	ldr	r3, [r3, #0]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d101      	bne.n	80148c6 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80148c2:	2309      	movs	r3, #9
 80148c4:	e063      	b.n	801498e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80148c6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148ca:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80148ce:	881b      	ldrh	r3, [r3, #0]
 80148d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80148d4:	d901      	bls.n	80148da <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80148d6:	230d      	movs	r3, #13
 80148d8:	e059      	b.n	801498e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80148da:	f107 030c 	add.w	r3, r7, #12
 80148de:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80148e2:	2100      	movs	r1, #0
 80148e4:	4618      	mov	r0, r3
 80148e6:	f006 f8dd 	bl	801aaa4 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80148ea:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80148ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80148f6:	781a      	ldrb	r2, [r3, #0]
 80148f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80148fc:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014900:	7819      	ldrb	r1, [r3, #0]
 8014902:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014906:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801490a:	8818      	ldrh	r0, [r3, #0]
 801490c:	f107 030c 	add.w	r3, r7, #12
 8014910:	9302      	str	r3, [sp, #8]
 8014912:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8014916:	9301      	str	r3, [sp, #4]
 8014918:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801491c:	9300      	str	r3, [sp, #0]
 801491e:	4623      	mov	r3, r4
 8014920:	f7ff ff05 	bl	801472e <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8014924:	f107 030c 	add.w	r3, r7, #12
 8014928:	3310      	adds	r3, #16
 801492a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801492e:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8014932:	8812      	ldrh	r2, [r2, #0]
 8014934:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8014938:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 801493c:	6809      	ldr	r1, [r1, #0]
 801493e:	4618      	mov	r0, r3
 8014940:	f006 f875 	bl	801aa2e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8014944:	2306      	movs	r3, #6
 8014946:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801494a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801494e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014952:	881b      	ldrh	r3, [r3, #0]
 8014954:	3310      	adds	r3, #16
 8014956:	4619      	mov	r1, r3
 8014958:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801495c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014960:	781b      	ldrb	r3, [r3, #0]
 8014962:	f107 000c 	add.w	r0, r7, #12
 8014966:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 801496a:	f7f8 f84b 	bl	800ca04 <SecureElementVerifyAesCmac>
 801496e:	4603      	mov	r3, r0
 8014970:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8014974:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014978:	2b00      	cmp	r3, #0
 801497a:	d101      	bne.n	8014980 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801497c:	2300      	movs	r3, #0
 801497e:	e006      	b.n	801498e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014980:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014984:	2b01      	cmp	r3, #1
 8014986:	d101      	bne.n	801498c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014988:	2301      	movs	r3, #1
 801498a:	e000      	b.n	801498e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801498c:	230e      	movs	r3, #14
}
 801498e:	4618      	mov	r0, r3
 8014990:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8014994:	46bd      	mov	sp, r7
 8014996:	bd90      	pop	{r4, r7, pc}

08014998 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8014998:	b480      	push	{r7}
 801499a:	b085      	sub	sp, #20
 801499c:	af00      	add	r7, sp, #0
 801499e:	4603      	mov	r3, r0
 80149a0:	6039      	str	r1, [r7, #0]
 80149a2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80149a4:	2300      	movs	r3, #0
 80149a6:	73fb      	strb	r3, [r7, #15]
 80149a8:	e011      	b.n	80149ce <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80149aa:	7bfb      	ldrb	r3, [r7, #15]
 80149ac:	4a0c      	ldr	r2, [pc, #48]	@ (80149e0 <GetKeyAddrItem+0x48>)
 80149ae:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80149b2:	79fa      	ldrb	r2, [r7, #7]
 80149b4:	429a      	cmp	r2, r3
 80149b6:	d107      	bne.n	80149c8 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80149b8:	7bfb      	ldrb	r3, [r7, #15]
 80149ba:	009b      	lsls	r3, r3, #2
 80149bc:	4a08      	ldr	r2, [pc, #32]	@ (80149e0 <GetKeyAddrItem+0x48>)
 80149be:	441a      	add	r2, r3
 80149c0:	683b      	ldr	r3, [r7, #0]
 80149c2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80149c4:	2300      	movs	r3, #0
 80149c6:	e006      	b.n	80149d6 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80149c8:	7bfb      	ldrb	r3, [r7, #15]
 80149ca:	3301      	adds	r3, #1
 80149cc:	73fb      	strb	r3, [r7, #15]
 80149ce:	7bfb      	ldrb	r3, [r7, #15]
 80149d0:	2b01      	cmp	r3, #1
 80149d2:	d9ea      	bls.n	80149aa <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80149d4:	230b      	movs	r3, #11
}
 80149d6:	4618      	mov	r0, r3
 80149d8:	3714      	adds	r7, #20
 80149da:	46bd      	mov	sp, r7
 80149dc:	bc80      	pop	{r7}
 80149de:	4770      	bx	lr
 80149e0:	20000124 	.word	0x20000124

080149e4 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80149e4:	b580      	push	{r7, lr}
 80149e6:	b088      	sub	sp, #32
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	60b9      	str	r1, [r7, #8]
 80149ec:	607a      	str	r2, [r7, #4]
 80149ee:	461a      	mov	r2, r3
 80149f0:	4603      	mov	r3, r0
 80149f2:	73fb      	strb	r3, [r7, #15]
 80149f4:	4613      	mov	r3, r2
 80149f6:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80149f8:	2300      	movs	r3, #0
 80149fa:	613b      	str	r3, [r7, #16]
 80149fc:	f107 0314 	add.w	r3, r7, #20
 8014a00:	2200      	movs	r2, #0
 8014a02:	601a      	str	r2, [r3, #0]
 8014a04:	605a      	str	r2, [r3, #4]
 8014a06:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8014a08:	7bfb      	ldrb	r3, [r7, #15]
 8014a0a:	2b08      	cmp	r3, #8
 8014a0c:	d002      	beq.n	8014a14 <DeriveSessionKey10x+0x30>
 8014a0e:	2b09      	cmp	r3, #9
 8014a10:	d003      	beq.n	8014a1a <DeriveSessionKey10x+0x36>
 8014a12:	e005      	b.n	8014a20 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8014a14:	2301      	movs	r3, #1
 8014a16:	743b      	strb	r3, [r7, #16]
            break;
 8014a18:	e004      	b.n	8014a24 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014a1a:	2302      	movs	r3, #2
 8014a1c:	743b      	strb	r3, [r7, #16]
            break;
 8014a1e:	e001      	b.n	8014a24 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014a20:	230a      	movs	r3, #10
 8014a22:	e02a      	b.n	8014a7a <DeriveSessionKey10x+0x96>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014a24:	68bb      	ldr	r3, [r7, #8]
 8014a26:	b2db      	uxtb	r3, r3
 8014a28:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	0a1b      	lsrs	r3, r3, #8
 8014a2e:	b2db      	uxtb	r3, r3
 8014a30:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8014a32:	68bb      	ldr	r3, [r7, #8]
 8014a34:	0c1b      	lsrs	r3, r3, #16
 8014a36:	b2db      	uxtb	r3, r3
 8014a38:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	b2db      	uxtb	r3, r3
 8014a3e:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	0a1b      	lsrs	r3, r3, #8
 8014a44:	b2db      	uxtb	r3, r3
 8014a46:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	0c1b      	lsrs	r3, r3, #16
 8014a4c:	b2db      	uxtb	r3, r3
 8014a4e:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014a50:	89bb      	ldrh	r3, [r7, #12]
 8014a52:	b2db      	uxtb	r3, r3
 8014a54:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8014a56:	89bb      	ldrh	r3, [r7, #12]
 8014a58:	0a1b      	lsrs	r3, r3, #8
 8014a5a:	b29b      	uxth	r3, r3
 8014a5c:	b2db      	uxtb	r3, r3
 8014a5e:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014a60:	7bfa      	ldrb	r2, [r7, #15]
 8014a62:	f107 0310 	add.w	r3, r7, #16
 8014a66:	2101      	movs	r1, #1
 8014a68:	4618      	mov	r0, r3
 8014a6a:	f7f8 f877 	bl	800cb5c <SecureElementDeriveAndStoreKey>
 8014a6e:	4603      	mov	r3, r0
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d001      	beq.n	8014a78 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a74:	230e      	movs	r3, #14
 8014a76:	e000      	b.n	8014a7a <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014a78:	2300      	movs	r3, #0
}
 8014a7a:	4618      	mov	r0, r3
 8014a7c:	3720      	adds	r7, #32
 8014a7e:	46bd      	mov	sp, r7
 8014a80:	bd80      	pop	{r7, pc}
	...

08014a84 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8014a84:	b480      	push	{r7}
 8014a86:	b083      	sub	sp, #12
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	4603      	mov	r3, r0
 8014a8c:	6039      	str	r1, [r7, #0]
 8014a8e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8014a90:	683b      	ldr	r3, [r7, #0]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d101      	bne.n	8014a9a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014a96:	2309      	movs	r3, #9
 8014a98:	e029      	b.n	8014aee <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8014a9a:	79fb      	ldrb	r3, [r7, #7]
 8014a9c:	3b01      	subs	r3, #1
 8014a9e:	2b03      	cmp	r3, #3
 8014aa0:	d822      	bhi.n	8014ae8 <GetLastFcntDown+0x64>
 8014aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8014aa8 <GetLastFcntDown+0x24>)
 8014aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014aa8:	08014ab9 	.word	0x08014ab9
 8014aac:	08014ac5 	.word	0x08014ac5
 8014ab0:	08014ad1 	.word	0x08014ad1
 8014ab4:	08014add 	.word	0x08014add
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8014ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8014af8 <GetLastFcntDown+0x74>)
 8014aba:	681b      	ldr	r3, [r3, #0]
 8014abc:	691a      	ldr	r2, [r3, #16]
 8014abe:	683b      	ldr	r3, [r7, #0]
 8014ac0:	601a      	str	r2, [r3, #0]
            break;
 8014ac2:	e013      	b.n	8014aec <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8014ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8014af8 <GetLastFcntDown+0x74>)
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	695a      	ldr	r2, [r3, #20]
 8014aca:	683b      	ldr	r3, [r7, #0]
 8014acc:	601a      	str	r2, [r3, #0]
            break;
 8014ace:	e00d      	b.n	8014aec <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8014ad0:	4b09      	ldr	r3, [pc, #36]	@ (8014af8 <GetLastFcntDown+0x74>)
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	699a      	ldr	r2, [r3, #24]
 8014ad6:	683b      	ldr	r3, [r7, #0]
 8014ad8:	601a      	str	r2, [r3, #0]
            break;
 8014ada:	e007      	b.n	8014aec <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8014adc:	4b06      	ldr	r3, [pc, #24]	@ (8014af8 <GetLastFcntDown+0x74>)
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	69da      	ldr	r2, [r3, #28]
 8014ae2:	683b      	ldr	r3, [r7, #0]
 8014ae4:	601a      	str	r2, [r3, #0]
            break;
 8014ae6:	e001      	b.n	8014aec <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8014ae8:	2305      	movs	r3, #5
 8014aea:	e000      	b.n	8014aee <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014aec:	2300      	movs	r3, #0
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	370c      	adds	r7, #12
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bc80      	pop	{r7}
 8014af6:	4770      	bx	lr
 8014af8:	20001f8c 	.word	0x20001f8c

08014afc <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b084      	sub	sp, #16
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	4603      	mov	r3, r0
 8014b04:	6039      	str	r1, [r7, #0]
 8014b06:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014b08:	2300      	movs	r3, #0
 8014b0a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014b0c:	f107 020c 	add.w	r2, r7, #12
 8014b10:	79fb      	ldrb	r3, [r7, #7]
 8014b12:	4611      	mov	r1, r2
 8014b14:	4618      	mov	r0, r3
 8014b16:	f7ff ffb5 	bl	8014a84 <GetLastFcntDown>
 8014b1a:	4603      	mov	r3, r0
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d001      	beq.n	8014b24 <CheckFCntDown+0x28>
    {
        return false;
 8014b20:	2300      	movs	r3, #0
 8014b22:	e00a      	b.n	8014b3a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	683a      	ldr	r2, [r7, #0]
 8014b28:	429a      	cmp	r2, r3
 8014b2a:	d803      	bhi.n	8014b34 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8014b2c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8014b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b32:	d101      	bne.n	8014b38 <CheckFCntDown+0x3c>
    {
        return true;
 8014b34:	2301      	movs	r3, #1
 8014b36:	e000      	b.n	8014b3a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014b38:	2300      	movs	r3, #0
    }
}
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	3710      	adds	r7, #16
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}
	...

08014b44 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014b44:	b480      	push	{r7}
 8014b46:	b083      	sub	sp, #12
 8014b48:	af00      	add	r7, sp, #0
 8014b4a:	4603      	mov	r3, r0
 8014b4c:	6039      	str	r1, [r7, #0]
 8014b4e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8014b50:	79fb      	ldrb	r3, [r7, #7]
 8014b52:	3b01      	subs	r3, #1
 8014b54:	2b03      	cmp	r3, #3
 8014b56:	d82b      	bhi.n	8014bb0 <UpdateFCntDown+0x6c>
 8014b58:	a201      	add	r2, pc, #4	@ (adr r2, 8014b60 <UpdateFCntDown+0x1c>)
 8014b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b5e:	bf00      	nop
 8014b60:	08014b71 	.word	0x08014b71
 8014b64:	08014b83 	.word	0x08014b83
 8014b68:	08014b95 	.word	0x08014b95
 8014b6c:	08014ba7 	.word	0x08014ba7
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8014b70:	4b12      	ldr	r3, [pc, #72]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	683a      	ldr	r2, [r7, #0]
 8014b76:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8014b78:	4b10      	ldr	r3, [pc, #64]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	683a      	ldr	r2, [r7, #0]
 8014b7e:	621a      	str	r2, [r3, #32]
            break;
 8014b80:	e017      	b.n	8014bb2 <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8014b82:	4b0e      	ldr	r3, [pc, #56]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	683a      	ldr	r2, [r7, #0]
 8014b88:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8014b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	683a      	ldr	r2, [r7, #0]
 8014b90:	621a      	str	r2, [r3, #32]
            break;
 8014b92:	e00e      	b.n	8014bb2 <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8014b94:	4b09      	ldr	r3, [pc, #36]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	683a      	ldr	r2, [r7, #0]
 8014b9a:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 8014b9c:	4b07      	ldr	r3, [pc, #28]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	683a      	ldr	r2, [r7, #0]
 8014ba2:	621a      	str	r2, [r3, #32]
            break;
 8014ba4:	e005      	b.n	8014bb2 <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8014ba6:	4b05      	ldr	r3, [pc, #20]	@ (8014bbc <UpdateFCntDown+0x78>)
 8014ba8:	681b      	ldr	r3, [r3, #0]
 8014baa:	683a      	ldr	r2, [r7, #0]
 8014bac:	61da      	str	r2, [r3, #28]
            break;
 8014bae:	e000      	b.n	8014bb2 <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8014bb0:	bf00      	nop
    }
}
 8014bb2:	bf00      	nop
 8014bb4:	370c      	adds	r7, #12
 8014bb6:	46bd      	mov	sp, r7
 8014bb8:	bc80      	pop	{r7}
 8014bba:	4770      	bx	lr
 8014bbc:	20001f8c 	.word	0x20001f8c

08014bc0 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8014bc0:	b480      	push	{r7}
 8014bc2:	b083      	sub	sp, #12
 8014bc4:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8014bc6:	4b18      	ldr	r3, [pc, #96]	@ (8014c28 <ResetFCnts+0x68>)
 8014bc8:	681b      	ldr	r3, [r3, #0]
 8014bca:	2200      	movs	r2, #0
 8014bcc:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014bce:	4b16      	ldr	r3, [pc, #88]	@ (8014c28 <ResetFCnts+0x68>)
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8014bd6:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014bd8:	4b13      	ldr	r3, [pc, #76]	@ (8014c28 <ResetFCnts+0x68>)
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8014be0:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014be2:	4b11      	ldr	r3, [pc, #68]	@ (8014c28 <ResetFCnts+0x68>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	f04f 32ff 	mov.w	r2, #4294967295
 8014bea:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8014bec:	4b0e      	ldr	r3, [pc, #56]	@ (8014c28 <ResetFCnts+0x68>)
 8014bee:	681a      	ldr	r2, [r3, #0]
 8014bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8014c28 <ResetFCnts+0x68>)
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	6992      	ldr	r2, [r2, #24]
 8014bf6:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014bf8:	2300      	movs	r3, #0
 8014bfa:	607b      	str	r3, [r7, #4]
 8014bfc:	e00b      	b.n	8014c16 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 8014bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8014c28 <ResetFCnts+0x68>)
 8014c00:	681a      	ldr	r2, [r3, #0]
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	3306      	adds	r3, #6
 8014c06:	009b      	lsls	r3, r3, #2
 8014c08:	4413      	add	r3, r2
 8014c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8014c0e:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	3301      	adds	r3, #1
 8014c14:	607b      	str	r3, [r7, #4]
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	ddf0      	ble.n	8014bfe <ResetFCnts+0x3e>
    }
}
 8014c1c:	bf00      	nop
 8014c1e:	bf00      	nop
 8014c20:	370c      	adds	r7, #12
 8014c22:	46bd      	mov	sp, r7
 8014c24:	bc80      	pop	{r7}
 8014c26:	4770      	bx	lr
 8014c28:	20001f8c 	.word	0x20001f8c

08014c2c <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8014c2c:	b480      	push	{r7}
 8014c2e:	b083      	sub	sp, #12
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8014c34:	4b06      	ldr	r3, [pc, #24]	@ (8014c50 <IsJoinNonce10xOk+0x24>)
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	689b      	ldr	r3, [r3, #8]
 8014c3a:	687a      	ldr	r2, [r7, #4]
 8014c3c:	429a      	cmp	r2, r3
 8014c3e:	bf8c      	ite	hi
 8014c40:	2301      	movhi	r3, #1
 8014c42:	2300      	movls	r3, #0
 8014c44:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8014c46:	4618      	mov	r0, r3
 8014c48:	370c      	adds	r7, #12
 8014c4a:	46bd      	mov	sp, r7
 8014c4c:	bc80      	pop	{r7}
 8014c4e:	4770      	bx	lr
 8014c50:	20001f8c 	.word	0x20001f8c

08014c54 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8014c54:	b580      	push	{r7, lr}
 8014c56:	b082      	sub	sp, #8
 8014c58:	af00      	add	r7, sp, #0
 8014c5a:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d101      	bne.n	8014c66 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8014c62:	2308      	movs	r3, #8
 8014c64:	e01c      	b.n	8014ca0 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8014c66:	4a10      	ldr	r2, [pc, #64]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	2228      	movs	r2, #40	@ 0x28
 8014c72:	2100      	movs	r1, #0
 8014c74:	4618      	mov	r0, r3
 8014c76:	f005 ff15 	bl	801aaa4 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	2201      	movs	r2, #1
 8014c80:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8014c82:	4b09      	ldr	r3, [pc, #36]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c84:	681b      	ldr	r3, [r3, #0]
 8014c86:	2201      	movs	r2, #1
 8014c88:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8014c8a:	4b07      	ldr	r3, [pc, #28]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	2201      	movs	r2, #1
 8014c90:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8014c92:	4b05      	ldr	r3, [pc, #20]	@ (8014ca8 <LoRaMacCryptoInit+0x54>)
 8014c94:	681b      	ldr	r3, [r3, #0]
 8014c96:	2200      	movs	r2, #0
 8014c98:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8014c9a:	f7ff ff91 	bl	8014bc0 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8014c9e:	2300      	movs	r3, #0
}
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	3708      	adds	r7, #8
 8014ca4:	46bd      	mov	sp, r7
 8014ca6:	bd80      	pop	{r7, pc}
 8014ca8:	20001f8c 	.word	0x20001f8c

08014cac <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8014cac:	b480      	push	{r7}
 8014cae:	b083      	sub	sp, #12
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8014cb4:	4b04      	ldr	r3, [pc, #16]	@ (8014cc8 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	687a      	ldr	r2, [r7, #4]
 8014cba:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8014cbc:	2300      	movs	r3, #0
}
 8014cbe:	4618      	mov	r0, r3
 8014cc0:	370c      	adds	r7, #12
 8014cc2:	46bd      	mov	sp, r7
 8014cc4:	bc80      	pop	{r7}
 8014cc6:	4770      	bx	lr
 8014cc8:	20001f8c 	.word	0x20001f8c

08014ccc <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8014ccc:	b480      	push	{r7}
 8014cce:	b083      	sub	sp, #12
 8014cd0:	af00      	add	r7, sp, #0
 8014cd2:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d101      	bne.n	8014cde <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014cda:	2309      	movs	r3, #9
 8014cdc:	e006      	b.n	8014cec <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8014cde:	4b06      	ldr	r3, [pc, #24]	@ (8014cf8 <LoRaMacCryptoGetFCntUp+0x2c>)
 8014ce0:	681b      	ldr	r3, [r3, #0]
 8014ce2:	68db      	ldr	r3, [r3, #12]
 8014ce4:	1c5a      	adds	r2, r3, #1
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8014cea:	2300      	movs	r3, #0
}
 8014cec:	4618      	mov	r0, r3
 8014cee:	370c      	adds	r7, #12
 8014cf0:	46bd      	mov	sp, r7
 8014cf2:	bc80      	pop	{r7}
 8014cf4:	4770      	bx	lr
 8014cf6:	bf00      	nop
 8014cf8:	20001f8c 	.word	0x20001f8c

08014cfc <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b088      	sub	sp, #32
 8014d00:	af00      	add	r7, sp, #0
 8014d02:	4603      	mov	r3, r0
 8014d04:	60b9      	str	r1, [r7, #8]
 8014d06:	607a      	str	r2, [r7, #4]
 8014d08:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8014d0e:	2300      	movs	r3, #0
 8014d10:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8014d12:	2312      	movs	r3, #18
 8014d14:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d101      	bne.n	8014d20 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014d1c:	2309      	movs	r3, #9
 8014d1e:	e035      	b.n	8014d8c <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8014d20:	f107 0214 	add.w	r2, r7, #20
 8014d24:	7bfb      	ldrb	r3, [r7, #15]
 8014d26:	4611      	mov	r1, r2
 8014d28:	4618      	mov	r0, r3
 8014d2a:	f7ff feab 	bl	8014a84 <GetLastFcntDown>
 8014d2e:	4603      	mov	r3, r0
 8014d30:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8014d32:	7efb      	ldrb	r3, [r7, #27]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d001      	beq.n	8014d3c <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8014d38:	7efb      	ldrb	r3, [r7, #27]
 8014d3a:	e027      	b.n	8014d8c <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8014d3c:	697b      	ldr	r3, [r7, #20]
 8014d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d42:	d103      	bne.n	8014d4c <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	68ba      	ldr	r2, [r7, #8]
 8014d48:	601a      	str	r2, [r3, #0]
 8014d4a:	e01e      	b.n	8014d8a <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014d4c:	697b      	ldr	r3, [r7, #20]
 8014d4e:	b29b      	uxth	r3, r3
 8014d50:	68ba      	ldr	r2, [r7, #8]
 8014d52:	1ad3      	subs	r3, r2, r3
 8014d54:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8014d56:	69fb      	ldr	r3, [r7, #28]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	dd05      	ble.n	8014d68 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014d5c:	697a      	ldr	r2, [r7, #20]
 8014d5e:	69fb      	ldr	r3, [r7, #28]
 8014d60:	441a      	add	r2, r3
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	601a      	str	r2, [r3, #0]
 8014d66:	e010      	b.n	8014d8a <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8014d68:	69fb      	ldr	r3, [r7, #28]
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d104      	bne.n	8014d78 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8014d6e:	697a      	ldr	r2, [r7, #20]
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8014d74:	2307      	movs	r3, #7
 8014d76:	e009      	b.n	8014d8c <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014d78:	697b      	ldr	r3, [r7, #20]
 8014d7a:	0c1b      	lsrs	r3, r3, #16
 8014d7c:	041b      	lsls	r3, r3, #16
 8014d7e:	68ba      	ldr	r2, [r7, #8]
 8014d80:	4413      	add	r3, r2
 8014d82:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014d8a:	2300      	movs	r3, #0
}
 8014d8c:	4618      	mov	r0, r3
 8014d8e:	3720      	adds	r7, #32
 8014d90:	46bd      	mov	sp, r7
 8014d92:	bd80      	pop	{r7, pc}

08014d94 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8014d94:	b480      	push	{r7}
 8014d96:	b085      	sub	sp, #20
 8014d98:	af00      	add	r7, sp, #0
 8014d9a:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d101      	bne.n	8014da6 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014da2:	2309      	movs	r3, #9
 8014da4:	e019      	b.n	8014dda <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014da6:	2300      	movs	r3, #0
 8014da8:	60fb      	str	r3, [r7, #12]
 8014daa:	e012      	b.n	8014dd2 <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8014dac:	4b0d      	ldr	r3, [pc, #52]	@ (8014de4 <LoRaMacCryptoSetMulticastReference+0x50>)
 8014dae:	6819      	ldr	r1, [r3, #0]
 8014db0:	68fa      	ldr	r2, [r7, #12]
 8014db2:	4613      	mov	r3, r2
 8014db4:	005b      	lsls	r3, r3, #1
 8014db6:	4413      	add	r3, r2
 8014db8:	011b      	lsls	r3, r3, #4
 8014dba:	461a      	mov	r2, r3
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	4413      	add	r3, r2
 8014dc0:	68fa      	ldr	r2, [r7, #12]
 8014dc2:	3206      	adds	r2, #6
 8014dc4:	0092      	lsls	r2, r2, #2
 8014dc6:	440a      	add	r2, r1
 8014dc8:	3204      	adds	r2, #4
 8014dca:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	3301      	adds	r3, #1
 8014dd0:	60fb      	str	r3, [r7, #12]
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	dde9      	ble.n	8014dac <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014dd8:	2300      	movs	r3, #0
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	3714      	adds	r7, #20
 8014dde:	46bd      	mov	sp, r7
 8014de0:	bc80      	pop	{r7}
 8014de2:	4770      	bx	lr
 8014de4:	20001f8c 	.word	0x20001f8c

08014de8 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8014de8:	b580      	push	{r7, lr}
 8014dea:	b082      	sub	sp, #8
 8014dec:	af00      	add	r7, sp, #0
 8014dee:	4603      	mov	r3, r0
 8014df0:	6039      	str	r1, [r7, #0]
 8014df2:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8014df4:	79fb      	ldrb	r3, [r7, #7]
 8014df6:	6839      	ldr	r1, [r7, #0]
 8014df8:	4618      	mov	r0, r3
 8014dfa:	f7f7 fd8b 	bl	800c914 <SecureElementSetKey>
 8014dfe:	4603      	mov	r3, r0
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d001      	beq.n	8014e08 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014e04:	230e      	movs	r3, #14
 8014e06:	e021      	b.n	8014e4c <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8014e08:	79fb      	ldrb	r3, [r7, #7]
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d11d      	bne.n	8014e4a <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014e0e:	4b11      	ldr	r3, [pc, #68]	@ (8014e54 <LoRaMacCryptoSetKey+0x6c>)
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	789b      	ldrb	r3, [r3, #2]
 8014e14:	210b      	movs	r1, #11
 8014e16:	4618      	mov	r0, r3
 8014e18:	f000 fa56 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014e1c:	4603      	mov	r3, r0
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d001      	beq.n	8014e26 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014e22:	230e      	movs	r3, #14
 8014e24:	e012      	b.n	8014e4c <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014e26:	210c      	movs	r1, #12
 8014e28:	2000      	movs	r0, #0
 8014e2a:	f000 fa4d 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014e2e:	4603      	mov	r3, r0
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d001      	beq.n	8014e38 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014e34:	230e      	movs	r3, #14
 8014e36:	e009      	b.n	8014e4c <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014e38:	210a      	movs	r1, #10
 8014e3a:	2000      	movs	r0, #0
 8014e3c:	f000 fa44 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014e40:	4603      	mov	r3, r0
 8014e42:	2b00      	cmp	r3, #0
 8014e44:	d001      	beq.n	8014e4a <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014e46:	230e      	movs	r3, #14
 8014e48:	e000      	b.n	8014e4c <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014e4a:	2300      	movs	r3, #0
}
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	3708      	adds	r7, #8
 8014e50:	46bd      	mov	sp, r7
 8014e52:	bd80      	pop	{r7, pc}
 8014e54:	20001f8c 	.word	0x20001f8c

08014e58 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014e58:	b580      	push	{r7, lr}
 8014e5a:	b086      	sub	sp, #24
 8014e5c:	af02      	add	r7, sp, #8
 8014e5e:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d101      	bne.n	8014e6a <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014e66:	2309      	movs	r3, #9
 8014e68:	e02d      	b.n	8014ec6 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8014e6a:	2301      	movs	r3, #1
 8014e6c:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8014e6e:	4b18      	ldr	r3, [pc, #96]	@ (8014ed0 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	889a      	ldrh	r2, [r3, #4]
 8014e74:	3201      	adds	r2, #1
 8014e76:	b292      	uxth	r2, r2
 8014e78:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014e7a:	4b15      	ldr	r3, [pc, #84]	@ (8014ed0 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	889a      	ldrh	r2, [r3, #4]
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014e84:	6878      	ldr	r0, [r7, #4]
 8014e86:	f000 fc17 	bl	80156b8 <LoRaMacSerializerJoinRequest>
 8014e8a:	4603      	mov	r3, r0
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d001      	beq.n	8014e94 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014e90:	2310      	movs	r3, #16
 8014e92:	e018      	b.n	8014ec6 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6819      	ldr	r1, [r3, #0]
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	3318      	adds	r3, #24
 8014e9c:	7bfa      	ldrb	r2, [r7, #15]
 8014e9e:	9300      	str	r3, [sp, #0]
 8014ea0:	4613      	mov	r3, r2
 8014ea2:	2213      	movs	r2, #19
 8014ea4:	2000      	movs	r0, #0
 8014ea6:	f7f7 fd93 	bl	800c9d0 <SecureElementComputeAesCmac>
 8014eaa:	4603      	mov	r3, r0
 8014eac:	2b00      	cmp	r3, #0
 8014eae:	d001      	beq.n	8014eb4 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014eb0:	230e      	movs	r3, #14
 8014eb2:	e008      	b.n	8014ec6 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014eb4:	6878      	ldr	r0, [r7, #4]
 8014eb6:	f000 fbff 	bl	80156b8 <LoRaMacSerializerJoinRequest>
 8014eba:	4603      	mov	r3, r0
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d001      	beq.n	8014ec4 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014ec0:	2310      	movs	r3, #16
 8014ec2:	e000      	b.n	8014ec6 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014ec4:	2300      	movs	r3, #0
}
 8014ec6:	4618      	mov	r0, r3
 8014ec8:	3710      	adds	r7, #16
 8014eca:	46bd      	mov	sp, r7
 8014ecc:	bd80      	pop	{r7, pc}
 8014ece:	bf00      	nop
 8014ed0:	20001f8c 	.word	0x20001f8c

08014ed4 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8014ed4:	b590      	push	{r4, r7, lr}
 8014ed6:	b097      	sub	sp, #92	@ 0x5c
 8014ed8:	af04      	add	r7, sp, #16
 8014eda:	4603      	mov	r3, r0
 8014edc:	60b9      	str	r1, [r7, #8]
 8014ede:	607a      	str	r2, [r7, #4]
 8014ee0:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d002      	beq.n	8014eee <LoRaMacCryptoHandleJoinAccept+0x1a>
 8014ee8:	68bb      	ldr	r3, [r7, #8]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d101      	bne.n	8014ef2 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014eee:	2309      	movs	r3, #9
 8014ef0:	e0d3      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014ef2:	2312      	movs	r3, #18
 8014ef4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8014ef8:	2300      	movs	r3, #0
 8014efa:	617b      	str	r3, [r7, #20]
 8014efc:	f107 0318 	add.w	r3, r7, #24
 8014f00:	221d      	movs	r2, #29
 8014f02:	2100      	movs	r1, #0
 8014f04:	4618      	mov	r0, r3
 8014f06:	f00b faf4 	bl	80204f2 <memset>
    uint8_t versionMinor         = 0;
 8014f0a:	2300      	movs	r3, #0
 8014f0c:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8014f0e:	4b65      	ldr	r3, [pc, #404]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014f10:	681b      	ldr	r3, [r3, #0]
 8014f12:	889b      	ldrh	r3, [r3, #4]
 8014f14:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	681c      	ldr	r4, [r3, #0]
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	791b      	ldrb	r3, [r3, #4]
 8014f20:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8014f24:	7bf8      	ldrb	r0, [r7, #15]
 8014f26:	f107 0213 	add.w	r2, r7, #19
 8014f2a:	9202      	str	r2, [sp, #8]
 8014f2c:	f107 0214 	add.w	r2, r7, #20
 8014f30:	9201      	str	r2, [sp, #4]
 8014f32:	9300      	str	r3, [sp, #0]
 8014f34:	4623      	mov	r3, r4
 8014f36:	460a      	mov	r2, r1
 8014f38:	68b9      	ldr	r1, [r7, #8]
 8014f3a:	f7f7 fe4f 	bl	800cbdc <SecureElementProcessJoinAccept>
 8014f3e:	4603      	mov	r3, r0
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d001      	beq.n	8014f48 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f44:	230e      	movs	r3, #14
 8014f46:	e0a8      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	6818      	ldr	r0, [r3, #0]
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	791b      	ldrb	r3, [r3, #4]
 8014f50:	461a      	mov	r2, r3
 8014f52:	f107 0314 	add.w	r3, r7, #20
 8014f56:	4619      	mov	r1, r3
 8014f58:	f005 fd69 	bl	801aa2e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014f5c:	6878      	ldr	r0, [r7, #4]
 8014f5e:	f000 f9ee 	bl	801533e <LoRaMacParserJoinAccept>
 8014f62:	4603      	mov	r3, r0
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d001      	beq.n	8014f6c <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014f68:	230f      	movs	r3, #15
 8014f6a:	e096      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8014f6c:	2300      	movs	r3, #0
 8014f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	799b      	ldrb	r3, [r3, #6]
 8014f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	79db      	ldrb	r3, [r3, #7]
 8014f7c:	021b      	lsls	r3, r3, #8
 8014f7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014f80:	4313      	orrs	r3, r2
 8014f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	7a1b      	ldrb	r3, [r3, #8]
 8014f88:	041b      	lsls	r3, r3, #16
 8014f8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014f8c:	4313      	orrs	r3, r2
 8014f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8014f90:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014f92:	f7ff fe4b 	bl	8014c2c <IsJoinNonce10xOk>
 8014f96:	4603      	mov	r3, r0
 8014f98:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8014f9c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d010      	beq.n	8014fc6 <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8014fa4:	4b3f      	ldr	r3, [pc, #252]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014faa:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8014fac:	7cfb      	ldrb	r3, [r7, #19]
 8014fae:	210b      	movs	r1, #11
 8014fb0:	4618      	mov	r0, r3
 8014fb2:	f000 f989 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014fb6:	4603      	mov	r3, r0
 8014fb8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014fbc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d005      	beq.n	8014fd0 <LoRaMacCryptoHandleJoinAccept+0xfc>
 8014fc4:	e001      	b.n	8014fca <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8014fc6:	2303      	movs	r3, #3
 8014fc8:	e067      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        return retval;
 8014fca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014fce:	e064      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8014fd0:	210c      	movs	r1, #12
 8014fd2:	2000      	movs	r0, #0
 8014fd4:	f000 f978 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014fd8:	4603      	mov	r3, r0
 8014fda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014fde:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d002      	beq.n	8014fec <LoRaMacCryptoHandleJoinAccept+0x118>
    {
        return retval;
 8014fe6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014fea:	e056      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8014fec:	210a      	movs	r1, #10
 8014fee:	2000      	movs	r0, #0
 8014ff0:	f000 f96a 	bl	80152c8 <LoRaMacCryptoDeriveLifeTimeKey>
 8014ff4:	4603      	mov	r3, r0
 8014ff6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014ffa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	d002      	beq.n	8015008 <LoRaMacCryptoHandleJoinAccept+0x134>
    {
        return retval;
 8015002:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015006:	e048      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	7a5b      	ldrb	r3, [r3, #9]
 801500c:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	7a9b      	ldrb	r3, [r3, #10]
 8015012:	021b      	lsls	r3, r3, #8
 8015014:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015016:	4313      	orrs	r3, r2
 8015018:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	7adb      	ldrb	r3, [r3, #11]
 801501e:	041b      	lsls	r3, r3, #16
 8015020:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015022:	4313      	orrs	r3, r2
 8015024:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015026:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801502a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801502c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801502e:	2009      	movs	r0, #9
 8015030:	f7ff fcd8 	bl	80149e4 <DeriveSessionKey10x>
 8015034:	4603      	mov	r3, r0
 8015036:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801503a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801503e:	2b00      	cmp	r3, #0
 8015040:	d002      	beq.n	8015048 <LoRaMacCryptoHandleJoinAccept+0x174>
        {
            return retval;
 8015042:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015046:	e028      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8015048:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801504c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801504e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015050:	2008      	movs	r0, #8
 8015052:	f7ff fcc7 	bl	80149e4 <DeriveSessionKey10x>
 8015056:	4603      	mov	r3, r0
 8015058:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801505c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015060:	2b00      	cmp	r3, #0
 8015062:	d002      	beq.n	801506a <LoRaMacCryptoHandleJoinAccept+0x196>
        {
            return retval;
 8015064:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015068:	e017      	b.n	801509a <LoRaMacCryptoHandleJoinAccept+0x1c6>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 801506a:	4b0e      	ldr	r3, [pc, #56]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 801506c:	681b      	ldr	r3, [r3, #0]
 801506e:	7cfa      	ldrb	r2, [r7, #19]
 8015070:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8015072:	4b0c      	ldr	r3, [pc, #48]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	2200      	movs	r2, #0
 8015078:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 801507a:	4b0a      	ldr	r3, [pc, #40]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	f04f 32ff 	mov.w	r2, #4294967295
 8015082:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015084:	4b07      	ldr	r3, [pc, #28]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	f04f 32ff 	mov.w	r2, #4294967295
 801508c:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801508e:	4b05      	ldr	r3, [pc, #20]	@ (80150a4 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	f04f 32ff 	mov.w	r2, #4294967295
 8015096:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8015098:	2300      	movs	r3, #0
}
 801509a:	4618      	mov	r0, r3
 801509c:	374c      	adds	r7, #76	@ 0x4c
 801509e:	46bd      	mov	sp, r7
 80150a0:	bd90      	pop	{r4, r7, pc}
 80150a2:	bf00      	nop
 80150a4:	20001f8c 	.word	0x20001f8c

080150a8 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80150a8:	b590      	push	{r4, r7, lr}
 80150aa:	b08b      	sub	sp, #44	@ 0x2c
 80150ac:	af04      	add	r7, sp, #16
 80150ae:	60f8      	str	r0, [r7, #12]
 80150b0:	607b      	str	r3, [r7, #4]
 80150b2:	460b      	mov	r3, r1
 80150b4:	72fb      	strb	r3, [r7, #11]
 80150b6:	4613      	mov	r3, r2
 80150b8:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80150ba:	2312      	movs	r3, #18
 80150bc:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80150be:	2309      	movs	r3, #9
 80150c0:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d101      	bne.n	80150cc <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80150c8:	2309      	movs	r3, #9
 80150ca:	e05e      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 80150cc:	4b31      	ldr	r3, [pc, #196]	@ (8015194 <LoRaMacCryptoSecureMessage+0xec>)
 80150ce:	681b      	ldr	r3, [r3, #0]
 80150d0:	68db      	ldr	r3, [r3, #12]
 80150d2:	68fa      	ldr	r2, [r7, #12]
 80150d4:	429a      	cmp	r2, r3
 80150d6:	d201      	bcs.n	80150dc <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80150d8:	2306      	movs	r3, #6
 80150da:	e056      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d101      	bne.n	80150ea <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 80150e6:	2308      	movs	r3, #8
 80150e8:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 80150ea:	4b2a      	ldr	r3, [pc, #168]	@ (8015194 <LoRaMacCryptoSecureMessage+0xec>)
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	68db      	ldr	r3, [r3, #12]
 80150f0:	68fa      	ldr	r2, [r7, #12]
 80150f2:	429a      	cmp	r2, r3
 80150f4:	d916      	bls.n	8015124 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015100:	b219      	sxth	r1, r3
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	689c      	ldr	r4, [r3, #8]
 8015106:	7dfa      	ldrb	r2, [r7, #23]
 8015108:	68fb      	ldr	r3, [r7, #12]
 801510a:	9301      	str	r3, [sp, #4]
 801510c:	2300      	movs	r3, #0
 801510e:	9300      	str	r3, [sp, #0]
 8015110:	4623      	mov	r3, r4
 8015112:	f7ff fa73 	bl	80145fc <PayloadEncrypt>
 8015116:	4603      	mov	r3, r0
 8015118:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801511a:	7dbb      	ldrb	r3, [r7, #22]
 801511c:	2b00      	cmp	r3, #0
 801511e:	d001      	beq.n	8015124 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015120:	7dbb      	ldrb	r3, [r7, #22]
 8015122:	e032      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015124:	6878      	ldr	r0, [r7, #4]
 8015126:	f000 fb49 	bl	80157bc <LoRaMacSerializerData>
 801512a:	4603      	mov	r3, r0
 801512c:	2b00      	cmp	r3, #0
 801512e:	d001      	beq.n	8015134 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015130:	2310      	movs	r3, #16
 8015132:	e02a      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015134:	2308      	movs	r3, #8
 8015136:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	6818      	ldr	r0, [r3, #0]
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	791b      	ldrb	r3, [r3, #4]
 8015140:	3b04      	subs	r3, #4
 8015142:	b299      	uxth	r1, r3
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	689b      	ldr	r3, [r3, #8]
 8015148:	687a      	ldr	r2, [r7, #4]
 801514a:	322c      	adds	r2, #44	@ 0x2c
 801514c:	7dfc      	ldrb	r4, [r7, #23]
 801514e:	9203      	str	r2, [sp, #12]
 8015150:	68fa      	ldr	r2, [r7, #12]
 8015152:	9202      	str	r2, [sp, #8]
 8015154:	9301      	str	r3, [sp, #4]
 8015156:	2300      	movs	r3, #0
 8015158:	9300      	str	r3, [sp, #0]
 801515a:	2300      	movs	r3, #0
 801515c:	4622      	mov	r2, r4
 801515e:	f7ff fb4e 	bl	80147fe <ComputeCmacB0>
 8015162:	4603      	mov	r3, r0
 8015164:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015166:	7dbb      	ldrb	r3, [r7, #22]
 8015168:	2b00      	cmp	r3, #0
 801516a:	d001      	beq.n	8015170 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 801516c:	7dbb      	ldrb	r3, [r7, #22]
 801516e:	e00c      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015170:	6878      	ldr	r0, [r7, #4]
 8015172:	f000 fb23 	bl	80157bc <LoRaMacSerializerData>
 8015176:	4603      	mov	r3, r0
 8015178:	2b00      	cmp	r3, #0
 801517a:	d001      	beq.n	8015180 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801517c:	2310      	movs	r3, #16
 801517e:	e004      	b.n	801518a <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8015180:	4b04      	ldr	r3, [pc, #16]	@ (8015194 <LoRaMacCryptoSecureMessage+0xec>)
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	68fa      	ldr	r2, [r7, #12]
 8015186:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8015188:	2300      	movs	r3, #0
}
 801518a:	4618      	mov	r0, r3
 801518c:	371c      	adds	r7, #28
 801518e:	46bd      	mov	sp, r7
 8015190:	bd90      	pop	{r4, r7, pc}
 8015192:	bf00      	nop
 8015194:	20001f8c 	.word	0x20001f8c

08015198 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8015198:	b590      	push	{r4, r7, lr}
 801519a:	b08b      	sub	sp, #44	@ 0x2c
 801519c:	af04      	add	r7, sp, #16
 801519e:	60b9      	str	r1, [r7, #8]
 80151a0:	607b      	str	r3, [r7, #4]
 80151a2:	4603      	mov	r3, r0
 80151a4:	73fb      	strb	r3, [r7, #15]
 80151a6:	4613      	mov	r3, r2
 80151a8:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80151aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d101      	bne.n	80151b4 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80151b0:	2309      	movs	r3, #9
 80151b2:	e083      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80151b4:	7bbb      	ldrb	r3, [r7, #14]
 80151b6:	6879      	ldr	r1, [r7, #4]
 80151b8:	4618      	mov	r0, r3
 80151ba:	f7ff fc9f 	bl	8014afc <CheckFCntDown>
 80151be:	4603      	mov	r3, r0
 80151c0:	f083 0301 	eor.w	r3, r3, #1
 80151c4:	b2db      	uxtb	r3, r3
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d001      	beq.n	80151ce <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80151ca:	2306      	movs	r3, #6
 80151cc:	e076      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80151ce:	2312      	movs	r3, #18
 80151d0:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80151d2:	2309      	movs	r3, #9
 80151d4:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80151d6:	2308      	movs	r3, #8
 80151d8:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80151da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80151dc:	f000 f97a 	bl	80154d4 <LoRaMacParserData>
 80151e0:	4603      	mov	r3, r0
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d001      	beq.n	80151ea <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80151e6:	230f      	movs	r3, #15
 80151e8:	e068      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80151ea:	f107 0210 	add.w	r2, r7, #16
 80151ee:	7bfb      	ldrb	r3, [r7, #15]
 80151f0:	4611      	mov	r1, r2
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7ff fbd0 	bl	8014998 <GetKeyAddrItem>
 80151f8:	4603      	mov	r3, r0
 80151fa:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80151fc:	7d7b      	ldrb	r3, [r7, #21]
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d001      	beq.n	8015206 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015202:	7d7b      	ldrb	r3, [r7, #21]
 8015204:	e05a      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015206:	693b      	ldr	r3, [r7, #16]
 8015208:	785b      	ldrb	r3, [r3, #1]
 801520a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801520c:	693b      	ldr	r3, [r7, #16]
 801520e:	789b      	ldrb	r3, [r3, #2]
 8015210:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015214:	689b      	ldr	r3, [r3, #8]
 8015216:	68ba      	ldr	r2, [r7, #8]
 8015218:	429a      	cmp	r2, r3
 801521a:	d001      	beq.n	8015220 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801521c:	2302      	movs	r3, #2
 801521e:	e04d      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015222:	7b1b      	ldrb	r3, [r3, #12]
 8015224:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015228:	b2db      	uxtb	r3, r3
 801522a:	2b00      	cmp	r3, #0
 801522c:	bf14      	ite	ne
 801522e:	2301      	movne	r3, #1
 8015230:	2300      	moveq	r3, #0
 8015232:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015234:	4b23      	ldr	r3, [pc, #140]	@ (80152c4 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	789b      	ldrb	r3, [r3, #2]
 801523a:	2b00      	cmp	r3, #0
 801523c:	d101      	bne.n	8015242 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801523e:	2300      	movs	r3, #0
 8015240:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8015242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015244:	6818      	ldr	r0, [r3, #0]
 8015246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015248:	791b      	ldrb	r3, [r3, #4]
 801524a:	3b04      	subs	r3, #4
 801524c:	b299      	uxth	r1, r3
 801524e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015252:	7dbc      	ldrb	r4, [r7, #22]
 8015254:	7d3a      	ldrb	r2, [r7, #20]
 8015256:	9303      	str	r3, [sp, #12]
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	9302      	str	r3, [sp, #8]
 801525c:	68bb      	ldr	r3, [r7, #8]
 801525e:	9301      	str	r3, [sp, #4]
 8015260:	2301      	movs	r3, #1
 8015262:	9300      	str	r3, [sp, #0]
 8015264:	4623      	mov	r3, r4
 8015266:	f7ff fb08 	bl	801487a <VerifyCmacB0>
 801526a:	4603      	mov	r3, r0
 801526c:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801526e:	7d7b      	ldrb	r3, [r7, #21]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d001      	beq.n	8015278 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8015274:	7d7b      	ldrb	r3, [r7, #21]
 8015276:	e021      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8015278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801527a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d101      	bne.n	8015286 <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015282:	2308      	movs	r3, #8
 8015284:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8015286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015288:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801528a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801528c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015290:	b219      	sxth	r1, r3
 8015292:	7dfa      	ldrb	r2, [r7, #23]
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	9301      	str	r3, [sp, #4]
 8015298:	2301      	movs	r3, #1
 801529a:	9300      	str	r3, [sp, #0]
 801529c:	68bb      	ldr	r3, [r7, #8]
 801529e:	f7ff f9ad 	bl	80145fc <PayloadEncrypt>
 80152a2:	4603      	mov	r3, r0
 80152a4:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80152a6:	7d7b      	ldrb	r3, [r7, #21]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d001      	beq.n	80152b0 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 80152ac:	7d7b      	ldrb	r3, [r7, #21]
 80152ae:	e005      	b.n	80152bc <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 80152b0:	7bbb      	ldrb	r3, [r7, #14]
 80152b2:	6879      	ldr	r1, [r7, #4]
 80152b4:	4618      	mov	r0, r3
 80152b6:	f7ff fc45 	bl	8014b44 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80152ba:	2300      	movs	r3, #0
}
 80152bc:	4618      	mov	r0, r3
 80152be:	371c      	adds	r7, #28
 80152c0:	46bd      	mov	sp, r7
 80152c2:	bd90      	pop	{r4, r7, pc}
 80152c4:	20001f8c 	.word	0x20001f8c

080152c8 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b088      	sub	sp, #32
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	4603      	mov	r3, r0
 80152d0:	460a      	mov	r2, r1
 80152d2:	71fb      	strb	r3, [r7, #7]
 80152d4:	4613      	mov	r3, r2
 80152d6:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 80152d8:	2300      	movs	r3, #0
 80152da:	60fb      	str	r3, [r7, #12]
 80152dc:	f107 0310 	add.w	r3, r7, #16
 80152e0:	2200      	movs	r2, #0
 80152e2:	601a      	str	r2, [r3, #0]
 80152e4:	605a      	str	r2, [r3, #4]
 80152e6:	609a      	str	r2, [r3, #8]
    KeyIdentifier_t rootKeyId = APP_KEY;
 80152e8:	2300      	movs	r3, #0
 80152ea:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 80152ec:	79bb      	ldrb	r3, [r7, #6]
 80152ee:	2b0c      	cmp	r3, #12
 80152f0:	d00b      	beq.n	801530a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
 80152f2:	2b0c      	cmp	r3, #12
 80152f4:	dc0f      	bgt.n	8015316 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
 80152f6:	2b0a      	cmp	r3, #10
 80152f8:	d00a      	beq.n	8015310 <LoRaMacCryptoDeriveLifeTimeKey+0x48>
 80152fa:	2b0b      	cmp	r3, #11
 80152fc:	d10b      	bne.n	8015316 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 80152fe:	79fb      	ldrb	r3, [r7, #7]
 8015300:	2b01      	cmp	r3, #1
 8015302:	d10a      	bne.n	801531a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
            {
                compBase[0] = 0x20;
 8015304:	2320      	movs	r3, #32
 8015306:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015308:	e007      	b.n	801531a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 801530a:	230b      	movs	r3, #11
 801530c:	77fb      	strb	r3, [r7, #31]
            break;
 801530e:	e005      	b.n	801531c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015310:	2330      	movs	r3, #48	@ 0x30
 8015312:	733b      	strb	r3, [r7, #12]
            break;
 8015314:	e002      	b.n	801531c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015316:	230a      	movs	r3, #10
 8015318:	e00d      	b.n	8015336 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
            break;
 801531a:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 801531c:	79ba      	ldrb	r2, [r7, #6]
 801531e:	7ff9      	ldrb	r1, [r7, #31]
 8015320:	f107 030c 	add.w	r3, r7, #12
 8015324:	4618      	mov	r0, r3
 8015326:	f7f7 fc19 	bl	800cb5c <SecureElementDeriveAndStoreKey>
 801532a:	4603      	mov	r3, r0
 801532c:	2b00      	cmp	r3, #0
 801532e:	d001      	beq.n	8015334 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015330:	230e      	movs	r3, #14
 8015332:	e000      	b.n	8015336 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015334:	2300      	movs	r3, #0
}
 8015336:	4618      	mov	r0, r3
 8015338:	3720      	adds	r7, #32
 801533a:	46bd      	mov	sp, r7
 801533c:	bd80      	pop	{r7, pc}

0801533e <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 801533e:	b580      	push	{r7, lr}
 8015340:	b084      	sub	sp, #16
 8015342:	af00      	add	r7, sp, #0
 8015344:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	2b00      	cmp	r3, #0
 801534a:	d003      	beq.n	8015354 <LoRaMacParserJoinAccept+0x16>
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	2b00      	cmp	r3, #0
 8015352:	d101      	bne.n	8015358 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015354:	2302      	movs	r3, #2
 8015356:	e0b9      	b.n	80154cc <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8015358:	2300      	movs	r3, #0
 801535a:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	681a      	ldr	r2, [r3, #0]
 8015360:	89fb      	ldrh	r3, [r7, #14]
 8015362:	1c59      	adds	r1, r3, #1
 8015364:	81f9      	strh	r1, [r7, #14]
 8015366:	4413      	add	r3, r2
 8015368:	781a      	ldrb	r2, [r3, #0]
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	1d98      	adds	r0, r3, #6
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	681a      	ldr	r2, [r3, #0]
 8015376:	89fb      	ldrh	r3, [r7, #14]
 8015378:	4413      	add	r3, r2
 801537a:	2203      	movs	r2, #3
 801537c:	4619      	mov	r1, r3
 801537e:	f005 fb56 	bl	801aa2e <memcpy1>
    bufItr = bufItr + 3;
 8015382:	89fb      	ldrh	r3, [r7, #14]
 8015384:	3303      	adds	r3, #3
 8015386:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	f103 0009 	add.w	r0, r3, #9
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	681a      	ldr	r2, [r3, #0]
 8015392:	89fb      	ldrh	r3, [r7, #14]
 8015394:	4413      	add	r3, r2
 8015396:	2203      	movs	r2, #3
 8015398:	4619      	mov	r1, r3
 801539a:	f005 fb48 	bl	801aa2e <memcpy1>
    bufItr = bufItr + 3;
 801539e:	89fb      	ldrh	r3, [r7, #14]
 80153a0:	3303      	adds	r3, #3
 80153a2:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	681a      	ldr	r2, [r3, #0]
 80153a8:	89fb      	ldrh	r3, [r7, #14]
 80153aa:	1c59      	adds	r1, r3, #1
 80153ac:	81f9      	strh	r1, [r7, #14]
 80153ae:	4413      	add	r3, r2
 80153b0:	781b      	ldrb	r3, [r3, #0]
 80153b2:	461a      	mov	r2, r3
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	681a      	ldr	r2, [r3, #0]
 80153bc:	89fb      	ldrh	r3, [r7, #14]
 80153be:	1c59      	adds	r1, r3, #1
 80153c0:	81f9      	strh	r1, [r7, #14]
 80153c2:	4413      	add	r3, r2
 80153c4:	781b      	ldrb	r3, [r3, #0]
 80153c6:	021a      	lsls	r2, r3, #8
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	68db      	ldr	r3, [r3, #12]
 80153cc:	431a      	orrs	r2, r3
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	681a      	ldr	r2, [r3, #0]
 80153d6:	89fb      	ldrh	r3, [r7, #14]
 80153d8:	1c59      	adds	r1, r3, #1
 80153da:	81f9      	strh	r1, [r7, #14]
 80153dc:	4413      	add	r3, r2
 80153de:	781b      	ldrb	r3, [r3, #0]
 80153e0:	041a      	lsls	r2, r3, #16
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	68db      	ldr	r3, [r3, #12]
 80153e6:	431a      	orrs	r2, r3
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	681a      	ldr	r2, [r3, #0]
 80153f0:	89fb      	ldrh	r3, [r7, #14]
 80153f2:	1c59      	adds	r1, r3, #1
 80153f4:	81f9      	strh	r1, [r7, #14]
 80153f6:	4413      	add	r3, r2
 80153f8:	781b      	ldrb	r3, [r3, #0]
 80153fa:	061a      	lsls	r2, r3, #24
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	68db      	ldr	r3, [r3, #12]
 8015400:	431a      	orrs	r2, r3
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	681a      	ldr	r2, [r3, #0]
 801540a:	89fb      	ldrh	r3, [r7, #14]
 801540c:	1c59      	adds	r1, r3, #1
 801540e:	81f9      	strh	r1, [r7, #14]
 8015410:	4413      	add	r3, r2
 8015412:	781a      	ldrb	r2, [r3, #0]
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	681a      	ldr	r2, [r3, #0]
 801541c:	89fb      	ldrh	r3, [r7, #14]
 801541e:	1c59      	adds	r1, r3, #1
 8015420:	81f9      	strh	r1, [r7, #14]
 8015422:	4413      	add	r3, r2
 8015424:	781a      	ldrb	r2, [r3, #0]
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	791b      	ldrb	r3, [r3, #4]
 801542e:	1f1a      	subs	r2, r3, #4
 8015430:	89fb      	ldrh	r3, [r7, #14]
 8015432:	1ad3      	subs	r3, r2, r3
 8015434:	2b10      	cmp	r3, #16
 8015436:	d10e      	bne.n	8015456 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	f103 0012 	add.w	r0, r3, #18
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	681a      	ldr	r2, [r3, #0]
 8015442:	89fb      	ldrh	r3, [r7, #14]
 8015444:	4413      	add	r3, r2
 8015446:	2210      	movs	r2, #16
 8015448:	4619      	mov	r1, r3
 801544a:	f005 faf0 	bl	801aa2e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 801544e:	89fb      	ldrh	r3, [r7, #14]
 8015450:	3310      	adds	r3, #16
 8015452:	81fb      	strh	r3, [r7, #14]
 8015454:	e008      	b.n	8015468 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	791b      	ldrb	r3, [r3, #4]
 801545a:	1f1a      	subs	r2, r3, #4
 801545c:	89fb      	ldrh	r3, [r7, #14]
 801545e:	1ad3      	subs	r3, r2, r3
 8015460:	2b00      	cmp	r3, #0
 8015462:	dd01      	ble.n	8015468 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8015464:	2301      	movs	r3, #1
 8015466:	e031      	b.n	80154cc <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	681a      	ldr	r2, [r3, #0]
 801546c:	89fb      	ldrh	r3, [r7, #14]
 801546e:	1c59      	adds	r1, r3, #1
 8015470:	81f9      	strh	r1, [r7, #14]
 8015472:	4413      	add	r3, r2
 8015474:	781b      	ldrb	r3, [r3, #0]
 8015476:	461a      	mov	r2, r3
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	681a      	ldr	r2, [r3, #0]
 8015480:	89fb      	ldrh	r3, [r7, #14]
 8015482:	1c59      	adds	r1, r3, #1
 8015484:	81f9      	strh	r1, [r7, #14]
 8015486:	4413      	add	r3, r2
 8015488:	781b      	ldrb	r3, [r3, #0]
 801548a:	021a      	lsls	r2, r3, #8
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015490:	431a      	orrs	r2, r3
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	681a      	ldr	r2, [r3, #0]
 801549a:	89fb      	ldrh	r3, [r7, #14]
 801549c:	1c59      	adds	r1, r3, #1
 801549e:	81f9      	strh	r1, [r7, #14]
 80154a0:	4413      	add	r3, r2
 80154a2:	781b      	ldrb	r3, [r3, #0]
 80154a4:	041a      	lsls	r2, r3, #16
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154aa:	431a      	orrs	r2, r3
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	681a      	ldr	r2, [r3, #0]
 80154b4:	89fb      	ldrh	r3, [r7, #14]
 80154b6:	1c59      	adds	r1, r3, #1
 80154b8:	81f9      	strh	r1, [r7, #14]
 80154ba:	4413      	add	r3, r2
 80154bc:	781b      	ldrb	r3, [r3, #0]
 80154be:	061a      	lsls	r2, r3, #24
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154c4:	431a      	orrs	r2, r3
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 80154ca:	2300      	movs	r3, #0
}
 80154cc:	4618      	mov	r0, r3
 80154ce:	3710      	adds	r7, #16
 80154d0:	46bd      	mov	sp, r7
 80154d2:	bd80      	pop	{r7, pc}

080154d4 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80154d4:	b580      	push	{r7, lr}
 80154d6:	b084      	sub	sp, #16
 80154d8:	af00      	add	r7, sp, #0
 80154da:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d003      	beq.n	80154ea <LoRaMacParserData+0x16>
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d101      	bne.n	80154ee <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80154ea:	2302      	movs	r3, #2
 80154ec:	e0e0      	b.n	80156b0 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 80154ee:	2300      	movs	r3, #0
 80154f0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	681a      	ldr	r2, [r3, #0]
 80154f6:	89fb      	ldrh	r3, [r7, #14]
 80154f8:	1c59      	adds	r1, r3, #1
 80154fa:	81f9      	strh	r1, [r7, #14]
 80154fc:	4413      	add	r3, r2
 80154fe:	781a      	ldrb	r2, [r3, #0]
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	681a      	ldr	r2, [r3, #0]
 8015508:	89fb      	ldrh	r3, [r7, #14]
 801550a:	1c59      	adds	r1, r3, #1
 801550c:	81f9      	strh	r1, [r7, #14]
 801550e:	4413      	add	r3, r2
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	461a      	mov	r2, r3
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	681a      	ldr	r2, [r3, #0]
 801551c:	89fb      	ldrh	r3, [r7, #14]
 801551e:	1c59      	adds	r1, r3, #1
 8015520:	81f9      	strh	r1, [r7, #14]
 8015522:	4413      	add	r3, r2
 8015524:	781b      	ldrb	r3, [r3, #0]
 8015526:	021a      	lsls	r2, r3, #8
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	689b      	ldr	r3, [r3, #8]
 801552c:	431a      	orrs	r2, r3
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	681a      	ldr	r2, [r3, #0]
 8015536:	89fb      	ldrh	r3, [r7, #14]
 8015538:	1c59      	adds	r1, r3, #1
 801553a:	81f9      	strh	r1, [r7, #14]
 801553c:	4413      	add	r3, r2
 801553e:	781b      	ldrb	r3, [r3, #0]
 8015540:	041a      	lsls	r2, r3, #16
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	689b      	ldr	r3, [r3, #8]
 8015546:	431a      	orrs	r2, r3
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	681a      	ldr	r2, [r3, #0]
 8015550:	89fb      	ldrh	r3, [r7, #14]
 8015552:	1c59      	adds	r1, r3, #1
 8015554:	81f9      	strh	r1, [r7, #14]
 8015556:	4413      	add	r3, r2
 8015558:	781b      	ldrb	r3, [r3, #0]
 801555a:	061a      	lsls	r2, r3, #24
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	689b      	ldr	r3, [r3, #8]
 8015560:	431a      	orrs	r2, r3
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	681a      	ldr	r2, [r3, #0]
 801556a:	89fb      	ldrh	r3, [r7, #14]
 801556c:	1c59      	adds	r1, r3, #1
 801556e:	81f9      	strh	r1, [r7, #14]
 8015570:	4413      	add	r3, r2
 8015572:	781a      	ldrb	r2, [r3, #0]
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	681a      	ldr	r2, [r3, #0]
 801557c:	89fb      	ldrh	r3, [r7, #14]
 801557e:	1c59      	adds	r1, r3, #1
 8015580:	81f9      	strh	r1, [r7, #14]
 8015582:	4413      	add	r3, r2
 8015584:	781b      	ldrb	r3, [r3, #0]
 8015586:	461a      	mov	r2, r3
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	681a      	ldr	r2, [r3, #0]
 8015590:	89fb      	ldrh	r3, [r7, #14]
 8015592:	1c59      	adds	r1, r3, #1
 8015594:	81f9      	strh	r1, [r7, #14]
 8015596:	4413      	add	r3, r2
 8015598:	781b      	ldrb	r3, [r3, #0]
 801559a:	0219      	lsls	r1, r3, #8
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	89db      	ldrh	r3, [r3, #14]
 80155a0:	b21a      	sxth	r2, r3
 80155a2:	b20b      	sxth	r3, r1
 80155a4:	4313      	orrs	r3, r2
 80155a6:	b21b      	sxth	r3, r3
 80155a8:	b29a      	uxth	r2, r3
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	f103 0010 	add.w	r0, r3, #16
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	681a      	ldr	r2, [r3, #0]
 80155b8:	89fb      	ldrh	r3, [r7, #14]
 80155ba:	18d1      	adds	r1, r2, r3
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	7b1b      	ldrb	r3, [r3, #12]
 80155c0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80155c4:	b2db      	uxtb	r3, r3
 80155c6:	461a      	mov	r2, r3
 80155c8:	f005 fa31 	bl	801aa2e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	7b1b      	ldrb	r3, [r3, #12]
 80155d0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80155d4:	b2db      	uxtb	r3, r3
 80155d6:	461a      	mov	r2, r3
 80155d8:	89fb      	ldrh	r3, [r7, #14]
 80155da:	4413      	add	r3, r2
 80155dc:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	2200      	movs	r2, #0
 80155e2:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	2200      	movs	r2, #0
 80155ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	791b      	ldrb	r3, [r3, #4]
 80155f2:	461a      	mov	r2, r3
 80155f4:	89fb      	ldrh	r3, [r7, #14]
 80155f6:	1ad3      	subs	r3, r2, r3
 80155f8:	2b04      	cmp	r3, #4
 80155fa:	dd27      	ble.n	801564c <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	681a      	ldr	r2, [r3, #0]
 8015600:	89fb      	ldrh	r3, [r7, #14]
 8015602:	1c59      	adds	r1, r3, #1
 8015604:	81f9      	strh	r1, [r7, #14]
 8015606:	4413      	add	r3, r2
 8015608:	781a      	ldrb	r2, [r3, #0]
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	791a      	ldrb	r2, [r3, #4]
 8015614:	89fb      	ldrh	r3, [r7, #14]
 8015616:	b2db      	uxtb	r3, r3
 8015618:	1ad3      	subs	r3, r2, r3
 801561a:	b2db      	uxtb	r3, r3
 801561c:	3b04      	subs	r3, #4
 801561e:	b2da      	uxtb	r2, r3
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	681a      	ldr	r2, [r3, #0]
 801562e:	89fb      	ldrh	r3, [r7, #14]
 8015630:	18d1      	adds	r1, r2, r3
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015638:	461a      	mov	r2, r3
 801563a:	f005 f9f8 	bl	801aa2e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015644:	461a      	mov	r2, r3
 8015646:	89fb      	ldrh	r3, [r7, #14]
 8015648:	4413      	add	r3, r2
 801564a:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	681a      	ldr	r2, [r3, #0]
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	791b      	ldrb	r3, [r3, #4]
 8015654:	3b04      	subs	r3, #4
 8015656:	4413      	add	r3, r2
 8015658:	781b      	ldrb	r3, [r3, #0]
 801565a:	461a      	mov	r2, r3
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	6819      	ldr	r1, [r3, #0]
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	791b      	ldrb	r3, [r3, #4]
 801566c:	3b03      	subs	r3, #3
 801566e:	440b      	add	r3, r1
 8015670:	781b      	ldrb	r3, [r3, #0]
 8015672:	021b      	lsls	r3, r3, #8
 8015674:	431a      	orrs	r2, r3
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	6819      	ldr	r1, [r3, #0]
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	791b      	ldrb	r3, [r3, #4]
 8015686:	3b02      	subs	r3, #2
 8015688:	440b      	add	r3, r1
 801568a:	781b      	ldrb	r3, [r3, #0]
 801568c:	041b      	lsls	r3, r3, #16
 801568e:	431a      	orrs	r2, r3
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	6819      	ldr	r1, [r3, #0]
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	791b      	ldrb	r3, [r3, #4]
 80156a0:	3b01      	subs	r3, #1
 80156a2:	440b      	add	r3, r1
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	061b      	lsls	r3, r3, #24
 80156a8:	431a      	orrs	r2, r3
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80156ae:	2300      	movs	r3, #0
}
 80156b0:	4618      	mov	r0, r3
 80156b2:	3710      	adds	r7, #16
 80156b4:	46bd      	mov	sp, r7
 80156b6:	bd80      	pop	{r7, pc}

080156b8 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80156b8:	b580      	push	{r7, lr}
 80156ba:	b084      	sub	sp, #16
 80156bc:	af00      	add	r7, sp, #0
 80156be:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d003      	beq.n	80156ce <LoRaMacSerializerJoinRequest+0x16>
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d101      	bne.n	80156d2 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80156ce:	2301      	movs	r3, #1
 80156d0:	e070      	b.n	80157b4 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80156d2:	2300      	movs	r3, #0
 80156d4:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	791b      	ldrb	r3, [r3, #4]
 80156da:	2b16      	cmp	r3, #22
 80156dc:	d801      	bhi.n	80156e2 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80156de:	2302      	movs	r3, #2
 80156e0:	e068      	b.n	80157b4 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	681a      	ldr	r2, [r3, #0]
 80156e6:	89fb      	ldrh	r3, [r7, #14]
 80156e8:	1c59      	adds	r1, r3, #1
 80156ea:	81f9      	strh	r1, [r7, #14]
 80156ec:	4413      	add	r3, r2
 80156ee:	687a      	ldr	r2, [r7, #4]
 80156f0:	7952      	ldrb	r2, [r2, #5]
 80156f2:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	681a      	ldr	r2, [r3, #0]
 80156f8:	89fb      	ldrh	r3, [r7, #14]
 80156fa:	18d0      	adds	r0, r2, r3
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	3306      	adds	r3, #6
 8015700:	2208      	movs	r2, #8
 8015702:	4619      	mov	r1, r3
 8015704:	f005 f9ae 	bl	801aa64 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8015708:	89fb      	ldrh	r3, [r7, #14]
 801570a:	3308      	adds	r3, #8
 801570c:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	681a      	ldr	r2, [r3, #0]
 8015712:	89fb      	ldrh	r3, [r7, #14]
 8015714:	18d0      	adds	r0, r2, r3
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	330e      	adds	r3, #14
 801571a:	2208      	movs	r2, #8
 801571c:	4619      	mov	r1, r3
 801571e:	f005 f9a1 	bl	801aa64 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8015722:	89fb      	ldrh	r3, [r7, #14]
 8015724:	3308      	adds	r3, #8
 8015726:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	8ad9      	ldrh	r1, [r3, #22]
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	681a      	ldr	r2, [r3, #0]
 8015730:	89fb      	ldrh	r3, [r7, #14]
 8015732:	1c58      	adds	r0, r3, #1
 8015734:	81f8      	strh	r0, [r7, #14]
 8015736:	4413      	add	r3, r2
 8015738:	b2ca      	uxtb	r2, r1
 801573a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	8adb      	ldrh	r3, [r3, #22]
 8015740:	0a1b      	lsrs	r3, r3, #8
 8015742:	b299      	uxth	r1, r3
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	681a      	ldr	r2, [r3, #0]
 8015748:	89fb      	ldrh	r3, [r7, #14]
 801574a:	1c58      	adds	r0, r3, #1
 801574c:	81f8      	strh	r0, [r7, #14]
 801574e:	4413      	add	r3, r2
 8015750:	b2ca      	uxtb	r2, r1
 8015752:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	6999      	ldr	r1, [r3, #24]
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	681a      	ldr	r2, [r3, #0]
 801575c:	89fb      	ldrh	r3, [r7, #14]
 801575e:	1c58      	adds	r0, r3, #1
 8015760:	81f8      	strh	r0, [r7, #14]
 8015762:	4413      	add	r3, r2
 8015764:	b2ca      	uxtb	r2, r1
 8015766:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	699b      	ldr	r3, [r3, #24]
 801576c:	0a19      	lsrs	r1, r3, #8
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	681a      	ldr	r2, [r3, #0]
 8015772:	89fb      	ldrh	r3, [r7, #14]
 8015774:	1c58      	adds	r0, r3, #1
 8015776:	81f8      	strh	r0, [r7, #14]
 8015778:	4413      	add	r3, r2
 801577a:	b2ca      	uxtb	r2, r1
 801577c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	699b      	ldr	r3, [r3, #24]
 8015782:	0c19      	lsrs	r1, r3, #16
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	681a      	ldr	r2, [r3, #0]
 8015788:	89fb      	ldrh	r3, [r7, #14]
 801578a:	1c58      	adds	r0, r3, #1
 801578c:	81f8      	strh	r0, [r7, #14]
 801578e:	4413      	add	r3, r2
 8015790:	b2ca      	uxtb	r2, r1
 8015792:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	699b      	ldr	r3, [r3, #24]
 8015798:	0e19      	lsrs	r1, r3, #24
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	681a      	ldr	r2, [r3, #0]
 801579e:	89fb      	ldrh	r3, [r7, #14]
 80157a0:	1c58      	adds	r0, r3, #1
 80157a2:	81f8      	strh	r0, [r7, #14]
 80157a4:	4413      	add	r3, r2
 80157a6:	b2ca      	uxtb	r2, r1
 80157a8:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80157aa:	89fb      	ldrh	r3, [r7, #14]
 80157ac:	b2da      	uxtb	r2, r3
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80157b2:	2300      	movs	r3, #0
}
 80157b4:	4618      	mov	r0, r3
 80157b6:	3710      	adds	r7, #16
 80157b8:	46bd      	mov	sp, r7
 80157ba:	bd80      	pop	{r7, pc}

080157bc <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80157bc:	b580      	push	{r7, lr}
 80157be:	b084      	sub	sp, #16
 80157c0:	af00      	add	r7, sp, #0
 80157c2:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d003      	beq.n	80157d2 <LoRaMacSerializerData+0x16>
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d101      	bne.n	80157d6 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80157d2:	2301      	movs	r3, #1
 80157d4:	e0e3      	b.n	801599e <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80157d6:	2300      	movs	r3, #0
 80157d8:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80157da:	2308      	movs	r3, #8
 80157dc:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	7b1b      	ldrb	r3, [r3, #12]
 80157e2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80157e6:	b2db      	uxtb	r3, r3
 80157e8:	461a      	mov	r2, r3
 80157ea:	89bb      	ldrh	r3, [r7, #12]
 80157ec:	4413      	add	r3, r2
 80157ee:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d002      	beq.n	8015800 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80157fa:	89bb      	ldrh	r3, [r7, #12]
 80157fc:	3301      	adds	r3, #1
 80157fe:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015806:	461a      	mov	r2, r3
 8015808:	89bb      	ldrh	r3, [r7, #12]
 801580a:	4413      	add	r3, r2
 801580c:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 801580e:	89bb      	ldrh	r3, [r7, #12]
 8015810:	3304      	adds	r3, #4
 8015812:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	791b      	ldrb	r3, [r3, #4]
 8015818:	461a      	mov	r2, r3
 801581a:	89bb      	ldrh	r3, [r7, #12]
 801581c:	4293      	cmp	r3, r2
 801581e:	d901      	bls.n	8015824 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015820:	2302      	movs	r3, #2
 8015822:	e0bc      	b.n	801599e <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	681a      	ldr	r2, [r3, #0]
 8015828:	89fb      	ldrh	r3, [r7, #14]
 801582a:	1c59      	adds	r1, r3, #1
 801582c:	81f9      	strh	r1, [r7, #14]
 801582e:	4413      	add	r3, r2
 8015830:	687a      	ldr	r2, [r7, #4]
 8015832:	7952      	ldrb	r2, [r2, #5]
 8015834:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	6899      	ldr	r1, [r3, #8]
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	681a      	ldr	r2, [r3, #0]
 801583e:	89fb      	ldrh	r3, [r7, #14]
 8015840:	1c58      	adds	r0, r3, #1
 8015842:	81f8      	strh	r0, [r7, #14]
 8015844:	4413      	add	r3, r2
 8015846:	b2ca      	uxtb	r2, r1
 8015848:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	689b      	ldr	r3, [r3, #8]
 801584e:	0a19      	lsrs	r1, r3, #8
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	681a      	ldr	r2, [r3, #0]
 8015854:	89fb      	ldrh	r3, [r7, #14]
 8015856:	1c58      	adds	r0, r3, #1
 8015858:	81f8      	strh	r0, [r7, #14]
 801585a:	4413      	add	r3, r2
 801585c:	b2ca      	uxtb	r2, r1
 801585e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	689b      	ldr	r3, [r3, #8]
 8015864:	0c19      	lsrs	r1, r3, #16
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	681a      	ldr	r2, [r3, #0]
 801586a:	89fb      	ldrh	r3, [r7, #14]
 801586c:	1c58      	adds	r0, r3, #1
 801586e:	81f8      	strh	r0, [r7, #14]
 8015870:	4413      	add	r3, r2
 8015872:	b2ca      	uxtb	r2, r1
 8015874:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	689b      	ldr	r3, [r3, #8]
 801587a:	0e19      	lsrs	r1, r3, #24
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	681a      	ldr	r2, [r3, #0]
 8015880:	89fb      	ldrh	r3, [r7, #14]
 8015882:	1c58      	adds	r0, r3, #1
 8015884:	81f8      	strh	r0, [r7, #14]
 8015886:	4413      	add	r3, r2
 8015888:	b2ca      	uxtb	r2, r1
 801588a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	681a      	ldr	r2, [r3, #0]
 8015890:	89fb      	ldrh	r3, [r7, #14]
 8015892:	1c59      	adds	r1, r3, #1
 8015894:	81f9      	strh	r1, [r7, #14]
 8015896:	4413      	add	r3, r2
 8015898:	687a      	ldr	r2, [r7, #4]
 801589a:	7b12      	ldrb	r2, [r2, #12]
 801589c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	89d9      	ldrh	r1, [r3, #14]
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	681a      	ldr	r2, [r3, #0]
 80158a6:	89fb      	ldrh	r3, [r7, #14]
 80158a8:	1c58      	adds	r0, r3, #1
 80158aa:	81f8      	strh	r0, [r7, #14]
 80158ac:	4413      	add	r3, r2
 80158ae:	b2ca      	uxtb	r2, r1
 80158b0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	89db      	ldrh	r3, [r3, #14]
 80158b6:	0a1b      	lsrs	r3, r3, #8
 80158b8:	b299      	uxth	r1, r3
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	681a      	ldr	r2, [r3, #0]
 80158be:	89fb      	ldrh	r3, [r7, #14]
 80158c0:	1c58      	adds	r0, r3, #1
 80158c2:	81f8      	strh	r0, [r7, #14]
 80158c4:	4413      	add	r3, r2
 80158c6:	b2ca      	uxtb	r2, r1
 80158c8:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681a      	ldr	r2, [r3, #0]
 80158ce:	89fb      	ldrh	r3, [r7, #14]
 80158d0:	18d0      	adds	r0, r2, r3
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	f103 0110 	add.w	r1, r3, #16
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	7b1b      	ldrb	r3, [r3, #12]
 80158dc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80158e0:	b2db      	uxtb	r3, r3
 80158e2:	461a      	mov	r2, r3
 80158e4:	f005 f8a3 	bl	801aa2e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	7b1b      	ldrb	r3, [r3, #12]
 80158ec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80158f0:	b2db      	uxtb	r3, r3
 80158f2:	461a      	mov	r2, r3
 80158f4:	89fb      	ldrh	r3, [r7, #14]
 80158f6:	4413      	add	r3, r2
 80158f8:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015900:	2b00      	cmp	r3, #0
 8015902:	d009      	beq.n	8015918 <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	89fb      	ldrh	r3, [r7, #14]
 801590a:	1c59      	adds	r1, r3, #1
 801590c:	81f9      	strh	r1, [r7, #14]
 801590e:	4413      	add	r3, r2
 8015910:	687a      	ldr	r2, [r7, #4]
 8015912:	f892 2020 	ldrb.w	r2, [r2, #32]
 8015916:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	681a      	ldr	r2, [r3, #0]
 801591c:	89fb      	ldrh	r3, [r7, #14]
 801591e:	18d0      	adds	r0, r2, r3
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801592a:	461a      	mov	r2, r3
 801592c:	f005 f87f 	bl	801aa2e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015936:	461a      	mov	r2, r3
 8015938:	89fb      	ldrh	r3, [r7, #14]
 801593a:	4413      	add	r3, r2
 801593c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	681a      	ldr	r2, [r3, #0]
 8015946:	89fb      	ldrh	r3, [r7, #14]
 8015948:	1c58      	adds	r0, r3, #1
 801594a:	81f8      	strh	r0, [r7, #14]
 801594c:	4413      	add	r3, r2
 801594e:	b2ca      	uxtb	r2, r1
 8015950:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015956:	0a19      	lsrs	r1, r3, #8
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	681a      	ldr	r2, [r3, #0]
 801595c:	89fb      	ldrh	r3, [r7, #14]
 801595e:	1c58      	adds	r0, r3, #1
 8015960:	81f8      	strh	r0, [r7, #14]
 8015962:	4413      	add	r3, r2
 8015964:	b2ca      	uxtb	r2, r1
 8015966:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801596c:	0c19      	lsrs	r1, r3, #16
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	681a      	ldr	r2, [r3, #0]
 8015972:	89fb      	ldrh	r3, [r7, #14]
 8015974:	1c58      	adds	r0, r3, #1
 8015976:	81f8      	strh	r0, [r7, #14]
 8015978:	4413      	add	r3, r2
 801597a:	b2ca      	uxtb	r2, r1
 801597c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015982:	0e19      	lsrs	r1, r3, #24
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	681a      	ldr	r2, [r3, #0]
 8015988:	89fb      	ldrh	r3, [r7, #14]
 801598a:	1c58      	adds	r0, r3, #1
 801598c:	81f8      	strh	r0, [r7, #14]
 801598e:	4413      	add	r3, r2
 8015990:	b2ca      	uxtb	r2, r1
 8015992:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8015994:	89fb      	ldrh	r3, [r7, #14]
 8015996:	b2da      	uxtb	r2, r3
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801599c:	2300      	movs	r3, #0
}
 801599e:	4618      	mov	r0, r3
 80159a0:	3710      	adds	r7, #16
 80159a2:	46bd      	mov	sp, r7
 80159a4:	bd80      	pop	{r7, pc}

080159a6 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80159a6:	b480      	push	{r7}
 80159a8:	b083      	sub	sp, #12
 80159aa:	af00      	add	r7, sp, #0
 80159ac:	4603      	mov	r3, r0
 80159ae:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80159b0:	79fb      	ldrb	r3, [r7, #7]
 80159b2:	2b08      	cmp	r3, #8
 80159b4:	d00a      	beq.n	80159cc <RegionIsActive+0x26>
 80159b6:	2b08      	cmp	r3, #8
 80159b8:	dc0a      	bgt.n	80159d0 <RegionIsActive+0x2a>
 80159ba:	2b01      	cmp	r3, #1
 80159bc:	d002      	beq.n	80159c4 <RegionIsActive+0x1e>
 80159be:	2b05      	cmp	r3, #5
 80159c0:	d002      	beq.n	80159c8 <RegionIsActive+0x22>
 80159c2:	e005      	b.n	80159d0 <RegionIsActive+0x2a>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 80159c4:	2301      	movs	r3, #1
 80159c6:	e004      	b.n	80159d2 <RegionIsActive+0x2c>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80159c8:	2301      	movs	r3, #1
 80159ca:	e002      	b.n	80159d2 <RegionIsActive+0x2c>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 80159cc:	2301      	movs	r3, #1
 80159ce:	e000      	b.n	80159d2 <RegionIsActive+0x2c>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80159d0:	2300      	movs	r3, #0
        }
    }
}
 80159d2:	4618      	mov	r0, r3
 80159d4:	370c      	adds	r7, #12
 80159d6:	46bd      	mov	sp, r7
 80159d8:	bc80      	pop	{r7}
 80159da:	4770      	bx	lr

080159dc <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80159dc:	b580      	push	{r7, lr}
 80159de:	b084      	sub	sp, #16
 80159e0:	af00      	add	r7, sp, #0
 80159e2:	4603      	mov	r3, r0
 80159e4:	6039      	str	r1, [r7, #0]
 80159e6:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80159e8:	2300      	movs	r3, #0
 80159ea:	60bb      	str	r3, [r7, #8]
    switch( region )
 80159ec:	79fb      	ldrb	r3, [r7, #7]
 80159ee:	2b08      	cmp	r3, #8
 80159f0:	d012      	beq.n	8015a18 <RegionGetPhyParam+0x3c>
 80159f2:	2b08      	cmp	r3, #8
 80159f4:	dc16      	bgt.n	8015a24 <RegionGetPhyParam+0x48>
 80159f6:	2b01      	cmp	r3, #1
 80159f8:	d002      	beq.n	8015a00 <RegionGetPhyParam+0x24>
 80159fa:	2b05      	cmp	r3, #5
 80159fc:	d006      	beq.n	8015a0c <RegionGetPhyParam+0x30>
 80159fe:	e011      	b.n	8015a24 <RegionGetPhyParam+0x48>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8015a00:	6838      	ldr	r0, [r7, #0]
 8015a02:	f000 fb35 	bl	8016070 <RegionAU915GetPhyParam>
 8015a06:	4603      	mov	r3, r0
 8015a08:	60fb      	str	r3, [r7, #12]
 8015a0a:	e00d      	b.n	8015a28 <RegionGetPhyParam+0x4c>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8015a0c:	6838      	ldr	r0, [r7, #0]
 8015a0e:	f002 fcf1 	bl	80183f4 <RegionEU868GetPhyParam>
 8015a12:	4603      	mov	r3, r0
 8015a14:	60fb      	str	r3, [r7, #12]
 8015a16:	e007      	b.n	8015a28 <RegionGetPhyParam+0x4c>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8015a18:	6838      	ldr	r0, [r7, #0]
 8015a1a:	f003 fe71 	bl	8019700 <RegionUS915GetPhyParam>
 8015a1e:	4603      	mov	r3, r0
 8015a20:	60fb      	str	r3, [r7, #12]
 8015a22:	e001      	b.n	8015a28 <RegionGetPhyParam+0x4c>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8015a24:	68bb      	ldr	r3, [r7, #8]
 8015a26:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8015a28:	68fb      	ldr	r3, [r7, #12]
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	3710      	adds	r7, #16
 8015a2e:	46bd      	mov	sp, r7
 8015a30:	bd80      	pop	{r7, pc}

08015a32 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8015a32:	b580      	push	{r7, lr}
 8015a34:	b082      	sub	sp, #8
 8015a36:	af00      	add	r7, sp, #0
 8015a38:	4603      	mov	r3, r0
 8015a3a:	6039      	str	r1, [r7, #0]
 8015a3c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015a3e:	79fb      	ldrb	r3, [r7, #7]
 8015a40:	2b08      	cmp	r3, #8
 8015a42:	d00e      	beq.n	8015a62 <RegionSetBandTxDone+0x30>
 8015a44:	2b08      	cmp	r3, #8
 8015a46:	dc10      	bgt.n	8015a6a <RegionSetBandTxDone+0x38>
 8015a48:	2b01      	cmp	r3, #1
 8015a4a:	d002      	beq.n	8015a52 <RegionSetBandTxDone+0x20>
 8015a4c:	2b05      	cmp	r3, #5
 8015a4e:	d004      	beq.n	8015a5a <RegionSetBandTxDone+0x28>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015a50:	e00b      	b.n	8015a6a <RegionSetBandTxDone+0x38>
        AU915_SET_BAND_TX_DONE( );
 8015a52:	6838      	ldr	r0, [r7, #0]
 8015a54:	f000 fc9a 	bl	801638c <RegionAU915SetBandTxDone>
 8015a58:	e008      	b.n	8015a6c <RegionSetBandTxDone+0x3a>
        EU868_SET_BAND_TX_DONE( );
 8015a5a:	6838      	ldr	r0, [r7, #0]
 8015a5c:	f002 fe10 	bl	8018680 <RegionEU868SetBandTxDone>
 8015a60:	e004      	b.n	8015a6c <RegionSetBandTxDone+0x3a>
        US915_SET_BAND_TX_DONE( );
 8015a62:	6838      	ldr	r0, [r7, #0]
 8015a64:	f003 ffa8 	bl	80199b8 <RegionUS915SetBandTxDone>
 8015a68:	e000      	b.n	8015a6c <RegionSetBandTxDone+0x3a>
            return;
 8015a6a:	bf00      	nop
        }
    }
}
 8015a6c:	3708      	adds	r7, #8
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	bd80      	pop	{r7, pc}

08015a72 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8015a72:	b580      	push	{r7, lr}
 8015a74:	b082      	sub	sp, #8
 8015a76:	af00      	add	r7, sp, #0
 8015a78:	4603      	mov	r3, r0
 8015a7a:	6039      	str	r1, [r7, #0]
 8015a7c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015a7e:	79fb      	ldrb	r3, [r7, #7]
 8015a80:	2b08      	cmp	r3, #8
 8015a82:	d00e      	beq.n	8015aa2 <RegionInitDefaults+0x30>
 8015a84:	2b08      	cmp	r3, #8
 8015a86:	dc10      	bgt.n	8015aaa <RegionInitDefaults+0x38>
 8015a88:	2b01      	cmp	r3, #1
 8015a8a:	d002      	beq.n	8015a92 <RegionInitDefaults+0x20>
 8015a8c:	2b05      	cmp	r3, #5
 8015a8e:	d004      	beq.n	8015a9a <RegionInitDefaults+0x28>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015a90:	e00b      	b.n	8015aaa <RegionInitDefaults+0x38>
        AU915_INIT_DEFAULTS( );
 8015a92:	6838      	ldr	r0, [r7, #0]
 8015a94:	f000 fca6 	bl	80163e4 <RegionAU915InitDefaults>
 8015a98:	e008      	b.n	8015aac <RegionInitDefaults+0x3a>
        EU868_INIT_DEFAULTS( );
 8015a9a:	6838      	ldr	r0, [r7, #0]
 8015a9c:	f002 fe1c 	bl	80186d8 <RegionEU868InitDefaults>
 8015aa0:	e004      	b.n	8015aac <RegionInitDefaults+0x3a>
        US915_INIT_DEFAULTS( );
 8015aa2:	6838      	ldr	r0, [r7, #0]
 8015aa4:	f003 ffb4 	bl	8019a10 <RegionUS915InitDefaults>
 8015aa8:	e000      	b.n	8015aac <RegionInitDefaults+0x3a>
            break;
 8015aaa:	bf00      	nop
        }
    }
}
 8015aac:	bf00      	nop
 8015aae:	3708      	adds	r7, #8
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	bd80      	pop	{r7, pc}

08015ab4 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015ab4:	b580      	push	{r7, lr}
 8015ab6:	b082      	sub	sp, #8
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	4603      	mov	r3, r0
 8015abc:	6039      	str	r1, [r7, #0]
 8015abe:	71fb      	strb	r3, [r7, #7]
 8015ac0:	4613      	mov	r3, r2
 8015ac2:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8015ac4:	79fb      	ldrb	r3, [r7, #7]
 8015ac6:	2b08      	cmp	r3, #8
 8015ac8:	d014      	beq.n	8015af4 <RegionVerify+0x40>
 8015aca:	2b08      	cmp	r3, #8
 8015acc:	dc19      	bgt.n	8015b02 <RegionVerify+0x4e>
 8015ace:	2b01      	cmp	r3, #1
 8015ad0:	d002      	beq.n	8015ad8 <RegionVerify+0x24>
 8015ad2:	2b05      	cmp	r3, #5
 8015ad4:	d007      	beq.n	8015ae6 <RegionVerify+0x32>
 8015ad6:	e014      	b.n	8015b02 <RegionVerify+0x4e>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 8015ad8:	79bb      	ldrb	r3, [r7, #6]
 8015ada:	4619      	mov	r1, r3
 8015adc:	6838      	ldr	r0, [r7, #0]
 8015ade:	f000 fdb3 	bl	8016648 <RegionAU915Verify>
 8015ae2:	4603      	mov	r3, r0
 8015ae4:	e00e      	b.n	8015b04 <RegionVerify+0x50>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8015ae6:	79bb      	ldrb	r3, [r7, #6]
 8015ae8:	4619      	mov	r1, r3
 8015aea:	6838      	ldr	r0, [r7, #0]
 8015aec:	f002 fe92 	bl	8018814 <RegionEU868Verify>
 8015af0:	4603      	mov	r3, r0
 8015af2:	e007      	b.n	8015b04 <RegionVerify+0x50>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8015af4:	79bb      	ldrb	r3, [r7, #6]
 8015af6:	4619      	mov	r1, r3
 8015af8:	6838      	ldr	r0, [r7, #0]
 8015afa:	f004 f8bb 	bl	8019c74 <RegionUS915Verify>
 8015afe:	4603      	mov	r3, r0
 8015b00:	e000      	b.n	8015b04 <RegionVerify+0x50>
        RU864_VERIFY( );
        default:
        {
            return false;
 8015b02:	2300      	movs	r3, #0
        }
    }
}
 8015b04:	4618      	mov	r0, r3
 8015b06:	3708      	adds	r7, #8
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}

08015b0c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b082      	sub	sp, #8
 8015b10:	af00      	add	r7, sp, #0
 8015b12:	4603      	mov	r3, r0
 8015b14:	6039      	str	r1, [r7, #0]
 8015b16:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015b18:	79fb      	ldrb	r3, [r7, #7]
 8015b1a:	2b08      	cmp	r3, #8
 8015b1c:	d00e      	beq.n	8015b3c <RegionApplyCFList+0x30>
 8015b1e:	2b08      	cmp	r3, #8
 8015b20:	dc10      	bgt.n	8015b44 <RegionApplyCFList+0x38>
 8015b22:	2b01      	cmp	r3, #1
 8015b24:	d002      	beq.n	8015b2c <RegionApplyCFList+0x20>
 8015b26:	2b05      	cmp	r3, #5
 8015b28:	d004      	beq.n	8015b34 <RegionApplyCFList+0x28>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8015b2a:	e00b      	b.n	8015b44 <RegionApplyCFList+0x38>
        AU915_APPLY_CF_LIST( );
 8015b2c:	6838      	ldr	r0, [r7, #0]
 8015b2e:	f000 fe19 	bl	8016764 <RegionAU915ApplyCFList>
 8015b32:	e008      	b.n	8015b46 <RegionApplyCFList+0x3a>
        EU868_APPLY_CF_LIST( );
 8015b34:	6838      	ldr	r0, [r7, #0]
 8015b36:	f002 fee9 	bl	801890c <RegionEU868ApplyCFList>
 8015b3a:	e004      	b.n	8015b46 <RegionApplyCFList+0x3a>
        US915_APPLY_CF_LIST( );
 8015b3c:	6838      	ldr	r0, [r7, #0]
 8015b3e:	f004 f90f 	bl	8019d60 <RegionUS915ApplyCFList>
 8015b42:	e000      	b.n	8015b46 <RegionApplyCFList+0x3a>
            break;
 8015b44:	bf00      	nop
        }
    }
}
 8015b46:	bf00      	nop
 8015b48:	3708      	adds	r7, #8
 8015b4a:	46bd      	mov	sp, r7
 8015b4c:	bd80      	pop	{r7, pc}

08015b4e <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8015b4e:	b580      	push	{r7, lr}
 8015b50:	b082      	sub	sp, #8
 8015b52:	af00      	add	r7, sp, #0
 8015b54:	4603      	mov	r3, r0
 8015b56:	6039      	str	r1, [r7, #0]
 8015b58:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015b5a:	79fb      	ldrb	r3, [r7, #7]
 8015b5c:	2b08      	cmp	r3, #8
 8015b5e:	d010      	beq.n	8015b82 <RegionChanMaskSet+0x34>
 8015b60:	2b08      	cmp	r3, #8
 8015b62:	dc13      	bgt.n	8015b8c <RegionChanMaskSet+0x3e>
 8015b64:	2b01      	cmp	r3, #1
 8015b66:	d002      	beq.n	8015b6e <RegionChanMaskSet+0x20>
 8015b68:	2b05      	cmp	r3, #5
 8015b6a:	d005      	beq.n	8015b78 <RegionChanMaskSet+0x2a>
 8015b6c:	e00e      	b.n	8015b8c <RegionChanMaskSet+0x3e>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8015b6e:	6838      	ldr	r0, [r7, #0]
 8015b70:	f000 fe6a 	bl	8016848 <RegionAU915ChanMaskSet>
 8015b74:	4603      	mov	r3, r0
 8015b76:	e00a      	b.n	8015b8e <RegionChanMaskSet+0x40>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8015b78:	6838      	ldr	r0, [r7, #0]
 8015b7a:	f002 ff3b 	bl	80189f4 <RegionEU868ChanMaskSet>
 8015b7e:	4603      	mov	r3, r0
 8015b80:	e005      	b.n	8015b8e <RegionChanMaskSet+0x40>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8015b82:	6838      	ldr	r0, [r7, #0]
 8015b84:	f004 f95e 	bl	8019e44 <RegionUS915ChanMaskSet>
 8015b88:	4603      	mov	r3, r0
 8015b8a:	e000      	b.n	8015b8e <RegionChanMaskSet+0x40>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8015b8c:	2300      	movs	r3, #0
        }
    }
}
 8015b8e:	4618      	mov	r0, r3
 8015b90:	3708      	adds	r7, #8
 8015b92:	46bd      	mov	sp, r7
 8015b94:	bd80      	pop	{r7, pc}

08015b96 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015b96:	b580      	push	{r7, lr}
 8015b98:	b082      	sub	sp, #8
 8015b9a:	af00      	add	r7, sp, #0
 8015b9c:	603b      	str	r3, [r7, #0]
 8015b9e:	4603      	mov	r3, r0
 8015ba0:	71fb      	strb	r3, [r7, #7]
 8015ba2:	460b      	mov	r3, r1
 8015ba4:	71bb      	strb	r3, [r7, #6]
 8015ba6:	4613      	mov	r3, r2
 8015ba8:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015baa:	79fb      	ldrb	r3, [r7, #7]
 8015bac:	2b08      	cmp	r3, #8
 8015bae:	d016      	beq.n	8015bde <RegionComputeRxWindowParameters+0x48>
 8015bb0:	2b08      	cmp	r3, #8
 8015bb2:	dc1c      	bgt.n	8015bee <RegionComputeRxWindowParameters+0x58>
 8015bb4:	2b01      	cmp	r3, #1
 8015bb6:	d002      	beq.n	8015bbe <RegionComputeRxWindowParameters+0x28>
 8015bb8:	2b05      	cmp	r3, #5
 8015bba:	d008      	beq.n	8015bce <RegionComputeRxWindowParameters+0x38>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8015bbc:	e017      	b.n	8015bee <RegionComputeRxWindowParameters+0x58>
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015bbe:	7979      	ldrb	r1, [r7, #5]
 8015bc0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015bc4:	693b      	ldr	r3, [r7, #16]
 8015bc6:	683a      	ldr	r2, [r7, #0]
 8015bc8:	f000 fe96 	bl	80168f8 <RegionAU915ComputeRxWindowParameters>
 8015bcc:	e010      	b.n	8015bf0 <RegionComputeRxWindowParameters+0x5a>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015bce:	7979      	ldrb	r1, [r7, #5]
 8015bd0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015bd4:	693b      	ldr	r3, [r7, #16]
 8015bd6:	683a      	ldr	r2, [r7, #0]
 8015bd8:	f002 ff36 	bl	8018a48 <RegionEU868ComputeRxWindowParameters>
 8015bdc:	e008      	b.n	8015bf0 <RegionComputeRxWindowParameters+0x5a>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015bde:	7979      	ldrb	r1, [r7, #5]
 8015be0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015be4:	693b      	ldr	r3, [r7, #16]
 8015be6:	683a      	ldr	r2, [r7, #0]
 8015be8:	f004 f994 	bl	8019f14 <RegionUS915ComputeRxWindowParameters>
 8015bec:	e000      	b.n	8015bf0 <RegionComputeRxWindowParameters+0x5a>
            break;
 8015bee:	bf00      	nop
        }
    }
}
 8015bf0:	bf00      	nop
 8015bf2:	3708      	adds	r7, #8
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	b084      	sub	sp, #16
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	4603      	mov	r3, r0
 8015c00:	60b9      	str	r1, [r7, #8]
 8015c02:	607a      	str	r2, [r7, #4]
 8015c04:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015c06:	7bfb      	ldrb	r3, [r7, #15]
 8015c08:	2b08      	cmp	r3, #8
 8015c0a:	d012      	beq.n	8015c32 <RegionRxConfig+0x3a>
 8015c0c:	2b08      	cmp	r3, #8
 8015c0e:	dc16      	bgt.n	8015c3e <RegionRxConfig+0x46>
 8015c10:	2b01      	cmp	r3, #1
 8015c12:	d002      	beq.n	8015c1a <RegionRxConfig+0x22>
 8015c14:	2b05      	cmp	r3, #5
 8015c16:	d006      	beq.n	8015c26 <RegionRxConfig+0x2e>
 8015c18:	e011      	b.n	8015c3e <RegionRxConfig+0x46>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 8015c1a:	6879      	ldr	r1, [r7, #4]
 8015c1c:	68b8      	ldr	r0, [r7, #8]
 8015c1e:	f000 feb5 	bl	801698c <RegionAU915RxConfig>
 8015c22:	4603      	mov	r3, r0
 8015c24:	e00c      	b.n	8015c40 <RegionRxConfig+0x48>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8015c26:	6879      	ldr	r1, [r7, #4]
 8015c28:	68b8      	ldr	r0, [r7, #8]
 8015c2a:	f002 ff67 	bl	8018afc <RegionEU868RxConfig>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	e006      	b.n	8015c40 <RegionRxConfig+0x48>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8015c32:	6879      	ldr	r1, [r7, #4]
 8015c34:	68b8      	ldr	r0, [r7, #8]
 8015c36:	f004 f9b7 	bl	8019fa8 <RegionUS915RxConfig>
 8015c3a:	4603      	mov	r3, r0
 8015c3c:	e000      	b.n	8015c40 <RegionRxConfig+0x48>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8015c3e:	2300      	movs	r3, #0
        }
    }
}
 8015c40:	4618      	mov	r0, r3
 8015c42:	3710      	adds	r7, #16
 8015c44:	46bd      	mov	sp, r7
 8015c46:	bd80      	pop	{r7, pc}

08015c48 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015c48:	b580      	push	{r7, lr}
 8015c4a:	b084      	sub	sp, #16
 8015c4c:	af00      	add	r7, sp, #0
 8015c4e:	60b9      	str	r1, [r7, #8]
 8015c50:	607a      	str	r2, [r7, #4]
 8015c52:	603b      	str	r3, [r7, #0]
 8015c54:	4603      	mov	r3, r0
 8015c56:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015c58:	7bfb      	ldrb	r3, [r7, #15]
 8015c5a:	2b08      	cmp	r3, #8
 8015c5c:	d014      	beq.n	8015c88 <RegionTxConfig+0x40>
 8015c5e:	2b08      	cmp	r3, #8
 8015c60:	dc19      	bgt.n	8015c96 <RegionTxConfig+0x4e>
 8015c62:	2b01      	cmp	r3, #1
 8015c64:	d002      	beq.n	8015c6c <RegionTxConfig+0x24>
 8015c66:	2b05      	cmp	r3, #5
 8015c68:	d007      	beq.n	8015c7a <RegionTxConfig+0x32>
 8015c6a:	e014      	b.n	8015c96 <RegionTxConfig+0x4e>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8015c6c:	683a      	ldr	r2, [r7, #0]
 8015c6e:	6879      	ldr	r1, [r7, #4]
 8015c70:	68b8      	ldr	r0, [r7, #8]
 8015c72:	f000 ff0f 	bl	8016a94 <RegionAU915TxConfig>
 8015c76:	4603      	mov	r3, r0
 8015c78:	e00e      	b.n	8015c98 <RegionTxConfig+0x50>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8015c7a:	683a      	ldr	r2, [r7, #0]
 8015c7c:	6879      	ldr	r1, [r7, #4]
 8015c7e:	68b8      	ldr	r0, [r7, #8]
 8015c80:	f003 f80c 	bl	8018c9c <RegionEU868TxConfig>
 8015c84:	4603      	mov	r3, r0
 8015c86:	e007      	b.n	8015c98 <RegionTxConfig+0x50>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8015c88:	683a      	ldr	r2, [r7, #0]
 8015c8a:	6879      	ldr	r1, [r7, #4]
 8015c8c:	68b8      	ldr	r0, [r7, #8]
 8015c8e:	f004 fa0f 	bl	801a0b0 <RegionUS915TxConfig>
 8015c92:	4603      	mov	r3, r0
 8015c94:	e000      	b.n	8015c98 <RegionTxConfig+0x50>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8015c96:	2300      	movs	r3, #0
        }
    }
}
 8015c98:	4618      	mov	r0, r3
 8015c9a:	3710      	adds	r7, #16
 8015c9c:	46bd      	mov	sp, r7
 8015c9e:	bd80      	pop	{r7, pc}

08015ca0 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015ca0:	b580      	push	{r7, lr}
 8015ca2:	b086      	sub	sp, #24
 8015ca4:	af02      	add	r7, sp, #8
 8015ca6:	60b9      	str	r1, [r7, #8]
 8015ca8:	607a      	str	r2, [r7, #4]
 8015caa:	603b      	str	r3, [r7, #0]
 8015cac:	4603      	mov	r3, r0
 8015cae:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015cb0:	7bfb      	ldrb	r3, [r7, #15]
 8015cb2:	2b08      	cmp	r3, #8
 8015cb4:	d01a      	beq.n	8015cec <RegionLinkAdrReq+0x4c>
 8015cb6:	2b08      	cmp	r3, #8
 8015cb8:	dc22      	bgt.n	8015d00 <RegionLinkAdrReq+0x60>
 8015cba:	2b01      	cmp	r3, #1
 8015cbc:	d002      	beq.n	8015cc4 <RegionLinkAdrReq+0x24>
 8015cbe:	2b05      	cmp	r3, #5
 8015cc0:	d00a      	beq.n	8015cd8 <RegionLinkAdrReq+0x38>
 8015cc2:	e01d      	b.n	8015d00 <RegionLinkAdrReq+0x60>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8015cc4:	69fb      	ldr	r3, [r7, #28]
 8015cc6:	9300      	str	r3, [sp, #0]
 8015cc8:	69bb      	ldr	r3, [r7, #24]
 8015cca:	683a      	ldr	r2, [r7, #0]
 8015ccc:	6879      	ldr	r1, [r7, #4]
 8015cce:	68b8      	ldr	r0, [r7, #8]
 8015cd0:	f000 ff84 	bl	8016bdc <RegionAU915LinkAdrReq>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	e014      	b.n	8015d02 <RegionLinkAdrReq+0x62>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8015cd8:	69fb      	ldr	r3, [r7, #28]
 8015cda:	9300      	str	r3, [sp, #0]
 8015cdc:	69bb      	ldr	r3, [r7, #24]
 8015cde:	683a      	ldr	r2, [r7, #0]
 8015ce0:	6879      	ldr	r1, [r7, #4]
 8015ce2:	68b8      	ldr	r0, [r7, #8]
 8015ce4:	f003 f8aa 	bl	8018e3c <RegionEU868LinkAdrReq>
 8015ce8:	4603      	mov	r3, r0
 8015cea:	e00a      	b.n	8015d02 <RegionLinkAdrReq+0x62>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8015cec:	69fb      	ldr	r3, [r7, #28]
 8015cee:	9300      	str	r3, [sp, #0]
 8015cf0:	69bb      	ldr	r3, [r7, #24]
 8015cf2:	683a      	ldr	r2, [r7, #0]
 8015cf4:	6879      	ldr	r1, [r7, #4]
 8015cf6:	68b8      	ldr	r0, [r7, #8]
 8015cf8:	f004 fa84 	bl	801a204 <RegionUS915LinkAdrReq>
 8015cfc:	4603      	mov	r3, r0
 8015cfe:	e000      	b.n	8015d02 <RegionLinkAdrReq+0x62>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8015d00:	2300      	movs	r3, #0
        }
    }
}
 8015d02:	4618      	mov	r0, r3
 8015d04:	3710      	adds	r7, #16
 8015d06:	46bd      	mov	sp, r7
 8015d08:	bd80      	pop	{r7, pc}

08015d0a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015d0a:	b580      	push	{r7, lr}
 8015d0c:	b082      	sub	sp, #8
 8015d0e:	af00      	add	r7, sp, #0
 8015d10:	4603      	mov	r3, r0
 8015d12:	6039      	str	r1, [r7, #0]
 8015d14:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015d16:	79fb      	ldrb	r3, [r7, #7]
 8015d18:	2b08      	cmp	r3, #8
 8015d1a:	d010      	beq.n	8015d3e <RegionRxParamSetupReq+0x34>
 8015d1c:	2b08      	cmp	r3, #8
 8015d1e:	dc13      	bgt.n	8015d48 <RegionRxParamSetupReq+0x3e>
 8015d20:	2b01      	cmp	r3, #1
 8015d22:	d002      	beq.n	8015d2a <RegionRxParamSetupReq+0x20>
 8015d24:	2b05      	cmp	r3, #5
 8015d26:	d005      	beq.n	8015d34 <RegionRxParamSetupReq+0x2a>
 8015d28:	e00e      	b.n	8015d48 <RegionRxParamSetupReq+0x3e>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8015d2a:	6838      	ldr	r0, [r7, #0]
 8015d2c:	f001 f970 	bl	8017010 <RegionAU915RxParamSetupReq>
 8015d30:	4603      	mov	r3, r0
 8015d32:	e00a      	b.n	8015d4a <RegionRxParamSetupReq+0x40>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8015d34:	6838      	ldr	r0, [r7, #0]
 8015d36:	f003 f9a3 	bl	8019080 <RegionEU868RxParamSetupReq>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	e005      	b.n	8015d4a <RegionRxParamSetupReq+0x40>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8015d3e:	6838      	ldr	r0, [r7, #0]
 8015d40:	f004 fc7a 	bl	801a638 <RegionUS915RxParamSetupReq>
 8015d44:	4603      	mov	r3, r0
 8015d46:	e000      	b.n	8015d4a <RegionRxParamSetupReq+0x40>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015d48:	2300      	movs	r3, #0
        }
    }
}
 8015d4a:	4618      	mov	r0, r3
 8015d4c:	3708      	adds	r7, #8
 8015d4e:	46bd      	mov	sp, r7
 8015d50:	bd80      	pop	{r7, pc}

08015d52 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8015d52:	b580      	push	{r7, lr}
 8015d54:	b082      	sub	sp, #8
 8015d56:	af00      	add	r7, sp, #0
 8015d58:	4603      	mov	r3, r0
 8015d5a:	6039      	str	r1, [r7, #0]
 8015d5c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015d5e:	79fb      	ldrb	r3, [r7, #7]
 8015d60:	2b08      	cmp	r3, #8
 8015d62:	d010      	beq.n	8015d86 <RegionNewChannelReq+0x34>
 8015d64:	2b08      	cmp	r3, #8
 8015d66:	dc13      	bgt.n	8015d90 <RegionNewChannelReq+0x3e>
 8015d68:	2b01      	cmp	r3, #1
 8015d6a:	d002      	beq.n	8015d72 <RegionNewChannelReq+0x20>
 8015d6c:	2b05      	cmp	r3, #5
 8015d6e:	d005      	beq.n	8015d7c <RegionNewChannelReq+0x2a>
 8015d70:	e00e      	b.n	8015d90 <RegionNewChannelReq+0x3e>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 8015d72:	6838      	ldr	r0, [r7, #0]
 8015d74:	f001 f992 	bl	801709c <RegionAU915NewChannelReq>
 8015d78:	4603      	mov	r3, r0
 8015d7a:	e00a      	b.n	8015d92 <RegionNewChannelReq+0x40>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8015d7c:	6838      	ldr	r0, [r7, #0]
 8015d7e:	f003 f9bd 	bl	80190fc <RegionEU868NewChannelReq>
 8015d82:	4603      	mov	r3, r0
 8015d84:	e005      	b.n	8015d92 <RegionNewChannelReq+0x40>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8015d86:	6838      	ldr	r0, [r7, #0]
 8015d88:	f004 fca2 	bl	801a6d0 <RegionUS915NewChannelReq>
 8015d8c:	4603      	mov	r3, r0
 8015d8e:	e000      	b.n	8015d92 <RegionNewChannelReq+0x40>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015d90:	2300      	movs	r3, #0
        }
    }
}
 8015d92:	4618      	mov	r0, r3
 8015d94:	3708      	adds	r7, #8
 8015d96:	46bd      	mov	sp, r7
 8015d98:	bd80      	pop	{r7, pc}

08015d9a <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8015d9a:	b580      	push	{r7, lr}
 8015d9c:	b082      	sub	sp, #8
 8015d9e:	af00      	add	r7, sp, #0
 8015da0:	4603      	mov	r3, r0
 8015da2:	6039      	str	r1, [r7, #0]
 8015da4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015da6:	79fb      	ldrb	r3, [r7, #7]
 8015da8:	2b08      	cmp	r3, #8
 8015daa:	d010      	beq.n	8015dce <RegionTxParamSetupReq+0x34>
 8015dac:	2b08      	cmp	r3, #8
 8015dae:	dc13      	bgt.n	8015dd8 <RegionTxParamSetupReq+0x3e>
 8015db0:	2b01      	cmp	r3, #1
 8015db2:	d002      	beq.n	8015dba <RegionTxParamSetupReq+0x20>
 8015db4:	2b05      	cmp	r3, #5
 8015db6:	d005      	beq.n	8015dc4 <RegionTxParamSetupReq+0x2a>
 8015db8:	e00e      	b.n	8015dd8 <RegionTxParamSetupReq+0x3e>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 8015dba:	6838      	ldr	r0, [r7, #0]
 8015dbc:	f001 f979 	bl	80170b2 <RegionAU915TxParamSetupReq>
 8015dc0:	4603      	mov	r3, r0
 8015dc2:	e00a      	b.n	8015dda <RegionTxParamSetupReq+0x40>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8015dc4:	6838      	ldr	r0, [r7, #0]
 8015dc6:	f003 f9f7 	bl	80191b8 <RegionEU868TxParamSetupReq>
 8015dca:	4603      	mov	r3, r0
 8015dcc:	e005      	b.n	8015dda <RegionTxParamSetupReq+0x40>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8015dce:	6838      	ldr	r0, [r7, #0]
 8015dd0:	f004 fc89 	bl	801a6e6 <RegionUS915TxParamSetupReq>
 8015dd4:	4603      	mov	r3, r0
 8015dd6:	e000      	b.n	8015dda <RegionTxParamSetupReq+0x40>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015dd8:	2300      	movs	r3, #0
        }
    }
}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	3708      	adds	r7, #8
 8015dde:	46bd      	mov	sp, r7
 8015de0:	bd80      	pop	{r7, pc}

08015de2 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8015de2:	b580      	push	{r7, lr}
 8015de4:	b082      	sub	sp, #8
 8015de6:	af00      	add	r7, sp, #0
 8015de8:	4603      	mov	r3, r0
 8015dea:	6039      	str	r1, [r7, #0]
 8015dec:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015dee:	79fb      	ldrb	r3, [r7, #7]
 8015df0:	2b08      	cmp	r3, #8
 8015df2:	d010      	beq.n	8015e16 <RegionDlChannelReq+0x34>
 8015df4:	2b08      	cmp	r3, #8
 8015df6:	dc13      	bgt.n	8015e20 <RegionDlChannelReq+0x3e>
 8015df8:	2b01      	cmp	r3, #1
 8015dfa:	d002      	beq.n	8015e02 <RegionDlChannelReq+0x20>
 8015dfc:	2b05      	cmp	r3, #5
 8015dfe:	d005      	beq.n	8015e0c <RegionDlChannelReq+0x2a>
 8015e00:	e00e      	b.n	8015e20 <RegionDlChannelReq+0x3e>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8015e02:	6838      	ldr	r0, [r7, #0]
 8015e04:	f001 f95f 	bl	80170c6 <RegionAU915DlChannelReq>
 8015e08:	4603      	mov	r3, r0
 8015e0a:	e00a      	b.n	8015e22 <RegionDlChannelReq+0x40>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8015e0c:	6838      	ldr	r0, [r7, #0]
 8015e0e:	f003 f9df 	bl	80191d0 <RegionEU868DlChannelReq>
 8015e12:	4603      	mov	r3, r0
 8015e14:	e005      	b.n	8015e22 <RegionDlChannelReq+0x40>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8015e16:	6838      	ldr	r0, [r7, #0]
 8015e18:	f004 fc70 	bl	801a6fc <RegionUS915DlChannelReq>
 8015e1c:	4603      	mov	r3, r0
 8015e1e:	e000      	b.n	8015e22 <RegionDlChannelReq+0x40>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015e20:	2300      	movs	r3, #0
        }
    }
}
 8015e22:	4618      	mov	r0, r3
 8015e24:	3708      	adds	r7, #8
 8015e26:	46bd      	mov	sp, r7
 8015e28:	bd80      	pop	{r7, pc}

08015e2a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8015e2a:	b580      	push	{r7, lr}
 8015e2c:	b082      	sub	sp, #8
 8015e2e:	af00      	add	r7, sp, #0
 8015e30:	4603      	mov	r3, r0
 8015e32:	71fb      	strb	r3, [r7, #7]
 8015e34:	460b      	mov	r3, r1
 8015e36:	71bb      	strb	r3, [r7, #6]
 8015e38:	4613      	mov	r3, r2
 8015e3a:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015e3c:	79fb      	ldrb	r3, [r7, #7]
 8015e3e:	2b08      	cmp	r3, #8
 8015e40:	d018      	beq.n	8015e74 <RegionAlternateDr+0x4a>
 8015e42:	2b08      	cmp	r3, #8
 8015e44:	dc1f      	bgt.n	8015e86 <RegionAlternateDr+0x5c>
 8015e46:	2b01      	cmp	r3, #1
 8015e48:	d002      	beq.n	8015e50 <RegionAlternateDr+0x26>
 8015e4a:	2b05      	cmp	r3, #5
 8015e4c:	d009      	beq.n	8015e62 <RegionAlternateDr+0x38>
 8015e4e:	e01a      	b.n	8015e86 <RegionAlternateDr+0x5c>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8015e50:	797a      	ldrb	r2, [r7, #5]
 8015e52:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015e56:	4611      	mov	r1, r2
 8015e58:	4618      	mov	r0, r3
 8015e5a:	f001 f93f 	bl	80170dc <RegionAU915AlternateDr>
 8015e5e:	4603      	mov	r3, r0
 8015e60:	e012      	b.n	8015e88 <RegionAlternateDr+0x5e>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8015e62:	797a      	ldrb	r2, [r7, #5]
 8015e64:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015e68:	4611      	mov	r1, r2
 8015e6a:	4618      	mov	r0, r3
 8015e6c:	f003 f9fa 	bl	8019264 <RegionEU868AlternateDr>
 8015e70:	4603      	mov	r3, r0
 8015e72:	e009      	b.n	8015e88 <RegionAlternateDr+0x5e>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8015e74:	797a      	ldrb	r2, [r7, #5]
 8015e76:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015e7a:	4611      	mov	r1, r2
 8015e7c:	4618      	mov	r0, r3
 8015e7e:	f004 fc49 	bl	801a714 <RegionUS915AlternateDr>
 8015e82:	4603      	mov	r3, r0
 8015e84:	e000      	b.n	8015e88 <RegionAlternateDr+0x5e>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8015e86:	2300      	movs	r3, #0
        }
    }
}
 8015e88:	4618      	mov	r0, r3
 8015e8a:	3708      	adds	r7, #8
 8015e8c:	46bd      	mov	sp, r7
 8015e8e:	bd80      	pop	{r7, pc}

08015e90 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b084      	sub	sp, #16
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	60b9      	str	r1, [r7, #8]
 8015e98:	607a      	str	r2, [r7, #4]
 8015e9a:	603b      	str	r3, [r7, #0]
 8015e9c:	4603      	mov	r3, r0
 8015e9e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015ea0:	7bfb      	ldrb	r3, [r7, #15]
 8015ea2:	2b08      	cmp	r3, #8
 8015ea4:	d016      	beq.n	8015ed4 <RegionNextChannel+0x44>
 8015ea6:	2b08      	cmp	r3, #8
 8015ea8:	dc1c      	bgt.n	8015ee4 <RegionNextChannel+0x54>
 8015eaa:	2b01      	cmp	r3, #1
 8015eac:	d002      	beq.n	8015eb4 <RegionNextChannel+0x24>
 8015eae:	2b05      	cmp	r3, #5
 8015eb0:	d008      	beq.n	8015ec4 <RegionNextChannel+0x34>
 8015eb2:	e017      	b.n	8015ee4 <RegionNextChannel+0x54>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 8015eb4:	69bb      	ldr	r3, [r7, #24]
 8015eb6:	683a      	ldr	r2, [r7, #0]
 8015eb8:	6879      	ldr	r1, [r7, #4]
 8015eba:	68b8      	ldr	r0, [r7, #8]
 8015ebc:	f001 f944 	bl	8017148 <RegionAU915NextChannel>
 8015ec0:	4603      	mov	r3, r0
 8015ec2:	e010      	b.n	8015ee6 <RegionNextChannel+0x56>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8015ec4:	69bb      	ldr	r3, [r7, #24]
 8015ec6:	683a      	ldr	r2, [r7, #0]
 8015ec8:	6879      	ldr	r1, [r7, #4]
 8015eca:	68b8      	ldr	r0, [r7, #8]
 8015ecc:	f003 f9da 	bl	8019284 <RegionEU868NextChannel>
 8015ed0:	4603      	mov	r3, r0
 8015ed2:	e008      	b.n	8015ee6 <RegionNextChannel+0x56>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8015ed4:	69bb      	ldr	r3, [r7, #24]
 8015ed6:	683a      	ldr	r2, [r7, #0]
 8015ed8:	6879      	ldr	r1, [r7, #4]
 8015eda:	68b8      	ldr	r0, [r7, #8]
 8015edc:	f004 fc50 	bl	801a780 <RegionUS915NextChannel>
 8015ee0:	4603      	mov	r3, r0
 8015ee2:	e000      	b.n	8015ee6 <RegionNextChannel+0x56>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8015ee4:	2309      	movs	r3, #9
        }
    }
}
 8015ee6:	4618      	mov	r0, r3
 8015ee8:	3710      	adds	r7, #16
 8015eea:	46bd      	mov	sp, r7
 8015eec:	bd80      	pop	{r7, pc}

08015eee <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015eee:	b590      	push	{r4, r7, lr}
 8015ef0:	b083      	sub	sp, #12
 8015ef2:	af00      	add	r7, sp, #0
 8015ef4:	4604      	mov	r4, r0
 8015ef6:	4608      	mov	r0, r1
 8015ef8:	4611      	mov	r1, r2
 8015efa:	461a      	mov	r2, r3
 8015efc:	4623      	mov	r3, r4
 8015efe:	71fb      	strb	r3, [r7, #7]
 8015f00:	4603      	mov	r3, r0
 8015f02:	71bb      	strb	r3, [r7, #6]
 8015f04:	460b      	mov	r3, r1
 8015f06:	717b      	strb	r3, [r7, #5]
 8015f08:	4613      	mov	r3, r2
 8015f0a:	713b      	strb	r3, [r7, #4]
    switch( region )
 8015f0c:	79fb      	ldrb	r3, [r7, #7]
 8015f0e:	2b08      	cmp	r3, #8
 8015f10:	d01a      	beq.n	8015f48 <RegionApplyDrOffset+0x5a>
 8015f12:	2b08      	cmp	r3, #8
 8015f14:	dc22      	bgt.n	8015f5c <RegionApplyDrOffset+0x6e>
 8015f16:	2b01      	cmp	r3, #1
 8015f18:	d002      	beq.n	8015f20 <RegionApplyDrOffset+0x32>
 8015f1a:	2b05      	cmp	r3, #5
 8015f1c:	d00a      	beq.n	8015f34 <RegionApplyDrOffset+0x46>
 8015f1e:	e01d      	b.n	8015f5c <RegionApplyDrOffset+0x6e>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8015f20:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015f24:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015f28:	79bb      	ldrb	r3, [r7, #6]
 8015f2a:	4618      	mov	r0, r3
 8015f2c:	f001 f9fa 	bl	8017324 <RegionAU915ApplyDrOffset>
 8015f30:	4603      	mov	r3, r0
 8015f32:	e014      	b.n	8015f5e <RegionApplyDrOffset+0x70>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8015f34:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015f38:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015f3c:	79bb      	ldrb	r3, [r7, #6]
 8015f3e:	4618      	mov	r0, r3
 8015f40:	f003 fb1a 	bl	8019578 <RegionEU868ApplyDrOffset>
 8015f44:	4603      	mov	r3, r0
 8015f46:	e00a      	b.n	8015f5e <RegionApplyDrOffset+0x70>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8015f48:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015f4c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015f50:	79bb      	ldrb	r3, [r7, #6]
 8015f52:	4618      	mov	r0, r3
 8015f54:	f004 fd02 	bl	801a95c <RegionUS915ApplyDrOffset>
 8015f58:	4603      	mov	r3, r0
 8015f5a:	e000      	b.n	8015f5e <RegionApplyDrOffset+0x70>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8015f5c:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8015f5e:	4618      	mov	r0, r3
 8015f60:	370c      	adds	r7, #12
 8015f62:	46bd      	mov	sp, r7
 8015f64:	bd90      	pop	{r4, r7, pc}
	...

08015f68 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8015f68:	b480      	push	{r7}
 8015f6a:	b083      	sub	sp, #12
 8015f6c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8015f6e:	4b04      	ldr	r3, [pc, #16]	@ (8015f80 <RegionGetVersion+0x18>)
 8015f70:	607b      	str	r3, [r7, #4]

    return version;
 8015f72:	687b      	ldr	r3, [r7, #4]
}
 8015f74:	4618      	mov	r0, r3
 8015f76:	370c      	adds	r7, #12
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	bc80      	pop	{r7}
 8015f7c:	4770      	bx	lr
 8015f7e:	bf00      	nop
 8015f80:	02010003 	.word	0x02010003

08015f84 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 8015f84:	b580      	push	{r7, lr}
 8015f86:	b082      	sub	sp, #8
 8015f88:	af00      	add	r7, sp, #0
 8015f8a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8015f8c:	4b18      	ldr	r3, [pc, #96]	@ (8015ff0 <VerifyRfFreq+0x6c>)
 8015f8e:	6a1b      	ldr	r3, [r3, #32]
 8015f90:	6878      	ldr	r0, [r7, #4]
 8015f92:	4798      	blx	r3
 8015f94:	4603      	mov	r3, r0
 8015f96:	f083 0301 	eor.w	r3, r3, #1
 8015f9a:	b2db      	uxtb	r3, r3
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d001      	beq.n	8015fa4 <VerifyRfFreq+0x20>
    {
        return false;
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	e021      	b.n	8015fe8 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	4a13      	ldr	r2, [pc, #76]	@ (8015ff4 <VerifyRfFreq+0x70>)
 8015fa8:	4293      	cmp	r3, r2
 8015faa:	d910      	bls.n	8015fce <VerifyRfFreq+0x4a>
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	4a12      	ldr	r2, [pc, #72]	@ (8015ff8 <VerifyRfFreq+0x74>)
 8015fb0:	4293      	cmp	r3, r2
 8015fb2:	d80c      	bhi.n	8015fce <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8015fb4:	687a      	ldr	r2, [r7, #4]
 8015fb6:	4b11      	ldr	r3, [pc, #68]	@ (8015ffc <VerifyRfFreq+0x78>)
 8015fb8:	4413      	add	r3, r2
 8015fba:	4a11      	ldr	r2, [pc, #68]	@ (8016000 <VerifyRfFreq+0x7c>)
 8015fbc:	fba2 1203 	umull	r1, r2, r2, r3
 8015fc0:	0c92      	lsrs	r2, r2, #18
 8015fc2:	4910      	ldr	r1, [pc, #64]	@ (8016004 <VerifyRfFreq+0x80>)
 8015fc4:	fb01 f202 	mul.w	r2, r1, r2
 8015fc8:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 8015fca:	2a00      	cmp	r2, #0
 8015fcc:	d001      	beq.n	8015fd2 <VerifyRfFreq+0x4e>
    {
        return false;
 8015fce:	2300      	movs	r3, #0
 8015fd0:	e00a      	b.n	8015fe8 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8016008 <VerifyRfFreq+0x84>)
 8015fd6:	4293      	cmp	r3, r2
 8015fd8:	d903      	bls.n	8015fe2 <VerifyRfFreq+0x5e>
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	4a0b      	ldr	r2, [pc, #44]	@ (801600c <VerifyRfFreq+0x88>)
 8015fde:	4293      	cmp	r3, r2
 8015fe0:	d901      	bls.n	8015fe6 <VerifyRfFreq+0x62>
    {
        return false;
 8015fe2:	2300      	movs	r3, #0
 8015fe4:	e000      	b.n	8015fe8 <VerifyRfFreq+0x64>
    }
    return true;
 8015fe6:	2301      	movs	r3, #1
}
 8015fe8:	4618      	mov	r0, r3
 8015fea:	3708      	adds	r7, #8
 8015fec:	46bd      	mov	sp, r7
 8015fee:	bd80      	pop	{r7, pc}
 8015ff0:	080233a4 	.word	0x080233a4
 8015ff4:	3708709f 	.word	0x3708709f
 8015ff8:	374886e0 	.word	0x374886e0
 8015ffc:	c8f78f60 	.word	0xc8f78f60
 8016000:	6fd91d85 	.word	0x6fd91d85
 8016004:	000927c0 	.word	0x000927c0
 8016008:	368cd7ff 	.word	0x368cd7ff
 801600c:	374d1ac0 	.word	0x374d1ac0

08016010 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016010:	b590      	push	{r4, r7, lr}
 8016012:	b089      	sub	sp, #36	@ 0x24
 8016014:	af04      	add	r7, sp, #16
 8016016:	4603      	mov	r3, r0
 8016018:	460a      	mov	r2, r1
 801601a:	71fb      	strb	r3, [r7, #7]
 801601c:	4613      	mov	r3, r2
 801601e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 8016020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016024:	4a0f      	ldr	r2, [pc, #60]	@ (8016064 <GetTimeOnAir+0x54>)
 8016026:	5cd3      	ldrb	r3, [r2, r3]
 8016028:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 801602a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801602e:	490e      	ldr	r1, [pc, #56]	@ (8016068 <GetTimeOnAir+0x58>)
 8016030:	4618      	mov	r0, r3
 8016032:	f002 f8b1 	bl	8018198 <RegionCommonGetBandwidth>
 8016036:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8016038:	4b0c      	ldr	r3, [pc, #48]	@ (801606c <GetTimeOnAir+0x5c>)
 801603a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801603c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016040:	88bb      	ldrh	r3, [r7, #4]
 8016042:	b2db      	uxtb	r3, r3
 8016044:	2101      	movs	r1, #1
 8016046:	9103      	str	r1, [sp, #12]
 8016048:	9302      	str	r3, [sp, #8]
 801604a:	2300      	movs	r3, #0
 801604c:	9301      	str	r3, [sp, #4]
 801604e:	2308      	movs	r3, #8
 8016050:	9300      	str	r3, [sp, #0]
 8016052:	2301      	movs	r3, #1
 8016054:	68b9      	ldr	r1, [r7, #8]
 8016056:	2001      	movs	r0, #1
 8016058:	47a0      	blx	r4
 801605a:	4603      	mov	r3, r0
}
 801605c:	4618      	mov	r0, r3
 801605e:	3714      	adds	r7, #20
 8016060:	46bd      	mov	sp, r7
 8016062:	bd90      	pop	{r4, r7, pc}
 8016064:	0802322c 	.word	0x0802322c
 8016068:	0802323c 	.word	0x0802323c
 801606c:	080233a4 	.word	0x080233a4

08016070 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b088      	sub	sp, #32
 8016074:	af00      	add	r7, sp, #0
 8016076:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8016078:	2300      	movs	r3, #0
 801607a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	781b      	ldrb	r3, [r3, #0]
 8016080:	3b01      	subs	r3, #1
 8016082:	2b37      	cmp	r3, #55	@ 0x37
 8016084:	f200 8161 	bhi.w	801634a <RegionAU915GetPhyParam+0x2da>
 8016088:	a201      	add	r2, pc, #4	@ (adr r2, 8016090 <RegionAU915GetPhyParam+0x20>)
 801608a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801608e:	bf00      	nop
 8016090:	08016171 	.word	0x08016171
 8016094:	08016185 	.word	0x08016185
 8016098:	0801634b 	.word	0x0801634b
 801609c:	0801634b 	.word	0x0801634b
 80160a0:	0801634b 	.word	0x0801634b
 80160a4:	08016199 	.word	0x08016199
 80160a8:	0801634b 	.word	0x0801634b
 80160ac:	080161df 	.word	0x080161df
 80160b0:	0801634b 	.word	0x0801634b
 80160b4:	080161e5 	.word	0x080161e5
 80160b8:	080161eb 	.word	0x080161eb
 80160bc:	080161f1 	.word	0x080161f1
 80160c0:	080161f7 	.word	0x080161f7
 80160c4:	0801621f 	.word	0x0801621f
 80160c8:	08016247 	.word	0x08016247
 80160cc:	0801624d 	.word	0x0801624d
 80160d0:	08016255 	.word	0x08016255
 80160d4:	0801625d 	.word	0x0801625d
 80160d8:	08016265 	.word	0x08016265
 80160dc:	0801626d 	.word	0x0801626d
 80160e0:	08016275 	.word	0x08016275
 80160e4:	08016289 	.word	0x08016289
 80160e8:	0801628f 	.word	0x0801628f
 80160ec:	08016295 	.word	0x08016295
 80160f0:	0801629b 	.word	0x0801629b
 80160f4:	080162a7 	.word	0x080162a7
 80160f8:	080162b3 	.word	0x080162b3
 80160fc:	080162b9 	.word	0x080162b9
 8016100:	080162c1 	.word	0x080162c1
 8016104:	080162c7 	.word	0x080162c7
 8016108:	080162cd 	.word	0x080162cd
 801610c:	080162d3 	.word	0x080162d3
 8016110:	0801619f 	.word	0x0801619f
 8016114:	0801634b 	.word	0x0801634b
 8016118:	0801634b 	.word	0x0801634b
 801611c:	0801634b 	.word	0x0801634b
 8016120:	0801634b 	.word	0x0801634b
 8016124:	0801634b 	.word	0x0801634b
 8016128:	0801634b 	.word	0x0801634b
 801612c:	0801634b 	.word	0x0801634b
 8016130:	0801634b 	.word	0x0801634b
 8016134:	0801634b 	.word	0x0801634b
 8016138:	0801634b 	.word	0x0801634b
 801613c:	0801634b 	.word	0x0801634b
 8016140:	0801634b 	.word	0x0801634b
 8016144:	0801634b 	.word	0x0801634b
 8016148:	080162d9 	.word	0x080162d9
 801614c:	080162ed 	.word	0x080162ed
 8016150:	080162fb 	.word	0x080162fb
 8016154:	08016301 	.word	0x08016301
 8016158:	0801634b 	.word	0x0801634b
 801615c:	08016307 	.word	0x08016307
 8016160:	0801631b 	.word	0x0801631b
 8016164:	08016321 	.word	0x08016321
 8016168:	08016327 	.word	0x08016327
 801616c:	08016337 	.word	0x08016337
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	78db      	ldrb	r3, [r3, #3]
 8016174:	2b00      	cmp	r3, #0
 8016176:	d102      	bne.n	801617e <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 8016178:	2308      	movs	r3, #8
 801617a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 801617c:	e0e6      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 801617e:	2302      	movs	r3, #2
 8016180:	61bb      	str	r3, [r7, #24]
            break;
 8016182:	e0e3      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	789b      	ldrb	r3, [r3, #2]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d102      	bne.n	8016192 <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 801618c:	2300      	movs	r3, #0
 801618e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016190:	e0dc      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016192:	2302      	movs	r3, #2
 8016194:	61bb      	str	r3, [r7, #24]
            break;
 8016196:	e0d9      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8016198:	2302      	movs	r3, #2
 801619a:	61bb      	str	r3, [r7, #24]
            break;
 801619c:	e0d6      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80161a4:	733b      	strb	r3, [r7, #12]
 80161a6:	230d      	movs	r3, #13
 80161a8:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	789b      	ldrb	r3, [r3, #2]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d101      	bne.n	80161b6 <RegionAU915GetPhyParam+0x146>
 80161b2:	2300      	movs	r3, #0
 80161b4:	e000      	b.n	80161b8 <RegionAU915GetPhyParam+0x148>
 80161b6:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80161b8:	73bb      	strb	r3, [r7, #14]
 80161ba:	2348      	movs	r3, #72	@ 0x48
 80161bc:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80161be:	4b67      	ldr	r3, [pc, #412]	@ (801635c <RegionAU915GetPhyParam+0x2ec>)
 80161c0:	681b      	ldr	r3, [r3, #0]
 80161c2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80161c6:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80161c8:	4b64      	ldr	r3, [pc, #400]	@ (801635c <RegionAU915GetPhyParam+0x2ec>)
 80161ca:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80161cc:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80161ce:	f107 030c 	add.w	r3, r7, #12
 80161d2:	4618      	mov	r0, r3
 80161d4:	f001 ff8d 	bl	80180f2 <RegionCommonGetNextLowerTxDr>
 80161d8:	4603      	mov	r3, r0
 80161da:	61bb      	str	r3, [r7, #24]
            break;
 80161dc:	e0b6      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 80161de:	2300      	movs	r3, #0
 80161e0:	61bb      	str	r3, [r7, #24]
            break;
 80161e2:	e0b3      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 80161e4:	2300      	movs	r3, #0
 80161e6:	61bb      	str	r3, [r7, #24]
            break;
 80161e8:	e0b0      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80161ea:	2340      	movs	r3, #64	@ 0x40
 80161ec:	61bb      	str	r3, [r7, #24]
            break;
 80161ee:	e0ad      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80161f0:	2320      	movs	r3, #32
 80161f2:	61bb      	str	r3, [r7, #24]
            break;
 80161f4:	e0aa      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	789b      	ldrb	r3, [r3, #2]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d107      	bne.n	801620e <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016204:	461a      	mov	r2, r3
 8016206:	4b56      	ldr	r3, [pc, #344]	@ (8016360 <RegionAU915GetPhyParam+0x2f0>)
 8016208:	5c9b      	ldrb	r3, [r3, r2]
 801620a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 801620c:	e09e      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016214:	461a      	mov	r2, r3
 8016216:	4b53      	ldr	r3, [pc, #332]	@ (8016364 <RegionAU915GetPhyParam+0x2f4>)
 8016218:	5c9b      	ldrb	r3, [r3, r2]
 801621a:	61bb      	str	r3, [r7, #24]
            break;
 801621c:	e096      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	789b      	ldrb	r3, [r3, #2]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d107      	bne.n	8016236 <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801622c:	461a      	mov	r2, r3
 801622e:	4b4e      	ldr	r3, [pc, #312]	@ (8016368 <RegionAU915GetPhyParam+0x2f8>)
 8016230:	5c9b      	ldrb	r3, [r3, r2]
 8016232:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016234:	e08a      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801623c:	461a      	mov	r2, r3
 801623e:	4b4b      	ldr	r3, [pc, #300]	@ (801636c <RegionAU915GetPhyParam+0x2fc>)
 8016240:	5c9b      	ldrb	r3, [r3, r2]
 8016242:	61bb      	str	r3, [r7, #24]
            break;
 8016244:	e082      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8016246:	2300      	movs	r3, #0
 8016248:	61bb      	str	r3, [r7, #24]
            break;
 801624a:	e07f      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 801624c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8016250:	61bb      	str	r3, [r7, #24]
            break;
 8016252:	e07b      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016254:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016258:	61bb      	str	r3, [r7, #24]
            break;
 801625a:	e077      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801625c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016260:	61bb      	str	r3, [r7, #24]
            break;
 8016262:	e073      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016264:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016268:	61bb      	str	r3, [r7, #24]
            break;
 801626a:	e06f      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801626c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016270:	61bb      	str	r3, [r7, #24]
            break;
 8016272:	e06b      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016274:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016278:	483d      	ldr	r0, [pc, #244]	@ (8016370 <RegionAU915GetPhyParam+0x300>)
 801627a:	f004 fbc1 	bl	801aa00 <randr>
 801627e:	4603      	mov	r3, r0
 8016280:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016284:	61bb      	str	r3, [r7, #24]
            break;
 8016286:	e061      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016288:	2300      	movs	r3, #0
 801628a:	61bb      	str	r3, [r7, #24]
            break;
 801628c:	e05e      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 801628e:	4b39      	ldr	r3, [pc, #228]	@ (8016374 <RegionAU915GetPhyParam+0x304>)
 8016290:	61bb      	str	r3, [r7, #24]
            break;
 8016292:	e05b      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8016294:	2308      	movs	r3, #8
 8016296:	61bb      	str	r3, [r7, #24]
            break;
 8016298:	e058      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801629a:	4b30      	ldr	r3, [pc, #192]	@ (801635c <RegionAU915GetPhyParam+0x2ec>)
 801629c:	681b      	ldr	r3, [r3, #0]
 801629e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80162a2:	61bb      	str	r3, [r7, #24]
            break;
 80162a4:	e052      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80162a6:	4b2d      	ldr	r3, [pc, #180]	@ (801635c <RegionAU915GetPhyParam+0x2ec>)
 80162a8:	681b      	ldr	r3, [r3, #0]
 80162aa:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80162ae:	61bb      	str	r3, [r7, #24]
            break;
 80162b0:	e04c      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 80162b2:	2348      	movs	r3, #72	@ 0x48
 80162b4:	61bb      	str	r3, [r7, #24]
            break;
 80162b6:	e049      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80162b8:	4b28      	ldr	r3, [pc, #160]	@ (801635c <RegionAU915GetPhyParam+0x2ec>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	61bb      	str	r3, [r7, #24]
            break;
 80162be:	e045      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 80162c0:	2301      	movs	r3, #1
 80162c2:	61bb      	str	r3, [r7, #24]
            break;
 80162c4:	e042      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80162c6:	2300      	movs	r3, #0
 80162c8:	61bb      	str	r3, [r7, #24]
            break;
 80162ca:	e03f      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 80162cc:	4b2a      	ldr	r3, [pc, #168]	@ (8016378 <RegionAU915GetPhyParam+0x308>)
 80162ce:	61bb      	str	r3, [r7, #24]
            break;
 80162d0:	e03c      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 80162d2:	4b2a      	ldr	r3, [pc, #168]	@ (801637c <RegionAU915GetPhyParam+0x30c>)
 80162d4:	61bb      	str	r3, [r7, #24]
            break;
 80162d6:	e039      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	791b      	ldrb	r3, [r3, #4]
 80162dc:	4a28      	ldr	r2, [pc, #160]	@ (8016380 <RegionAU915GetPhyParam+0x310>)
 80162de:	4925      	ldr	r1, [pc, #148]	@ (8016374 <RegionAU915GetPhyParam+0x304>)
 80162e0:	4618      	mov	r0, r3
 80162e2:	f001 f8f0 	bl	80174c6 <RegionBaseUSCalcDownlinkFrequency>
 80162e6:	4603      	mov	r3, r0
 80162e8:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 80162ea:	e02f      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 80162ec:	2317      	movs	r3, #23
 80162ee:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 80162f0:	2304      	movs	r3, #4
 80162f2:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 80162f4:	2303      	movs	r3, #3
 80162f6:	76bb      	strb	r3, [r7, #26]
            break;
 80162f8:	e028      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 80162fa:	2308      	movs	r3, #8
 80162fc:	61bb      	str	r3, [r7, #24]
            break;
 80162fe:	e025      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016300:	2308      	movs	r3, #8
 8016302:	61bb      	str	r3, [r7, #24]
            break;
 8016304:	e022      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	791b      	ldrb	r3, [r3, #4]
 801630a:	4a1d      	ldr	r2, [pc, #116]	@ (8016380 <RegionAU915GetPhyParam+0x310>)
 801630c:	4919      	ldr	r1, [pc, #100]	@ (8016374 <RegionAU915GetPhyParam+0x304>)
 801630e:	4618      	mov	r0, r3
 8016310:	f001 f8d9 	bl	80174c6 <RegionBaseUSCalcDownlinkFrequency>
 8016314:	4603      	mov	r3, r0
 8016316:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016318:	e018      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 801631a:	2308      	movs	r3, #8
 801631c:	61bb      	str	r3, [r7, #24]
            break;
 801631e:	e015      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016320:	2308      	movs	r3, #8
 8016322:	61bb      	str	r3, [r7, #24]
            break;
 8016324:	e012      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801632c:	461a      	mov	r2, r3
 801632e:	4b15      	ldr	r3, [pc, #84]	@ (8016384 <RegionAU915GetPhyParam+0x314>)
 8016330:	5c9b      	ldrb	r3, [r3, r2]
 8016332:	61bb      	str	r3, [r7, #24]
            break;
 8016334:	e00a      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801633c:	4912      	ldr	r1, [pc, #72]	@ (8016388 <RegionAU915GetPhyParam+0x318>)
 801633e:	4618      	mov	r0, r3
 8016340:	f001 ff2a 	bl	8018198 <RegionCommonGetBandwidth>
 8016344:	4603      	mov	r3, r0
 8016346:	61bb      	str	r3, [r7, #24]
            break;
 8016348:	e000      	b.n	801634c <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 801634a:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 801634c:	69bb      	ldr	r3, [r7, #24]
 801634e:	61fb      	str	r3, [r7, #28]
 8016350:	69fb      	ldr	r3, [r7, #28]
}
 8016352:	4618      	mov	r0, r3
 8016354:	3720      	adds	r7, #32
 8016356:	46bd      	mov	sp, r7
 8016358:	bd80      	pop	{r7, pc}
 801635a:	bf00      	nop
 801635c:	20001f94 	.word	0x20001f94
 8016360:	080232a8 	.word	0x080232a8
 8016364:	080232c8 	.word	0x080232c8
 8016368:	080232b8 	.word	0x080232b8
 801636c:	080232d8 	.word	0x080232d8
 8016370:	fffffc18 	.word	0xfffffc18
 8016374:	370870a0 	.word	0x370870a0
 8016378:	41f00000 	.word	0x41f00000
 801637c:	4009999a 	.word	0x4009999a
 8016380:	000927c0 	.word	0x000927c0
 8016384:	0802322c 	.word	0x0802322c
 8016388:	0802323c 	.word	0x0802323c

0801638c <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801638c:	b590      	push	{r4, r7, lr}
 801638e:	b085      	sub	sp, #20
 8016390:	af02      	add	r7, sp, #8
 8016392:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016394:	4b11      	ldr	r3, [pc, #68]	@ (80163dc <RegionAU915SetBandTxDone+0x50>)
 8016396:	681a      	ldr	r2, [r3, #0]
 8016398:	4b11      	ldr	r3, [pc, #68]	@ (80163e0 <RegionAU915SetBandTxDone+0x54>)
 801639a:	6819      	ldr	r1, [r3, #0]
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	781b      	ldrb	r3, [r3, #0]
 80163a0:	4618      	mov	r0, r3
 80163a2:	4603      	mov	r3, r0
 80163a4:	005b      	lsls	r3, r3, #1
 80163a6:	4403      	add	r3, r0
 80163a8:	009b      	lsls	r3, r3, #2
 80163aa:	440b      	add	r3, r1
 80163ac:	3309      	adds	r3, #9
 80163ae:	781b      	ldrb	r3, [r3, #0]
 80163b0:	4619      	mov	r1, r3
 80163b2:	460b      	mov	r3, r1
 80163b4:	005b      	lsls	r3, r3, #1
 80163b6:	440b      	add	r3, r1
 80163b8:	00db      	lsls	r3, r3, #3
 80163ba:	18d0      	adds	r0, r2, r3
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	6899      	ldr	r1, [r3, #8]
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	785c      	ldrb	r4, [r3, #1]
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	691a      	ldr	r2, [r3, #16]
 80163c8:	9200      	str	r2, [sp, #0]
 80163ca:	68db      	ldr	r3, [r3, #12]
 80163cc:	4622      	mov	r2, r4
 80163ce:	f001 fa8d 	bl	80178ec <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 80163d2:	bf00      	nop
 80163d4:	370c      	adds	r7, #12
 80163d6:	46bd      	mov	sp, r7
 80163d8:	bd90      	pop	{r4, r7, pc}
 80163da:	bf00      	nop
 80163dc:	20001f98 	.word	0x20001f98
 80163e0:	20001f94 	.word	0x20001f94

080163e4 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 80163e4:	b580      	push	{r7, lr}
 80163e6:	b08a      	sub	sp, #40	@ 0x28
 80163e8:	af00      	add	r7, sp, #0
 80163ea:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 80163ec:	2301      	movs	r3, #1
 80163ee:	81bb      	strh	r3, [r7, #12]
 80163f0:	2300      	movs	r3, #0
 80163f2:	73bb      	strb	r3, [r7, #14]
 80163f4:	2300      	movs	r3, #0
 80163f6:	613b      	str	r3, [r7, #16]
 80163f8:	2300      	movs	r3, #0
 80163fa:	617b      	str	r3, [r7, #20]
 80163fc:	2300      	movs	r3, #0
 80163fe:	61bb      	str	r3, [r7, #24]
 8016400:	2300      	movs	r3, #0
 8016402:	61fb      	str	r3, [r7, #28]
 8016404:	2300      	movs	r3, #0
 8016406:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	7b1b      	ldrb	r3, [r3, #12]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d007      	beq.n	8016422 <RegionAU915InitDefaults+0x3e>
 8016412:	2b00      	cmp	r3, #0
 8016414:	f2c0 8104 	blt.w	8016620 <RegionAU915InitDefaults+0x23c>
 8016418:	3b01      	subs	r3, #1
 801641a:	2b01      	cmp	r3, #1
 801641c:	f200 8100 	bhi.w	8016620 <RegionAU915InitDefaults+0x23c>
 8016420:	e0ce      	b.n	80165c0 <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	681b      	ldr	r3, [r3, #0]
 8016426:	2b00      	cmp	r3, #0
 8016428:	f000 80fc 	beq.w	8016624 <RegionAU915InitDefaults+0x240>
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	685b      	ldr	r3, [r3, #4]
 8016430:	2b00      	cmp	r3, #0
 8016432:	f000 80f7 	beq.w	8016624 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	681b      	ldr	r3, [r3, #0]
 801643a:	4a7c      	ldr	r2, [pc, #496]	@ (801662c <RegionAU915InitDefaults+0x248>)
 801643c:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	685b      	ldr	r3, [r3, #4]
 8016442:	4a7b      	ldr	r2, [pc, #492]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016444:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	689b      	ldr	r3, [r3, #8]
 801644a:	4a7a      	ldr	r2, [pc, #488]	@ (8016634 <RegionAU915InitDefaults+0x250>)
 801644c:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801644e:	4b77      	ldr	r3, [pc, #476]	@ (801662c <RegionAU915InitDefaults+0x248>)
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	2200      	movs	r2, #0
 8016454:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8016456:	4b75      	ldr	r3, [pc, #468]	@ (801662c <RegionAU915InitDefaults+0x248>)
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	2200      	movs	r2, #0
 801645c:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 801645e:	4b75      	ldr	r3, [pc, #468]	@ (8016634 <RegionAU915InitDefaults+0x250>)
 8016460:	681b      	ldr	r3, [r3, #0]
 8016462:	f107 010c 	add.w	r1, r7, #12
 8016466:	2218      	movs	r2, #24
 8016468:	4618      	mov	r0, r3
 801646a:	f004 fae0 	bl	801aa2e <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 801646e:	2300      	movs	r3, #0
 8016470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016474:	e02e      	b.n	80164d4 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8016476:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801647a:	4a6f      	ldr	r2, [pc, #444]	@ (8016638 <RegionAU915InitDefaults+0x254>)
 801647c:	fb03 f202 	mul.w	r2, r3, r2
 8016480:	4b6e      	ldr	r3, [pc, #440]	@ (801663c <RegionAU915InitDefaults+0x258>)
 8016482:	4413      	add	r3, r2
 8016484:	4a6a      	ldr	r2, [pc, #424]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016486:	6811      	ldr	r1, [r2, #0]
 8016488:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801648c:	4618      	mov	r0, r3
 801648e:	4613      	mov	r3, r2
 8016490:	005b      	lsls	r3, r3, #1
 8016492:	4413      	add	r3, r2
 8016494:	009b      	lsls	r3, r3, #2
 8016496:	440b      	add	r3, r1
 8016498:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801649a:	4b65      	ldr	r3, [pc, #404]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801649c:	6819      	ldr	r1, [r3, #0]
 801649e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80164a2:	4613      	mov	r3, r2
 80164a4:	005b      	lsls	r3, r3, #1
 80164a6:	4413      	add	r3, r2
 80164a8:	009b      	lsls	r3, r3, #2
 80164aa:	440b      	add	r3, r1
 80164ac:	3308      	adds	r3, #8
 80164ae:	2250      	movs	r2, #80	@ 0x50
 80164b0:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 80164b2:	4b5f      	ldr	r3, [pc, #380]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80164b4:	6819      	ldr	r1, [r3, #0]
 80164b6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80164ba:	4613      	mov	r3, r2
 80164bc:	005b      	lsls	r3, r3, #1
 80164be:	4413      	add	r3, r2
 80164c0:	009b      	lsls	r3, r3, #2
 80164c2:	440b      	add	r3, r1
 80164c4:	3309      	adds	r3, #9
 80164c6:	2200      	movs	r2, #0
 80164c8:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 80164ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164ce:	3301      	adds	r3, #1
 80164d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80164d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80164da:	d9cc      	bls.n	8016476 <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 80164dc:	2340      	movs	r3, #64	@ 0x40
 80164de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80164e2:	e02f      	b.n	8016544 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 80164e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164e8:	3b40      	subs	r3, #64	@ 0x40
 80164ea:	4a55      	ldr	r2, [pc, #340]	@ (8016640 <RegionAU915InitDefaults+0x25c>)
 80164ec:	fb03 f202 	mul.w	r2, r3, r2
 80164f0:	4b54      	ldr	r3, [pc, #336]	@ (8016644 <RegionAU915InitDefaults+0x260>)
 80164f2:	4413      	add	r3, r2
 80164f4:	4a4e      	ldr	r2, [pc, #312]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80164f6:	6811      	ldr	r1, [r2, #0]
 80164f8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80164fc:	4618      	mov	r0, r3
 80164fe:	4613      	mov	r3, r2
 8016500:	005b      	lsls	r3, r3, #1
 8016502:	4413      	add	r3, r2
 8016504:	009b      	lsls	r3, r3, #2
 8016506:	440b      	add	r3, r1
 8016508:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 801650a:	4b49      	ldr	r3, [pc, #292]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801650c:	6819      	ldr	r1, [r3, #0]
 801650e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016512:	4613      	mov	r3, r2
 8016514:	005b      	lsls	r3, r3, #1
 8016516:	4413      	add	r3, r2
 8016518:	009b      	lsls	r3, r3, #2
 801651a:	440b      	add	r3, r1
 801651c:	3308      	adds	r3, #8
 801651e:	2266      	movs	r2, #102	@ 0x66
 8016520:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016522:	4b43      	ldr	r3, [pc, #268]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016524:	6819      	ldr	r1, [r3, #0]
 8016526:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801652a:	4613      	mov	r3, r2
 801652c:	005b      	lsls	r3, r3, #1
 801652e:	4413      	add	r3, r2
 8016530:	009b      	lsls	r3, r3, #2
 8016532:	440b      	add	r3, r1
 8016534:	3309      	adds	r3, #9
 8016536:	2200      	movs	r2, #0
 8016538:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 801653a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801653e:	3301      	adds	r3, #1
 8016540:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016544:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016548:	2b47      	cmp	r3, #71	@ 0x47
 801654a:	d9cb      	bls.n	80164e4 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801654c:	4b38      	ldr	r3, [pc, #224]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016554:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016558:	4b35      	ldr	r3, [pc, #212]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016560:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8016564:	4b32      	ldr	r3, [pc, #200]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016566:	681b      	ldr	r3, [r3, #0]
 8016568:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801656c:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8016570:	4b2f      	ldr	r3, [pc, #188]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016572:	681b      	ldr	r3, [r3, #0]
 8016574:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016578:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801657c:	4b2c      	ldr	r3, [pc, #176]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	22ff      	movs	r2, #255	@ 0xff
 8016582:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016586:	4b2a      	ldr	r3, [pc, #168]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	2200      	movs	r2, #0
 801658c:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016590:	4b27      	ldr	r3, [pc, #156]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 8016592:	681b      	ldr	r3, [r3, #0]
 8016594:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016598:	4b25      	ldr	r3, [pc, #148]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 801659a:	681b      	ldr	r3, [r3, #0]
 801659c:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80165a0:	2206      	movs	r2, #6
 80165a2:	4619      	mov	r1, r3
 80165a4:	f001 f97c 	bl	80178a0 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80165a8:	4b20      	ldr	r3, [pc, #128]	@ (801662c <RegionAU915InitDefaults+0x248>)
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	4618      	mov	r0, r3
 80165ae:	4b20      	ldr	r3, [pc, #128]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80165b6:	2206      	movs	r2, #6
 80165b8:	4619      	mov	r1, r3
 80165ba:	f001 f971 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 80165be:	e032      	b.n	8016626 <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80165c0:	4b1b      	ldr	r3, [pc, #108]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80165c2:	681b      	ldr	r3, [r3, #0]
 80165c4:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80165c8:	4b19      	ldr	r3, [pc, #100]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80165ca:	681b      	ldr	r3, [r3, #0]
 80165cc:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80165d0:	2206      	movs	r2, #6
 80165d2:	4619      	mov	r1, r3
 80165d4:	f001 f964 	bl	80178a0 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80165d8:	2300      	movs	r3, #0
 80165da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80165de:	e01a      	b.n	8016616 <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80165e0:	4b12      	ldr	r3, [pc, #72]	@ (801662c <RegionAU915InitDefaults+0x248>)
 80165e2:	681b      	ldr	r3, [r3, #0]
 80165e4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80165e8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80165ec:	4b10      	ldr	r3, [pc, #64]	@ (8016630 <RegionAU915InitDefaults+0x24c>)
 80165ee:	681b      	ldr	r3, [r3, #0]
 80165f0:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80165f4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80165f8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80165fc:	4b0b      	ldr	r3, [pc, #44]	@ (801662c <RegionAU915InitDefaults+0x248>)
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016604:	4001      	ands	r1, r0
 8016606:	b289      	uxth	r1, r1
 8016608:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801660c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016610:	3301      	adds	r3, #1
 8016612:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016616:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801661a:	2b05      	cmp	r3, #5
 801661c:	d9e0      	bls.n	80165e0 <RegionAU915InitDefaults+0x1fc>
            }
            break;
 801661e:	e002      	b.n	8016626 <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016620:	bf00      	nop
 8016622:	e000      	b.n	8016626 <RegionAU915InitDefaults+0x242>
                return;
 8016624:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8016626:	3728      	adds	r7, #40	@ 0x28
 8016628:	46bd      	mov	sp, r7
 801662a:	bd80      	pop	{r7, pc}
 801662c:	20001f90 	.word	0x20001f90
 8016630:	20001f94 	.word	0x20001f94
 8016634:	20001f98 	.word	0x20001f98
 8016638:	00030d40 	.word	0x00030d40
 801663c:	368cd800 	.word	0x368cd800
 8016640:	00186a00 	.word	0x00186a00
 8016644:	36978660 	.word	0x36978660

08016648 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b082      	sub	sp, #8
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
 8016650:	460b      	mov	r3, r1
 8016652:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016654:	78fb      	ldrb	r3, [r7, #3]
 8016656:	2b0f      	cmp	r3, #15
 8016658:	d87e      	bhi.n	8016758 <RegionAU915Verify+0x110>
 801665a:	a201      	add	r2, pc, #4	@ (adr r2, 8016660 <RegionAU915Verify+0x18>)
 801665c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016660:	080166a1 	.word	0x080166a1
 8016664:	08016759 	.word	0x08016759
 8016668:	08016759 	.word	0x08016759
 801666c:	08016759 	.word	0x08016759
 8016670:	08016759 	.word	0x08016759
 8016674:	080166af 	.word	0x080166af
 8016678:	080166af 	.word	0x080166af
 801667c:	080166f3 	.word	0x080166f3
 8016680:	08016759 	.word	0x08016759
 8016684:	08016737 	.word	0x08016737
 8016688:	08016737 	.word	0x08016737
 801668c:	08016759 	.word	0x08016759
 8016690:	08016759 	.word	0x08016759
 8016694:	08016759 	.word	0x08016759
 8016698:	08016759 	.word	0x08016759
 801669c:	08016755 	.word	0x08016755
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	4618      	mov	r0, r3
 80166a6:	f7ff fc6d 	bl	8015f84 <VerifyRfFreq>
 80166aa:	4603      	mov	r3, r0
 80166ac:	e055      	b.n	801675a <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	789b      	ldrb	r3, [r3, #2]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d10e      	bne.n	80166d4 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f993 3000 	ldrsb.w	r3, [r3]
 80166bc:	220d      	movs	r2, #13
 80166be:	2100      	movs	r1, #0
 80166c0:	4618      	mov	r0, r3
 80166c2:	f001 f870 	bl	80177a6 <RegionCommonValueInRange>
 80166c6:	4603      	mov	r3, r0
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	bf14      	ite	ne
 80166cc:	2301      	movne	r3, #1
 80166ce:	2300      	moveq	r3, #0
 80166d0:	b2db      	uxtb	r3, r3
 80166d2:	e042      	b.n	801675a <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	f993 3000 	ldrsb.w	r3, [r3]
 80166da:	220d      	movs	r2, #13
 80166dc:	2102      	movs	r1, #2
 80166de:	4618      	mov	r0, r3
 80166e0:	f001 f861 	bl	80177a6 <RegionCommonValueInRange>
 80166e4:	4603      	mov	r3, r0
 80166e6:	2b00      	cmp	r3, #0
 80166e8:	bf14      	ite	ne
 80166ea:	2301      	movne	r3, #1
 80166ec:	2300      	moveq	r3, #0
 80166ee:	b2db      	uxtb	r3, r3
 80166f0:	e033      	b.n	801675a <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	789b      	ldrb	r3, [r3, #2]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d10e      	bne.n	8016718 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	f993 3000 	ldrsb.w	r3, [r3]
 8016700:	220d      	movs	r2, #13
 8016702:	2108      	movs	r1, #8
 8016704:	4618      	mov	r0, r3
 8016706:	f001 f84e 	bl	80177a6 <RegionCommonValueInRange>
 801670a:	4603      	mov	r3, r0
 801670c:	2b00      	cmp	r3, #0
 801670e:	bf14      	ite	ne
 8016710:	2301      	movne	r3, #1
 8016712:	2300      	moveq	r3, #0
 8016714:	b2db      	uxtb	r3, r3
 8016716:	e020      	b.n	801675a <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	f993 3000 	ldrsb.w	r3, [r3]
 801671e:	220d      	movs	r2, #13
 8016720:	2102      	movs	r1, #2
 8016722:	4618      	mov	r0, r3
 8016724:	f001 f83f 	bl	80177a6 <RegionCommonValueInRange>
 8016728:	4603      	mov	r3, r0
 801672a:	2b00      	cmp	r3, #0
 801672c:	bf14      	ite	ne
 801672e:	2301      	movne	r3, #1
 8016730:	2300      	moveq	r3, #0
 8016732:	b2db      	uxtb	r3, r3
 8016734:	e011      	b.n	801675a <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	f993 3000 	ldrsb.w	r3, [r3]
 801673c:	220e      	movs	r2, #14
 801673e:	2100      	movs	r1, #0
 8016740:	4618      	mov	r0, r3
 8016742:	f001 f830 	bl	80177a6 <RegionCommonValueInRange>
 8016746:	4603      	mov	r3, r0
 8016748:	2b00      	cmp	r3, #0
 801674a:	bf14      	ite	ne
 801674c:	2301      	movne	r3, #1
 801674e:	2300      	moveq	r3, #0
 8016750:	b2db      	uxtb	r3, r3
 8016752:	e002      	b.n	801675a <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8016754:	2300      	movs	r3, #0
 8016756:	e000      	b.n	801675a <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016758:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 801675a:	4618      	mov	r0, r3
 801675c:	3708      	adds	r7, #8
 801675e:	46bd      	mov	sp, r7
 8016760:	bd80      	pop	{r7, pc}
 8016762:	bf00      	nop

08016764 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016764:	b480      	push	{r7}
 8016766:	b085      	sub	sp, #20
 8016768:	af00      	add	r7, sp, #0
 801676a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	7a1b      	ldrb	r3, [r3, #8]
 8016770:	2b10      	cmp	r3, #16
 8016772:	d15e      	bne.n	8016832 <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	685b      	ldr	r3, [r3, #4]
 8016778:	330f      	adds	r3, #15
 801677a:	781b      	ldrb	r3, [r3, #0]
 801677c:	2b01      	cmp	r3, #1
 801677e:	d15a      	bne.n	8016836 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016780:	2300      	movs	r3, #0
 8016782:	73fb      	strb	r3, [r7, #15]
 8016784:	2300      	movs	r3, #0
 8016786:	73bb      	strb	r3, [r7, #14]
 8016788:	e04f      	b.n	801682a <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	685a      	ldr	r2, [r3, #4]
 801678e:	7bbb      	ldrb	r3, [r7, #14]
 8016790:	4413      	add	r3, r2
 8016792:	7819      	ldrb	r1, [r3, #0]
 8016794:	4b2a      	ldr	r3, [pc, #168]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	7bfa      	ldrb	r2, [r7, #15]
 801679a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801679e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80167a2:	4b27      	ldr	r3, [pc, #156]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 80167a4:	681b      	ldr	r3, [r3, #0]
 80167a6:	7bfa      	ldrb	r2, [r7, #15]
 80167a8:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80167ac:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	685a      	ldr	r2, [r3, #4]
 80167b4:	7bbb      	ldrb	r3, [r7, #14]
 80167b6:	3301      	adds	r3, #1
 80167b8:	4413      	add	r3, r2
 80167ba:	781b      	ldrb	r3, [r3, #0]
 80167bc:	021b      	lsls	r3, r3, #8
 80167be:	b299      	uxth	r1, r3
 80167c0:	4b1f      	ldr	r3, [pc, #124]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	7bfa      	ldrb	r2, [r7, #15]
 80167c6:	4301      	orrs	r1, r0
 80167c8:	b289      	uxth	r1, r1
 80167ca:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80167ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 80167d2:	7bfb      	ldrb	r3, [r7, #15]
 80167d4:	2b04      	cmp	r3, #4
 80167d6:	d10f      	bne.n	80167f8 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80167d8:	4b19      	ldr	r3, [pc, #100]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	7bfa      	ldrb	r2, [r7, #15]
 80167de:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80167e2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80167e6:	4b16      	ldr	r3, [pc, #88]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	7bfa      	ldrb	r2, [r7, #15]
 80167ec:	b2c9      	uxtb	r1, r1
 80167ee:	b289      	uxth	r1, r1
 80167f0:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80167f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 80167f8:	4b12      	ldr	r3, [pc, #72]	@ (8016844 <RegionAU915ApplyCFList+0xe0>)
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	7bfa      	ldrb	r2, [r7, #15]
 80167fe:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016802:	4b0f      	ldr	r3, [pc, #60]	@ (8016840 <RegionAU915ApplyCFList+0xdc>)
 8016804:	681b      	ldr	r3, [r3, #0]
 8016806:	7bfa      	ldrb	r2, [r7, #15]
 8016808:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801680c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016810:	4b0c      	ldr	r3, [pc, #48]	@ (8016844 <RegionAU915ApplyCFList+0xe0>)
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	7bfa      	ldrb	r2, [r7, #15]
 8016816:	4001      	ands	r1, r0
 8016818:	b289      	uxth	r1, r1
 801681a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801681e:	7bfb      	ldrb	r3, [r7, #15]
 8016820:	3301      	adds	r3, #1
 8016822:	73fb      	strb	r3, [r7, #15]
 8016824:	7bbb      	ldrb	r3, [r7, #14]
 8016826:	3302      	adds	r3, #2
 8016828:	73bb      	strb	r3, [r7, #14]
 801682a:	7bfb      	ldrb	r3, [r7, #15]
 801682c:	2b04      	cmp	r3, #4
 801682e:	d9ac      	bls.n	801678a <RegionAU915ApplyCFList+0x26>
 8016830:	e002      	b.n	8016838 <RegionAU915ApplyCFList+0xd4>
        return;
 8016832:	bf00      	nop
 8016834:	e000      	b.n	8016838 <RegionAU915ApplyCFList+0xd4>
        return;
 8016836:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8016838:	3714      	adds	r7, #20
 801683a:	46bd      	mov	sp, r7
 801683c:	bc80      	pop	{r7}
 801683e:	4770      	bx	lr
 8016840:	20001f94 	.word	0x20001f94
 8016844:	20001f90 	.word	0x20001f90

08016848 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016848:	b580      	push	{r7, lr}
 801684a:	b084      	sub	sp, #16
 801684c:	af00      	add	r7, sp, #0
 801684e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	791b      	ldrb	r3, [r3, #4]
 8016854:	2b00      	cmp	r3, #0
 8016856:	d002      	beq.n	801685e <RegionAU915ChanMaskSet+0x16>
 8016858:	2b01      	cmp	r3, #1
 801685a:	d036      	beq.n	80168ca <RegionAU915ChanMaskSet+0x82>
 801685c:	e040      	b.n	80168e0 <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801685e:	4b24      	ldr	r3, [pc, #144]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 8016860:	681b      	ldr	r3, [r3, #0]
 8016862:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	681b      	ldr	r3, [r3, #0]
 801686a:	2206      	movs	r2, #6
 801686c:	4619      	mov	r1, r3
 801686e:	f001 f817 	bl	80178a0 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8016872:	4b1f      	ldr	r3, [pc, #124]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 801687a:	4b1d      	ldr	r3, [pc, #116]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 801687c:	681b      	ldr	r3, [r3, #0]
 801687e:	b2d2      	uxtb	r2, r2
 8016880:	b292      	uxth	r2, r2
 8016882:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016886:	4b1a      	ldr	r3, [pc, #104]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 8016888:	681b      	ldr	r3, [r3, #0]
 801688a:	2200      	movs	r2, #0
 801688c:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 8016890:	2300      	movs	r3, #0
 8016892:	73fb      	strb	r3, [r7, #15]
 8016894:	e015      	b.n	80168c2 <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016896:	4b17      	ldr	r3, [pc, #92]	@ (80168f4 <RegionAU915ChanMaskSet+0xac>)
 8016898:	681b      	ldr	r3, [r3, #0]
 801689a:	7bfa      	ldrb	r2, [r7, #15]
 801689c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80168a0:	4b13      	ldr	r3, [pc, #76]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	7bfa      	ldrb	r2, [r7, #15]
 80168a6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80168aa:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80168ae:	4b11      	ldr	r3, [pc, #68]	@ (80168f4 <RegionAU915ChanMaskSet+0xac>)
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	7bfa      	ldrb	r2, [r7, #15]
 80168b4:	4001      	ands	r1, r0
 80168b6:	b289      	uxth	r1, r1
 80168b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 80168bc:	7bfb      	ldrb	r3, [r7, #15]
 80168be:	3301      	adds	r3, #1
 80168c0:	73fb      	strb	r3, [r7, #15]
 80168c2:	7bfb      	ldrb	r3, [r7, #15]
 80168c4:	2b05      	cmp	r3, #5
 80168c6:	d9e6      	bls.n	8016896 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 80168c8:	e00c      	b.n	80168e4 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80168ca:	4b09      	ldr	r3, [pc, #36]	@ (80168f0 <RegionAU915ChanMaskSet+0xa8>)
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	681b      	ldr	r3, [r3, #0]
 80168d6:	2206      	movs	r2, #6
 80168d8:	4619      	mov	r1, r3
 80168da:	f000 ffe1 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 80168de:	e001      	b.n	80168e4 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 80168e0:	2300      	movs	r3, #0
 80168e2:	e000      	b.n	80168e6 <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 80168e4:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80168e6:	4618      	mov	r0, r3
 80168e8:	3710      	adds	r7, #16
 80168ea:	46bd      	mov	sp, r7
 80168ec:	bd80      	pop	{r7, pc}
 80168ee:	bf00      	nop
 80168f0:	20001f94 	.word	0x20001f94
 80168f4:	20001f90 	.word	0x20001f90

080168f8 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80168f8:	b580      	push	{r7, lr}
 80168fa:	b088      	sub	sp, #32
 80168fc:	af02      	add	r7, sp, #8
 80168fe:	60ba      	str	r2, [r7, #8]
 8016900:	607b      	str	r3, [r7, #4]
 8016902:	4603      	mov	r3, r0
 8016904:	73fb      	strb	r3, [r7, #15]
 8016906:	460b      	mov	r3, r1
 8016908:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 801690a:	2300      	movs	r3, #0
 801690c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 801690e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016912:	2b0d      	cmp	r3, #13
 8016914:	bfa8      	it	ge
 8016916:	230d      	movge	r3, #13
 8016918:	b25a      	sxtb	r2, r3
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016924:	4916      	ldr	r1, [pc, #88]	@ (8016980 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016926:	4618      	mov	r0, r3
 8016928:	f001 fc36 	bl	8018198 <RegionCommonGetBandwidth>
 801692c:	4603      	mov	r3, r0
 801692e:	b2da      	uxtb	r2, r3
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801693a:	461a      	mov	r2, r3
 801693c:	4b11      	ldr	r3, [pc, #68]	@ (8016984 <RegionAU915ComputeRxWindowParameters+0x8c>)
 801693e:	5c9a      	ldrb	r2, [r3, r2]
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016946:	4619      	mov	r1, r3
 8016948:	4b0d      	ldr	r3, [pc, #52]	@ (8016980 <RegionAU915ComputeRxWindowParameters+0x88>)
 801694a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801694e:	4619      	mov	r1, r3
 8016950:	4610      	mov	r0, r2
 8016952:	f001 f99f 	bl	8017c94 <RegionCommonComputeSymbolTimeLoRa>
 8016956:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016958:	4b0b      	ldr	r3, [pc, #44]	@ (8016988 <RegionAU915ComputeRxWindowParameters+0x90>)
 801695a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801695c:	4798      	blx	r3
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	3308      	adds	r3, #8
 8016962:	687a      	ldr	r2, [r7, #4]
 8016964:	320c      	adds	r2, #12
 8016966:	7bb9      	ldrb	r1, [r7, #14]
 8016968:	9201      	str	r2, [sp, #4]
 801696a:	9300      	str	r3, [sp, #0]
 801696c:	4603      	mov	r3, r0
 801696e:	68ba      	ldr	r2, [r7, #8]
 8016970:	6978      	ldr	r0, [r7, #20]
 8016972:	f001 f9b5 	bl	8017ce0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 8016976:	bf00      	nop
 8016978:	3718      	adds	r7, #24
 801697a:	46bd      	mov	sp, r7
 801697c:	bd80      	pop	{r7, pc}
 801697e:	bf00      	nop
 8016980:	0802323c 	.word	0x0802323c
 8016984:	0802322c 	.word	0x0802322c
 8016988:	080233a4 	.word	0x080233a4

0801698c <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801698c:	b590      	push	{r4, r7, lr}
 801698e:	b091      	sub	sp, #68	@ 0x44
 8016990:	af0a      	add	r7, sp, #40	@ 0x28
 8016992:	6078      	str	r0, [r7, #4]
 8016994:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	785b      	ldrb	r3, [r3, #1]
 801699a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801699c:	2300      	movs	r3, #0
 801699e:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80169a0:	2300      	movs	r3, #0
 80169a2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	685b      	ldr	r3, [r3, #4]
 80169a8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80169aa:	4b34      	ldr	r3, [pc, #208]	@ (8016a7c <RegionAU915RxConfig+0xf0>)
 80169ac:	685b      	ldr	r3, [r3, #4]
 80169ae:	4798      	blx	r3
 80169b0:	4603      	mov	r3, r0
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d001      	beq.n	80169ba <RegionAU915RxConfig+0x2e>
    {
        return false;
 80169b6:	2300      	movs	r3, #0
 80169b8:	e05c      	b.n	8016a74 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	7cdb      	ldrb	r3, [r3, #19]
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d109      	bne.n	80169d6 <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	781b      	ldrb	r3, [r3, #0]
 80169c6:	f003 0307 	and.w	r3, r3, #7
 80169ca:	4a2d      	ldr	r2, [pc, #180]	@ (8016a80 <RegionAU915RxConfig+0xf4>)
 80169cc:	fb03 f202 	mul.w	r2, r3, r2
 80169d0:	4b2c      	ldr	r3, [pc, #176]	@ (8016a84 <RegionAU915RxConfig+0xf8>)
 80169d2:	4413      	add	r3, r2
 80169d4:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 80169d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169da:	4a2b      	ldr	r2, [pc, #172]	@ (8016a88 <RegionAU915RxConfig+0xfc>)
 80169dc:	5cd3      	ldrb	r3, [r2, r3]
 80169de:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80169e0:	4b26      	ldr	r3, [pc, #152]	@ (8016a7c <RegionAU915RxConfig+0xf0>)
 80169e2:	68db      	ldr	r3, [r3, #12]
 80169e4:	6938      	ldr	r0, [r7, #16]
 80169e6:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80169e8:	4b24      	ldr	r3, [pc, #144]	@ (8016a7c <RegionAU915RxConfig+0xf0>)
 80169ea:	699c      	ldr	r4, [r3, #24]
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	789b      	ldrb	r3, [r3, #2]
 80169f0:	4618      	mov	r0, r3
 80169f2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80169f6:	687b      	ldr	r3, [r7, #4]
 80169f8:	689b      	ldr	r3, [r3, #8]
 80169fa:	b29b      	uxth	r3, r3
 80169fc:	687a      	ldr	r2, [r7, #4]
 80169fe:	7c92      	ldrb	r2, [r2, #18]
 8016a00:	9209      	str	r2, [sp, #36]	@ 0x24
 8016a02:	2201      	movs	r2, #1
 8016a04:	9208      	str	r2, [sp, #32]
 8016a06:	2200      	movs	r2, #0
 8016a08:	9207      	str	r2, [sp, #28]
 8016a0a:	2200      	movs	r2, #0
 8016a0c:	9206      	str	r2, [sp, #24]
 8016a0e:	2200      	movs	r2, #0
 8016a10:	9205      	str	r2, [sp, #20]
 8016a12:	2200      	movs	r2, #0
 8016a14:	9204      	str	r2, [sp, #16]
 8016a16:	2200      	movs	r2, #0
 8016a18:	9203      	str	r2, [sp, #12]
 8016a1a:	9302      	str	r3, [sp, #8]
 8016a1c:	2308      	movs	r3, #8
 8016a1e:	9301      	str	r3, [sp, #4]
 8016a20:	2300      	movs	r3, #0
 8016a22:	9300      	str	r3, [sp, #0]
 8016a24:	2301      	movs	r3, #1
 8016a26:	460a      	mov	r2, r1
 8016a28:	4601      	mov	r1, r0
 8016a2a:	2001      	movs	r0, #1
 8016a2c:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	7c5b      	ldrb	r3, [r3, #17]
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d005      	beq.n	8016a42 <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8016a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016a3a:	4a14      	ldr	r2, [pc, #80]	@ (8016a8c <RegionAU915RxConfig+0x100>)
 8016a3c:	5cd3      	ldrb	r3, [r2, r3]
 8016a3e:	75fb      	strb	r3, [r7, #23]
 8016a40:	e004      	b.n	8016a4c <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8016a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016a46:	4a12      	ldr	r2, [pc, #72]	@ (8016a90 <RegionAU915RxConfig+0x104>)
 8016a48:	5cd3      	ldrb	r3, [r2, r3]
 8016a4a:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8016a7c <RegionAU915RxConfig+0xf0>)
 8016a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016a50:	7dfa      	ldrb	r2, [r7, #23]
 8016a52:	320d      	adds	r2, #13
 8016a54:	b2d2      	uxtb	r2, r2
 8016a56:	4611      	mov	r1, r2
 8016a58:	2001      	movs	r0, #1
 8016a5a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	7cdb      	ldrb	r3, [r3, #19]
 8016a60:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016a64:	6939      	ldr	r1, [r7, #16]
 8016a66:	4618      	mov	r0, r3
 8016a68:	f001 fbb4 	bl	80181d4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8016a6c:	683b      	ldr	r3, [r7, #0]
 8016a6e:	7bfa      	ldrb	r2, [r7, #15]
 8016a70:	701a      	strb	r2, [r3, #0]
    return true;
 8016a72:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016a74:	4618      	mov	r0, r3
 8016a76:	371c      	adds	r7, #28
 8016a78:	46bd      	mov	sp, r7
 8016a7a:	bd90      	pop	{r4, r7, pc}
 8016a7c:	080233a4 	.word	0x080233a4
 8016a80:	000927c0 	.word	0x000927c0
 8016a84:	370870a0 	.word	0x370870a0
 8016a88:	0802322c 	.word	0x0802322c
 8016a8c:	080232b8 	.word	0x080232b8
 8016a90:	080232a8 	.word	0x080232a8

08016a94 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016a94:	b590      	push	{r4, r7, lr}
 8016a96:	b093      	sub	sp, #76	@ 0x4c
 8016a98:	af0a      	add	r7, sp, #40	@ 0x28
 8016a9a:	60f8      	str	r0, [r7, #12]
 8016a9c:	60b9      	str	r1, [r7, #8]
 8016a9e:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016aa6:	461a      	mov	r2, r3
 8016aa8:	4b47      	ldr	r3, [pc, #284]	@ (8016bc8 <RegionAU915TxConfig+0x134>)
 8016aaa:	5c9b      	ldrb	r3, [r3, r2]
 8016aac:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8016ab4:	4b45      	ldr	r3, [pc, #276]	@ (8016bcc <RegionAU915TxConfig+0x138>)
 8016ab6:	681a      	ldr	r2, [r3, #0]
 8016ab8:	4b45      	ldr	r3, [pc, #276]	@ (8016bd0 <RegionAU915TxConfig+0x13c>)
 8016aba:	6819      	ldr	r1, [r3, #0]
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	781b      	ldrb	r3, [r3, #0]
 8016ac0:	461c      	mov	r4, r3
 8016ac2:	4623      	mov	r3, r4
 8016ac4:	005b      	lsls	r3, r3, #1
 8016ac6:	4423      	add	r3, r4
 8016ac8:	009b      	lsls	r3, r3, #2
 8016aca:	440b      	add	r3, r1
 8016acc:	3309      	adds	r3, #9
 8016ace:	781b      	ldrb	r3, [r3, #0]
 8016ad0:	4619      	mov	r1, r3
 8016ad2:	460b      	mov	r3, r1
 8016ad4:	005b      	lsls	r3, r3, #1
 8016ad6:	440b      	add	r3, r1
 8016ad8:	00db      	lsls	r3, r3, #3
 8016ada:	4413      	add	r3, r2
 8016adc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016ae0:	4619      	mov	r1, r3
 8016ae2:	f001 fb44 	bl	801816e <RegionCommonLimitTxPower>
 8016ae6:	4603      	mov	r3, r0
 8016ae8:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 8016aea:	68fb      	ldr	r3, [r7, #12]
 8016aec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016af0:	4938      	ldr	r1, [pc, #224]	@ (8016bd4 <RegionAU915TxConfig+0x140>)
 8016af2:	4618      	mov	r0, r3
 8016af4:	f001 fb50 	bl	8018198 <RegionCommonGetBandwidth>
 8016af8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8016afa:	2300      	movs	r3, #0
 8016afc:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8016afe:	68fb      	ldr	r3, [r7, #12]
 8016b00:	6859      	ldr	r1, [r3, #4]
 8016b02:	68fb      	ldr	r3, [r7, #12]
 8016b04:	689a      	ldr	r2, [r3, #8]
 8016b06:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016b0a:	4618      	mov	r0, r3
 8016b0c:	f001 f9a0 	bl	8017e50 <RegionCommonComputeTxPower>
 8016b10:	4603      	mov	r3, r0
 8016b12:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8016b14:	4b30      	ldr	r3, [pc, #192]	@ (8016bd8 <RegionAU915TxConfig+0x144>)
 8016b16:	68da      	ldr	r2, [r3, #12]
 8016b18:	4b2d      	ldr	r3, [pc, #180]	@ (8016bd0 <RegionAU915TxConfig+0x13c>)
 8016b1a:	6819      	ldr	r1, [r3, #0]
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	781b      	ldrb	r3, [r3, #0]
 8016b20:	4618      	mov	r0, r3
 8016b22:	4603      	mov	r3, r0
 8016b24:	005b      	lsls	r3, r3, #1
 8016b26:	4403      	add	r3, r0
 8016b28:	009b      	lsls	r3, r3, #2
 8016b2a:	440b      	add	r3, r1
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	4618      	mov	r0, r3
 8016b30:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8016b32:	4b29      	ldr	r3, [pc, #164]	@ (8016bd8 <RegionAU915TxConfig+0x144>)
 8016b34:	69dc      	ldr	r4, [r3, #28]
 8016b36:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016b3a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8016b3e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8016b42:	9208      	str	r2, [sp, #32]
 8016b44:	2200      	movs	r2, #0
 8016b46:	9207      	str	r2, [sp, #28]
 8016b48:	2200      	movs	r2, #0
 8016b4a:	9206      	str	r2, [sp, #24]
 8016b4c:	2200      	movs	r2, #0
 8016b4e:	9205      	str	r2, [sp, #20]
 8016b50:	2201      	movs	r2, #1
 8016b52:	9204      	str	r2, [sp, #16]
 8016b54:	2200      	movs	r2, #0
 8016b56:	9203      	str	r2, [sp, #12]
 8016b58:	2208      	movs	r2, #8
 8016b5a:	9202      	str	r2, [sp, #8]
 8016b5c:	2201      	movs	r2, #1
 8016b5e:	9201      	str	r2, [sp, #4]
 8016b60:	9300      	str	r3, [sp, #0]
 8016b62:	69bb      	ldr	r3, [r7, #24]
 8016b64:	2200      	movs	r2, #0
 8016b66:	2001      	movs	r0, #1
 8016b68:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8016b6a:	4b19      	ldr	r3, [pc, #100]	@ (8016bd0 <RegionAU915TxConfig+0x13c>)
 8016b6c:	681a      	ldr	r2, [r3, #0]
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	781b      	ldrb	r3, [r3, #0]
 8016b72:	4619      	mov	r1, r3
 8016b74:	460b      	mov	r3, r1
 8016b76:	005b      	lsls	r3, r3, #1
 8016b78:	440b      	add	r3, r1
 8016b7a:	009b      	lsls	r3, r3, #2
 8016b7c:	4413      	add	r3, r2
 8016b7e:	681a      	ldr	r2, [r3, #0]
 8016b80:	68fb      	ldr	r3, [r7, #12]
 8016b82:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b86:	4619      	mov	r1, r3
 8016b88:	4610      	mov	r0, r2
 8016b8a:	f001 fb55 	bl	8018238 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8016b8e:	4b12      	ldr	r3, [pc, #72]	@ (8016bd8 <RegionAU915TxConfig+0x144>)
 8016b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016b92:	68fa      	ldr	r2, [r7, #12]
 8016b94:	8992      	ldrh	r2, [r2, #12]
 8016b96:	b2d2      	uxtb	r2, r2
 8016b98:	4611      	mov	r1, r2
 8016b9a:	2001      	movs	r0, #1
 8016b9c:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8016ba4:	68fb      	ldr	r3, [r7, #12]
 8016ba6:	899b      	ldrh	r3, [r3, #12]
 8016ba8:	4619      	mov	r1, r3
 8016baa:	4610      	mov	r0, r2
 8016bac:	f7ff fa30 	bl	8016010 <GetTimeOnAir>
 8016bb0:	4602      	mov	r2, r0
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8016bb6:	68bb      	ldr	r3, [r7, #8]
 8016bb8:	7fba      	ldrb	r2, [r7, #30]
 8016bba:	701a      	strb	r2, [r3, #0]
    return true;
 8016bbc:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016bbe:	4618      	mov	r0, r3
 8016bc0:	3724      	adds	r7, #36	@ 0x24
 8016bc2:	46bd      	mov	sp, r7
 8016bc4:	bd90      	pop	{r4, r7, pc}
 8016bc6:	bf00      	nop
 8016bc8:	0802322c 	.word	0x0802322c
 8016bcc:	20001f98 	.word	0x20001f98
 8016bd0:	20001f94 	.word	0x20001f94
 8016bd4:	0802323c 	.word	0x0802323c
 8016bd8:	080233a4 	.word	0x080233a4

08016bdc <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016bdc:	b590      	push	{r4, r7, lr}
 8016bde:	b097      	sub	sp, #92	@ 0x5c
 8016be0:	af00      	add	r7, sp, #0
 8016be2:	60f8      	str	r0, [r7, #12]
 8016be4:	60b9      	str	r1, [r7, #8]
 8016be6:	607a      	str	r2, [r7, #4]
 8016be8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8016bea:	2307      	movs	r3, #7
 8016bec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8016bf0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016bf4:	2200      	movs	r2, #0
 8016bf6:	601a      	str	r2, [r3, #0]
 8016bf8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8016c00:	2300      	movs	r3, #0
 8016c02:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8016c06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	601a      	str	r2, [r3, #0]
 8016c0e:	605a      	str	r2, [r3, #4]
 8016c10:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 8016c12:	4b97      	ldr	r3, [pc, #604]	@ (8016e70 <RegionAU915LinkAdrReq+0x294>)
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 8016c1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016c1e:	2206      	movs	r2, #6
 8016c20:	4618      	mov	r0, r3
 8016c22:	f000 fe3d 	bl	80178a0 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8016c26:	e11b      	b.n	8016e60 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8016c28:	68fb      	ldr	r3, [r7, #12]
 8016c2a:	685a      	ldr	r2, [r3, #4]
 8016c2c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8016c30:	4413      	add	r3, r2
 8016c32:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8016c36:	4611      	mov	r1, r2
 8016c38:	4618      	mov	r0, r3
 8016c3a:	f000 ff51 	bl	8017ae0 <RegionCommonParseLinkAdrReq>
 8016c3e:	4603      	mov	r3, r0
 8016c40:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8016c44:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	f000 8113 	beq.w	8016e74 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8016c4e:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016c52:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8016c56:	4413      	add	r3, r2
 8016c58:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8016c5c:	2307      	movs	r3, #7
 8016c5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8016c62:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016c66:	2b06      	cmp	r3, #6
 8016c68:	d116      	bne.n	8016c98 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8016c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c6e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 8016c72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c76:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 8016c7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c7e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 8016c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c86:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8016c8a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016c8e:	b2db      	uxtb	r3, r3
 8016c90:	b29b      	uxth	r3, r3
 8016c92:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016c96:	e0e3      	b.n	8016e60 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8016c98:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016c9c:	2b07      	cmp	r3, #7
 8016c9e:	d112      	bne.n	8016cc6 <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 8016ca6:	2300      	movs	r3, #0
 8016ca8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 8016cac:	2300      	movs	r3, #0
 8016cae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 8016cb2:	2300      	movs	r3, #0
 8016cb4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8016cb8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016cbc:	b2db      	uxtb	r3, r3
 8016cbe:	b29b      	uxth	r3, r3
 8016cc0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016cc4:	e0cc      	b.n	8016e60 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8016cc6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016cca:	2b05      	cmp	r3, #5
 8016ccc:	f040 80bf 	bne.w	8016e4e <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8016cd0:	2301      	movs	r3, #1
 8016cd2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8016cd6:	2300      	movs	r3, #0
 8016cd8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8016cdc:	2300      	movs	r3, #0
 8016cde:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8016ce2:	e0ae      	b.n	8016e42 <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8016ce4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016ce8:	b2da      	uxtb	r2, r3
 8016cea:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016cee:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8016cf6:	4013      	ands	r3, r2
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	d04d      	beq.n	8016d98 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8016cfc:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016d00:	f003 0301 	and.w	r3, r3, #1
 8016d04:	b2db      	uxtb	r3, r3
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d120      	bne.n	8016d4c <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8016d0a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016d0e:	005b      	lsls	r3, r3, #1
 8016d10:	3358      	adds	r3, #88	@ 0x58
 8016d12:	443b      	add	r3, r7
 8016d14:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016d18:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016d1c:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8016d20:	b292      	uxth	r2, r2
 8016d22:	005b      	lsls	r3, r3, #1
 8016d24:	3358      	adds	r3, #88	@ 0x58
 8016d26:	443b      	add	r3, r7
 8016d28:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016d2c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016d30:	b21a      	sxth	r2, r3
 8016d32:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016d36:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8016d3e:	b21b      	sxth	r3, r3
 8016d40:	4313      	orrs	r3, r2
 8016d42:	b21b      	sxth	r3, r3
 8016d44:	b29b      	uxth	r3, r3
 8016d46:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016d4a:	e075      	b.n	8016e38 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8016d4c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016d50:	005b      	lsls	r3, r3, #1
 8016d52:	3358      	adds	r3, #88	@ 0x58
 8016d54:	443b      	add	r3, r7
 8016d56:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016d5a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016d5e:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 8016d62:	b292      	uxth	r2, r2
 8016d64:	005b      	lsls	r3, r3, #1
 8016d66:	3358      	adds	r3, #88	@ 0x58
 8016d68:	443b      	add	r3, r7
 8016d6a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016d6e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016d72:	b21a      	sxth	r2, r3
 8016d74:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016d78:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8016d80:	b21b      	sxth	r3, r3
 8016d82:	4313      	orrs	r3, r2
 8016d84:	b21b      	sxth	r3, r3
 8016d86:	b29b      	uxth	r3, r3
 8016d88:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016d8c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016d90:	3301      	adds	r3, #1
 8016d92:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8016d96:	e04f      	b.n	8016e38 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8016d98:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016d9c:	f003 0301 	and.w	r3, r3, #1
 8016da0:	b2db      	uxtb	r3, r3
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d122      	bne.n	8016dec <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8016da6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016daa:	005b      	lsls	r3, r3, #1
 8016dac:	3358      	adds	r3, #88	@ 0x58
 8016dae:	443b      	add	r3, r7
 8016db0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016db4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016db8:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8016dbc:	b292      	uxth	r2, r2
 8016dbe:	005b      	lsls	r3, r3, #1
 8016dc0:	3358      	adds	r3, #88	@ 0x58
 8016dc2:	443b      	add	r3, r7
 8016dc4:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016dc8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016dcc:	b21a      	sxth	r2, r3
 8016dce:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016dd2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8016dda:	b21b      	sxth	r3, r3
 8016ddc:	43db      	mvns	r3, r3
 8016dde:	b21b      	sxth	r3, r3
 8016de0:	4013      	ands	r3, r2
 8016de2:	b21b      	sxth	r3, r3
 8016de4:	b29b      	uxth	r3, r3
 8016de6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016dea:	e025      	b.n	8016e38 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8016dec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016df0:	005b      	lsls	r3, r3, #1
 8016df2:	3358      	adds	r3, #88	@ 0x58
 8016df4:	443b      	add	r3, r7
 8016df6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016dfa:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016dfe:	b2d2      	uxtb	r2, r2
 8016e00:	b292      	uxth	r2, r2
 8016e02:	005b      	lsls	r3, r3, #1
 8016e04:	3358      	adds	r3, #88	@ 0x58
 8016e06:	443b      	add	r3, r7
 8016e08:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016e0c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016e10:	b21a      	sxth	r2, r3
 8016e12:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016e16:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8016e1e:	b21b      	sxth	r3, r3
 8016e20:	43db      	mvns	r3, r3
 8016e22:	b21b      	sxth	r3, r3
 8016e24:	4013      	ands	r3, r2
 8016e26:	b21b      	sxth	r3, r3
 8016e28:	b29b      	uxth	r3, r3
 8016e2a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016e2e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016e32:	3301      	adds	r3, #1
 8016e34:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8016e38:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016e3c:	3301      	adds	r3, #1
 8016e3e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8016e42:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016e46:	2b07      	cmp	r3, #7
 8016e48:	f67f af4c 	bls.w	8016ce4 <RegionAU915LinkAdrReq+0x108>
 8016e4c:	e008      	b.n	8016e60 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8016e4e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e52:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8016e56:	005b      	lsls	r3, r3, #1
 8016e58:	3358      	adds	r3, #88	@ 0x58
 8016e5a:	443b      	add	r3, r7
 8016e5c:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8016e60:	68fb      	ldr	r3, [r7, #12]
 8016e62:	7a1b      	ldrb	r3, [r3, #8]
 8016e64:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016e68:	429a      	cmp	r2, r3
 8016e6a:	f4ff aedd 	bcc.w	8016c28 <RegionAU915LinkAdrReq+0x4c>
 8016e6e:	e002      	b.n	8016e76 <RegionAU915LinkAdrReq+0x29a>
 8016e70:	20001f94 	.word	0x20001f94
            break; // break loop, since no more request has been found
 8016e74:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8016e76:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8016e7a:	2b05      	cmp	r3, #5
 8016e7c:	dc0f      	bgt.n	8016e9e <RegionAU915LinkAdrReq+0x2c2>
 8016e7e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016e82:	2204      	movs	r2, #4
 8016e84:	2100      	movs	r1, #0
 8016e86:	4618      	mov	r0, r3
 8016e88:	f000 fcde 	bl	8017848 <RegionCommonCountChannels>
 8016e8c:	4603      	mov	r3, r0
 8016e8e:	2b01      	cmp	r3, #1
 8016e90:	d805      	bhi.n	8016e9e <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8016e92:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016e96:	f023 0301 	bic.w	r3, r3, #1
 8016e9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8016e9e:	2302      	movs	r3, #2
 8016ea0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	7a5b      	ldrb	r3, [r3, #9]
 8016ea8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8016eac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8016eb0:	4618      	mov	r0, r3
 8016eb2:	f7ff f8dd 	bl	8016070 <RegionAU915GetPhyParam>
 8016eb6:	4603      	mov	r3, r0
 8016eb8:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 8016eba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016ebe:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	7a9b      	ldrb	r3, [r3, #10]
 8016ec4:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8016ec6:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8016eca:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8016ecc:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8016ed0:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8016ed2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8016ed6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8016ede:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8016ee6:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	7b5b      	ldrb	r3, [r3, #13]
 8016eec:	b25b      	sxtb	r3, r3
 8016eee:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8016ef0:	2348      	movs	r3, #72	@ 0x48
 8016ef2:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8016ef6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016efa:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8016efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016efe:	b25b      	sxtb	r3, r3
 8016f00:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8016f04:	230d      	movs	r3, #13
 8016f06:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8016f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016f0c:	681b      	ldr	r3, [r3, #0]
 8016f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8016f10:	230e      	movs	r3, #14
 8016f12:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 8016f16:	2300      	movs	r3, #0
 8016f18:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8016f22:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8016f26:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016f2a:	1c9a      	adds	r2, r3, #2
 8016f2c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016f30:	1c59      	adds	r1, r3, #1
 8016f32:	f107 0014 	add.w	r0, r7, #20
 8016f36:	4623      	mov	r3, r4
 8016f38:	f000 fe23 	bl	8017b82 <RegionCommonLinkAdrReqVerifyParams>
 8016f3c:	4603      	mov	r3, r0
 8016f3e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8016f42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016f46:	2b07      	cmp	r3, #7
 8016f48:	d147      	bne.n	8016fda <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8016f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016f4c:	681b      	ldr	r3, [r3, #0]
 8016f4e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016f52:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8016f56:	2206      	movs	r2, #6
 8016f58:	4618      	mov	r0, r3
 8016f5a:	f000 fca1 	bl	80178a0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8016f5e:	4b2b      	ldr	r3, [pc, #172]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	8819      	ldrh	r1, [r3, #0]
 8016f64:	4b28      	ldr	r3, [pc, #160]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016f66:	681b      	ldr	r3, [r3, #0]
 8016f68:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8016f6c:	4b27      	ldr	r3, [pc, #156]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	400a      	ands	r2, r1
 8016f72:	b292      	uxth	r2, r2
 8016f74:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8016f76:	4b25      	ldr	r3, [pc, #148]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	8859      	ldrh	r1, [r3, #2]
 8016f7c:	4b22      	ldr	r3, [pc, #136]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016f7e:	681b      	ldr	r3, [r3, #0]
 8016f80:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 8016f84:	4b21      	ldr	r3, [pc, #132]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f86:	681b      	ldr	r3, [r3, #0]
 8016f88:	400a      	ands	r2, r1
 8016f8a:	b292      	uxth	r2, r2
 8016f8c:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8016f8e:	4b1f      	ldr	r3, [pc, #124]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f90:	681b      	ldr	r3, [r3, #0]
 8016f92:	8899      	ldrh	r1, [r3, #4]
 8016f94:	4b1c      	ldr	r3, [pc, #112]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016f96:	681b      	ldr	r3, [r3, #0]
 8016f98:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 8016f9c:	4b1b      	ldr	r3, [pc, #108]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	400a      	ands	r2, r1
 8016fa2:	b292      	uxth	r2, r2
 8016fa4:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8016fa6:	4b19      	ldr	r3, [pc, #100]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	88d9      	ldrh	r1, [r3, #6]
 8016fac:	4b16      	ldr	r3, [pc, #88]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 8016fb4:	4b15      	ldr	r3, [pc, #84]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	400a      	ands	r2, r1
 8016fba:	b292      	uxth	r2, r2
 8016fbc:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8016fbe:	4b12      	ldr	r3, [pc, #72]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016fc0:	681a      	ldr	r2, [r3, #0]
 8016fc2:	4b12      	ldr	r3, [pc, #72]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8016fca:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8016fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8017008 <RegionAU915LinkAdrReq+0x42c>)
 8016fce:	681a      	ldr	r2, [r3, #0]
 8016fd0:	4b0e      	ldr	r3, [pc, #56]	@ (801700c <RegionAU915LinkAdrReq+0x430>)
 8016fd2:	681b      	ldr	r3, [r3, #0]
 8016fd4:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 8016fd8:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8016fda:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 8016fde:	68bb      	ldr	r3, [r7, #8]
 8016fe0:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8016fe2:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8016fea:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8016fee:	683b      	ldr	r3, [r7, #0]
 8016ff0:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8016ff2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016ff4:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016ff8:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 8016ffa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8016ffe:	4618      	mov	r0, r3
 8017000:	375c      	adds	r7, #92	@ 0x5c
 8017002:	46bd      	mov	sp, r7
 8017004:	bd90      	pop	{r4, r7, pc}
 8017006:	bf00      	nop
 8017008:	20001f94 	.word	0x20001f94
 801700c:	20001f90 	.word	0x20001f90

08017010 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017010:	b580      	push	{r7, lr}
 8017012:	b084      	sub	sp, #16
 8017014:	af00      	add	r7, sp, #0
 8017016:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017018:	2307      	movs	r3, #7
 801701a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	685b      	ldr	r3, [r3, #4]
 8017020:	4618      	mov	r0, r3
 8017022:	f7fe ffaf 	bl	8015f84 <VerifyRfFreq>
 8017026:	4603      	mov	r3, r0
 8017028:	f083 0301 	eor.w	r3, r3, #1
 801702c:	b2db      	uxtb	r3, r3
 801702e:	2b00      	cmp	r3, #0
 8017030:	d003      	beq.n	801703a <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8017032:	7bfb      	ldrb	r3, [r7, #15]
 8017034:	f023 0301 	bic.w	r3, r3, #1
 8017038:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	f993 3000 	ldrsb.w	r3, [r3]
 8017040:	220d      	movs	r2, #13
 8017042:	2108      	movs	r1, #8
 8017044:	4618      	mov	r0, r3
 8017046:	f000 fbae 	bl	80177a6 <RegionCommonValueInRange>
 801704a:	4603      	mov	r3, r0
 801704c:	2b00      	cmp	r3, #0
 801704e:	d103      	bne.n	8017058 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8017050:	7bfb      	ldrb	r3, [r7, #15]
 8017052:	f023 0302 	bic.w	r3, r3, #2
 8017056:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f993 3000 	ldrsb.w	r3, [r3]
 801705e:	2b07      	cmp	r3, #7
 8017060:	d004      	beq.n	801706c <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017068:	2b0d      	cmp	r3, #13
 801706a:	dd03      	ble.n	8017074 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 801706c:	7bfb      	ldrb	r3, [r7, #15]
 801706e:	f023 0302 	bic.w	r3, r3, #2
 8017072:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801707a:	2205      	movs	r2, #5
 801707c:	2100      	movs	r1, #0
 801707e:	4618      	mov	r0, r3
 8017080:	f000 fb91 	bl	80177a6 <RegionCommonValueInRange>
 8017084:	4603      	mov	r3, r0
 8017086:	2b00      	cmp	r3, #0
 8017088:	d103      	bne.n	8017092 <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801708a:	7bfb      	ldrb	r3, [r7, #15]
 801708c:	f023 0304 	bic.w	r3, r3, #4
 8017090:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 8017092:	7bfb      	ldrb	r3, [r7, #15]
}
 8017094:	4618      	mov	r0, r3
 8017096:	3710      	adds	r7, #16
 8017098:	46bd      	mov	sp, r7
 801709a:	bd80      	pop	{r7, pc}

0801709c <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801709c:	b480      	push	{r7}
 801709e:	b083      	sub	sp, #12
 80170a0:	af00      	add	r7, sp, #0
 80170a2:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80170a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80170a8:	4618      	mov	r0, r3
 80170aa:	370c      	adds	r7, #12
 80170ac:	46bd      	mov	sp, r7
 80170ae:	bc80      	pop	{r7}
 80170b0:	4770      	bx	lr

080170b2 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80170b2:	b480      	push	{r7}
 80170b4:	b083      	sub	sp, #12
 80170b6:	af00      	add	r7, sp, #0
 80170b8:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 80170ba:	2300      	movs	r3, #0
}
 80170bc:	4618      	mov	r0, r3
 80170be:	370c      	adds	r7, #12
 80170c0:	46bd      	mov	sp, r7
 80170c2:	bc80      	pop	{r7}
 80170c4:	4770      	bx	lr

080170c6 <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80170c6:	b480      	push	{r7}
 80170c8:	b083      	sub	sp, #12
 80170ca:	af00      	add	r7, sp, #0
 80170cc:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80170ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80170d2:	4618      	mov	r0, r3
 80170d4:	370c      	adds	r7, #12
 80170d6:	46bd      	mov	sp, r7
 80170d8:	bc80      	pop	{r7}
 80170da:	4770      	bx	lr

080170dc <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80170dc:	b480      	push	{r7}
 80170de:	b083      	sub	sp, #12
 80170e0:	af00      	add	r7, sp, #0
 80170e2:	4603      	mov	r3, r0
 80170e4:	460a      	mov	r2, r1
 80170e6:	71fb      	strb	r3, [r7, #7]
 80170e8:	4613      	mov	r3, r2
 80170ea:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 80170ec:	79bb      	ldrb	r3, [r7, #6]
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	d106      	bne.n	8017100 <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 80170f2:	4b13      	ldr	r3, [pc, #76]	@ (8017140 <RegionAU915AlternateDr+0x64>)
 80170f4:	681b      	ldr	r3, [r3, #0]
 80170f6:	7b5a      	ldrb	r2, [r3, #13]
 80170f8:	3201      	adds	r2, #1
 80170fa:	b2d2      	uxtb	r2, r2
 80170fc:	735a      	strb	r2, [r3, #13]
 80170fe:	e005      	b.n	801710c <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8017100:	4b0f      	ldr	r3, [pc, #60]	@ (8017140 <RegionAU915AlternateDr+0x64>)
 8017102:	681b      	ldr	r3, [r3, #0]
 8017104:	7b5a      	ldrb	r2, [r3, #13]
 8017106:	3a01      	subs	r2, #1
 8017108:	b2d2      	uxtb	r2, r2
 801710a:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801710c:	4b0c      	ldr	r3, [pc, #48]	@ (8017140 <RegionAU915AlternateDr+0x64>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	7b5a      	ldrb	r2, [r3, #13]
 8017112:	4b0c      	ldr	r3, [pc, #48]	@ (8017144 <RegionAU915AlternateDr+0x68>)
 8017114:	fba3 1302 	umull	r1, r3, r3, r2
 8017118:	0859      	lsrs	r1, r3, #1
 801711a:	460b      	mov	r3, r1
 801711c:	00db      	lsls	r3, r3, #3
 801711e:	440b      	add	r3, r1
 8017120:	1ad3      	subs	r3, r2, r3
 8017122:	b2db      	uxtb	r3, r3
 8017124:	2b00      	cmp	r3, #0
 8017126:	d102      	bne.n	801712e <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8017128:	2306      	movs	r3, #6
 801712a:	71fb      	strb	r3, [r7, #7]
 801712c:	e001      	b.n	8017132 <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 801712e:	2302      	movs	r3, #2
 8017130:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017132:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017136:	4618      	mov	r0, r3
 8017138:	370c      	adds	r7, #12
 801713a:	46bd      	mov	sp, r7
 801713c:	bc80      	pop	{r7}
 801713e:	4770      	bx	lr
 8017140:	20001f90 	.word	0x20001f90
 8017144:	38e38e39 	.word	0x38e38e39

08017148 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b0a8      	sub	sp, #160	@ 0xa0
 801714c:	af02      	add	r7, sp, #8
 801714e:	60f8      	str	r0, [r7, #12]
 8017150:	60b9      	str	r1, [r7, #8]
 8017152:	607a      	str	r2, [r7, #4]
 8017154:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8017156:	2300      	movs	r3, #0
 8017158:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801715c:	2300      	movs	r3, #0
 801715e:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8017162:	2300      	movs	r3, #0
 8017164:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017166:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801716a:	2244      	movs	r2, #68	@ 0x44
 801716c:	2100      	movs	r1, #0
 801716e:	4618      	mov	r0, r3
 8017170:	f009 f9bf 	bl	80204f2 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017174:	230c      	movs	r3, #12
 8017176:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801717a:	4b67      	ldr	r3, [pc, #412]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	2204      	movs	r2, #4
 8017180:	2100      	movs	r1, #0
 8017182:	4618      	mov	r0, r3
 8017184:	f000 fb60 	bl	8017848 <RegionCommonCountChannels>
 8017188:	4603      	mov	r3, r0
 801718a:	2b00      	cmp	r3, #0
 801718c:	d10e      	bne.n	80171ac <RegionAU915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801718e:	4b62      	ldr	r3, [pc, #392]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	4618      	mov	r0, r3
 8017194:	4b61      	ldr	r3, [pc, #388]	@ (801731c <RegionAU915NextChannel+0x1d4>)
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801719c:	2204      	movs	r2, #4
 801719e:	4619      	mov	r1, r3
 80171a0:	f000 fb7e 	bl	80178a0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 80171a4:	4b5c      	ldr	r3, [pc, #368]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	2200      	movs	r2, #0
 80171aa:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 80171ac:	68fb      	ldr	r3, [r7, #12]
 80171ae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80171b2:	2b05      	cmp	r3, #5
 80171b4:	dd0c      	ble.n	80171d0 <RegionAU915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 80171b6:	4b58      	ldr	r3, [pc, #352]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	891b      	ldrh	r3, [r3, #8]
 80171bc:	b2db      	uxtb	r3, r3
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d106      	bne.n	80171d0 <RegionAU915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80171c2:	4b56      	ldr	r3, [pc, #344]	@ (801731c <RegionAU915NextChannel+0x1d4>)
 80171c4:	681a      	ldr	r2, [r3, #0]
 80171c6:	4b54      	ldr	r3, [pc, #336]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 80171ce:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80171d0:	68fb      	ldr	r3, [r7, #12]
 80171d2:	7a5b      	ldrb	r3, [r3, #9]
 80171d4:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80171d6:	68fb      	ldr	r3, [r7, #12]
 80171d8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80171dc:	b2db      	uxtb	r3, r3
 80171de:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 80171e0:	4b4d      	ldr	r3, [pc, #308]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80171e6:	4b4d      	ldr	r3, [pc, #308]	@ (801731c <RegionAU915NextChannel+0x1d4>)
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 80171ec:	4b4c      	ldr	r3, [pc, #304]	@ (8017320 <RegionAU915NextChannel+0x1d8>)
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 80171f2:	2348      	movs	r3, #72	@ 0x48
 80171f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 80171f6:	2300      	movs	r3, #0
 80171f8:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80171fa:	68fb      	ldr	r3, [r7, #12]
 80171fc:	681b      	ldr	r3, [r3, #0]
 80171fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	685b      	ldr	r3, [r3, #4]
 8017204:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	7a9b      	ldrb	r3, [r3, #10]
 801720a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 801720e:	2301      	movs	r3, #1
 8017210:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017214:	68fa      	ldr	r2, [r7, #12]
 8017216:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801721a:	320c      	adds	r2, #12
 801721c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017220:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017224:	68fb      	ldr	r3, [r7, #12]
 8017226:	7d1b      	ldrb	r3, [r3, #20]
 8017228:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801722c:	68fb      	ldr	r3, [r7, #12]
 801722e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017232:	68fb      	ldr	r3, [r7, #12]
 8017234:	8adb      	ldrh	r3, [r3, #22]
 8017236:	4619      	mov	r1, r3
 8017238:	4610      	mov	r0, r2
 801723a:	f7fe fee9 	bl	8016010 <GetTimeOnAir>
 801723e:	4603      	mov	r3, r0
 8017240:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017242:	f107 0314 	add.w	r3, r7, #20
 8017246:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017248:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801724c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017250:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	9301      	str	r3, [sp, #4]
 8017258:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801725c:	9300      	str	r3, [sp, #0]
 801725e:	460b      	mov	r3, r1
 8017260:	6839      	ldr	r1, [r7, #0]
 8017262:	f000 fee4 	bl	801802e <RegionCommonIdentifyChannels>
 8017266:	4603      	mov	r3, r0
 8017268:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801726c:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017270:	2b00      	cmp	r3, #0
 8017272:	d14a      	bne.n	801730a <RegionAU915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	7a5b      	ldrb	r3, [r3, #9]
 8017278:	2b00      	cmp	r3, #0
 801727a:	d00e      	beq.n	801729a <RegionAU915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801727c:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8017280:	3b01      	subs	r3, #1
 8017282:	4619      	mov	r1, r3
 8017284:	2000      	movs	r0, #0
 8017286:	f003 fbbb 	bl	801aa00 <randr>
 801728a:	4603      	mov	r3, r0
 801728c:	3398      	adds	r3, #152	@ 0x98
 801728e:	443b      	add	r3, r7
 8017290:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8017294:	68bb      	ldr	r3, [r7, #8]
 8017296:	701a      	strb	r2, [r3, #0]
 8017298:	e02e      	b.n	80172f8 <RegionAU915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80172a0:	2b02      	cmp	r3, #2
 80172a2:	d10e      	bne.n	80172c2 <RegionAU915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 80172a4:	4b1c      	ldr	r3, [pc, #112]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80172aa:	4b1b      	ldr	r3, [pc, #108]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80172ac:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 80172ae:	330c      	adds	r3, #12
 80172b0:	68ba      	ldr	r2, [r7, #8]
 80172b2:	4619      	mov	r1, r3
 80172b4:	f000 f896 	bl	80173e4 <RegionBaseUSComputeNext125kHzJoinChannel>
 80172b8:	4603      	mov	r3, r0
 80172ba:	2b03      	cmp	r3, #3
 80172bc:	d11c      	bne.n	80172f8 <RegionAU915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 80172be:	2303      	movs	r3, #3
 80172c0:	e025      	b.n	801730e <RegionAU915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80172c2:	2300      	movs	r3, #0
 80172c4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80172c8:	e004      	b.n	80172d4 <RegionAU915NextChannel+0x18c>
                {
                    i++;
 80172ca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80172ce:	3301      	adds	r3, #1
 80172d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80172d4:	4b10      	ldr	r3, [pc, #64]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80172d6:	681b      	ldr	r3, [r3, #0]
 80172d8:	891b      	ldrh	r3, [r3, #8]
 80172da:	b2da      	uxtb	r2, r3
 80172dc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80172e0:	fa42 f303 	asr.w	r3, r2, r3
 80172e4:	f003 0301 	and.w	r3, r3, #1
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d0ee      	beq.n	80172ca <RegionAU915NextChannel+0x182>
                }
                *channel = 64 + i;
 80172ec:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80172f0:	3340      	adds	r3, #64	@ 0x40
 80172f2:	b2da      	uxtb	r2, r3
 80172f4:	68bb      	ldr	r3, [r7, #8]
 80172f6:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 80172f8:	4b07      	ldr	r3, [pc, #28]	@ (8017318 <RegionAU915NextChannel+0x1d0>)
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	4618      	mov	r0, r3
 80172fe:	68bb      	ldr	r3, [r7, #8]
 8017300:	781b      	ldrb	r3, [r3, #0]
 8017302:	2248      	movs	r2, #72	@ 0x48
 8017304:	4619      	mov	r1, r3
 8017306:	f000 fa6b 	bl	80177e0 <RegionCommonChanDisable>
    }
    return status;
 801730a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 801730e:	4618      	mov	r0, r3
 8017310:	3798      	adds	r7, #152	@ 0x98
 8017312:	46bd      	mov	sp, r7
 8017314:	bd80      	pop	{r7, pc}
 8017316:	bf00      	nop
 8017318:	20001f90 	.word	0x20001f90
 801731c:	20001f94 	.word	0x20001f94
 8017320:	20001f98 	.word	0x20001f98

08017324 <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017324:	b480      	push	{r7}
 8017326:	b085      	sub	sp, #20
 8017328:	af00      	add	r7, sp, #0
 801732a:	4603      	mov	r3, r0
 801732c:	71fb      	strb	r3, [r7, #7]
 801732e:	460b      	mov	r3, r1
 8017330:	71bb      	strb	r3, [r7, #6]
 8017332:	4613      	mov	r3, r2
 8017334:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017336:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801733a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801733e:	480d      	ldr	r0, [pc, #52]	@ (8017374 <RegionAU915ApplyDrOffset+0x50>)
 8017340:	4613      	mov	r3, r2
 8017342:	005b      	lsls	r3, r3, #1
 8017344:	4413      	add	r3, r2
 8017346:	005b      	lsls	r3, r3, #1
 8017348:	4403      	add	r3, r0
 801734a:	440b      	add	r3, r1
 801734c:	781b      	ldrb	r3, [r3, #0]
 801734e:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017354:	2b00      	cmp	r3, #0
 8017356:	da07      	bge.n	8017368 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8017358:	79fb      	ldrb	r3, [r7, #7]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d102      	bne.n	8017364 <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 801735e:	2300      	movs	r3, #0
 8017360:	73fb      	strb	r3, [r7, #15]
 8017362:	e001      	b.n	8017368 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8017364:	2302      	movs	r3, #2
 8017366:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8017368:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 801736a:	4618      	mov	r0, r3
 801736c:	3714      	adds	r7, #20
 801736e:	46bd      	mov	sp, r7
 8017370:	bc80      	pop	{r7}
 8017372:	4770      	bx	lr
 8017374:	0802327c 	.word	0x0802327c

08017378 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017378:	b480      	push	{r7}
 801737a:	b087      	sub	sp, #28
 801737c:	af00      	add	r7, sp, #0
 801737e:	4603      	mov	r3, r0
 8017380:	60b9      	str	r1, [r7, #8]
 8017382:	607a      	str	r2, [r7, #4]
 8017384:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017386:	68bb      	ldr	r3, [r7, #8]
 8017388:	2b00      	cmp	r3, #0
 801738a:	d002      	beq.n	8017392 <FindAvailable125kHzChannels+0x1a>
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d101      	bne.n	8017396 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017392:	2303      	movs	r3, #3
 8017394:	e021      	b.n	80173da <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	2200      	movs	r2, #0
 801739a:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801739c:	2300      	movs	r3, #0
 801739e:	75fb      	strb	r3, [r7, #23]
 80173a0:	e017      	b.n	80173d2 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 80173a2:	89fa      	ldrh	r2, [r7, #14]
 80173a4:	7dfb      	ldrb	r3, [r7, #23]
 80173a6:	fa42 f303 	asr.w	r3, r2, r3
 80173aa:	f003 0301 	and.w	r3, r3, #1
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d00c      	beq.n	80173cc <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	781b      	ldrb	r3, [r3, #0]
 80173b6:	461a      	mov	r2, r3
 80173b8:	68bb      	ldr	r3, [r7, #8]
 80173ba:	4413      	add	r3, r2
 80173bc:	7dfa      	ldrb	r2, [r7, #23]
 80173be:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	781b      	ldrb	r3, [r3, #0]
 80173c4:	3301      	adds	r3, #1
 80173c6:	b2da      	uxtb	r2, r3
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80173cc:	7dfb      	ldrb	r3, [r7, #23]
 80173ce:	3301      	adds	r3, #1
 80173d0:	75fb      	strb	r3, [r7, #23]
 80173d2:	7dfb      	ldrb	r3, [r7, #23]
 80173d4:	2b07      	cmp	r3, #7
 80173d6:	d9e4      	bls.n	80173a2 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 80173d8:	2300      	movs	r3, #0
}
 80173da:	4618      	mov	r0, r3
 80173dc:	371c      	adds	r7, #28
 80173de:	46bd      	mov	sp, r7
 80173e0:	bc80      	pop	{r7}
 80173e2:	4770      	bx	lr

080173e4 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 80173e4:	b590      	push	{r4, r7, lr}
 80173e6:	b089      	sub	sp, #36	@ 0x24
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	60f8      	str	r0, [r7, #12]
 80173ec:	60b9      	str	r1, [r7, #8]
 80173ee:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 80173f0:	2300      	movs	r3, #0
 80173f2:	617b      	str	r3, [r7, #20]
 80173f4:	2300      	movs	r3, #0
 80173f6:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 80173f8:	2300      	movs	r3, #0
 80173fa:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 80173fc:	68fb      	ldr	r3, [r7, #12]
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d005      	beq.n	801740e <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017402:	68bb      	ldr	r3, [r7, #8]
 8017404:	2b00      	cmp	r3, #0
 8017406:	d002      	beq.n	801740e <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	2b00      	cmp	r3, #0
 801740c:	d101      	bne.n	8017412 <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801740e:	2303      	movs	r3, #3
 8017410:	e055      	b.n	80174be <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017412:	68bb      	ldr	r3, [r7, #8]
 8017414:	781b      	ldrb	r3, [r3, #0]
 8017416:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017418:	7f7b      	ldrb	r3, [r7, #29]
 801741a:	085b      	lsrs	r3, r3, #1
 801741c:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801741e:	7f7b      	ldrb	r3, [r7, #29]
 8017420:	f003 0301 	and.w	r3, r3, #1
 8017424:	b2db      	uxtb	r3, r3
 8017426:	2b00      	cmp	r3, #0
 8017428:	d107      	bne.n	801743a <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 801742a:	7f3b      	ldrb	r3, [r7, #28]
 801742c:	005b      	lsls	r3, r3, #1
 801742e:	68fa      	ldr	r2, [r7, #12]
 8017430:	4413      	add	r3, r2
 8017432:	881b      	ldrh	r3, [r3, #0]
 8017434:	b2db      	uxtb	r3, r3
 8017436:	83fb      	strh	r3, [r7, #30]
 8017438:	e006      	b.n	8017448 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 801743a:	7f3b      	ldrb	r3, [r7, #28]
 801743c:	005b      	lsls	r3, r3, #1
 801743e:	68fa      	ldr	r2, [r7, #12]
 8017440:	4413      	add	r3, r2
 8017442:	881b      	ldrh	r3, [r3, #0]
 8017444:	0a1b      	lsrs	r3, r3, #8
 8017446:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017448:	f107 0213 	add.w	r2, r7, #19
 801744c:	f107 0114 	add.w	r1, r7, #20
 8017450:	8bfb      	ldrh	r3, [r7, #30]
 8017452:	4618      	mov	r0, r3
 8017454:	f7ff ff90 	bl	8017378 <FindAvailable125kHzChannels>
 8017458:	4603      	mov	r3, r0
 801745a:	2b03      	cmp	r3, #3
 801745c:	d101      	bne.n	8017462 <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801745e:	2303      	movs	r3, #3
 8017460:	e02d      	b.n	80174be <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 8017462:	7cfb      	ldrb	r3, [r7, #19]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d011      	beq.n	801748c <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017468:	7f7b      	ldrb	r3, [r7, #29]
 801746a:	00db      	lsls	r3, r3, #3
 801746c:	b2dc      	uxtb	r4, r3
 801746e:	7cfb      	ldrb	r3, [r7, #19]
 8017470:	3b01      	subs	r3, #1
 8017472:	4619      	mov	r1, r3
 8017474:	2000      	movs	r0, #0
 8017476:	f003 fac3 	bl	801aa00 <randr>
 801747a:	4603      	mov	r3, r0
 801747c:	3320      	adds	r3, #32
 801747e:	443b      	add	r3, r7
 8017480:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017484:	4423      	add	r3, r4
 8017486:	b2da      	uxtb	r2, r3
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801748c:	7f7b      	ldrb	r3, [r7, #29]
 801748e:	3301      	adds	r3, #1
 8017490:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017492:	7f7b      	ldrb	r3, [r7, #29]
 8017494:	2b07      	cmp	r3, #7
 8017496:	d901      	bls.n	801749c <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8017498:	2300      	movs	r3, #0
 801749a:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 801749c:	7cfb      	ldrb	r3, [r7, #19]
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d104      	bne.n	80174ac <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 80174a2:	68bb      	ldr	r3, [r7, #8]
 80174a4:	781b      	ldrb	r3, [r3, #0]
 80174a6:	7f7a      	ldrb	r2, [r7, #29]
 80174a8:	429a      	cmp	r2, r3
 80174aa:	d1b5      	bne.n	8017418 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 80174ac:	7cfb      	ldrb	r3, [r7, #19]
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d004      	beq.n	80174bc <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 80174b2:	68bb      	ldr	r3, [r7, #8]
 80174b4:	7f7a      	ldrb	r2, [r7, #29]
 80174b6:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80174b8:	2300      	movs	r3, #0
 80174ba:	e000      	b.n	80174be <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 80174bc:	2303      	movs	r3, #3
}
 80174be:	4618      	mov	r0, r3
 80174c0:	3724      	adds	r7, #36	@ 0x24
 80174c2:	46bd      	mov	sp, r7
 80174c4:	bd90      	pop	{r4, r7, pc}

080174c6 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 80174c6:	b480      	push	{r7}
 80174c8:	b085      	sub	sp, #20
 80174ca:	af00      	add	r7, sp, #0
 80174cc:	4603      	mov	r3, r0
 80174ce:	60b9      	str	r1, [r7, #8]
 80174d0:	607a      	str	r2, [r7, #4]
 80174d2:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 80174d4:	7bfb      	ldrb	r3, [r7, #15]
 80174d6:	687a      	ldr	r2, [r7, #4]
 80174d8:	fb03 f202 	mul.w	r2, r3, r2
 80174dc:	68bb      	ldr	r3, [r7, #8]
 80174de:	4413      	add	r3, r2
}
 80174e0:	4618      	mov	r0, r3
 80174e2:	3714      	adds	r7, #20
 80174e4:	46bd      	mov	sp, r7
 80174e6:	bc80      	pop	{r7}
 80174e8:	4770      	bx	lr

080174ea <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80174ea:	b480      	push	{r7}
 80174ec:	b087      	sub	sp, #28
 80174ee:	af00      	add	r7, sp, #0
 80174f0:	60f8      	str	r0, [r7, #12]
 80174f2:	4608      	mov	r0, r1
 80174f4:	4639      	mov	r1, r7
 80174f6:	e881 000c 	stmia.w	r1, {r2, r3}
 80174fa:	4603      	mov	r3, r0
 80174fc:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80174fe:	68fb      	ldr	r3, [r7, #12]
 8017500:	881b      	ldrh	r3, [r3, #0]
 8017502:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017504:	7afb      	ldrb	r3, [r7, #11]
 8017506:	f083 0301 	eor.w	r3, r3, #1
 801750a:	b2db      	uxtb	r3, r3
 801750c:	2b00      	cmp	r3, #0
 801750e:	d007      	beq.n	8017520 <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017510:	2364      	movs	r3, #100	@ 0x64
 8017512:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017514:	8aba      	ldrh	r2, [r7, #20]
 8017516:	8afb      	ldrh	r3, [r7, #22]
 8017518:	4293      	cmp	r3, r2
 801751a:	bf38      	it	cc
 801751c:	4613      	movcc	r3, r2
 801751e:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017520:	8afb      	ldrh	r3, [r7, #22]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d101      	bne.n	801752a <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8017526:	2301      	movs	r3, #1
 8017528:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 801752a:	8afb      	ldrh	r3, [r7, #22]
}
 801752c:	4618      	mov	r0, r3
 801752e:	371c      	adds	r7, #28
 8017530:	46bd      	mov	sp, r7
 8017532:	bc80      	pop	{r7}
 8017534:	4770      	bx	lr
	...

08017538 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b086      	sub	sp, #24
 801753c:	af00      	add	r7, sp, #0
 801753e:	60f8      	str	r0, [r7, #12]
 8017540:	4608      	mov	r0, r1
 8017542:	4639      	mov	r1, r7
 8017544:	e881 000c 	stmia.w	r1, {r2, r3}
 8017548:	4603      	mov	r3, r0
 801754a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	881b      	ldrh	r3, [r3, #0]
 8017550:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017552:	4b1a      	ldr	r3, [pc, #104]	@ (80175bc <SetMaxTimeCredits+0x84>)
 8017554:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017556:	7af9      	ldrb	r1, [r7, #11]
 8017558:	463b      	mov	r3, r7
 801755a:	cb0c      	ldmia	r3, {r2, r3}
 801755c:	68f8      	ldr	r0, [r7, #12]
 801755e:	f7ff ffc4 	bl	80174ea <GetDutyCycle>
 8017562:	4603      	mov	r3, r0
 8017564:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8017566:	7afb      	ldrb	r3, [r7, #11]
 8017568:	f083 0301 	eor.w	r3, r3, #1
 801756c:	b2db      	uxtb	r3, r3
 801756e:	2b00      	cmp	r3, #0
 8017570:	d011      	beq.n	8017596 <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017572:	683b      	ldr	r3, [r7, #0]
 8017574:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017578:	d202      	bcs.n	8017580 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801757a:	4b10      	ldr	r3, [pc, #64]	@ (80175bc <SetMaxTimeCredits+0x84>)
 801757c:	617b      	str	r3, [r7, #20]
 801757e:	e014      	b.n	80175aa <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017586:	4293      	cmp	r3, r2
 8017588:	d802      	bhi.n	8017590 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801758a:	4b0c      	ldr	r3, [pc, #48]	@ (80175bc <SetMaxTimeCredits+0x84>)
 801758c:	617b      	str	r3, [r7, #20]
 801758e:	e00c      	b.n	80175aa <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8017590:	4b0b      	ldr	r3, [pc, #44]	@ (80175c0 <SetMaxTimeCredits+0x88>)
 8017592:	617b      	str	r3, [r7, #20]
 8017594:	e009      	b.n	80175aa <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017596:	f897 3020 	ldrb.w	r3, [r7, #32]
 801759a:	f083 0301 	eor.w	r3, r3, #1
 801759e:	b2db      	uxtb	r3, r3
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d002      	beq.n	80175aa <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	697a      	ldr	r2, [r7, #20]
 80175a8:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 80175aa:	68fb      	ldr	r3, [r7, #12]
 80175ac:	697a      	ldr	r2, [r7, #20]
 80175ae:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 80175b0:	8a7b      	ldrh	r3, [r7, #18]
}
 80175b2:	4618      	mov	r0, r3
 80175b4:	3718      	adds	r7, #24
 80175b6:	46bd      	mov	sp, r7
 80175b8:	bd80      	pop	{r7, pc}
 80175ba:	bf00      	nop
 80175bc:	0036ee80 	.word	0x0036ee80
 80175c0:	000d4670 	.word	0x000d4670

080175c4 <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b086      	sub	sp, #24
 80175c8:	af02      	add	r7, sp, #8
 80175ca:	6078      	str	r0, [r7, #4]
 80175cc:	4608      	mov	r0, r1
 80175ce:	4611      	mov	r1, r2
 80175d0:	461a      	mov	r2, r3
 80175d2:	4603      	mov	r3, r0
 80175d4:	70fb      	strb	r3, [r7, #3]
 80175d6:	460b      	mov	r3, r1
 80175d8:	70bb      	strb	r3, [r7, #2]
 80175da:	4613      	mov	r3, r2
 80175dc:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 80175de:	78f9      	ldrb	r1, [r7, #3]
 80175e0:	787b      	ldrb	r3, [r7, #1]
 80175e2:	9301      	str	r3, [sp, #4]
 80175e4:	78bb      	ldrb	r3, [r7, #2]
 80175e6:	9300      	str	r3, [sp, #0]
 80175e8:	f107 0318 	add.w	r3, r7, #24
 80175ec:	cb0c      	ldmia	r3, {r2, r3}
 80175ee:	6878      	ldr	r0, [r7, #4]
 80175f0:	f7ff ffa2 	bl	8017538 <SetMaxTimeCredits>
 80175f4:	4603      	mov	r3, r0
 80175f6:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 80175f8:	4b1a      	ldr	r3, [pc, #104]	@ (8017664 <UpdateTimeCredits+0xa0>)
 80175fa:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 80175fc:	78fb      	ldrb	r3, [r7, #3]
 80175fe:	f083 0301 	eor.w	r3, r3, #1
 8017602:	b2db      	uxtb	r3, r3
 8017604:	2b00      	cmp	r3, #0
 8017606:	d010      	beq.n	801762a <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017608:	69bb      	ldr	r3, [r7, #24]
 801760a:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 801760e:	d202      	bcs.n	8017616 <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017610:	4b14      	ldr	r3, [pc, #80]	@ (8017664 <UpdateTimeCredits+0xa0>)
 8017612:	60fb      	str	r3, [r7, #12]
 8017614:	e009      	b.n	801762a <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017616:	69bb      	ldr	r3, [r7, #24]
 8017618:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 801761c:	4293      	cmp	r3, r2
 801761e:	d802      	bhi.n	8017626 <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017620:	4b11      	ldr	r3, [pc, #68]	@ (8017668 <UpdateTimeCredits+0xa4>)
 8017622:	60fb      	str	r3, [r7, #12]
 8017624:	e001      	b.n	801762a <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8017626:	4b11      	ldr	r3, [pc, #68]	@ (801766c <UpdateTimeCredits+0xa8>)
 8017628:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 801762a:	68fa      	ldr	r2, [r7, #12]
 801762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801762e:	429a      	cmp	r2, r3
 8017630:	d908      	bls.n	8017644 <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8017636:	68fa      	ldr	r2, [r7, #12]
 8017638:	429a      	cmp	r2, r3
 801763a:	d103      	bne.n	8017644 <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017640:	2b00      	cmp	r3, #0
 8017642:	d109      	bne.n	8017658 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	691a      	ldr	r2, [r3, #16]
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6a3a      	ldr	r2, [r7, #32]
 8017650:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	68fa      	ldr	r2, [r7, #12]
 8017656:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017658:	897b      	ldrh	r3, [r7, #10]
}
 801765a:	4618      	mov	r0, r3
 801765c:	3710      	adds	r7, #16
 801765e:	46bd      	mov	sp, r7
 8017660:	bd80      	pop	{r7, pc}
 8017662:	bf00      	nop
 8017664:	0036ee80 	.word	0x0036ee80
 8017668:	025c3f80 	.word	0x025c3f80
 801766c:	07829b80 	.word	0x07829b80

08017670 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017670:	b480      	push	{r7}
 8017672:	b085      	sub	sp, #20
 8017674:	af00      	add	r7, sp, #0
 8017676:	4603      	mov	r3, r0
 8017678:	460a      	mov	r2, r1
 801767a:	80fb      	strh	r3, [r7, #6]
 801767c:	4613      	mov	r3, r2
 801767e:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017680:	2300      	movs	r3, #0
 8017682:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017684:	2300      	movs	r3, #0
 8017686:	73bb      	strb	r3, [r7, #14]
 8017688:	e011      	b.n	80176ae <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801768a:	88fa      	ldrh	r2, [r7, #6]
 801768c:	7bbb      	ldrb	r3, [r7, #14]
 801768e:	2101      	movs	r1, #1
 8017690:	fa01 f303 	lsl.w	r3, r1, r3
 8017694:	401a      	ands	r2, r3
 8017696:	7bbb      	ldrb	r3, [r7, #14]
 8017698:	2101      	movs	r1, #1
 801769a:	fa01 f303 	lsl.w	r3, r1, r3
 801769e:	429a      	cmp	r2, r3
 80176a0:	d102      	bne.n	80176a8 <CountChannels+0x38>
        {
            nbActiveBits++;
 80176a2:	7bfb      	ldrb	r3, [r7, #15]
 80176a4:	3301      	adds	r3, #1
 80176a6:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80176a8:	7bbb      	ldrb	r3, [r7, #14]
 80176aa:	3301      	adds	r3, #1
 80176ac:	73bb      	strb	r3, [r7, #14]
 80176ae:	7bba      	ldrb	r2, [r7, #14]
 80176b0:	797b      	ldrb	r3, [r7, #5]
 80176b2:	429a      	cmp	r2, r3
 80176b4:	d3e9      	bcc.n	801768a <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80176b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80176b8:	4618      	mov	r0, r3
 80176ba:	3714      	adds	r7, #20
 80176bc:	46bd      	mov	sp, r7
 80176be:	bc80      	pop	{r7}
 80176c0:	4770      	bx	lr

080176c2 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80176c2:	b580      	push	{r7, lr}
 80176c4:	b084      	sub	sp, #16
 80176c6:	af00      	add	r7, sp, #0
 80176c8:	6039      	str	r1, [r7, #0]
 80176ca:	4611      	mov	r1, r2
 80176cc:	461a      	mov	r2, r3
 80176ce:	4603      	mov	r3, r0
 80176d0:	71fb      	strb	r3, [r7, #7]
 80176d2:	460b      	mov	r3, r1
 80176d4:	71bb      	strb	r3, [r7, #6]
 80176d6:	4613      	mov	r3, r2
 80176d8:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80176da:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80176de:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80176e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80176e6:	4618      	mov	r0, r3
 80176e8:	f000 f85d 	bl	80177a6 <RegionCommonValueInRange>
 80176ec:	4603      	mov	r3, r0
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d101      	bne.n	80176f6 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 80176f2:	2300      	movs	r3, #0
 80176f4:	e053      	b.n	801779e <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80176f6:	2300      	movs	r3, #0
 80176f8:	73fb      	strb	r3, [r7, #15]
 80176fa:	2300      	movs	r3, #0
 80176fc:	73bb      	strb	r3, [r7, #14]
 80176fe:	e049      	b.n	8017794 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017700:	2300      	movs	r3, #0
 8017702:	737b      	strb	r3, [r7, #13]
 8017704:	e03d      	b.n	8017782 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017706:	7bbb      	ldrb	r3, [r7, #14]
 8017708:	005b      	lsls	r3, r3, #1
 801770a:	683a      	ldr	r2, [r7, #0]
 801770c:	4413      	add	r3, r2
 801770e:	881b      	ldrh	r3, [r3, #0]
 8017710:	461a      	mov	r2, r3
 8017712:	7b7b      	ldrb	r3, [r7, #13]
 8017714:	fa42 f303 	asr.w	r3, r2, r3
 8017718:	f003 0301 	and.w	r3, r3, #1
 801771c:	2b00      	cmp	r3, #0
 801771e:	d02d      	beq.n	801777c <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017720:	7bfa      	ldrb	r2, [r7, #15]
 8017722:	7b7b      	ldrb	r3, [r7, #13]
 8017724:	4413      	add	r3, r2
 8017726:	461a      	mov	r2, r3
 8017728:	4613      	mov	r3, r2
 801772a:	005b      	lsls	r3, r3, #1
 801772c:	4413      	add	r3, r2
 801772e:	009b      	lsls	r3, r3, #2
 8017730:	461a      	mov	r2, r3
 8017732:	69fb      	ldr	r3, [r7, #28]
 8017734:	4413      	add	r3, r2
 8017736:	7a1b      	ldrb	r3, [r3, #8]
 8017738:	f343 0303 	sbfx	r3, r3, #0, #4
 801773c:	b25b      	sxtb	r3, r3
 801773e:	f003 030f 	and.w	r3, r3, #15
 8017742:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017744:	7bfa      	ldrb	r2, [r7, #15]
 8017746:	7b7b      	ldrb	r3, [r7, #13]
 8017748:	4413      	add	r3, r2
 801774a:	461a      	mov	r2, r3
 801774c:	4613      	mov	r3, r2
 801774e:	005b      	lsls	r3, r3, #1
 8017750:	4413      	add	r3, r2
 8017752:	009b      	lsls	r3, r3, #2
 8017754:	461a      	mov	r2, r3
 8017756:	69fb      	ldr	r3, [r7, #28]
 8017758:	4413      	add	r3, r2
 801775a:	7a1b      	ldrb	r3, [r3, #8]
 801775c:	f343 1303 	sbfx	r3, r3, #4, #4
 8017760:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017762:	f003 030f 	and.w	r3, r3, #15
 8017766:	b25a      	sxtb	r2, r3
 8017768:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801776c:	4618      	mov	r0, r3
 801776e:	f000 f81a 	bl	80177a6 <RegionCommonValueInRange>
 8017772:	4603      	mov	r3, r0
 8017774:	2b01      	cmp	r3, #1
 8017776:	d101      	bne.n	801777c <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017778:	2301      	movs	r3, #1
 801777a:	e010      	b.n	801779e <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801777c:	7b7b      	ldrb	r3, [r7, #13]
 801777e:	3301      	adds	r3, #1
 8017780:	737b      	strb	r3, [r7, #13]
 8017782:	7b7b      	ldrb	r3, [r7, #13]
 8017784:	2b0f      	cmp	r3, #15
 8017786:	d9be      	bls.n	8017706 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017788:	7bfb      	ldrb	r3, [r7, #15]
 801778a:	3310      	adds	r3, #16
 801778c:	73fb      	strb	r3, [r7, #15]
 801778e:	7bbb      	ldrb	r3, [r7, #14]
 8017790:	3301      	adds	r3, #1
 8017792:	73bb      	strb	r3, [r7, #14]
 8017794:	7bfa      	ldrb	r2, [r7, #15]
 8017796:	79fb      	ldrb	r3, [r7, #7]
 8017798:	429a      	cmp	r2, r3
 801779a:	d3b1      	bcc.n	8017700 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801779c:	2300      	movs	r3, #0
}
 801779e:	4618      	mov	r0, r3
 80177a0:	3710      	adds	r7, #16
 80177a2:	46bd      	mov	sp, r7
 80177a4:	bd80      	pop	{r7, pc}

080177a6 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80177a6:	b480      	push	{r7}
 80177a8:	b083      	sub	sp, #12
 80177aa:	af00      	add	r7, sp, #0
 80177ac:	4603      	mov	r3, r0
 80177ae:	71fb      	strb	r3, [r7, #7]
 80177b0:	460b      	mov	r3, r1
 80177b2:	71bb      	strb	r3, [r7, #6]
 80177b4:	4613      	mov	r3, r2
 80177b6:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80177b8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80177bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80177c0:	429a      	cmp	r2, r3
 80177c2:	db07      	blt.n	80177d4 <RegionCommonValueInRange+0x2e>
 80177c4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80177c8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80177cc:	429a      	cmp	r2, r3
 80177ce:	dc01      	bgt.n	80177d4 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80177d0:	2301      	movs	r3, #1
 80177d2:	e000      	b.n	80177d6 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80177d4:	2300      	movs	r3, #0
}
 80177d6:	4618      	mov	r0, r3
 80177d8:	370c      	adds	r7, #12
 80177da:	46bd      	mov	sp, r7
 80177dc:	bc80      	pop	{r7}
 80177de:	4770      	bx	lr

080177e0 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80177e0:	b480      	push	{r7}
 80177e2:	b085      	sub	sp, #20
 80177e4:	af00      	add	r7, sp, #0
 80177e6:	6078      	str	r0, [r7, #4]
 80177e8:	460b      	mov	r3, r1
 80177ea:	70fb      	strb	r3, [r7, #3]
 80177ec:	4613      	mov	r3, r2
 80177ee:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80177f0:	78fb      	ldrb	r3, [r7, #3]
 80177f2:	091b      	lsrs	r3, r3, #4
 80177f4:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80177f6:	78bb      	ldrb	r3, [r7, #2]
 80177f8:	091b      	lsrs	r3, r3, #4
 80177fa:	b2db      	uxtb	r3, r3
 80177fc:	7bfa      	ldrb	r2, [r7, #15]
 80177fe:	429a      	cmp	r2, r3
 8017800:	d803      	bhi.n	801780a <RegionCommonChanDisable+0x2a>
 8017802:	78fa      	ldrb	r2, [r7, #3]
 8017804:	78bb      	ldrb	r3, [r7, #2]
 8017806:	429a      	cmp	r2, r3
 8017808:	d301      	bcc.n	801780e <RegionCommonChanDisable+0x2e>
    {
        return false;
 801780a:	2300      	movs	r3, #0
 801780c:	e017      	b.n	801783e <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801780e:	7bfb      	ldrb	r3, [r7, #15]
 8017810:	005b      	lsls	r3, r3, #1
 8017812:	687a      	ldr	r2, [r7, #4]
 8017814:	4413      	add	r3, r2
 8017816:	881b      	ldrh	r3, [r3, #0]
 8017818:	b21a      	sxth	r2, r3
 801781a:	78fb      	ldrb	r3, [r7, #3]
 801781c:	f003 030f 	and.w	r3, r3, #15
 8017820:	2101      	movs	r1, #1
 8017822:	fa01 f303 	lsl.w	r3, r1, r3
 8017826:	b21b      	sxth	r3, r3
 8017828:	43db      	mvns	r3, r3
 801782a:	b21b      	sxth	r3, r3
 801782c:	4013      	ands	r3, r2
 801782e:	b219      	sxth	r1, r3
 8017830:	7bfb      	ldrb	r3, [r7, #15]
 8017832:	005b      	lsls	r3, r3, #1
 8017834:	687a      	ldr	r2, [r7, #4]
 8017836:	4413      	add	r3, r2
 8017838:	b28a      	uxth	r2, r1
 801783a:	801a      	strh	r2, [r3, #0]

    return true;
 801783c:	2301      	movs	r3, #1
}
 801783e:	4618      	mov	r0, r3
 8017840:	3714      	adds	r7, #20
 8017842:	46bd      	mov	sp, r7
 8017844:	bc80      	pop	{r7}
 8017846:	4770      	bx	lr

08017848 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8017848:	b580      	push	{r7, lr}
 801784a:	b084      	sub	sp, #16
 801784c:	af00      	add	r7, sp, #0
 801784e:	6078      	str	r0, [r7, #4]
 8017850:	460b      	mov	r3, r1
 8017852:	70fb      	strb	r3, [r7, #3]
 8017854:	4613      	mov	r3, r2
 8017856:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8017858:	2300      	movs	r3, #0
 801785a:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	2b00      	cmp	r3, #0
 8017860:	d101      	bne.n	8017866 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8017862:	2300      	movs	r3, #0
 8017864:	e018      	b.n	8017898 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017866:	78fb      	ldrb	r3, [r7, #3]
 8017868:	73bb      	strb	r3, [r7, #14]
 801786a:	e010      	b.n	801788e <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801786c:	7bbb      	ldrb	r3, [r7, #14]
 801786e:	005b      	lsls	r3, r3, #1
 8017870:	687a      	ldr	r2, [r7, #4]
 8017872:	4413      	add	r3, r2
 8017874:	881b      	ldrh	r3, [r3, #0]
 8017876:	2110      	movs	r1, #16
 8017878:	4618      	mov	r0, r3
 801787a:	f7ff fef9 	bl	8017670 <CountChannels>
 801787e:	4603      	mov	r3, r0
 8017880:	461a      	mov	r2, r3
 8017882:	7bfb      	ldrb	r3, [r7, #15]
 8017884:	4413      	add	r3, r2
 8017886:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017888:	7bbb      	ldrb	r3, [r7, #14]
 801788a:	3301      	adds	r3, #1
 801788c:	73bb      	strb	r3, [r7, #14]
 801788e:	7bba      	ldrb	r2, [r7, #14]
 8017890:	78bb      	ldrb	r3, [r7, #2]
 8017892:	429a      	cmp	r2, r3
 8017894:	d3ea      	bcc.n	801786c <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8017896:	7bfb      	ldrb	r3, [r7, #15]
}
 8017898:	4618      	mov	r0, r3
 801789a:	3710      	adds	r7, #16
 801789c:	46bd      	mov	sp, r7
 801789e:	bd80      	pop	{r7, pc}

080178a0 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80178a0:	b480      	push	{r7}
 80178a2:	b087      	sub	sp, #28
 80178a4:	af00      	add	r7, sp, #0
 80178a6:	60f8      	str	r0, [r7, #12]
 80178a8:	60b9      	str	r1, [r7, #8]
 80178aa:	4613      	mov	r3, r2
 80178ac:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80178ae:	68fb      	ldr	r3, [r7, #12]
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d016      	beq.n	80178e2 <RegionCommonChanMaskCopy+0x42>
 80178b4:	68bb      	ldr	r3, [r7, #8]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d013      	beq.n	80178e2 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80178ba:	2300      	movs	r3, #0
 80178bc:	75fb      	strb	r3, [r7, #23]
 80178be:	e00c      	b.n	80178da <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80178c0:	7dfb      	ldrb	r3, [r7, #23]
 80178c2:	005b      	lsls	r3, r3, #1
 80178c4:	68ba      	ldr	r2, [r7, #8]
 80178c6:	441a      	add	r2, r3
 80178c8:	7dfb      	ldrb	r3, [r7, #23]
 80178ca:	005b      	lsls	r3, r3, #1
 80178cc:	68f9      	ldr	r1, [r7, #12]
 80178ce:	440b      	add	r3, r1
 80178d0:	8812      	ldrh	r2, [r2, #0]
 80178d2:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80178d4:	7dfb      	ldrb	r3, [r7, #23]
 80178d6:	3301      	adds	r3, #1
 80178d8:	75fb      	strb	r3, [r7, #23]
 80178da:	7dfa      	ldrb	r2, [r7, #23]
 80178dc:	79fb      	ldrb	r3, [r7, #7]
 80178de:	429a      	cmp	r2, r3
 80178e0:	d3ee      	bcc.n	80178c0 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80178e2:	bf00      	nop
 80178e4:	371c      	adds	r7, #28
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bc80      	pop	{r7}
 80178ea:	4770      	bx	lr

080178ec <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80178ec:	b082      	sub	sp, #8
 80178ee:	b580      	push	{r7, lr}
 80178f0:	b086      	sub	sp, #24
 80178f2:	af00      	add	r7, sp, #0
 80178f4:	60f8      	str	r0, [r7, #12]
 80178f6:	60b9      	str	r1, [r7, #8]
 80178f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80178fa:	4613      	mov	r3, r2
 80178fc:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80178fe:	79f9      	ldrb	r1, [r7, #7]
 8017900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017904:	cb0c      	ldmia	r3, {r2, r3}
 8017906:	68f8      	ldr	r0, [r7, #12]
 8017908:	f7ff fdef 	bl	80174ea <GetDutyCycle>
 801790c:	4603      	mov	r3, r0
 801790e:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8017910:	68fb      	ldr	r3, [r7, #12]
 8017912:	68da      	ldr	r2, [r3, #12]
 8017914:	8afb      	ldrh	r3, [r7, #22]
 8017916:	68b9      	ldr	r1, [r7, #8]
 8017918:	fb01 f303 	mul.w	r3, r1, r3
 801791c:	429a      	cmp	r2, r3
 801791e:	d909      	bls.n	8017934 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8017920:	68fb      	ldr	r3, [r7, #12]
 8017922:	68da      	ldr	r2, [r3, #12]
 8017924:	8afb      	ldrh	r3, [r7, #22]
 8017926:	68b9      	ldr	r1, [r7, #8]
 8017928:	fb01 f303 	mul.w	r3, r1, r3
 801792c:	1ad2      	subs	r2, r2, r3
 801792e:	68fb      	ldr	r3, [r7, #12]
 8017930:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8017932:	e002      	b.n	801793a <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	2200      	movs	r2, #0
 8017938:	60da      	str	r2, [r3, #12]
}
 801793a:	bf00      	nop
 801793c:	3718      	adds	r7, #24
 801793e:	46bd      	mov	sp, r7
 8017940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017944:	b002      	add	sp, #8
 8017946:	4770      	bx	lr

08017948 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8017948:	b5f0      	push	{r4, r5, r6, r7, lr}
 801794a:	b08f      	sub	sp, #60	@ 0x3c
 801794c:	af04      	add	r7, sp, #16
 801794e:	6039      	str	r1, [r7, #0]
 8017950:	4611      	mov	r1, r2
 8017952:	461a      	mov	r2, r3
 8017954:	4603      	mov	r3, r0
 8017956:	71fb      	strb	r3, [r7, #7]
 8017958:	460b      	mov	r3, r1
 801795a:	71bb      	strb	r3, [r7, #6]
 801795c:	4613      	mov	r3, r2
 801795e:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8017960:	f04f 33ff 	mov.w	r3, #4294967295
 8017964:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8017966:	f007 fac9 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 801796a:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 801796c:	2300      	movs	r3, #0
 801796e:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8017970:	2301      	movs	r3, #1
 8017972:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 8017974:	2300      	movs	r3, #0
 8017976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 801797a:	2300      	movs	r3, #0
 801797c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017980:	e09c      	b.n	8017abc <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 8017982:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017986:	4613      	mov	r3, r2
 8017988:	005b      	lsls	r3, r3, #1
 801798a:	4413      	add	r3, r2
 801798c:	00db      	lsls	r3, r3, #3
 801798e:	461a      	mov	r2, r3
 8017990:	683b      	ldr	r3, [r7, #0]
 8017992:	4413      	add	r3, r2
 8017994:	685b      	ldr	r3, [r3, #4]
 8017996:	4618      	mov	r0, r3
 8017998:	f007 fac2 	bl	801ef20 <UTIL_TIMER_GetElapsedTime>
 801799c:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801799e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80179a2:	4613      	mov	r3, r2
 80179a4:	005b      	lsls	r3, r3, #1
 80179a6:	4413      	add	r3, r2
 80179a8:	00db      	lsls	r3, r3, #3
 80179aa:	461a      	mov	r2, r3
 80179ac:	683b      	ldr	r3, [r7, #0]
 80179ae:	189c      	adds	r4, r3, r2
 80179b0:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80179b4:	797a      	ldrb	r2, [r7, #5]
 80179b6:	79fd      	ldrb	r5, [r7, #7]
 80179b8:	68fb      	ldr	r3, [r7, #12]
 80179ba:	9303      	str	r3, [sp, #12]
 80179bc:	69bb      	ldr	r3, [r7, #24]
 80179be:	9302      	str	r3, [sp, #8]
 80179c0:	46ec      	mov	ip, sp
 80179c2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80179c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80179ca:	e88c 0003 	stmia.w	ip, {r0, r1}
 80179ce:	4633      	mov	r3, r6
 80179d0:	4629      	mov	r1, r5
 80179d2:	4620      	mov	r0, r4
 80179d4:	f7ff fdf6 	bl	80175c4 <UpdateTimeCredits>
 80179d8:	4603      	mov	r3, r0
 80179da:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80179dc:	8a7a      	ldrh	r2, [r7, #18]
 80179de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80179e0:	fb02 f303 	mul.w	r3, r2, r3
 80179e4:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80179e6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80179ea:	4613      	mov	r3, r2
 80179ec:	005b      	lsls	r3, r3, #1
 80179ee:	4413      	add	r3, r2
 80179f0:	00db      	lsls	r3, r3, #3
 80179f2:	461a      	mov	r2, r3
 80179f4:	683b      	ldr	r3, [r7, #0]
 80179f6:	4413      	add	r3, r2
 80179f8:	68db      	ldr	r3, [r3, #12]
 80179fa:	697a      	ldr	r2, [r7, #20]
 80179fc:	429a      	cmp	r2, r3
 80179fe:	d308      	bcc.n	8017a12 <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017a00:	797b      	ldrb	r3, [r7, #5]
 8017a02:	f083 0301 	eor.w	r3, r3, #1
 8017a06:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d013      	beq.n	8017a34 <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017a0c:	79fb      	ldrb	r3, [r7, #7]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d010      	beq.n	8017a34 <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 8017a12:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017a16:	4613      	mov	r3, r2
 8017a18:	005b      	lsls	r3, r3, #1
 8017a1a:	4413      	add	r3, r2
 8017a1c:	00db      	lsls	r3, r3, #3
 8017a1e:	461a      	mov	r2, r3
 8017a20:	683b      	ldr	r3, [r7, #0]
 8017a22:	4413      	add	r3, r2
 8017a24:	2201      	movs	r2, #1
 8017a26:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8017a28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017a2c:	3301      	adds	r3, #1
 8017a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8017a32:	e03e      	b.n	8017ab2 <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8017a34:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017a38:	4613      	mov	r3, r2
 8017a3a:	005b      	lsls	r3, r3, #1
 8017a3c:	4413      	add	r3, r2
 8017a3e:	00db      	lsls	r3, r3, #3
 8017a40:	461a      	mov	r2, r3
 8017a42:	683b      	ldr	r3, [r7, #0]
 8017a44:	4413      	add	r3, r2
 8017a46:	2200      	movs	r2, #0
 8017a48:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8017a4a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017a4e:	4613      	mov	r3, r2
 8017a50:	005b      	lsls	r3, r3, #1
 8017a52:	4413      	add	r3, r2
 8017a54:	00db      	lsls	r3, r3, #3
 8017a56:	461a      	mov	r2, r3
 8017a58:	683b      	ldr	r3, [r7, #0]
 8017a5a:	4413      	add	r3, r2
 8017a5c:	691b      	ldr	r3, [r3, #16]
 8017a5e:	697a      	ldr	r2, [r7, #20]
 8017a60:	429a      	cmp	r2, r3
 8017a62:	d226      	bcs.n	8017ab2 <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 8017a64:	2300      	movs	r3, #0
 8017a66:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8017a68:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017a6c:	4613      	mov	r3, r2
 8017a6e:	005b      	lsls	r3, r3, #1
 8017a70:	4413      	add	r3, r2
 8017a72:	00db      	lsls	r3, r3, #3
 8017a74:	461a      	mov	r2, r3
 8017a76:	683b      	ldr	r3, [r7, #0]
 8017a78:	4413      	add	r3, r2
 8017a7a:	689b      	ldr	r3, [r3, #8]
 8017a7c:	68fa      	ldr	r2, [r7, #12]
 8017a7e:	429a      	cmp	r2, r3
 8017a80:	d80c      	bhi.n	8017a9c <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 8017a82:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017a86:	4613      	mov	r3, r2
 8017a88:	005b      	lsls	r3, r3, #1
 8017a8a:	4413      	add	r3, r2
 8017a8c:	00db      	lsls	r3, r3, #3
 8017a8e:	461a      	mov	r2, r3
 8017a90:	683b      	ldr	r3, [r7, #0]
 8017a92:	4413      	add	r3, r2
 8017a94:	689a      	ldr	r2, [r3, #8]
 8017a96:	68fb      	ldr	r3, [r7, #12]
 8017a98:	1ad3      	subs	r3, r2, r3
 8017a9a:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 8017a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a9e:	69fb      	ldr	r3, [r7, #28]
 8017aa0:	4293      	cmp	r3, r2
 8017aa2:	bf28      	it	cs
 8017aa4:	4613      	movcs	r3, r2
 8017aa6:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8017aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017aac:	3301      	adds	r3, #1
 8017aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 8017ab2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017ab6:	3301      	adds	r3, #1
 8017ab8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017abc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017ac0:	79bb      	ldrb	r3, [r7, #6]
 8017ac2:	429a      	cmp	r2, r3
 8017ac4:	f4ff af5d 	bcc.w	8017982 <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8017ac8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d102      	bne.n	8017ad6 <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8017ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8017ad4:	e000      	b.n	8017ad8 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 8017ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017ad8:	4618      	mov	r0, r3
 8017ada:	372c      	adds	r7, #44	@ 0x2c
 8017adc:	46bd      	mov	sp, r7
 8017ade:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017ae0 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8017ae0:	b480      	push	{r7}
 8017ae2:	b085      	sub	sp, #20
 8017ae4:	af00      	add	r7, sp, #0
 8017ae6:	6078      	str	r0, [r7, #4]
 8017ae8:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8017aea:	2300      	movs	r3, #0
 8017aec:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	781b      	ldrb	r3, [r3, #0]
 8017af2:	2b03      	cmp	r3, #3
 8017af4:	d13f      	bne.n	8017b76 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	3301      	adds	r3, #1
 8017afa:	781b      	ldrb	r3, [r3, #0]
 8017afc:	b25a      	sxtb	r2, r3
 8017afe:	683b      	ldr	r3, [r7, #0]
 8017b00:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8017b02:	683b      	ldr	r3, [r7, #0]
 8017b04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017b08:	f003 030f 	and.w	r3, r3, #15
 8017b0c:	b25a      	sxtb	r2, r3
 8017b0e:	683b      	ldr	r3, [r7, #0]
 8017b10:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8017b12:	683b      	ldr	r3, [r7, #0]
 8017b14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017b18:	b2db      	uxtb	r3, r3
 8017b1a:	091b      	lsrs	r3, r3, #4
 8017b1c:	b2db      	uxtb	r3, r3
 8017b1e:	b25a      	sxtb	r2, r3
 8017b20:	683b      	ldr	r3, [r7, #0]
 8017b22:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	3302      	adds	r3, #2
 8017b28:	781b      	ldrb	r3, [r3, #0]
 8017b2a:	461a      	mov	r2, r3
 8017b2c:	683b      	ldr	r3, [r7, #0]
 8017b2e:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8017b30:	683b      	ldr	r3, [r7, #0]
 8017b32:	889b      	ldrh	r3, [r3, #4]
 8017b34:	b21a      	sxth	r2, r3
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	3303      	adds	r3, #3
 8017b3a:	781b      	ldrb	r3, [r3, #0]
 8017b3c:	021b      	lsls	r3, r3, #8
 8017b3e:	b21b      	sxth	r3, r3
 8017b40:	4313      	orrs	r3, r2
 8017b42:	b21b      	sxth	r3, r3
 8017b44:	b29a      	uxth	r2, r3
 8017b46:	683b      	ldr	r3, [r7, #0]
 8017b48:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	791a      	ldrb	r2, [r3, #4]
 8017b4e:	683b      	ldr	r3, [r7, #0]
 8017b50:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8017b52:	683b      	ldr	r3, [r7, #0]
 8017b54:	781b      	ldrb	r3, [r3, #0]
 8017b56:	091b      	lsrs	r3, r3, #4
 8017b58:	b2db      	uxtb	r3, r3
 8017b5a:	f003 0307 	and.w	r3, r3, #7
 8017b5e:	b2da      	uxtb	r2, r3
 8017b60:	683b      	ldr	r3, [r7, #0]
 8017b62:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8017b64:	683b      	ldr	r3, [r7, #0]
 8017b66:	781b      	ldrb	r3, [r3, #0]
 8017b68:	f003 030f 	and.w	r3, r3, #15
 8017b6c:	b2da      	uxtb	r2, r3
 8017b6e:	683b      	ldr	r3, [r7, #0]
 8017b70:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8017b72:	2305      	movs	r3, #5
 8017b74:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8017b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b78:	4618      	mov	r0, r3
 8017b7a:	3714      	adds	r7, #20
 8017b7c:	46bd      	mov	sp, r7
 8017b7e:	bc80      	pop	{r7}
 8017b80:	4770      	bx	lr

08017b82 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8017b82:	b5b0      	push	{r4, r5, r7, lr}
 8017b84:	b088      	sub	sp, #32
 8017b86:	af02      	add	r7, sp, #8
 8017b88:	60f8      	str	r0, [r7, #12]
 8017b8a:	60b9      	str	r1, [r7, #8]
 8017b8c:	607a      	str	r2, [r7, #4]
 8017b8e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8017b90:	68fb      	ldr	r3, [r7, #12]
 8017b92:	791b      	ldrb	r3, [r3, #4]
 8017b94:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8017b96:	68fb      	ldr	r3, [r7, #12]
 8017b98:	799b      	ldrb	r3, [r3, #6]
 8017b9a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8017b9c:	68fb      	ldr	r3, [r7, #12]
 8017b9e:	79db      	ldrb	r3, [r3, #7]
 8017ba0:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8017ba2:	68fb      	ldr	r3, [r7, #12]
 8017ba4:	7a1b      	ldrb	r3, [r3, #8]
 8017ba6:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8017ba8:	68fb      	ldr	r3, [r7, #12]
 8017baa:	795b      	ldrb	r3, [r3, #5]
 8017bac:	f083 0301 	eor.w	r3, r3, #1
 8017bb0:	b2db      	uxtb	r3, r3
 8017bb2:	2b00      	cmp	r3, #0
 8017bb4:	d008      	beq.n	8017bc8 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	7adb      	ldrb	r3, [r3, #11]
 8017bba:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8017bbc:	68fb      	ldr	r3, [r7, #12]
 8017bbe:	7a5b      	ldrb	r3, [r3, #9]
 8017bc0:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8017bc2:	68fb      	ldr	r3, [r7, #12]
 8017bc4:	7a9b      	ldrb	r3, [r3, #10]
 8017bc6:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8017bc8:	7dfb      	ldrb	r3, [r7, #23]
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d04a      	beq.n	8017c64 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8017bce:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8017bd2:	2b0f      	cmp	r3, #15
 8017bd4:	d103      	bne.n	8017bde <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8017bd6:	68fb      	ldr	r3, [r7, #12]
 8017bd8:	7a5b      	ldrb	r3, [r3, #9]
 8017bda:	75bb      	strb	r3, [r7, #22]
 8017bdc:	e01d      	b.n	8017c1a <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8017bde:	68fb      	ldr	r3, [r7, #12]
 8017be0:	7b18      	ldrb	r0, [r3, #12]
 8017be2:	68fb      	ldr	r3, [r7, #12]
 8017be4:	6919      	ldr	r1, [r3, #16]
 8017be6:	68fb      	ldr	r3, [r7, #12]
 8017be8:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8017bf2:	68fa      	ldr	r2, [r7, #12]
 8017bf4:	6992      	ldr	r2, [r2, #24]
 8017bf6:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8017bfa:	9201      	str	r2, [sp, #4]
 8017bfc:	9300      	str	r3, [sp, #0]
 8017bfe:	462b      	mov	r3, r5
 8017c00:	4622      	mov	r2, r4
 8017c02:	f7ff fd5e 	bl	80176c2 <RegionCommonChanVerifyDr>
 8017c06:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8017c08:	f083 0301 	eor.w	r3, r3, #1
 8017c0c:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d003      	beq.n	8017c1a <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8017c12:	7dfb      	ldrb	r3, [r7, #23]
 8017c14:	f023 0302 	bic.w	r3, r3, #2
 8017c18:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8017c1a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017c1e:	2b0f      	cmp	r3, #15
 8017c20:	d103      	bne.n	8017c2a <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8017c22:	68fb      	ldr	r3, [r7, #12]
 8017c24:	7a9b      	ldrb	r3, [r3, #10]
 8017c26:	757b      	strb	r3, [r7, #21]
 8017c28:	e01c      	b.n	8017c64 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8017c30:	68fb      	ldr	r3, [r7, #12]
 8017c32:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8017c36:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017c3a:	4618      	mov	r0, r3
 8017c3c:	f7ff fdb3 	bl	80177a6 <RegionCommonValueInRange>
 8017c40:	4603      	mov	r3, r0
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d10e      	bne.n	8017c64 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8017c46:	68fb      	ldr	r3, [r7, #12]
 8017c48:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8017c4c:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8017c50:	429a      	cmp	r2, r3
 8017c52:	da03      	bge.n	8017c5c <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8017c54:	68fb      	ldr	r3, [r7, #12]
 8017c56:	7f5b      	ldrb	r3, [r3, #29]
 8017c58:	757b      	strb	r3, [r7, #21]
 8017c5a:	e003      	b.n	8017c64 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8017c5c:	7dfb      	ldrb	r3, [r7, #23]
 8017c5e:	f023 0304 	bic.w	r3, r3, #4
 8017c62:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8017c64:	7dfb      	ldrb	r3, [r7, #23]
 8017c66:	2b07      	cmp	r3, #7
 8017c68:	d105      	bne.n	8017c76 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8017c6a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	d101      	bne.n	8017c76 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8017c72:	2301      	movs	r3, #1
 8017c74:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8017c76:	68bb      	ldr	r3, [r7, #8]
 8017c78:	7dba      	ldrb	r2, [r7, #22]
 8017c7a:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	7d7a      	ldrb	r2, [r7, #21]
 8017c80:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8017c82:	7d3a      	ldrb	r2, [r7, #20]
 8017c84:	683b      	ldr	r3, [r7, #0]
 8017c86:	701a      	strb	r2, [r3, #0]

    return status;
 8017c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8017c8a:	4618      	mov	r0, r3
 8017c8c:	3718      	adds	r7, #24
 8017c8e:	46bd      	mov	sp, r7
 8017c90:	bdb0      	pop	{r4, r5, r7, pc}
	...

08017c94 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8017c94:	b480      	push	{r7}
 8017c96:	b083      	sub	sp, #12
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	4603      	mov	r3, r0
 8017c9c:	6039      	str	r1, [r7, #0]
 8017c9e:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8017ca0:	79fb      	ldrb	r3, [r7, #7]
 8017ca2:	4a06      	ldr	r2, [pc, #24]	@ (8017cbc <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8017ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8017ca8:	461a      	mov	r2, r3
 8017caa:	683b      	ldr	r3, [r7, #0]
 8017cac:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017cb0:	4618      	mov	r0, r3
 8017cb2:	370c      	adds	r7, #12
 8017cb4:	46bd      	mov	sp, r7
 8017cb6:	bc80      	pop	{r7}
 8017cb8:	4770      	bx	lr
 8017cba:	bf00      	nop
 8017cbc:	000f4240 	.word	0x000f4240

08017cc0 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8017cc0:	b480      	push	{r7}
 8017cc2:	b083      	sub	sp, #12
 8017cc4:	af00      	add	r7, sp, #0
 8017cc6:	4603      	mov	r3, r0
 8017cc8:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8017cca:	79fb      	ldrb	r3, [r7, #7]
 8017ccc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8017cd0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017cd4:	4618      	mov	r0, r3
 8017cd6:	370c      	adds	r7, #12
 8017cd8:	46bd      	mov	sp, r7
 8017cda:	bc80      	pop	{r7}
 8017cdc:	4770      	bx	lr
	...

08017ce0 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8017ce0:	b480      	push	{r7}
 8017ce2:	b085      	sub	sp, #20
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	60f8      	str	r0, [r7, #12]
 8017ce8:	607a      	str	r2, [r7, #4]
 8017cea:	603b      	str	r3, [r7, #0]
 8017cec:	460b      	mov	r3, r1
 8017cee:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8017cf0:	7afa      	ldrb	r2, [r7, #11]
 8017cf2:	7afb      	ldrb	r3, [r7, #11]
 8017cf4:	3b04      	subs	r3, #4
 8017cf6:	4619      	mov	r1, r3
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	fb03 f101 	mul.w	r1, r3, r1
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8017d04:	fb00 f303 	mul.w	r3, r0, r3
 8017d08:	440b      	add	r3, r1
 8017d0a:	005b      	lsls	r3, r3, #1
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d013      	beq.n	8017d38 <RegionCommonComputeRxWindowParameters+0x58>
 8017d10:	7afb      	ldrb	r3, [r7, #11]
 8017d12:	3b04      	subs	r3, #4
 8017d14:	4619      	mov	r1, r3
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	fb03 f101 	mul.w	r1, r3, r1
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8017d22:	fb00 f303 	mul.w	r3, r0, r3
 8017d26:	440b      	add	r3, r1
 8017d28:	0059      	lsls	r1, r3, #1
 8017d2a:	68fb      	ldr	r3, [r7, #12]
 8017d2c:	440b      	add	r3, r1
 8017d2e:	1e59      	subs	r1, r3, #1
 8017d30:	68fb      	ldr	r3, [r7, #12]
 8017d32:	fbb1 f3f3 	udiv	r3, r1, r3
 8017d36:	e00f      	b.n	8017d58 <RegionCommonComputeRxWindowParameters+0x78>
 8017d38:	7afb      	ldrb	r3, [r7, #11]
 8017d3a:	3b04      	subs	r3, #4
 8017d3c:	4619      	mov	r1, r3
 8017d3e:	68fb      	ldr	r3, [r7, #12]
 8017d40:	fb03 f101 	mul.w	r1, r3, r1
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8017d4a:	fb00 f303 	mul.w	r3, r0, r3
 8017d4e:	440b      	add	r3, r1
 8017d50:	0059      	lsls	r1, r3, #1
 8017d52:	68fb      	ldr	r3, [r7, #12]
 8017d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8017d58:	429a      	cmp	r2, r3
 8017d5a:	bf38      	it	cc
 8017d5c:	461a      	movcc	r2, r3
 8017d5e:	69bb      	ldr	r3, [r7, #24]
 8017d60:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8017d62:	68fb      	ldr	r3, [r7, #12]
 8017d64:	009b      	lsls	r3, r3, #2
 8017d66:	4619      	mov	r1, r3
 8017d68:	69bb      	ldr	r3, [r7, #24]
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	68fa      	ldr	r2, [r7, #12]
 8017d6e:	fb02 f303 	mul.w	r3, r2, r3
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d007      	beq.n	8017d86 <RegionCommonComputeRxWindowParameters+0xa6>
 8017d76:	69bb      	ldr	r3, [r7, #24]
 8017d78:	681b      	ldr	r3, [r3, #0]
 8017d7a:	68fa      	ldr	r2, [r7, #12]
 8017d7c:	fb02 f303 	mul.w	r3, r2, r3
 8017d80:	3301      	adds	r3, #1
 8017d82:	085b      	lsrs	r3, r3, #1
 8017d84:	e005      	b.n	8017d92 <RegionCommonComputeRxWindowParameters+0xb2>
 8017d86:	69bb      	ldr	r3, [r7, #24]
 8017d88:	681b      	ldr	r3, [r3, #0]
 8017d8a:	68fa      	ldr	r2, [r7, #12]
 8017d8c:	fb02 f303 	mul.w	r3, r2, r3
 8017d90:	085b      	lsrs	r3, r3, #1
 8017d92:	1acb      	subs	r3, r1, r3
 8017d94:	683a      	ldr	r2, [r7, #0]
 8017d96:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017d9a:	fb01 f202 	mul.w	r2, r1, r2
 8017d9e:	1a9b      	subs	r3, r3, r2
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	dd27      	ble.n	8017df4 <RegionCommonComputeRxWindowParameters+0x114>
 8017da4:	68fb      	ldr	r3, [r7, #12]
 8017da6:	009b      	lsls	r3, r3, #2
 8017da8:	4619      	mov	r1, r3
 8017daa:	69bb      	ldr	r3, [r7, #24]
 8017dac:	681b      	ldr	r3, [r3, #0]
 8017dae:	68fa      	ldr	r2, [r7, #12]
 8017db0:	fb02 f303 	mul.w	r3, r2, r3
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d007      	beq.n	8017dc8 <RegionCommonComputeRxWindowParameters+0xe8>
 8017db8:	69bb      	ldr	r3, [r7, #24]
 8017dba:	681b      	ldr	r3, [r3, #0]
 8017dbc:	68fa      	ldr	r2, [r7, #12]
 8017dbe:	fb02 f303 	mul.w	r3, r2, r3
 8017dc2:	3301      	adds	r3, #1
 8017dc4:	085b      	lsrs	r3, r3, #1
 8017dc6:	e005      	b.n	8017dd4 <RegionCommonComputeRxWindowParameters+0xf4>
 8017dc8:	69bb      	ldr	r3, [r7, #24]
 8017dca:	681b      	ldr	r3, [r3, #0]
 8017dcc:	68fa      	ldr	r2, [r7, #12]
 8017dce:	fb02 f303 	mul.w	r3, r2, r3
 8017dd2:	085b      	lsrs	r3, r3, #1
 8017dd4:	1acb      	subs	r3, r1, r3
 8017dd6:	683a      	ldr	r2, [r7, #0]
 8017dd8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017ddc:	fb01 f202 	mul.w	r2, r1, r2
 8017de0:	1a9b      	subs	r3, r3, r2
 8017de2:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8017de6:	4a19      	ldr	r2, [pc, #100]	@ (8017e4c <RegionCommonComputeRxWindowParameters+0x16c>)
 8017de8:	fb82 1203 	smull	r1, r2, r2, r3
 8017dec:	1192      	asrs	r2, r2, #6
 8017dee:	17db      	asrs	r3, r3, #31
 8017df0:	1ad3      	subs	r3, r2, r3
 8017df2:	e024      	b.n	8017e3e <RegionCommonComputeRxWindowParameters+0x15e>
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	009b      	lsls	r3, r3, #2
 8017df8:	4619      	mov	r1, r3
 8017dfa:	69bb      	ldr	r3, [r7, #24]
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	68fa      	ldr	r2, [r7, #12]
 8017e00:	fb02 f303 	mul.w	r3, r2, r3
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	d007      	beq.n	8017e18 <RegionCommonComputeRxWindowParameters+0x138>
 8017e08:	69bb      	ldr	r3, [r7, #24]
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	68fa      	ldr	r2, [r7, #12]
 8017e0e:	fb02 f303 	mul.w	r3, r2, r3
 8017e12:	3301      	adds	r3, #1
 8017e14:	085b      	lsrs	r3, r3, #1
 8017e16:	e005      	b.n	8017e24 <RegionCommonComputeRxWindowParameters+0x144>
 8017e18:	69bb      	ldr	r3, [r7, #24]
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	68fa      	ldr	r2, [r7, #12]
 8017e1e:	fb02 f303 	mul.w	r3, r2, r3
 8017e22:	085b      	lsrs	r3, r3, #1
 8017e24:	1acb      	subs	r3, r1, r3
 8017e26:	683a      	ldr	r2, [r7, #0]
 8017e28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017e2c:	fb01 f202 	mul.w	r2, r1, r2
 8017e30:	1a9b      	subs	r3, r3, r2
 8017e32:	4a06      	ldr	r2, [pc, #24]	@ (8017e4c <RegionCommonComputeRxWindowParameters+0x16c>)
 8017e34:	fb82 1203 	smull	r1, r2, r2, r3
 8017e38:	1192      	asrs	r2, r2, #6
 8017e3a:	17db      	asrs	r3, r3, #31
 8017e3c:	1ad3      	subs	r3, r2, r3
 8017e3e:	69fa      	ldr	r2, [r7, #28]
 8017e40:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8017e42:	bf00      	nop
 8017e44:	3714      	adds	r7, #20
 8017e46:	46bd      	mov	sp, r7
 8017e48:	bc80      	pop	{r7}
 8017e4a:	4770      	bx	lr
 8017e4c:	10624dd3 	.word	0x10624dd3

08017e50 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8017e50:	b580      	push	{r7, lr}
 8017e52:	b086      	sub	sp, #24
 8017e54:	af00      	add	r7, sp, #0
 8017e56:	4603      	mov	r3, r0
 8017e58:	60b9      	str	r1, [r7, #8]
 8017e5a:	607a      	str	r2, [r7, #4]
 8017e5c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8017e5e:	2300      	movs	r3, #0
 8017e60:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8017e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017e66:	005b      	lsls	r3, r3, #1
 8017e68:	4618      	mov	r0, r3
 8017e6a:	f7e8 ffe9 	bl	8000e40 <__aeabi_ui2f>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	4619      	mov	r1, r3
 8017e72:	68b8      	ldr	r0, [r7, #8]
 8017e74:	f7e8 ff32 	bl	8000cdc <__aeabi_fsub>
 8017e78:	4603      	mov	r3, r0
 8017e7a:	6879      	ldr	r1, [r7, #4]
 8017e7c:	4618      	mov	r0, r3
 8017e7e:	f7e8 ff2d 	bl	8000cdc <__aeabi_fsub>
 8017e82:	4603      	mov	r3, r0
 8017e84:	4618      	mov	r0, r3
 8017e86:	f7e8 fbeb 	bl	8000660 <__aeabi_f2d>
 8017e8a:	4602      	mov	r2, r0
 8017e8c:	460b      	mov	r3, r1
 8017e8e:	4610      	mov	r0, r2
 8017e90:	4619      	mov	r1, r3
 8017e92:	f00a fa15 	bl	80222c0 <floor>
 8017e96:	4602      	mov	r2, r0
 8017e98:	460b      	mov	r3, r1
 8017e9a:	4610      	mov	r0, r2
 8017e9c:	4619      	mov	r1, r3
 8017e9e:	f7e8 fed1 	bl	8000c44 <__aeabi_d2iz>
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8017ea6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017eaa:	4618      	mov	r0, r3
 8017eac:	3718      	adds	r7, #24
 8017eae:	46bd      	mov	sp, r7
 8017eb0:	bd80      	pop	{r7, pc}

08017eb2 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8017eb2:	b590      	push	{r4, r7, lr}
 8017eb4:	b087      	sub	sp, #28
 8017eb6:	af00      	add	r7, sp, #0
 8017eb8:	60f8      	str	r0, [r7, #12]
 8017eba:	60b9      	str	r1, [r7, #8]
 8017ebc:	607a      	str	r2, [r7, #4]
 8017ebe:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8017ec0:	2300      	movs	r3, #0
 8017ec2:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8017ec4:	2300      	movs	r3, #0
 8017ec6:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8017ec8:	2300      	movs	r3, #0
 8017eca:	757b      	strb	r3, [r7, #21]
 8017ecc:	2300      	movs	r3, #0
 8017ece:	753b      	strb	r3, [r7, #20]
 8017ed0:	e09c      	b.n	801800c <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017ed2:	2300      	movs	r3, #0
 8017ed4:	74fb      	strb	r3, [r7, #19]
 8017ed6:	e08f      	b.n	8017ff8 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8017ed8:	68fb      	ldr	r3, [r7, #12]
 8017eda:	685a      	ldr	r2, [r3, #4]
 8017edc:	7d3b      	ldrb	r3, [r7, #20]
 8017ede:	005b      	lsls	r3, r3, #1
 8017ee0:	4413      	add	r3, r2
 8017ee2:	881b      	ldrh	r3, [r3, #0]
 8017ee4:	461a      	mov	r2, r3
 8017ee6:	7cfb      	ldrb	r3, [r7, #19]
 8017ee8:	fa42 f303 	asr.w	r3, r2, r3
 8017eec:	f003 0301 	and.w	r3, r3, #1
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d07e      	beq.n	8017ff2 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8017ef4:	68fb      	ldr	r3, [r7, #12]
 8017ef6:	689a      	ldr	r2, [r3, #8]
 8017ef8:	7d79      	ldrb	r1, [r7, #21]
 8017efa:	7cfb      	ldrb	r3, [r7, #19]
 8017efc:	440b      	add	r3, r1
 8017efe:	4619      	mov	r1, r3
 8017f00:	460b      	mov	r3, r1
 8017f02:	005b      	lsls	r3, r3, #1
 8017f04:	440b      	add	r3, r1
 8017f06:	009b      	lsls	r3, r3, #2
 8017f08:	4413      	add	r3, r2
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d06b      	beq.n	8017fe8 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8017f10:	68fb      	ldr	r3, [r7, #12]
 8017f12:	781b      	ldrb	r3, [r3, #0]
 8017f14:	f083 0301 	eor.w	r3, r3, #1
 8017f18:	b2db      	uxtb	r3, r3
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	d011      	beq.n	8017f42 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8017f1e:	68fb      	ldr	r3, [r7, #12]
 8017f20:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	d00d      	beq.n	8017f42 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8017f26:	68fb      	ldr	r3, [r7, #12]
 8017f28:	695a      	ldr	r2, [r3, #20]
 8017f2a:	7d3b      	ldrb	r3, [r7, #20]
 8017f2c:	005b      	lsls	r3, r3, #1
 8017f2e:	4413      	add	r3, r2
 8017f30:	881b      	ldrh	r3, [r3, #0]
 8017f32:	461a      	mov	r2, r3
 8017f34:	7cfb      	ldrb	r3, [r7, #19]
 8017f36:	fa42 f303 	asr.w	r3, r2, r3
 8017f3a:	f003 0301 	and.w	r3, r3, #1
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d054      	beq.n	8017fec <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8017f42:	68fb      	ldr	r3, [r7, #12]
 8017f44:	785b      	ldrb	r3, [r3, #1]
 8017f46:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8017f48:	68fb      	ldr	r3, [r7, #12]
 8017f4a:	689a      	ldr	r2, [r3, #8]
 8017f4c:	7d79      	ldrb	r1, [r7, #21]
 8017f4e:	7cfb      	ldrb	r3, [r7, #19]
 8017f50:	440b      	add	r3, r1
 8017f52:	4619      	mov	r1, r3
 8017f54:	460b      	mov	r3, r1
 8017f56:	005b      	lsls	r3, r3, #1
 8017f58:	440b      	add	r3, r1
 8017f5a:	009b      	lsls	r3, r3, #2
 8017f5c:	4413      	add	r3, r2
 8017f5e:	7a1b      	ldrb	r3, [r3, #8]
 8017f60:	f343 0303 	sbfx	r3, r3, #0, #4
 8017f64:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8017f66:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8017f68:	68fb      	ldr	r3, [r7, #12]
 8017f6a:	689a      	ldr	r2, [r3, #8]
 8017f6c:	7d79      	ldrb	r1, [r7, #21]
 8017f6e:	7cfb      	ldrb	r3, [r7, #19]
 8017f70:	440b      	add	r3, r1
 8017f72:	4619      	mov	r1, r3
 8017f74:	460b      	mov	r3, r1
 8017f76:	005b      	lsls	r3, r3, #1
 8017f78:	440b      	add	r3, r1
 8017f7a:	009b      	lsls	r3, r3, #2
 8017f7c:	4413      	add	r3, r2
 8017f7e:	7a1b      	ldrb	r3, [r3, #8]
 8017f80:	f343 1303 	sbfx	r3, r3, #4, #4
 8017f84:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8017f86:	461a      	mov	r2, r3
 8017f88:	4621      	mov	r1, r4
 8017f8a:	f7ff fc0c 	bl	80177a6 <RegionCommonValueInRange>
 8017f8e:	4603      	mov	r3, r0
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d02d      	beq.n	8017ff0 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8017f94:	68fb      	ldr	r3, [r7, #12]
 8017f96:	68da      	ldr	r2, [r3, #12]
 8017f98:	68fb      	ldr	r3, [r7, #12]
 8017f9a:	6899      	ldr	r1, [r3, #8]
 8017f9c:	7d78      	ldrb	r0, [r7, #21]
 8017f9e:	7cfb      	ldrb	r3, [r7, #19]
 8017fa0:	4403      	add	r3, r0
 8017fa2:	4618      	mov	r0, r3
 8017fa4:	4603      	mov	r3, r0
 8017fa6:	005b      	lsls	r3, r3, #1
 8017fa8:	4403      	add	r3, r0
 8017faa:	009b      	lsls	r3, r3, #2
 8017fac:	440b      	add	r3, r1
 8017fae:	7a5b      	ldrb	r3, [r3, #9]
 8017fb0:	4619      	mov	r1, r3
 8017fb2:	460b      	mov	r3, r1
 8017fb4:	005b      	lsls	r3, r3, #1
 8017fb6:	440b      	add	r3, r1
 8017fb8:	00db      	lsls	r3, r3, #3
 8017fba:	4413      	add	r3, r2
 8017fbc:	7d1b      	ldrb	r3, [r3, #20]
 8017fbe:	f083 0301 	eor.w	r3, r3, #1
 8017fc2:	b2db      	uxtb	r3, r3
 8017fc4:	2b00      	cmp	r3, #0
 8017fc6:	d003      	beq.n	8017fd0 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8017fc8:	7dbb      	ldrb	r3, [r7, #22]
 8017fca:	3301      	adds	r3, #1
 8017fcc:	75bb      	strb	r3, [r7, #22]
                    continue;
 8017fce:	e010      	b.n	8017ff2 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8017fd0:	7dfb      	ldrb	r3, [r7, #23]
 8017fd2:	1c5a      	adds	r2, r3, #1
 8017fd4:	75fa      	strb	r2, [r7, #23]
 8017fd6:	461a      	mov	r2, r3
 8017fd8:	68bb      	ldr	r3, [r7, #8]
 8017fda:	4413      	add	r3, r2
 8017fdc:	7d79      	ldrb	r1, [r7, #21]
 8017fde:	7cfa      	ldrb	r2, [r7, #19]
 8017fe0:	440a      	add	r2, r1
 8017fe2:	b2d2      	uxtb	r2, r2
 8017fe4:	701a      	strb	r2, [r3, #0]
 8017fe6:	e004      	b.n	8017ff2 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8017fe8:	bf00      	nop
 8017fea:	e002      	b.n	8017ff2 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8017fec:	bf00      	nop
 8017fee:	e000      	b.n	8017ff2 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8017ff0:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8017ff2:	7cfb      	ldrb	r3, [r7, #19]
 8017ff4:	3301      	adds	r3, #1
 8017ff6:	74fb      	strb	r3, [r7, #19]
 8017ff8:	7cfb      	ldrb	r3, [r7, #19]
 8017ffa:	2b0f      	cmp	r3, #15
 8017ffc:	f67f af6c 	bls.w	8017ed8 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018000:	7d7b      	ldrb	r3, [r7, #21]
 8018002:	3310      	adds	r3, #16
 8018004:	757b      	strb	r3, [r7, #21]
 8018006:	7d3b      	ldrb	r3, [r7, #20]
 8018008:	3301      	adds	r3, #1
 801800a:	753b      	strb	r3, [r7, #20]
 801800c:	7d7b      	ldrb	r3, [r7, #21]
 801800e:	b29a      	uxth	r2, r3
 8018010:	68fb      	ldr	r3, [r7, #12]
 8018012:	8a1b      	ldrh	r3, [r3, #16]
 8018014:	429a      	cmp	r2, r3
 8018016:	f4ff af5c 	bcc.w	8017ed2 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	7dfa      	ldrb	r2, [r7, #23]
 801801e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8018020:	683b      	ldr	r3, [r7, #0]
 8018022:	7dba      	ldrb	r2, [r7, #22]
 8018024:	701a      	strb	r2, [r3, #0]
}
 8018026:	bf00      	nop
 8018028:	371c      	adds	r7, #28
 801802a:	46bd      	mov	sp, r7
 801802c:	bd90      	pop	{r4, r7, pc}

0801802e <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801802e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018030:	b08b      	sub	sp, #44	@ 0x2c
 8018032:	af04      	add	r7, sp, #16
 8018034:	60f8      	str	r0, [r7, #12]
 8018036:	60b9      	str	r1, [r7, #8]
 8018038:	607a      	str	r2, [r7, #4]
 801803a:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801803c:	68fb      	ldr	r3, [r7, #12]
 801803e:	685b      	ldr	r3, [r3, #4]
 8018040:	4618      	mov	r0, r3
 8018042:	f006 ff6d 	bl	801ef20 <UTIL_TIMER_GetElapsedTime>
 8018046:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018048:	68fb      	ldr	r3, [r7, #12]
 801804a:	681a      	ldr	r2, [r3, #0]
 801804c:	697b      	ldr	r3, [r7, #20]
 801804e:	1ad2      	subs	r2, r2, r3
 8018050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018052:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8018054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018056:	2201      	movs	r2, #1
 8018058:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801805a:	683b      	ldr	r3, [r7, #0]
 801805c:	2200      	movs	r2, #0
 801805e:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018060:	68fb      	ldr	r3, [r7, #12]
 8018062:	685b      	ldr	r3, [r3, #4]
 8018064:	2b00      	cmp	r3, #0
 8018066:	d004      	beq.n	8018072 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018068:	68fb      	ldr	r3, [r7, #12]
 801806a:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801806c:	697a      	ldr	r2, [r7, #20]
 801806e:	429a      	cmp	r2, r3
 8018070:	d32b      	bcc.n	80180ca <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8018072:	68bb      	ldr	r3, [r7, #8]
 8018074:	2200      	movs	r2, #0
 8018076:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018078:	68fb      	ldr	r3, [r7, #12]
 801807a:	69db      	ldr	r3, [r3, #28]
 801807c:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801807e:	68fb      	ldr	r3, [r7, #12]
 8018080:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018082:	68dd      	ldr	r5, [r3, #12]
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	7a5e      	ldrb	r6, [r3, #9]
 8018088:	68fb      	ldr	r3, [r7, #12]
 801808a:	f893 c008 	ldrb.w	ip, [r3, #8]
 801808e:	68fb      	ldr	r3, [r7, #12]
 8018090:	7d1b      	ldrb	r3, [r3, #20]
 8018092:	68fa      	ldr	r2, [r7, #12]
 8018094:	6992      	ldr	r2, [r2, #24]
 8018096:	9203      	str	r2, [sp, #12]
 8018098:	68fa      	ldr	r2, [r7, #12]
 801809a:	f10d 0e04 	add.w	lr, sp, #4
 801809e:	320c      	adds	r2, #12
 80180a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80180a4:	e88e 0003 	stmia.w	lr, {r0, r1}
 80180a8:	9300      	str	r3, [sp, #0]
 80180aa:	4663      	mov	r3, ip
 80180ac:	4632      	mov	r2, r6
 80180ae:	4629      	mov	r1, r5
 80180b0:	4620      	mov	r0, r4
 80180b2:	f7ff fc49 	bl	8017948 <RegionCommonUpdateBandTimeOff>
 80180b6:	4602      	mov	r2, r0
 80180b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80180ba:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	69d8      	ldr	r0, [r3, #28]
 80180c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80180c2:	683a      	ldr	r2, [r7, #0]
 80180c4:	6879      	ldr	r1, [r7, #4]
 80180c6:	f7ff fef4 	bl	8017eb2 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80180ca:	683b      	ldr	r3, [r7, #0]
 80180cc:	781b      	ldrb	r3, [r3, #0]
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d004      	beq.n	80180dc <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80180d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80180d4:	2200      	movs	r2, #0
 80180d6:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80180d8:	2300      	movs	r3, #0
 80180da:	e006      	b.n	80180ea <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80180dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80180de:	781b      	ldrb	r3, [r3, #0]
 80180e0:	2b00      	cmp	r3, #0
 80180e2:	d001      	beq.n	80180e8 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80180e4:	230b      	movs	r3, #11
 80180e6:	e000      	b.n	80180ea <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80180e8:	230c      	movs	r3, #12
    }
}
 80180ea:	4618      	mov	r0, r3
 80180ec:	371c      	adds	r7, #28
 80180ee:	46bd      	mov	sp, r7
 80180f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080180f2 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80180f2:	b5b0      	push	{r4, r5, r7, lr}
 80180f4:	b086      	sub	sp, #24
 80180f6:	af02      	add	r7, sp, #8
 80180f8:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 80180fa:	687b      	ldr	r3, [r7, #4]
 80180fc:	781b      	ldrb	r3, [r3, #0]
 80180fe:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	f993 2000 	ldrsb.w	r2, [r3]
 8018106:	687b      	ldr	r3, [r7, #4]
 8018108:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801810c:	429a      	cmp	r2, r3
 801810e:	d103      	bne.n	8018118 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018116:	e026      	b.n	8018166 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018118:	7bfb      	ldrb	r3, [r7, #15]
 801811a:	3b01      	subs	r3, #1
 801811c:	b2db      	uxtb	r3, r3
 801811e:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018126:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801812a:	429a      	cmp	r2, r3
 801812c:	d019      	beq.n	8018162 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 801812e:	687b      	ldr	r3, [r7, #4]
 8018130:	78d8      	ldrb	r0, [r3, #3]
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	6859      	ldr	r1, [r3, #4]
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	f993 5002 	ldrsb.w	r5, [r3, #2]
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018142:	687a      	ldr	r2, [r7, #4]
 8018144:	6892      	ldr	r2, [r2, #8]
 8018146:	f997 400f 	ldrsb.w	r4, [r7, #15]
 801814a:	9201      	str	r2, [sp, #4]
 801814c:	9300      	str	r3, [sp, #0]
 801814e:	462b      	mov	r3, r5
 8018150:	4622      	mov	r2, r4
 8018152:	f7ff fab6 	bl	80176c2 <RegionCommonChanVerifyDr>
 8018156:	4603      	mov	r3, r0
 8018158:	f083 0301 	eor.w	r3, r3, #1
 801815c:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 801815e:	2b00      	cmp	r3, #0
 8018160:	d1da      	bne.n	8018118 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8018162:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018166:	4618      	mov	r0, r3
 8018168:	3710      	adds	r7, #16
 801816a:	46bd      	mov	sp, r7
 801816c:	bdb0      	pop	{r4, r5, r7, pc}

0801816e <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 801816e:	b480      	push	{r7}
 8018170:	b083      	sub	sp, #12
 8018172:	af00      	add	r7, sp, #0
 8018174:	4603      	mov	r3, r0
 8018176:	460a      	mov	r2, r1
 8018178:	71fb      	strb	r3, [r7, #7]
 801817a:	4613      	mov	r3, r2
 801817c:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 801817e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018186:	4293      	cmp	r3, r2
 8018188:	bfb8      	it	lt
 801818a:	4613      	movlt	r3, r2
 801818c:	b25b      	sxtb	r3, r3
}
 801818e:	4618      	mov	r0, r3
 8018190:	370c      	adds	r7, #12
 8018192:	46bd      	mov	sp, r7
 8018194:	bc80      	pop	{r7}
 8018196:	4770      	bx	lr

08018198 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018198:	b480      	push	{r7}
 801819a:	b083      	sub	sp, #12
 801819c:	af00      	add	r7, sp, #0
 801819e:	6078      	str	r0, [r7, #4]
 80181a0:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	009b      	lsls	r3, r3, #2
 80181a6:	683a      	ldr	r2, [r7, #0]
 80181a8:	4413      	add	r3, r2
 80181aa:	681b      	ldr	r3, [r3, #0]
 80181ac:	4a07      	ldr	r2, [pc, #28]	@ (80181cc <RegionCommonGetBandwidth+0x34>)
 80181ae:	4293      	cmp	r3, r2
 80181b0:	d004      	beq.n	80181bc <RegionCommonGetBandwidth+0x24>
 80181b2:	4a07      	ldr	r2, [pc, #28]	@ (80181d0 <RegionCommonGetBandwidth+0x38>)
 80181b4:	4293      	cmp	r3, r2
 80181b6:	d003      	beq.n	80181c0 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 80181b8:	2300      	movs	r3, #0
 80181ba:	e002      	b.n	80181c2 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 80181bc:	2301      	movs	r3, #1
 80181be:	e000      	b.n	80181c2 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 80181c0:	2302      	movs	r3, #2
    }
}
 80181c2:	4618      	mov	r0, r3
 80181c4:	370c      	adds	r7, #12
 80181c6:	46bd      	mov	sp, r7
 80181c8:	bc80      	pop	{r7}
 80181ca:	4770      	bx	lr
 80181cc:	0003d090 	.word	0x0003d090
 80181d0:	0007a120 	.word	0x0007a120

080181d4 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 80181d4:	b580      	push	{r7, lr}
 80181d6:	b086      	sub	sp, #24
 80181d8:	af04      	add	r7, sp, #16
 80181da:	4603      	mov	r3, r0
 80181dc:	6039      	str	r1, [r7, #0]
 80181de:	71fb      	strb	r3, [r7, #7]
 80181e0:	4613      	mov	r3, r2
 80181e2:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 80181e4:	79fb      	ldrb	r3, [r7, #7]
 80181e6:	2b05      	cmp	r3, #5
 80181e8:	d810      	bhi.n	801820c <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 80181ea:	79fb      	ldrb	r3, [r7, #7]
 80181ec:	4a0f      	ldr	r2, [pc, #60]	@ (801822c <RegionCommonRxConfigPrint+0x58>)
 80181ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80181f2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80181f6:	9202      	str	r2, [sp, #8]
 80181f8:	683a      	ldr	r2, [r7, #0]
 80181fa:	9201      	str	r2, [sp, #4]
 80181fc:	9300      	str	r3, [sp, #0]
 80181fe:	4b0c      	ldr	r3, [pc, #48]	@ (8018230 <RegionCommonRxConfigPrint+0x5c>)
 8018200:	2201      	movs	r2, #1
 8018202:	2100      	movs	r1, #0
 8018204:	2002      	movs	r0, #2
 8018206:	f006 ff69 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801820a:	e00a      	b.n	8018222 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801820c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018210:	9301      	str	r3, [sp, #4]
 8018212:	683b      	ldr	r3, [r7, #0]
 8018214:	9300      	str	r3, [sp, #0]
 8018216:	4b07      	ldr	r3, [pc, #28]	@ (8018234 <RegionCommonRxConfigPrint+0x60>)
 8018218:	2201      	movs	r2, #1
 801821a:	2100      	movs	r1, #0
 801821c:	2002      	movs	r0, #2
 801821e:	f006 ff5d 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 8018222:	bf00      	nop
 8018224:	3708      	adds	r7, #8
 8018226:	46bd      	mov	sp, r7
 8018228:	bd80      	pop	{r7, pc}
 801822a:	bf00      	nop
 801822c:	2000012c 	.word	0x2000012c
 8018230:	08022c04 	.word	0x08022c04
 8018234:	08022c24 	.word	0x08022c24

08018238 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018238:	b580      	push	{r7, lr}
 801823a:	b084      	sub	sp, #16
 801823c:	af02      	add	r7, sp, #8
 801823e:	6078      	str	r0, [r7, #4]
 8018240:	460b      	mov	r3, r1
 8018242:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018244:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018248:	9301      	str	r3, [sp, #4]
 801824a:	687b      	ldr	r3, [r7, #4]
 801824c:	9300      	str	r3, [sp, #0]
 801824e:	4b05      	ldr	r3, [pc, #20]	@ (8018264 <RegionCommonTxConfigPrint+0x2c>)
 8018250:	2201      	movs	r2, #1
 8018252:	2100      	movs	r1, #0
 8018254:	2002      	movs	r0, #2
 8018256:	f006 ff41 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
}
 801825a:	bf00      	nop
 801825c:	3708      	adds	r7, #8
 801825e:	46bd      	mov	sp, r7
 8018260:	bd80      	pop	{r7, pc}
 8018262:	bf00      	nop
 8018264:	08022c40 	.word	0x08022c40

08018268 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b082      	sub	sp, #8
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
 8018270:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8018272:	4b2d      	ldr	r3, [pc, #180]	@ (8018328 <VerifyRfFreq+0xc0>)
 8018274:	6a1b      	ldr	r3, [r3, #32]
 8018276:	6878      	ldr	r0, [r7, #4]
 8018278:	4798      	blx	r3
 801827a:	4603      	mov	r3, r0
 801827c:	f083 0301 	eor.w	r3, r3, #1
 8018280:	b2db      	uxtb	r3, r3
 8018282:	2b00      	cmp	r3, #0
 8018284:	d001      	beq.n	801828a <VerifyRfFreq+0x22>
    {
        return false;
 8018286:	2300      	movs	r3, #0
 8018288:	e04a      	b.n	8018320 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	4a27      	ldr	r2, [pc, #156]	@ (801832c <VerifyRfFreq+0xc4>)
 801828e:	4293      	cmp	r3, r2
 8018290:	d307      	bcc.n	80182a2 <VerifyRfFreq+0x3a>
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	4a26      	ldr	r2, [pc, #152]	@ (8018330 <VerifyRfFreq+0xc8>)
 8018296:	4293      	cmp	r3, r2
 8018298:	d803      	bhi.n	80182a2 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801829a:	683b      	ldr	r3, [r7, #0]
 801829c:	2202      	movs	r2, #2
 801829e:	701a      	strb	r2, [r3, #0]
 80182a0:	e03d      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	4a22      	ldr	r2, [pc, #136]	@ (8018330 <VerifyRfFreq+0xc8>)
 80182a6:	4293      	cmp	r3, r2
 80182a8:	d907      	bls.n	80182ba <VerifyRfFreq+0x52>
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	4a21      	ldr	r2, [pc, #132]	@ (8018334 <VerifyRfFreq+0xcc>)
 80182ae:	4293      	cmp	r3, r2
 80182b0:	d803      	bhi.n	80182ba <VerifyRfFreq+0x52>
    {
        *band = 0;
 80182b2:	683b      	ldr	r3, [r7, #0]
 80182b4:	2200      	movs	r2, #0
 80182b6:	701a      	strb	r2, [r3, #0]
 80182b8:	e031      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	4a1d      	ldr	r2, [pc, #116]	@ (8018334 <VerifyRfFreq+0xcc>)
 80182be:	4293      	cmp	r3, r2
 80182c0:	d907      	bls.n	80182d2 <VerifyRfFreq+0x6a>
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	4a1c      	ldr	r2, [pc, #112]	@ (8018338 <VerifyRfFreq+0xd0>)
 80182c6:	4293      	cmp	r3, r2
 80182c8:	d803      	bhi.n	80182d2 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 80182ca:	683b      	ldr	r3, [r7, #0]
 80182cc:	2201      	movs	r2, #1
 80182ce:	701a      	strb	r2, [r3, #0]
 80182d0:	e025      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	4a19      	ldr	r2, [pc, #100]	@ (801833c <VerifyRfFreq+0xd4>)
 80182d6:	4293      	cmp	r3, r2
 80182d8:	d907      	bls.n	80182ea <VerifyRfFreq+0x82>
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	4a18      	ldr	r2, [pc, #96]	@ (8018340 <VerifyRfFreq+0xd8>)
 80182de:	4293      	cmp	r3, r2
 80182e0:	d803      	bhi.n	80182ea <VerifyRfFreq+0x82>
    {
        *band = 5;
 80182e2:	683b      	ldr	r3, [r7, #0]
 80182e4:	2205      	movs	r2, #5
 80182e6:	701a      	strb	r2, [r3, #0]
 80182e8:	e019      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	4a15      	ldr	r2, [pc, #84]	@ (8018344 <VerifyRfFreq+0xdc>)
 80182ee:	4293      	cmp	r3, r2
 80182f0:	d907      	bls.n	8018302 <VerifyRfFreq+0x9a>
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	4a14      	ldr	r2, [pc, #80]	@ (8018348 <VerifyRfFreq+0xe0>)
 80182f6:	4293      	cmp	r3, r2
 80182f8:	d803      	bhi.n	8018302 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 80182fa:	683b      	ldr	r3, [r7, #0]
 80182fc:	2203      	movs	r2, #3
 80182fe:	701a      	strb	r2, [r3, #0]
 8018300:	e00d      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	4a11      	ldr	r2, [pc, #68]	@ (801834c <VerifyRfFreq+0xe4>)
 8018306:	4293      	cmp	r3, r2
 8018308:	d307      	bcc.n	801831a <VerifyRfFreq+0xb2>
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	4a10      	ldr	r2, [pc, #64]	@ (8018350 <VerifyRfFreq+0xe8>)
 801830e:	4293      	cmp	r3, r2
 8018310:	d803      	bhi.n	801831a <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8018312:	683b      	ldr	r3, [r7, #0]
 8018314:	2204      	movs	r2, #4
 8018316:	701a      	strb	r2, [r3, #0]
 8018318:	e001      	b.n	801831e <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801831a:	2300      	movs	r3, #0
 801831c:	e000      	b.n	8018320 <VerifyRfFreq+0xb8>
    }
    return true;
 801831e:	2301      	movs	r3, #1
}
 8018320:	4618      	mov	r0, r3
 8018322:	3708      	adds	r7, #8
 8018324:	46bd      	mov	sp, r7
 8018326:	bd80      	pop	{r7, pc}
 8018328:	080233a4 	.word	0x080233a4
 801832c:	337055c0 	.word	0x337055c0
 8018330:	338eda3f 	.word	0x338eda3f
 8018334:	33bca100 	.word	0x33bca100
 8018338:	33c5c8c0 	.word	0x33c5c8c0
 801833c:	33c74f5f 	.word	0x33c74f5f
 8018340:	33cef080 	.word	0x33cef080
 8018344:	33d1fdbf 	.word	0x33d1fdbf
 8018348:	33d5ce50 	.word	0x33d5ce50
 801834c:	33d691a0 	.word	0x33d691a0
 8018350:	33db2580 	.word	0x33db2580

08018354 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8018354:	b590      	push	{r4, r7, lr}
 8018356:	b08b      	sub	sp, #44	@ 0x2c
 8018358:	af04      	add	r7, sp, #16
 801835a:	4603      	mov	r3, r0
 801835c:	460a      	mov	r2, r1
 801835e:	71fb      	strb	r3, [r7, #7]
 8018360:	4613      	mov	r3, r2
 8018362:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8018364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018368:	4a1f      	ldr	r2, [pc, #124]	@ (80183e8 <GetTimeOnAir+0x94>)
 801836a:	5cd3      	ldrb	r3, [r2, r3]
 801836c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 801836e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018372:	491e      	ldr	r1, [pc, #120]	@ (80183ec <GetTimeOnAir+0x98>)
 8018374:	4618      	mov	r0, r3
 8018376:	f7ff ff0f 	bl	8018198 <RegionCommonGetBandwidth>
 801837a:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801837c:	2300      	movs	r3, #0
 801837e:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8018380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018384:	2b07      	cmp	r3, #7
 8018386:	d118      	bne.n	80183ba <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8018388:	4b19      	ldr	r3, [pc, #100]	@ (80183f0 <GetTimeOnAir+0x9c>)
 801838a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801838c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018390:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018394:	fb02 f303 	mul.w	r3, r2, r3
 8018398:	4619      	mov	r1, r3
 801839a:	88bb      	ldrh	r3, [r7, #4]
 801839c:	b2db      	uxtb	r3, r3
 801839e:	2201      	movs	r2, #1
 80183a0:	9203      	str	r2, [sp, #12]
 80183a2:	9302      	str	r3, [sp, #8]
 80183a4:	2300      	movs	r3, #0
 80183a6:	9301      	str	r3, [sp, #4]
 80183a8:	2305      	movs	r3, #5
 80183aa:	9300      	str	r3, [sp, #0]
 80183ac:	2300      	movs	r3, #0
 80183ae:	460a      	mov	r2, r1
 80183b0:	68f9      	ldr	r1, [r7, #12]
 80183b2:	2000      	movs	r0, #0
 80183b4:	47a0      	blx	r4
 80183b6:	6178      	str	r0, [r7, #20]
 80183b8:	e011      	b.n	80183de <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80183ba:	4b0d      	ldr	r3, [pc, #52]	@ (80183f0 <GetTimeOnAir+0x9c>)
 80183bc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80183be:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80183c2:	88bb      	ldrh	r3, [r7, #4]
 80183c4:	b2db      	uxtb	r3, r3
 80183c6:	2101      	movs	r1, #1
 80183c8:	9103      	str	r1, [sp, #12]
 80183ca:	9302      	str	r3, [sp, #8]
 80183cc:	2300      	movs	r3, #0
 80183ce:	9301      	str	r3, [sp, #4]
 80183d0:	2308      	movs	r3, #8
 80183d2:	9300      	str	r3, [sp, #0]
 80183d4:	2301      	movs	r3, #1
 80183d6:	68f9      	ldr	r1, [r7, #12]
 80183d8:	2001      	movs	r0, #1
 80183da:	47a0      	blx	r4
 80183dc:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 80183de:	697b      	ldr	r3, [r7, #20]
}
 80183e0:	4618      	mov	r0, r3
 80183e2:	371c      	adds	r7, #28
 80183e4:	46bd      	mov	sp, r7
 80183e6:	bd90      	pop	{r4, r7, pc}
 80183e8:	080232e8 	.word	0x080232e8
 80183ec:	080232f0 	.word	0x080232f0
 80183f0:	080233a4 	.word	0x080233a4

080183f4 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80183f4:	b580      	push	{r7, lr}
 80183f6:	b088      	sub	sp, #32
 80183f8:	af00      	add	r7, sp, #0
 80183fa:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80183fc:	2300      	movs	r3, #0
 80183fe:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	781b      	ldrb	r3, [r3, #0]
 8018404:	3b01      	subs	r3, #1
 8018406:	2b37      	cmp	r3, #55	@ 0x37
 8018408:	f200 8122 	bhi.w	8018650 <RegionEU868GetPhyParam+0x25c>
 801840c:	a201      	add	r2, pc, #4	@ (adr r2, 8018414 <RegionEU868GetPhyParam+0x20>)
 801840e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018412:	bf00      	nop
 8018414:	080184f5 	.word	0x080184f5
 8018418:	080184fb 	.word	0x080184fb
 801841c:	08018651 	.word	0x08018651
 8018420:	08018651 	.word	0x08018651
 8018424:	08018651 	.word	0x08018651
 8018428:	08018501 	.word	0x08018501
 801842c:	08018651 	.word	0x08018651
 8018430:	0801853b 	.word	0x0801853b
 8018434:	08018651 	.word	0x08018651
 8018438:	08018541 	.word	0x08018541
 801843c:	08018547 	.word	0x08018547
 8018440:	0801854d 	.word	0x0801854d
 8018444:	08018553 	.word	0x08018553
 8018448:	08018563 	.word	0x08018563
 801844c:	08018573 	.word	0x08018573
 8018450:	08018579 	.word	0x08018579
 8018454:	08018581 	.word	0x08018581
 8018458:	08018589 	.word	0x08018589
 801845c:	08018591 	.word	0x08018591
 8018460:	08018599 	.word	0x08018599
 8018464:	080185a1 	.word	0x080185a1
 8018468:	080185b5 	.word	0x080185b5
 801846c:	080185bb 	.word	0x080185bb
 8018470:	080185c1 	.word	0x080185c1
 8018474:	080185c7 	.word	0x080185c7
 8018478:	080185d3 	.word	0x080185d3
 801847c:	080185df 	.word	0x080185df
 8018480:	080185e5 	.word	0x080185e5
 8018484:	080185ed 	.word	0x080185ed
 8018488:	080185f3 	.word	0x080185f3
 801848c:	080185f9 	.word	0x080185f9
 8018490:	08018601 	.word	0x08018601
 8018494:	08018507 	.word	0x08018507
 8018498:	08018651 	.word	0x08018651
 801849c:	08018651 	.word	0x08018651
 80184a0:	08018651 	.word	0x08018651
 80184a4:	08018651 	.word	0x08018651
 80184a8:	08018651 	.word	0x08018651
 80184ac:	08018651 	.word	0x08018651
 80184b0:	08018651 	.word	0x08018651
 80184b4:	08018651 	.word	0x08018651
 80184b8:	08018651 	.word	0x08018651
 80184bc:	08018651 	.word	0x08018651
 80184c0:	08018651 	.word	0x08018651
 80184c4:	08018651 	.word	0x08018651
 80184c8:	08018651 	.word	0x08018651
 80184cc:	08018607 	.word	0x08018607
 80184d0:	0801860d 	.word	0x0801860d
 80184d4:	0801861b 	.word	0x0801861b
 80184d8:	08018651 	.word	0x08018651
 80184dc:	08018651 	.word	0x08018651
 80184e0:	08018621 	.word	0x08018621
 80184e4:	08018627 	.word	0x08018627
 80184e8:	08018651 	.word	0x08018651
 80184ec:	0801862d 	.word	0x0801862d
 80184f0:	0801863d 	.word	0x0801863d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 80184f4:	2300      	movs	r3, #0
 80184f6:	61bb      	str	r3, [r7, #24]
            break;
 80184f8:	e0ab      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 80184fa:	2300      	movs	r3, #0
 80184fc:	61bb      	str	r3, [r7, #24]
            break;
 80184fe:	e0a8      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018500:	2300      	movs	r3, #0
 8018502:	61bb      	str	r3, [r7, #24]
            break;
 8018504:	e0a5      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801850c:	733b      	strb	r3, [r7, #12]
 801850e:	2307      	movs	r3, #7
 8018510:	737b      	strb	r3, [r7, #13]
 8018512:	2300      	movs	r3, #0
 8018514:	73bb      	strb	r3, [r7, #14]
 8018516:	2310      	movs	r3, #16
 8018518:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801851a:	4b51      	ldr	r3, [pc, #324]	@ (8018660 <RegionEU868GetPhyParam+0x26c>)
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018522:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8018524:	4b4e      	ldr	r3, [pc, #312]	@ (8018660 <RegionEU868GetPhyParam+0x26c>)
 8018526:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018528:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801852a:	f107 030c 	add.w	r3, r7, #12
 801852e:	4618      	mov	r0, r3
 8018530:	f7ff fddf 	bl	80180f2 <RegionCommonGetNextLowerTxDr>
 8018534:	4603      	mov	r3, r0
 8018536:	61bb      	str	r3, [r7, #24]
            break;
 8018538:	e08b      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801853a:	2300      	movs	r3, #0
 801853c:	61bb      	str	r3, [r7, #24]
            break;
 801853e:	e088      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8018540:	2300      	movs	r3, #0
 8018542:	61bb      	str	r3, [r7, #24]
            break;
 8018544:	e085      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8018546:	2340      	movs	r3, #64	@ 0x40
 8018548:	61bb      	str	r3, [r7, #24]
            break;
 801854a:	e082      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801854c:	2320      	movs	r3, #32
 801854e:	61bb      	str	r3, [r7, #24]
            break;
 8018550:	e07f      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018558:	461a      	mov	r2, r3
 801855a:	4b42      	ldr	r3, [pc, #264]	@ (8018664 <RegionEU868GetPhyParam+0x270>)
 801855c:	5c9b      	ldrb	r3, [r3, r2]
 801855e:	61bb      	str	r3, [r7, #24]
            break;
 8018560:	e077      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8018562:	687b      	ldr	r3, [r7, #4]
 8018564:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018568:	461a      	mov	r2, r3
 801856a:	4b3f      	ldr	r3, [pc, #252]	@ (8018668 <RegionEU868GetPhyParam+0x274>)
 801856c:	5c9b      	ldrb	r3, [r3, r2]
 801856e:	61bb      	str	r3, [r7, #24]
            break;
 8018570:	e06f      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018572:	2301      	movs	r3, #1
 8018574:	61bb      	str	r3, [r7, #24]
            break;
 8018576:	e06c      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018578:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 801857c:	61bb      	str	r3, [r7, #24]
            break;
 801857e:	e068      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018580:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018584:	61bb      	str	r3, [r7, #24]
            break;
 8018586:	e064      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018588:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801858c:	61bb      	str	r3, [r7, #24]
            break;
 801858e:	e060      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018590:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018594:	61bb      	str	r3, [r7, #24]
            break;
 8018596:	e05c      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018598:	f241 7370 	movw	r3, #6000	@ 0x1770
 801859c:	61bb      	str	r3, [r7, #24]
            break;
 801859e:	e058      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 80185a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80185a4:	4831      	ldr	r0, [pc, #196]	@ (801866c <RegionEU868GetPhyParam+0x278>)
 80185a6:	f002 fa2b 	bl	801aa00 <randr>
 80185aa:	4603      	mov	r3, r0
 80185ac:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80185b0:	61bb      	str	r3, [r7, #24]
            break;
 80185b2:	e04e      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80185b4:	2300      	movs	r3, #0
 80185b6:	61bb      	str	r3, [r7, #24]
            break;
 80185b8:	e04b      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 80185ba:	4b2d      	ldr	r3, [pc, #180]	@ (8018670 <RegionEU868GetPhyParam+0x27c>)
 80185bc:	61bb      	str	r3, [r7, #24]
            break;
 80185be:	e048      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 80185c0:	2300      	movs	r3, #0
 80185c2:	61bb      	str	r3, [r7, #24]
            break;
 80185c4:	e045      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80185c6:	4b26      	ldr	r3, [pc, #152]	@ (8018660 <RegionEU868GetPhyParam+0x26c>)
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80185ce:	61bb      	str	r3, [r7, #24]
            break;
 80185d0:	e03f      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80185d2:	4b23      	ldr	r3, [pc, #140]	@ (8018660 <RegionEU868GetPhyParam+0x26c>)
 80185d4:	681b      	ldr	r3, [r3, #0]
 80185d6:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80185da:	61bb      	str	r3, [r7, #24]
            break;
 80185dc:	e039      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 80185de:	2310      	movs	r3, #16
 80185e0:	61bb      	str	r3, [r7, #24]
            break;
 80185e2:	e036      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80185e4:	4b1e      	ldr	r3, [pc, #120]	@ (8018660 <RegionEU868GetPhyParam+0x26c>)
 80185e6:	681b      	ldr	r3, [r3, #0]
 80185e8:	61bb      	str	r3, [r7, #24]
            break;
 80185ea:	e032      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 80185ec:	2300      	movs	r3, #0
 80185ee:	61bb      	str	r3, [r7, #24]
            break;
 80185f0:	e02f      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80185f2:	2300      	movs	r3, #0
 80185f4:	61bb      	str	r3, [r7, #24]
            break;
 80185f6:	e02c      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 80185f8:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80185fc:	61bb      	str	r3, [r7, #24]
            break;
 80185fe:	e028      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018600:	4b1c      	ldr	r3, [pc, #112]	@ (8018674 <RegionEU868GetPhyParam+0x280>)
 8018602:	61bb      	str	r3, [r7, #24]
            break;
 8018604:	e025      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018606:	4b1a      	ldr	r3, [pc, #104]	@ (8018670 <RegionEU868GetPhyParam+0x27c>)
 8018608:	61bb      	str	r3, [r7, #24]
            break;
 801860a:	e022      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801860c:	2311      	movs	r3, #17
 801860e:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018610:	2301      	movs	r3, #1
 8018612:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018614:	2300      	movs	r3, #0
 8018616:	76bb      	strb	r3, [r7, #26]
            break;
 8018618:	e01b      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801861a:	2303      	movs	r3, #3
 801861c:	61bb      	str	r3, [r7, #24]
            break;
 801861e:	e018      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8018620:	4b13      	ldr	r3, [pc, #76]	@ (8018670 <RegionEU868GetPhyParam+0x27c>)
 8018622:	61bb      	str	r3, [r7, #24]
            break;
 8018624:	e015      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8018626:	2303      	movs	r3, #3
 8018628:	61bb      	str	r3, [r7, #24]
            break;
 801862a:	e012      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018632:	461a      	mov	r2, r3
 8018634:	4b10      	ldr	r3, [pc, #64]	@ (8018678 <RegionEU868GetPhyParam+0x284>)
 8018636:	5c9b      	ldrb	r3, [r3, r2]
 8018638:	61bb      	str	r3, [r7, #24]
            break;
 801863a:	e00a      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 801863c:	687b      	ldr	r3, [r7, #4]
 801863e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018642:	490e      	ldr	r1, [pc, #56]	@ (801867c <RegionEU868GetPhyParam+0x288>)
 8018644:	4618      	mov	r0, r3
 8018646:	f7ff fda7 	bl	8018198 <RegionCommonGetBandwidth>
 801864a:	4603      	mov	r3, r0
 801864c:	61bb      	str	r3, [r7, #24]
            break;
 801864e:	e000      	b.n	8018652 <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8018650:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8018652:	69bb      	ldr	r3, [r7, #24]
 8018654:	61fb      	str	r3, [r7, #28]
 8018656:	69fb      	ldr	r3, [r7, #28]
}
 8018658:	4618      	mov	r0, r3
 801865a:	3720      	adds	r7, #32
 801865c:	46bd      	mov	sp, r7
 801865e:	bd80      	pop	{r7, pc}
 8018660:	20001f9c 	.word	0x20001f9c
 8018664:	08023310 	.word	0x08023310
 8018668:	08023318 	.word	0x08023318
 801866c:	fffffc18 	.word	0xfffffc18
 8018670:	33d3e608 	.word	0x33d3e608
 8018674:	4009999a 	.word	0x4009999a
 8018678:	080232e8 	.word	0x080232e8
 801867c:	080232f0 	.word	0x080232f0

08018680 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018680:	b590      	push	{r4, r7, lr}
 8018682:	b085      	sub	sp, #20
 8018684:	af02      	add	r7, sp, #8
 8018686:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018688:	4b11      	ldr	r3, [pc, #68]	@ (80186d0 <RegionEU868SetBandTxDone+0x50>)
 801868a:	681a      	ldr	r2, [r3, #0]
 801868c:	4b11      	ldr	r3, [pc, #68]	@ (80186d4 <RegionEU868SetBandTxDone+0x54>)
 801868e:	6819      	ldr	r1, [r3, #0]
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	781b      	ldrb	r3, [r3, #0]
 8018694:	4618      	mov	r0, r3
 8018696:	4603      	mov	r3, r0
 8018698:	005b      	lsls	r3, r3, #1
 801869a:	4403      	add	r3, r0
 801869c:	009b      	lsls	r3, r3, #2
 801869e:	440b      	add	r3, r1
 80186a0:	3309      	adds	r3, #9
 80186a2:	781b      	ldrb	r3, [r3, #0]
 80186a4:	4619      	mov	r1, r3
 80186a6:	460b      	mov	r3, r1
 80186a8:	005b      	lsls	r3, r3, #1
 80186aa:	440b      	add	r3, r1
 80186ac:	00db      	lsls	r3, r3, #3
 80186ae:	18d0      	adds	r0, r2, r3
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	6899      	ldr	r1, [r3, #8]
 80186b4:	687b      	ldr	r3, [r7, #4]
 80186b6:	785c      	ldrb	r4, [r3, #1]
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	691a      	ldr	r2, [r3, #16]
 80186bc:	9200      	str	r2, [sp, #0]
 80186be:	68db      	ldr	r3, [r3, #12]
 80186c0:	4622      	mov	r2, r4
 80186c2:	f7ff f913 	bl	80178ec <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 80186c6:	bf00      	nop
 80186c8:	370c      	adds	r7, #12
 80186ca:	46bd      	mov	sp, r7
 80186cc:	bd90      	pop	{r4, r7, pc}
 80186ce:	bf00      	nop
 80186d0:	20001fa0 	.word	0x20001fa0
 80186d4:	20001f9c 	.word	0x20001f9c

080186d8 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80186d8:	b580      	push	{r7, lr}
 80186da:	b0b0      	sub	sp, #192	@ 0xc0
 80186dc:	af00      	add	r7, sp, #0
 80186de:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 80186e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80186e4:	2290      	movs	r2, #144	@ 0x90
 80186e6:	2100      	movs	r1, #0
 80186e8:	4618      	mov	r0, r3
 80186ea:	f007 ff02 	bl	80204f2 <memset>
 80186ee:	2364      	movs	r3, #100	@ 0x64
 80186f0:	863b      	strh	r3, [r7, #48]	@ 0x30
 80186f2:	2364      	movs	r3, #100	@ 0x64
 80186f4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80186f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80186fc:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8018700:	230a      	movs	r3, #10
 8018702:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 8018706:	2364      	movs	r3, #100	@ 0x64
 8018708:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801870c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018710:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8018714:	687b      	ldr	r3, [r7, #4]
 8018716:	7b1b      	ldrb	r3, [r3, #12]
 8018718:	2b02      	cmp	r3, #2
 801871a:	d05d      	beq.n	80187d8 <RegionEU868InitDefaults+0x100>
 801871c:	2b02      	cmp	r3, #2
 801871e:	dc6a      	bgt.n	80187f6 <RegionEU868InitDefaults+0x11e>
 8018720:	2b00      	cmp	r3, #0
 8018722:	d002      	beq.n	801872a <RegionEU868InitDefaults+0x52>
 8018724:	2b01      	cmp	r3, #1
 8018726:	d03e      	beq.n	80187a6 <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8018728:	e065      	b.n	80187f6 <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	681b      	ldr	r3, [r3, #0]
 801872e:	2b00      	cmp	r3, #0
 8018730:	d062      	beq.n	80187f8 <RegionEU868InitDefaults+0x120>
 8018732:	687b      	ldr	r3, [r7, #4]
 8018734:	685b      	ldr	r3, [r3, #4]
 8018736:	2b00      	cmp	r3, #0
 8018738:	d05e      	beq.n	80187f8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801873a:	687b      	ldr	r3, [r7, #4]
 801873c:	685b      	ldr	r3, [r3, #4]
 801873e:	4a30      	ldr	r2, [pc, #192]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 8018740:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	689b      	ldr	r3, [r3, #8]
 8018746:	4a2f      	ldr	r2, [pc, #188]	@ (8018804 <RegionEU868InitDefaults+0x12c>)
 8018748:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801874a:	4b2e      	ldr	r3, [pc, #184]	@ (8018804 <RegionEU868InitDefaults+0x12c>)
 801874c:	681b      	ldr	r3, [r3, #0]
 801874e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8018752:	2290      	movs	r2, #144	@ 0x90
 8018754:	4618      	mov	r0, r3
 8018756:	f002 f96a 	bl	801aa2e <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801875a:	4b29      	ldr	r3, [pc, #164]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 801875c:	681b      	ldr	r3, [r3, #0]
 801875e:	4a2a      	ldr	r2, [pc, #168]	@ (8018808 <RegionEU868InitDefaults+0x130>)
 8018760:	ca07      	ldmia	r2, {r0, r1, r2}
 8018762:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8018766:	4b26      	ldr	r3, [pc, #152]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 8018768:	681b      	ldr	r3, [r3, #0]
 801876a:	4a28      	ldr	r2, [pc, #160]	@ (801880c <RegionEU868InitDefaults+0x134>)
 801876c:	330c      	adds	r3, #12
 801876e:	ca07      	ldmia	r2, {r0, r1, r2}
 8018770:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8018774:	4b22      	ldr	r3, [pc, #136]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 8018776:	681b      	ldr	r3, [r3, #0]
 8018778:	4a25      	ldr	r2, [pc, #148]	@ (8018810 <RegionEU868InitDefaults+0x138>)
 801877a:	3318      	adds	r3, #24
 801877c:	ca07      	ldmia	r2, {r0, r1, r2}
 801877e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8018782:	4b1f      	ldr	r3, [pc, #124]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 8018784:	681b      	ldr	r3, [r3, #0]
 8018786:	2207      	movs	r2, #7
 8018788:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801878c:	4b1c      	ldr	r3, [pc, #112]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 801878e:	681b      	ldr	r3, [r3, #0]
 8018790:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8018794:	4b1a      	ldr	r3, [pc, #104]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 8018796:	681b      	ldr	r3, [r3, #0]
 8018798:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801879c:	2201      	movs	r2, #1
 801879e:	4619      	mov	r1, r3
 80187a0:	f7ff f87e 	bl	80178a0 <RegionCommonChanMaskCopy>
 80187a4:	e028      	b.n	80187f8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 80187a6:	4b16      	ldr	r3, [pc, #88]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	2200      	movs	r2, #0
 80187ac:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 80187ae:	4b14      	ldr	r3, [pc, #80]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187b0:	681b      	ldr	r3, [r3, #0]
 80187b2:	2200      	movs	r2, #0
 80187b4:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80187b6:	4b12      	ldr	r3, [pc, #72]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187b8:	681b      	ldr	r3, [r3, #0]
 80187ba:	2200      	movs	r2, #0
 80187bc:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80187be:	4b10      	ldr	r3, [pc, #64]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187c0:	681b      	ldr	r3, [r3, #0]
 80187c2:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80187c6:	4b0e      	ldr	r3, [pc, #56]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187c8:	681b      	ldr	r3, [r3, #0]
 80187ca:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80187ce:	2201      	movs	r2, #1
 80187d0:	4619      	mov	r1, r3
 80187d2:	f7ff f865 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 80187d6:	e00f      	b.n	80187f8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80187d8:	4b09      	ldr	r3, [pc, #36]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187da:	681b      	ldr	r3, [r3, #0]
 80187dc:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 80187e0:	4b07      	ldr	r3, [pc, #28]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187e2:	681b      	ldr	r3, [r3, #0]
 80187e4:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 80187e8:	4b05      	ldr	r3, [pc, #20]	@ (8018800 <RegionEU868InitDefaults+0x128>)
 80187ea:	681b      	ldr	r3, [r3, #0]
 80187ec:	430a      	orrs	r2, r1
 80187ee:	b292      	uxth	r2, r2
 80187f0:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 80187f4:	e000      	b.n	80187f8 <RegionEU868InitDefaults+0x120>
            break;
 80187f6:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80187f8:	37c0      	adds	r7, #192	@ 0xc0
 80187fa:	46bd      	mov	sp, r7
 80187fc:	bd80      	pop	{r7, pc}
 80187fe:	bf00      	nop
 8018800:	20001f9c 	.word	0x20001f9c
 8018804:	20001fa0 	.word	0x20001fa0
 8018808:	08022c5c 	.word	0x08022c5c
 801880c:	08022c68 	.word	0x08022c68
 8018810:	08022c74 	.word	0x08022c74

08018814 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8018814:	b580      	push	{r7, lr}
 8018816:	b084      	sub	sp, #16
 8018818:	af00      	add	r7, sp, #0
 801881a:	6078      	str	r0, [r7, #4]
 801881c:	460b      	mov	r3, r1
 801881e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8018820:	78fb      	ldrb	r3, [r7, #3]
 8018822:	2b0f      	cmp	r3, #15
 8018824:	d86c      	bhi.n	8018900 <RegionEU868Verify+0xec>
 8018826:	a201      	add	r2, pc, #4	@ (adr r2, 801882c <RegionEU868Verify+0x18>)
 8018828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801882c:	0801886d 	.word	0x0801886d
 8018830:	08018901 	.word	0x08018901
 8018834:	08018901 	.word	0x08018901
 8018838:	08018901 	.word	0x08018901
 801883c:	08018901 	.word	0x08018901
 8018840:	08018885 	.word	0x08018885
 8018844:	080188a3 	.word	0x080188a3
 8018848:	080188c1 	.word	0x080188c1
 801884c:	08018901 	.word	0x08018901
 8018850:	080188df 	.word	0x080188df
 8018854:	080188df 	.word	0x080188df
 8018858:	08018901 	.word	0x08018901
 801885c:	08018901 	.word	0x08018901
 8018860:	08018901 	.word	0x08018901
 8018864:	08018901 	.word	0x08018901
 8018868:	080188fd 	.word	0x080188fd
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801886c:	2300      	movs	r3, #0
 801886e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	681b      	ldr	r3, [r3, #0]
 8018874:	f107 020f 	add.w	r2, r7, #15
 8018878:	4611      	mov	r1, r2
 801887a:	4618      	mov	r0, r3
 801887c:	f7ff fcf4 	bl	8018268 <VerifyRfFreq>
 8018880:	4603      	mov	r3, r0
 8018882:	e03e      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	f993 3000 	ldrsb.w	r3, [r3]
 801888a:	2207      	movs	r2, #7
 801888c:	2100      	movs	r1, #0
 801888e:	4618      	mov	r0, r3
 8018890:	f7fe ff89 	bl	80177a6 <RegionCommonValueInRange>
 8018894:	4603      	mov	r3, r0
 8018896:	2b00      	cmp	r3, #0
 8018898:	bf14      	ite	ne
 801889a:	2301      	movne	r3, #1
 801889c:	2300      	moveq	r3, #0
 801889e:	b2db      	uxtb	r3, r3
 80188a0:	e02f      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	f993 3000 	ldrsb.w	r3, [r3]
 80188a8:	2205      	movs	r2, #5
 80188aa:	2100      	movs	r1, #0
 80188ac:	4618      	mov	r0, r3
 80188ae:	f7fe ff7a 	bl	80177a6 <RegionCommonValueInRange>
 80188b2:	4603      	mov	r3, r0
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	bf14      	ite	ne
 80188b8:	2301      	movne	r3, #1
 80188ba:	2300      	moveq	r3, #0
 80188bc:	b2db      	uxtb	r3, r3
 80188be:	e020      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	f993 3000 	ldrsb.w	r3, [r3]
 80188c6:	2207      	movs	r2, #7
 80188c8:	2100      	movs	r1, #0
 80188ca:	4618      	mov	r0, r3
 80188cc:	f7fe ff6b 	bl	80177a6 <RegionCommonValueInRange>
 80188d0:	4603      	mov	r3, r0
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	bf14      	ite	ne
 80188d6:	2301      	movne	r3, #1
 80188d8:	2300      	moveq	r3, #0
 80188da:	b2db      	uxtb	r3, r3
 80188dc:	e011      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	f993 3000 	ldrsb.w	r3, [r3]
 80188e4:	2207      	movs	r2, #7
 80188e6:	2100      	movs	r1, #0
 80188e8:	4618      	mov	r0, r3
 80188ea:	f7fe ff5c 	bl	80177a6 <RegionCommonValueInRange>
 80188ee:	4603      	mov	r3, r0
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	bf14      	ite	ne
 80188f4:	2301      	movne	r3, #1
 80188f6:	2300      	moveq	r3, #0
 80188f8:	b2db      	uxtb	r3, r3
 80188fa:	e002      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 80188fc:	2301      	movs	r3, #1
 80188fe:	e000      	b.n	8018902 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8018900:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8018902:	4618      	mov	r0, r3
 8018904:	3710      	adds	r7, #16
 8018906:	46bd      	mov	sp, r7
 8018908:	bd80      	pop	{r7, pc}
 801890a:	bf00      	nop

0801890c <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801890c:	b580      	push	{r7, lr}
 801890e:	b08a      	sub	sp, #40	@ 0x28
 8018910:	af00      	add	r7, sp, #0
 8018912:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8018914:	2350      	movs	r3, #80	@ 0x50
 8018916:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801891a:	687b      	ldr	r3, [r7, #4]
 801891c:	7a1b      	ldrb	r3, [r3, #8]
 801891e:	2b10      	cmp	r3, #16
 8018920:	d162      	bne.n	80189e8 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	685b      	ldr	r3, [r3, #4]
 8018926:	330f      	adds	r3, #15
 8018928:	781b      	ldrb	r3, [r3, #0]
 801892a:	2b00      	cmp	r3, #0
 801892c:	d15e      	bne.n	80189ec <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801892e:	2300      	movs	r3, #0
 8018930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018934:	2303      	movs	r3, #3
 8018936:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801893a:	e050      	b.n	80189de <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801893c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018940:	2b07      	cmp	r3, #7
 8018942:	d824      	bhi.n	801898e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	685a      	ldr	r2, [r3, #4]
 8018948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801894c:	4413      	add	r3, r2
 801894e:	781b      	ldrb	r3, [r3, #0]
 8018950:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8018952:	69ba      	ldr	r2, [r7, #24]
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	6859      	ldr	r1, [r3, #4]
 8018958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801895c:	3301      	adds	r3, #1
 801895e:	440b      	add	r3, r1
 8018960:	781b      	ldrb	r3, [r3, #0]
 8018962:	021b      	lsls	r3, r3, #8
 8018964:	4313      	orrs	r3, r2
 8018966:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8018968:	69ba      	ldr	r2, [r7, #24]
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	6859      	ldr	r1, [r3, #4]
 801896e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018972:	3302      	adds	r3, #2
 8018974:	440b      	add	r3, r1
 8018976:	781b      	ldrb	r3, [r3, #0]
 8018978:	041b      	lsls	r3, r3, #16
 801897a:	4313      	orrs	r3, r2
 801897c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801897e:	69bb      	ldr	r3, [r7, #24]
 8018980:	2264      	movs	r2, #100	@ 0x64
 8018982:	fb02 f303 	mul.w	r3, r2, r3
 8018986:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8018988:	2300      	movs	r3, #0
 801898a:	61fb      	str	r3, [r7, #28]
 801898c:	e006      	b.n	801899c <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801898e:	2300      	movs	r3, #0
 8018990:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8018992:	2300      	movs	r3, #0
 8018994:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8018998:	2300      	movs	r3, #0
 801899a:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801899c:	69bb      	ldr	r3, [r7, #24]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d00b      	beq.n	80189ba <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80189a2:	f107 0318 	add.w	r3, r7, #24
 80189a6:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 80189a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80189ac:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 80189ae:	f107 0310 	add.w	r3, r7, #16
 80189b2:	4618      	mov	r0, r3
 80189b4:	f000 fd14 	bl	80193e0 <RegionEU868ChannelAdd>
 80189b8:	e007      	b.n	80189ca <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 80189ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80189be:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 80189c0:	f107 030c 	add.w	r3, r7, #12
 80189c4:	4618      	mov	r0, r3
 80189c6:	f000 fdad 	bl	8019524 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80189ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80189ce:	3303      	adds	r3, #3
 80189d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80189d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80189d8:	3301      	adds	r3, #1
 80189da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80189de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80189e2:	2b0f      	cmp	r3, #15
 80189e4:	d9aa      	bls.n	801893c <RegionEU868ApplyCFList+0x30>
 80189e6:	e002      	b.n	80189ee <RegionEU868ApplyCFList+0xe2>
        return;
 80189e8:	bf00      	nop
 80189ea:	e000      	b.n	80189ee <RegionEU868ApplyCFList+0xe2>
        return;
 80189ec:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80189ee:	3728      	adds	r7, #40	@ 0x28
 80189f0:	46bd      	mov	sp, r7
 80189f2:	bd80      	pop	{r7, pc}

080189f4 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80189f4:	b580      	push	{r7, lr}
 80189f6:	b082      	sub	sp, #8
 80189f8:	af00      	add	r7, sp, #0
 80189fa:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	791b      	ldrb	r3, [r3, #4]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d002      	beq.n	8018a0a <RegionEU868ChanMaskSet+0x16>
 8018a04:	2b01      	cmp	r3, #1
 8018a06:	d00b      	beq.n	8018a20 <RegionEU868ChanMaskSet+0x2c>
 8018a08:	e015      	b.n	8018a36 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8018a44 <RegionEU868ChanMaskSet+0x50>)
 8018a0c:	681b      	ldr	r3, [r3, #0]
 8018a0e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	2201      	movs	r2, #1
 8018a18:	4619      	mov	r1, r3
 8018a1a:	f7fe ff41 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 8018a1e:	e00c      	b.n	8018a3a <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018a20:	4b08      	ldr	r3, [pc, #32]	@ (8018a44 <RegionEU868ChanMaskSet+0x50>)
 8018a22:	681b      	ldr	r3, [r3, #0]
 8018a24:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	2201      	movs	r2, #1
 8018a2e:	4619      	mov	r1, r3
 8018a30:	f7fe ff36 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 8018a34:	e001      	b.n	8018a3a <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8018a36:	2300      	movs	r3, #0
 8018a38:	e000      	b.n	8018a3c <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8018a3a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018a3c:	4618      	mov	r0, r3
 8018a3e:	3708      	adds	r7, #8
 8018a40:	46bd      	mov	sp, r7
 8018a42:	bd80      	pop	{r7, pc}
 8018a44:	20001f9c 	.word	0x20001f9c

08018a48 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018a48:	b580      	push	{r7, lr}
 8018a4a:	b088      	sub	sp, #32
 8018a4c:	af02      	add	r7, sp, #8
 8018a4e:	60ba      	str	r2, [r7, #8]
 8018a50:	607b      	str	r3, [r7, #4]
 8018a52:	4603      	mov	r3, r0
 8018a54:	73fb      	strb	r3, [r7, #15]
 8018a56:	460b      	mov	r3, r1
 8018a58:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8018a5a:	2300      	movs	r3, #0
 8018a5c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8018a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a62:	2b07      	cmp	r3, #7
 8018a64:	bfa8      	it	ge
 8018a66:	2307      	movge	r3, #7
 8018a68:	b25a      	sxtb	r2, r3
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a74:	491e      	ldr	r1, [pc, #120]	@ (8018af0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8018a76:	4618      	mov	r0, r3
 8018a78:	f7ff fb8e 	bl	8018198 <RegionCommonGetBandwidth>
 8018a7c:	4603      	mov	r3, r0
 8018a7e:	b2da      	uxtb	r2, r3
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a8a:	2b07      	cmp	r3, #7
 8018a8c:	d10a      	bne.n	8018aa4 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a94:	461a      	mov	r2, r3
 8018a96:	4b17      	ldr	r3, [pc, #92]	@ (8018af4 <RegionEU868ComputeRxWindowParameters+0xac>)
 8018a98:	5c9b      	ldrb	r3, [r3, r2]
 8018a9a:	4618      	mov	r0, r3
 8018a9c:	f7ff f910 	bl	8017cc0 <RegionCommonComputeSymbolTimeFsk>
 8018aa0:	6178      	str	r0, [r7, #20]
 8018aa2:	e011      	b.n	8018ac8 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8018aa4:	687b      	ldr	r3, [r7, #4]
 8018aa6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018aaa:	461a      	mov	r2, r3
 8018aac:	4b11      	ldr	r3, [pc, #68]	@ (8018af4 <RegionEU868ComputeRxWindowParameters+0xac>)
 8018aae:	5c9a      	ldrb	r2, [r3, r2]
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ab6:	4619      	mov	r1, r3
 8018ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8018af0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8018aba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018abe:	4619      	mov	r1, r3
 8018ac0:	4610      	mov	r0, r2
 8018ac2:	f7ff f8e7 	bl	8017c94 <RegionCommonComputeSymbolTimeLoRa>
 8018ac6:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8018ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8018af8 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8018aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018acc:	4798      	blx	r3
 8018ace:	687b      	ldr	r3, [r7, #4]
 8018ad0:	3308      	adds	r3, #8
 8018ad2:	687a      	ldr	r2, [r7, #4]
 8018ad4:	320c      	adds	r2, #12
 8018ad6:	7bb9      	ldrb	r1, [r7, #14]
 8018ad8:	9201      	str	r2, [sp, #4]
 8018ada:	9300      	str	r3, [sp, #0]
 8018adc:	4603      	mov	r3, r0
 8018ade:	68ba      	ldr	r2, [r7, #8]
 8018ae0:	6978      	ldr	r0, [r7, #20]
 8018ae2:	f7ff f8fd 	bl	8017ce0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8018ae6:	bf00      	nop
 8018ae8:	3718      	adds	r7, #24
 8018aea:	46bd      	mov	sp, r7
 8018aec:	bd80      	pop	{r7, pc}
 8018aee:	bf00      	nop
 8018af0:	080232f0 	.word	0x080232f0
 8018af4:	080232e8 	.word	0x080232e8
 8018af8:	080233a4 	.word	0x080233a4

08018afc <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018afc:	b5b0      	push	{r4, r5, r7, lr}
 8018afe:	b090      	sub	sp, #64	@ 0x40
 8018b00:	af0a      	add	r7, sp, #40	@ 0x28
 8018b02:	6078      	str	r0, [r7, #4]
 8018b04:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	785b      	ldrb	r3, [r3, #1]
 8018b0a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018b0c:	2300      	movs	r3, #0
 8018b0e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8018b10:	2300      	movs	r3, #0
 8018b12:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	685b      	ldr	r3, [r3, #4]
 8018b18:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8018b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8018c84 <RegionEU868RxConfig+0x188>)
 8018b1c:	685b      	ldr	r3, [r3, #4]
 8018b1e:	4798      	blx	r3
 8018b20:	4603      	mov	r3, r0
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	d001      	beq.n	8018b2a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8018b26:	2300      	movs	r3, #0
 8018b28:	e0a8      	b.n	8018c7c <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	7cdb      	ldrb	r3, [r3, #19]
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	d126      	bne.n	8018b80 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8018b32:	4b55      	ldr	r3, [pc, #340]	@ (8018c88 <RegionEU868RxConfig+0x18c>)
 8018b34:	681a      	ldr	r2, [r3, #0]
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	781b      	ldrb	r3, [r3, #0]
 8018b3a:	4619      	mov	r1, r3
 8018b3c:	460b      	mov	r3, r1
 8018b3e:	005b      	lsls	r3, r3, #1
 8018b40:	440b      	add	r3, r1
 8018b42:	009b      	lsls	r3, r3, #2
 8018b44:	4413      	add	r3, r2
 8018b46:	681b      	ldr	r3, [r3, #0]
 8018b48:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8018b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8018c88 <RegionEU868RxConfig+0x18c>)
 8018b4c:	681a      	ldr	r2, [r3, #0]
 8018b4e:	687b      	ldr	r3, [r7, #4]
 8018b50:	781b      	ldrb	r3, [r3, #0]
 8018b52:	4619      	mov	r1, r3
 8018b54:	460b      	mov	r3, r1
 8018b56:	005b      	lsls	r3, r3, #1
 8018b58:	440b      	add	r3, r1
 8018b5a:	009b      	lsls	r3, r3, #2
 8018b5c:	4413      	add	r3, r2
 8018b5e:	3304      	adds	r3, #4
 8018b60:	681b      	ldr	r3, [r3, #0]
 8018b62:	2b00      	cmp	r3, #0
 8018b64:	d00c      	beq.n	8018b80 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8018b66:	4b48      	ldr	r3, [pc, #288]	@ (8018c88 <RegionEU868RxConfig+0x18c>)
 8018b68:	681a      	ldr	r2, [r3, #0]
 8018b6a:	687b      	ldr	r3, [r7, #4]
 8018b6c:	781b      	ldrb	r3, [r3, #0]
 8018b6e:	4619      	mov	r1, r3
 8018b70:	460b      	mov	r3, r1
 8018b72:	005b      	lsls	r3, r3, #1
 8018b74:	440b      	add	r3, r1
 8018b76:	009b      	lsls	r3, r3, #2
 8018b78:	4413      	add	r3, r2
 8018b7a:	3304      	adds	r3, #4
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8018b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b84:	4a41      	ldr	r2, [pc, #260]	@ (8018c8c <RegionEU868RxConfig+0x190>)
 8018b86:	5cd3      	ldrb	r3, [r2, r3]
 8018b88:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8018c84 <RegionEU868RxConfig+0x188>)
 8018b8c:	68db      	ldr	r3, [r3, #12]
 8018b8e:	6938      	ldr	r0, [r7, #16]
 8018b90:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8018b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b96:	2b07      	cmp	r3, #7
 8018b98:	d128      	bne.n	8018bec <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8018b9a:	2300      	movs	r3, #0
 8018b9c:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8018b9e:	4b39      	ldr	r3, [pc, #228]	@ (8018c84 <RegionEU868RxConfig+0x188>)
 8018ba0:	699c      	ldr	r4, [r3, #24]
 8018ba2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018ba6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018baa:	fb02 f303 	mul.w	r3, r2, r3
 8018bae:	4619      	mov	r1, r3
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	689b      	ldr	r3, [r3, #8]
 8018bb4:	b29b      	uxth	r3, r3
 8018bb6:	687a      	ldr	r2, [r7, #4]
 8018bb8:	7c92      	ldrb	r2, [r2, #18]
 8018bba:	7df8      	ldrb	r0, [r7, #23]
 8018bbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8018bbe:	2200      	movs	r2, #0
 8018bc0:	9208      	str	r2, [sp, #32]
 8018bc2:	2200      	movs	r2, #0
 8018bc4:	9207      	str	r2, [sp, #28]
 8018bc6:	2200      	movs	r2, #0
 8018bc8:	9206      	str	r2, [sp, #24]
 8018bca:	2201      	movs	r2, #1
 8018bcc:	9205      	str	r2, [sp, #20]
 8018bce:	2200      	movs	r2, #0
 8018bd0:	9204      	str	r2, [sp, #16]
 8018bd2:	2200      	movs	r2, #0
 8018bd4:	9203      	str	r2, [sp, #12]
 8018bd6:	9302      	str	r3, [sp, #8]
 8018bd8:	2305      	movs	r3, #5
 8018bda:	9301      	str	r3, [sp, #4]
 8018bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8018c90 <RegionEU868RxConfig+0x194>)
 8018bde:	9300      	str	r3, [sp, #0]
 8018be0:	2300      	movs	r3, #0
 8018be2:	460a      	mov	r2, r1
 8018be4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8018be8:	47a0      	blx	r4
 8018bea:	e024      	b.n	8018c36 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8018bec:	2301      	movs	r3, #1
 8018bee:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8018bf0:	4b24      	ldr	r3, [pc, #144]	@ (8018c84 <RegionEU868RxConfig+0x188>)
 8018bf2:	699c      	ldr	r4, [r3, #24]
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	789b      	ldrb	r3, [r3, #2]
 8018bf8:	461d      	mov	r5, r3
 8018bfa:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	689b      	ldr	r3, [r3, #8]
 8018c02:	b29b      	uxth	r3, r3
 8018c04:	687a      	ldr	r2, [r7, #4]
 8018c06:	7c92      	ldrb	r2, [r2, #18]
 8018c08:	7df8      	ldrb	r0, [r7, #23]
 8018c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c0c:	2201      	movs	r2, #1
 8018c0e:	9208      	str	r2, [sp, #32]
 8018c10:	2200      	movs	r2, #0
 8018c12:	9207      	str	r2, [sp, #28]
 8018c14:	2200      	movs	r2, #0
 8018c16:	9206      	str	r2, [sp, #24]
 8018c18:	2200      	movs	r2, #0
 8018c1a:	9205      	str	r2, [sp, #20]
 8018c1c:	2200      	movs	r2, #0
 8018c1e:	9204      	str	r2, [sp, #16]
 8018c20:	2200      	movs	r2, #0
 8018c22:	9203      	str	r2, [sp, #12]
 8018c24:	9302      	str	r3, [sp, #8]
 8018c26:	2308      	movs	r3, #8
 8018c28:	9301      	str	r3, [sp, #4]
 8018c2a:	2300      	movs	r3, #0
 8018c2c:	9300      	str	r3, [sp, #0]
 8018c2e:	2301      	movs	r3, #1
 8018c30:	460a      	mov	r2, r1
 8018c32:	4629      	mov	r1, r5
 8018c34:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	7c5b      	ldrb	r3, [r3, #17]
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d005      	beq.n	8018c4a <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8018c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018c42:	4a14      	ldr	r2, [pc, #80]	@ (8018c94 <RegionEU868RxConfig+0x198>)
 8018c44:	5cd3      	ldrb	r3, [r2, r3]
 8018c46:	75bb      	strb	r3, [r7, #22]
 8018c48:	e004      	b.n	8018c54 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8018c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018c4e:	4a12      	ldr	r2, [pc, #72]	@ (8018c98 <RegionEU868RxConfig+0x19c>)
 8018c50:	5cd3      	ldrb	r3, [r2, r3]
 8018c52:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8018c54:	4b0b      	ldr	r3, [pc, #44]	@ (8018c84 <RegionEU868RxConfig+0x188>)
 8018c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018c58:	7dba      	ldrb	r2, [r7, #22]
 8018c5a:	320d      	adds	r2, #13
 8018c5c:	b2d1      	uxtb	r1, r2
 8018c5e:	7dfa      	ldrb	r2, [r7, #23]
 8018c60:	4610      	mov	r0, r2
 8018c62:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	7cdb      	ldrb	r3, [r3, #19]
 8018c68:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018c6c:	6939      	ldr	r1, [r7, #16]
 8018c6e:	4618      	mov	r0, r3
 8018c70:	f7ff fab0 	bl	80181d4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8018c74:	683b      	ldr	r3, [r7, #0]
 8018c76:	7bfa      	ldrb	r2, [r7, #15]
 8018c78:	701a      	strb	r2, [r3, #0]
    return true;
 8018c7a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018c7c:	4618      	mov	r0, r3
 8018c7e:	3718      	adds	r7, #24
 8018c80:	46bd      	mov	sp, r7
 8018c82:	bdb0      	pop	{r4, r5, r7, pc}
 8018c84:	080233a4 	.word	0x080233a4
 8018c88:	20001f9c 	.word	0x20001f9c
 8018c8c:	080232e8 	.word	0x080232e8
 8018c90:	00014585 	.word	0x00014585
 8018c94:	08023318 	.word	0x08023318
 8018c98:	08023310 	.word	0x08023310

08018c9c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8018c9c:	b590      	push	{r4, r7, lr}
 8018c9e:	b093      	sub	sp, #76	@ 0x4c
 8018ca0:	af0a      	add	r7, sp, #40	@ 0x28
 8018ca2:	60f8      	str	r0, [r7, #12]
 8018ca4:	60b9      	str	r1, [r7, #8]
 8018ca6:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8018ca8:	68fb      	ldr	r3, [r7, #12]
 8018caa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018cae:	461a      	mov	r2, r3
 8018cb0:	4b5d      	ldr	r3, [pc, #372]	@ (8018e28 <RegionEU868TxConfig+0x18c>)
 8018cb2:	5c9b      	ldrb	r3, [r3, r2]
 8018cb4:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8018cbc:	4b5b      	ldr	r3, [pc, #364]	@ (8018e2c <RegionEU868TxConfig+0x190>)
 8018cbe:	681a      	ldr	r2, [r3, #0]
 8018cc0:	4b5b      	ldr	r3, [pc, #364]	@ (8018e30 <RegionEU868TxConfig+0x194>)
 8018cc2:	6819      	ldr	r1, [r3, #0]
 8018cc4:	68fb      	ldr	r3, [r7, #12]
 8018cc6:	781b      	ldrb	r3, [r3, #0]
 8018cc8:	461c      	mov	r4, r3
 8018cca:	4623      	mov	r3, r4
 8018ccc:	005b      	lsls	r3, r3, #1
 8018cce:	4423      	add	r3, r4
 8018cd0:	009b      	lsls	r3, r3, #2
 8018cd2:	440b      	add	r3, r1
 8018cd4:	3309      	adds	r3, #9
 8018cd6:	781b      	ldrb	r3, [r3, #0]
 8018cd8:	4619      	mov	r1, r3
 8018cda:	460b      	mov	r3, r1
 8018cdc:	005b      	lsls	r3, r3, #1
 8018cde:	440b      	add	r3, r1
 8018ce0:	00db      	lsls	r3, r3, #3
 8018ce2:	4413      	add	r3, r2
 8018ce4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018ce8:	4619      	mov	r1, r3
 8018cea:	f7ff fa40 	bl	801816e <RegionCommonLimitTxPower>
 8018cee:	4603      	mov	r3, r0
 8018cf0:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8018cf2:	68fb      	ldr	r3, [r7, #12]
 8018cf4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018cf8:	494e      	ldr	r1, [pc, #312]	@ (8018e34 <RegionEU868TxConfig+0x198>)
 8018cfa:	4618      	mov	r0, r3
 8018cfc:	f7ff fa4c 	bl	8018198 <RegionCommonGetBandwidth>
 8018d00:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8018d02:	2300      	movs	r3, #0
 8018d04:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8018d06:	68fb      	ldr	r3, [r7, #12]
 8018d08:	6859      	ldr	r1, [r3, #4]
 8018d0a:	68fb      	ldr	r3, [r7, #12]
 8018d0c:	689a      	ldr	r2, [r3, #8]
 8018d0e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8018d12:	4618      	mov	r0, r3
 8018d14:	f7ff f89c 	bl	8017e50 <RegionCommonComputeTxPower>
 8018d18:	4603      	mov	r3, r0
 8018d1a:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8018d1c:	4b46      	ldr	r3, [pc, #280]	@ (8018e38 <RegionEU868TxConfig+0x19c>)
 8018d1e:	68da      	ldr	r2, [r3, #12]
 8018d20:	4b43      	ldr	r3, [pc, #268]	@ (8018e30 <RegionEU868TxConfig+0x194>)
 8018d22:	6819      	ldr	r1, [r3, #0]
 8018d24:	68fb      	ldr	r3, [r7, #12]
 8018d26:	781b      	ldrb	r3, [r3, #0]
 8018d28:	4618      	mov	r0, r3
 8018d2a:	4603      	mov	r3, r0
 8018d2c:	005b      	lsls	r3, r3, #1
 8018d2e:	4403      	add	r3, r0
 8018d30:	009b      	lsls	r3, r3, #2
 8018d32:	440b      	add	r3, r1
 8018d34:	681b      	ldr	r3, [r3, #0]
 8018d36:	4618      	mov	r0, r3
 8018d38:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8018d3a:	68fb      	ldr	r3, [r7, #12]
 8018d3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018d40:	2b07      	cmp	r3, #7
 8018d42:	d124      	bne.n	8018d8e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8018d44:	2300      	movs	r3, #0
 8018d46:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8018d48:	4b3b      	ldr	r3, [pc, #236]	@ (8018e38 <RegionEU868TxConfig+0x19c>)
 8018d4a:	69dc      	ldr	r4, [r3, #28]
 8018d4c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018d50:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018d54:	fb02 f303 	mul.w	r3, r2, r3
 8018d58:	461a      	mov	r2, r3
 8018d5a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8018d5e:	7ff8      	ldrb	r0, [r7, #31]
 8018d60:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8018d64:	9308      	str	r3, [sp, #32]
 8018d66:	2300      	movs	r3, #0
 8018d68:	9307      	str	r3, [sp, #28]
 8018d6a:	2300      	movs	r3, #0
 8018d6c:	9306      	str	r3, [sp, #24]
 8018d6e:	2300      	movs	r3, #0
 8018d70:	9305      	str	r3, [sp, #20]
 8018d72:	2301      	movs	r3, #1
 8018d74:	9304      	str	r3, [sp, #16]
 8018d76:	2300      	movs	r3, #0
 8018d78:	9303      	str	r3, [sp, #12]
 8018d7a:	2305      	movs	r3, #5
 8018d7c:	9302      	str	r3, [sp, #8]
 8018d7e:	2300      	movs	r3, #0
 8018d80:	9301      	str	r3, [sp, #4]
 8018d82:	9200      	str	r2, [sp, #0]
 8018d84:	69bb      	ldr	r3, [r7, #24]
 8018d86:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8018d8a:	47a0      	blx	r4
 8018d8c:	e01d      	b.n	8018dca <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8018d8e:	2301      	movs	r3, #1
 8018d90:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8018d92:	4b29      	ldr	r3, [pc, #164]	@ (8018e38 <RegionEU868TxConfig+0x19c>)
 8018d94:	69dc      	ldr	r4, [r3, #28]
 8018d96:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018d9a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8018d9e:	7ff8      	ldrb	r0, [r7, #31]
 8018da0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8018da4:	9208      	str	r2, [sp, #32]
 8018da6:	2200      	movs	r2, #0
 8018da8:	9207      	str	r2, [sp, #28]
 8018daa:	2200      	movs	r2, #0
 8018dac:	9206      	str	r2, [sp, #24]
 8018dae:	2200      	movs	r2, #0
 8018db0:	9205      	str	r2, [sp, #20]
 8018db2:	2201      	movs	r2, #1
 8018db4:	9204      	str	r2, [sp, #16]
 8018db6:	2200      	movs	r2, #0
 8018db8:	9203      	str	r2, [sp, #12]
 8018dba:	2208      	movs	r2, #8
 8018dbc:	9202      	str	r2, [sp, #8]
 8018dbe:	2201      	movs	r2, #1
 8018dc0:	9201      	str	r2, [sp, #4]
 8018dc2:	9300      	str	r3, [sp, #0]
 8018dc4:	69bb      	ldr	r3, [r7, #24]
 8018dc6:	2200      	movs	r2, #0
 8018dc8:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8018dca:	4b19      	ldr	r3, [pc, #100]	@ (8018e30 <RegionEU868TxConfig+0x194>)
 8018dcc:	681a      	ldr	r2, [r3, #0]
 8018dce:	68fb      	ldr	r3, [r7, #12]
 8018dd0:	781b      	ldrb	r3, [r3, #0]
 8018dd2:	4619      	mov	r1, r3
 8018dd4:	460b      	mov	r3, r1
 8018dd6:	005b      	lsls	r3, r3, #1
 8018dd8:	440b      	add	r3, r1
 8018dda:	009b      	lsls	r3, r3, #2
 8018ddc:	4413      	add	r3, r2
 8018dde:	681a      	ldr	r2, [r3, #0]
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018de6:	4619      	mov	r1, r3
 8018de8:	4610      	mov	r0, r2
 8018dea:	f7ff fa25 	bl	8018238 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8018dee:	68fb      	ldr	r3, [r7, #12]
 8018df0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	899b      	ldrh	r3, [r3, #12]
 8018df8:	4619      	mov	r1, r3
 8018dfa:	4610      	mov	r0, r2
 8018dfc:	f7ff faaa 	bl	8018354 <GetTimeOnAir>
 8018e00:	4602      	mov	r2, r0
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8018e06:	4b0c      	ldr	r3, [pc, #48]	@ (8018e38 <RegionEU868TxConfig+0x19c>)
 8018e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018e0a:	68fa      	ldr	r2, [r7, #12]
 8018e0c:	8992      	ldrh	r2, [r2, #12]
 8018e0e:	b2d1      	uxtb	r1, r2
 8018e10:	7ffa      	ldrb	r2, [r7, #31]
 8018e12:	4610      	mov	r0, r2
 8018e14:	4798      	blx	r3

    *txPower = txPowerLimited;
 8018e16:	68bb      	ldr	r3, [r7, #8]
 8018e18:	7f7a      	ldrb	r2, [r7, #29]
 8018e1a:	701a      	strb	r2, [r3, #0]
    return true;
 8018e1c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018e1e:	4618      	mov	r0, r3
 8018e20:	3724      	adds	r7, #36	@ 0x24
 8018e22:	46bd      	mov	sp, r7
 8018e24:	bd90      	pop	{r4, r7, pc}
 8018e26:	bf00      	nop
 8018e28:	080232e8 	.word	0x080232e8
 8018e2c:	20001fa0 	.word	0x20001fa0
 8018e30:	20001f9c 	.word	0x20001f9c
 8018e34:	080232f0 	.word	0x080232f0
 8018e38:	080233a4 	.word	0x080233a4

08018e3c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018e3c:	b590      	push	{r4, r7, lr}
 8018e3e:	b093      	sub	sp, #76	@ 0x4c
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	60f8      	str	r0, [r7, #12]
 8018e44:	60b9      	str	r1, [r7, #8]
 8018e46:	607a      	str	r2, [r7, #4]
 8018e48:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8018e4a:	2307      	movs	r3, #7
 8018e4c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8018e50:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018e54:	2200      	movs	r2, #0
 8018e56:	601a      	str	r2, [r3, #0]
 8018e58:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8018e5a:	2300      	movs	r3, #0
 8018e5c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8018e60:	2300      	movs	r3, #0
 8018e62:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 8018e66:	2300      	movs	r3, #0
 8018e68:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018e6a:	e085      	b.n	8018f78 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8018e6c:	68fb      	ldr	r3, [r7, #12]
 8018e6e:	685a      	ldr	r2, [r3, #4]
 8018e70:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8018e74:	4413      	add	r3, r2
 8018e76:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8018e7a:	4611      	mov	r1, r2
 8018e7c:	4618      	mov	r0, r3
 8018e7e:	f7fe fe2f 	bl	8017ae0 <RegionCommonParseLinkAdrReq>
 8018e82:	4603      	mov	r3, r0
 8018e84:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8018e88:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	d07b      	beq.n	8018f88 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8018e90:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018e94:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018e98:	4413      	add	r3, r2
 8018e9a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8018e9e:	2307      	movs	r3, #7
 8018ea0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8018ea4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018ea8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8018eaa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d109      	bne.n	8018ec6 <RegionEU868LinkAdrReq+0x8a>
 8018eb2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	d106      	bne.n	8018ec6 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8018eb8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018ebc:	f023 0301 	bic.w	r3, r3, #1
 8018ec0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8018ec4:	e058      	b.n	8018f78 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8018ec6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018eca:	2b00      	cmp	r3, #0
 8018ecc:	d003      	beq.n	8018ed6 <RegionEU868LinkAdrReq+0x9a>
 8018ece:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018ed2:	2b05      	cmp	r3, #5
 8018ed4:	d903      	bls.n	8018ede <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8018ed6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8018eda:	2b06      	cmp	r3, #6
 8018edc:	d906      	bls.n	8018eec <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8018ede:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018ee2:	f023 0301 	bic.w	r3, r3, #1
 8018ee6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8018eea:	e045      	b.n	8018f78 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8018eec:	2300      	movs	r3, #0
 8018eee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8018ef2:	e03d      	b.n	8018f70 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8018ef4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018ef8:	2b06      	cmp	r3, #6
 8018efa:	d118      	bne.n	8018f2e <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8018efc:	4b5f      	ldr	r3, [pc, #380]	@ (801907c <RegionEU868LinkAdrReq+0x240>)
 8018efe:	6819      	ldr	r1, [r3, #0]
 8018f00:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8018f04:	4613      	mov	r3, r2
 8018f06:	005b      	lsls	r3, r3, #1
 8018f08:	4413      	add	r3, r2
 8018f0a:	009b      	lsls	r3, r3, #2
 8018f0c:	440b      	add	r3, r1
 8018f0e:	681b      	ldr	r3, [r3, #0]
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d028      	beq.n	8018f66 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8018f14:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018f18:	2201      	movs	r2, #1
 8018f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8018f1e:	b21a      	sxth	r2, r3
 8018f20:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018f22:	b21b      	sxth	r3, r3
 8018f24:	4313      	orrs	r3, r2
 8018f26:	b21b      	sxth	r3, r3
 8018f28:	b29b      	uxth	r3, r3
 8018f2a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8018f2c:	e01b      	b.n	8018f66 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8018f2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018f30:	461a      	mov	r2, r3
 8018f32:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018f36:	fa42 f303 	asr.w	r3, r2, r3
 8018f3a:	f003 0301 	and.w	r3, r3, #1
 8018f3e:	2b00      	cmp	r3, #0
 8018f40:	d011      	beq.n	8018f66 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8018f42:	4b4e      	ldr	r3, [pc, #312]	@ (801907c <RegionEU868LinkAdrReq+0x240>)
 8018f44:	6819      	ldr	r1, [r3, #0]
 8018f46:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8018f4a:	4613      	mov	r3, r2
 8018f4c:	005b      	lsls	r3, r3, #1
 8018f4e:	4413      	add	r3, r2
 8018f50:	009b      	lsls	r3, r3, #2
 8018f52:	440b      	add	r3, r1
 8018f54:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d105      	bne.n	8018f66 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8018f5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018f5e:	f023 0301 	bic.w	r3, r3, #1
 8018f62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8018f66:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018f6a:	3301      	adds	r3, #1
 8018f6c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8018f70:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018f74:	2b0f      	cmp	r3, #15
 8018f76:	d9bd      	bls.n	8018ef4 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018f78:	68fb      	ldr	r3, [r7, #12]
 8018f7a:	7a1b      	ldrb	r3, [r3, #8]
 8018f7c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018f80:	429a      	cmp	r2, r3
 8018f82:	f4ff af73 	bcc.w	8018e6c <RegionEU868LinkAdrReq+0x30>
 8018f86:	e000      	b.n	8018f8a <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8018f88:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8018f8a:	2302      	movs	r3, #2
 8018f8c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8018f90:	68fb      	ldr	r3, [r7, #12]
 8018f92:	7a5b      	ldrb	r3, [r3, #9]
 8018f94:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8018f98:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8018f9c:	4618      	mov	r0, r3
 8018f9e:	f7ff fa29 	bl	80183f4 <RegionEU868GetPhyParam>
 8018fa2:	4603      	mov	r3, r0
 8018fa4:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 8018fa6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018faa:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8018fac:	68fb      	ldr	r3, [r7, #12]
 8018fae:	7a9b      	ldrb	r3, [r3, #10]
 8018fb0:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8018fb2:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8018fb6:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8018fb8:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8018fbc:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8018fbe:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8018fc2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8018fc4:	68fb      	ldr	r3, [r7, #12]
 8018fc6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8018fca:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8018fcc:	68fb      	ldr	r3, [r7, #12]
 8018fce:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8018fd2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8018fd4:	68fb      	ldr	r3, [r7, #12]
 8018fd6:	7b5b      	ldrb	r3, [r3, #13]
 8018fd8:	b25b      	sxtb	r3, r3
 8018fda:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8018fdc:	2310      	movs	r3, #16
 8018fde:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8018fe0:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8018fe4:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8018fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018fe8:	b25b      	sxtb	r3, r3
 8018fea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8018fee:	2307      	movs	r3, #7
 8018ff0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8018ff4:	4b21      	ldr	r3, [pc, #132]	@ (801907c <RegionEU868LinkAdrReq+0x240>)
 8018ff6:	681b      	ldr	r3, [r3, #0]
 8018ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8018ffa:	2307      	movs	r3, #7
 8018ffc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8019000:	2300      	movs	r3, #0
 8019002:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8019006:	68fb      	ldr	r3, [r7, #12]
 8019008:	681b      	ldr	r3, [r3, #0]
 801900a:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801900c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8019010:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8019014:	1c9a      	adds	r2, r3, #2
 8019016:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801901a:	1c59      	adds	r1, r3, #1
 801901c:	f107 0010 	add.w	r0, r7, #16
 8019020:	4623      	mov	r3, r4
 8019022:	f7fe fdae 	bl	8017b82 <RegionCommonLinkAdrReqVerifyParams>
 8019026:	4603      	mov	r3, r0
 8019028:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801902c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019030:	2b07      	cmp	r3, #7
 8019032:	d10d      	bne.n	8019050 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8019034:	4b11      	ldr	r3, [pc, #68]	@ (801907c <RegionEU868LinkAdrReq+0x240>)
 8019036:	681b      	ldr	r3, [r3, #0]
 8019038:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801903c:	220c      	movs	r2, #12
 801903e:	2100      	movs	r1, #0
 8019040:	4618      	mov	r0, r3
 8019042:	f001 fd2f 	bl	801aaa4 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8019046:	4b0d      	ldr	r3, [pc, #52]	@ (801907c <RegionEU868LinkAdrReq+0x240>)
 8019048:	681b      	ldr	r3, [r3, #0]
 801904a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801904c:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8019050:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8019054:	68bb      	ldr	r3, [r7, #8]
 8019056:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8019058:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8019060:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019064:	683b      	ldr	r3, [r7, #0]
 8019066:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8019068:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801906a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801906e:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8019070:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8019074:	4618      	mov	r0, r3
 8019076:	374c      	adds	r7, #76	@ 0x4c
 8019078:	46bd      	mov	sp, r7
 801907a:	bd90      	pop	{r4, r7, pc}
 801907c:	20001f9c 	.word	0x20001f9c

08019080 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019080:	b580      	push	{r7, lr}
 8019082:	b084      	sub	sp, #16
 8019084:	af00      	add	r7, sp, #0
 8019086:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8019088:	2307      	movs	r3, #7
 801908a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 801908c:	2300      	movs	r3, #0
 801908e:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8019090:	687b      	ldr	r3, [r7, #4]
 8019092:	685b      	ldr	r3, [r3, #4]
 8019094:	f107 020e 	add.w	r2, r7, #14
 8019098:	4611      	mov	r1, r2
 801909a:	4618      	mov	r0, r3
 801909c:	f7ff f8e4 	bl	8018268 <VerifyRfFreq>
 80190a0:	4603      	mov	r3, r0
 80190a2:	f083 0301 	eor.w	r3, r3, #1
 80190a6:	b2db      	uxtb	r3, r3
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d003      	beq.n	80190b4 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 80190ac:	7bfb      	ldrb	r3, [r7, #15]
 80190ae:	f023 0301 	bic.w	r3, r3, #1
 80190b2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 80190b4:	687b      	ldr	r3, [r7, #4]
 80190b6:	f993 3000 	ldrsb.w	r3, [r3]
 80190ba:	2207      	movs	r2, #7
 80190bc:	2100      	movs	r1, #0
 80190be:	4618      	mov	r0, r3
 80190c0:	f7fe fb71 	bl	80177a6 <RegionCommonValueInRange>
 80190c4:	4603      	mov	r3, r0
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d103      	bne.n	80190d2 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 80190ca:	7bfb      	ldrb	r3, [r7, #15]
 80190cc:	f023 0302 	bic.w	r3, r3, #2
 80190d0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80190d8:	2205      	movs	r2, #5
 80190da:	2100      	movs	r1, #0
 80190dc:	4618      	mov	r0, r3
 80190de:	f7fe fb62 	bl	80177a6 <RegionCommonValueInRange>
 80190e2:	4603      	mov	r3, r0
 80190e4:	2b00      	cmp	r3, #0
 80190e6:	d103      	bne.n	80190f0 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80190e8:	7bfb      	ldrb	r3, [r7, #15]
 80190ea:	f023 0304 	bic.w	r3, r3, #4
 80190ee:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 80190f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80190f2:	4618      	mov	r0, r3
 80190f4:	3710      	adds	r7, #16
 80190f6:	46bd      	mov	sp, r7
 80190f8:	bd80      	pop	{r7, pc}
	...

080190fc <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80190fc:	b580      	push	{r7, lr}
 80190fe:	b086      	sub	sp, #24
 8019100:	af00      	add	r7, sp, #0
 8019102:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019104:	2303      	movs	r3, #3
 8019106:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	681b      	ldr	r3, [r3, #0]
 801910e:	2b00      	cmp	r3, #0
 8019110:	d114      	bne.n	801913c <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019118:	b2db      	uxtb	r3, r3
 801911a:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801911c:	f107 0308 	add.w	r3, r7, #8
 8019120:	4618      	mov	r0, r3
 8019122:	f000 f9ff 	bl	8019524 <RegionEU868ChannelsRemove>
 8019126:	4603      	mov	r3, r0
 8019128:	f083 0301 	eor.w	r3, r3, #1
 801912c:	b2db      	uxtb	r3, r3
 801912e:	2b00      	cmp	r3, #0
 8019130:	d03b      	beq.n	80191aa <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8019132:	7dfb      	ldrb	r3, [r7, #23]
 8019134:	f023 0303 	bic.w	r3, r3, #3
 8019138:	75fb      	strb	r3, [r7, #23]
 801913a:	e036      	b.n	80191aa <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801913c:	687b      	ldr	r3, [r7, #4]
 801913e:	681b      	ldr	r3, [r3, #0]
 8019140:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019148:	b2db      	uxtb	r3, r3
 801914a:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801914c:	f107 030c 	add.w	r3, r7, #12
 8019150:	4618      	mov	r0, r3
 8019152:	f000 f945 	bl	80193e0 <RegionEU868ChannelAdd>
 8019156:	4603      	mov	r3, r0
 8019158:	2b06      	cmp	r3, #6
 801915a:	d820      	bhi.n	801919e <RegionEU868NewChannelReq+0xa2>
 801915c:	a201      	add	r2, pc, #4	@ (adr r2, 8019164 <RegionEU868NewChannelReq+0x68>)
 801915e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019162:	bf00      	nop
 8019164:	080191a9 	.word	0x080191a9
 8019168:	0801919f 	.word	0x0801919f
 801916c:	0801919f 	.word	0x0801919f
 8019170:	0801919f 	.word	0x0801919f
 8019174:	08019181 	.word	0x08019181
 8019178:	0801918b 	.word	0x0801918b
 801917c:	08019195 	.word	0x08019195
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8019180:	7dfb      	ldrb	r3, [r7, #23]
 8019182:	f023 0301 	bic.w	r3, r3, #1
 8019186:	75fb      	strb	r3, [r7, #23]
                break;
 8019188:	e00f      	b.n	80191aa <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801918a:	7dfb      	ldrb	r3, [r7, #23]
 801918c:	f023 0302 	bic.w	r3, r3, #2
 8019190:	75fb      	strb	r3, [r7, #23]
                break;
 8019192:	e00a      	b.n	80191aa <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8019194:	7dfb      	ldrb	r3, [r7, #23]
 8019196:	f023 0303 	bic.w	r3, r3, #3
 801919a:	75fb      	strb	r3, [r7, #23]
                break;
 801919c:	e005      	b.n	80191aa <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801919e:	7dfb      	ldrb	r3, [r7, #23]
 80191a0:	f023 0303 	bic.w	r3, r3, #3
 80191a4:	75fb      	strb	r3, [r7, #23]
                break;
 80191a6:	e000      	b.n	80191aa <RegionEU868NewChannelReq+0xae>
                break;
 80191a8:	bf00      	nop
            }
        }
    }

    return status;
 80191aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80191ae:	4618      	mov	r0, r3
 80191b0:	3718      	adds	r7, #24
 80191b2:	46bd      	mov	sp, r7
 80191b4:	bd80      	pop	{r7, pc}
 80191b6:	bf00      	nop

080191b8 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80191b8:	b480      	push	{r7}
 80191ba:	b083      	sub	sp, #12
 80191bc:	af00      	add	r7, sp, #0
 80191be:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80191c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80191c4:	4618      	mov	r0, r3
 80191c6:	370c      	adds	r7, #12
 80191c8:	46bd      	mov	sp, r7
 80191ca:	bc80      	pop	{r7}
 80191cc:	4770      	bx	lr
	...

080191d0 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80191d0:	b580      	push	{r7, lr}
 80191d2:	b084      	sub	sp, #16
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80191d8:	2303      	movs	r3, #3
 80191da:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 80191dc:	2300      	movs	r3, #0
 80191de:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	781b      	ldrb	r3, [r3, #0]
 80191e4:	2b0f      	cmp	r3, #15
 80191e6:	d901      	bls.n	80191ec <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 80191e8:	2300      	movs	r3, #0
 80191ea:	e035      	b.n	8019258 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	685b      	ldr	r3, [r3, #4]
 80191f0:	f107 020e 	add.w	r2, r7, #14
 80191f4:	4611      	mov	r1, r2
 80191f6:	4618      	mov	r0, r3
 80191f8:	f7ff f836 	bl	8018268 <VerifyRfFreq>
 80191fc:	4603      	mov	r3, r0
 80191fe:	f083 0301 	eor.w	r3, r3, #1
 8019202:	b2db      	uxtb	r3, r3
 8019204:	2b00      	cmp	r3, #0
 8019206:	d003      	beq.n	8019210 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 8019208:	7bfb      	ldrb	r3, [r7, #15]
 801920a:	f023 0301 	bic.w	r3, r3, #1
 801920e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8019210:	4b13      	ldr	r3, [pc, #76]	@ (8019260 <RegionEU868DlChannelReq+0x90>)
 8019212:	681a      	ldr	r2, [r3, #0]
 8019214:	687b      	ldr	r3, [r7, #4]
 8019216:	781b      	ldrb	r3, [r3, #0]
 8019218:	4619      	mov	r1, r3
 801921a:	460b      	mov	r3, r1
 801921c:	005b      	lsls	r3, r3, #1
 801921e:	440b      	add	r3, r1
 8019220:	009b      	lsls	r3, r3, #2
 8019222:	4413      	add	r3, r2
 8019224:	681b      	ldr	r3, [r3, #0]
 8019226:	2b00      	cmp	r3, #0
 8019228:	d103      	bne.n	8019232 <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 801922a:	7bfb      	ldrb	r3, [r7, #15]
 801922c:	f023 0302 	bic.w	r3, r3, #2
 8019230:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8019232:	7bfb      	ldrb	r3, [r7, #15]
 8019234:	2b03      	cmp	r3, #3
 8019236:	d10d      	bne.n	8019254 <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8019238:	4b09      	ldr	r3, [pc, #36]	@ (8019260 <RegionEU868DlChannelReq+0x90>)
 801923a:	6819      	ldr	r1, [r3, #0]
 801923c:	687b      	ldr	r3, [r7, #4]
 801923e:	781b      	ldrb	r3, [r3, #0]
 8019240:	4618      	mov	r0, r3
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	685a      	ldr	r2, [r3, #4]
 8019246:	4603      	mov	r3, r0
 8019248:	005b      	lsls	r3, r3, #1
 801924a:	4403      	add	r3, r0
 801924c:	009b      	lsls	r3, r3, #2
 801924e:	440b      	add	r3, r1
 8019250:	3304      	adds	r3, #4
 8019252:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8019254:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019258:	4618      	mov	r0, r3
 801925a:	3710      	adds	r7, #16
 801925c:	46bd      	mov	sp, r7
 801925e:	bd80      	pop	{r7, pc}
 8019260:	20001f9c 	.word	0x20001f9c

08019264 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8019264:	b480      	push	{r7}
 8019266:	b083      	sub	sp, #12
 8019268:	af00      	add	r7, sp, #0
 801926a:	4603      	mov	r3, r0
 801926c:	460a      	mov	r2, r1
 801926e:	71fb      	strb	r3, [r7, #7]
 8019270:	4613      	mov	r3, r2
 8019272:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8019274:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8019278:	4618      	mov	r0, r3
 801927a:	370c      	adds	r7, #12
 801927c:	46bd      	mov	sp, r7
 801927e:	bc80      	pop	{r7}
 8019280:	4770      	bx	lr
	...

08019284 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8019284:	b580      	push	{r7, lr}
 8019286:	b09a      	sub	sp, #104	@ 0x68
 8019288:	af02      	add	r7, sp, #8
 801928a:	60f8      	str	r0, [r7, #12]
 801928c:	60b9      	str	r1, [r7, #8]
 801928e:	607a      	str	r2, [r7, #4]
 8019290:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8019292:	2300      	movs	r3, #0
 8019294:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8019298:	2300      	movs	r3, #0
 801929a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801929e:	2300      	movs	r3, #0
 80192a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80192a2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80192a6:	2200      	movs	r2, #0
 80192a8:	601a      	str	r2, [r3, #0]
 80192aa:	605a      	str	r2, [r3, #4]
 80192ac:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80192ae:	230c      	movs	r3, #12
 80192b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 80192b4:	2307      	movs	r3, #7
 80192b6:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 80192b8:	4b47      	ldr	r3, [pc, #284]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80192ba:	681b      	ldr	r3, [r3, #0]
 80192bc:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80192c0:	2201      	movs	r2, #1
 80192c2:	2100      	movs	r1, #0
 80192c4:	4618      	mov	r0, r3
 80192c6:	f7fe fabf 	bl	8017848 <RegionCommonCountChannels>
 80192ca:	4603      	mov	r3, r0
 80192cc:	2b00      	cmp	r3, #0
 80192ce:	d10a      	bne.n	80192e6 <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80192d0:	4b41      	ldr	r3, [pc, #260]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80192d2:	681b      	ldr	r3, [r3, #0]
 80192d4:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 80192d8:	4b3f      	ldr	r3, [pc, #252]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80192da:	681b      	ldr	r3, [r3, #0]
 80192dc:	f042 0207 	orr.w	r2, r2, #7
 80192e0:	b292      	uxth	r2, r2
 80192e2:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80192e6:	68fb      	ldr	r3, [r7, #12]
 80192e8:	7a5b      	ldrb	r3, [r3, #9]
 80192ea:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80192ec:	68fb      	ldr	r3, [r7, #12]
 80192ee:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80192f2:	b2db      	uxtb	r3, r3
 80192f4:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80192f6:	4b38      	ldr	r3, [pc, #224]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80192fe:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019300:	4b35      	ldr	r3, [pc, #212]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 8019302:	681b      	ldr	r3, [r3, #0]
 8019304:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8019306:	4b35      	ldr	r3, [pc, #212]	@ (80193dc <RegionEU868NextChannel+0x158>)
 8019308:	681b      	ldr	r3, [r3, #0]
 801930a:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801930c:	2310      	movs	r3, #16
 801930e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8019310:	f107 0312 	add.w	r3, r7, #18
 8019314:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8019316:	68fb      	ldr	r3, [r7, #12]
 8019318:	681b      	ldr	r3, [r3, #0]
 801931a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801931c:	68fb      	ldr	r3, [r7, #12]
 801931e:	685b      	ldr	r3, [r3, #4]
 8019320:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8019322:	68fb      	ldr	r3, [r7, #12]
 8019324:	7a9b      	ldrb	r3, [r3, #10]
 8019326:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801932a:	2306      	movs	r3, #6
 801932c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8019330:	68fa      	ldr	r2, [r7, #12]
 8019332:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8019336:	320c      	adds	r2, #12
 8019338:	e892 0003 	ldmia.w	r2, {r0, r1}
 801933c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	7d1b      	ldrb	r3, [r3, #20]
 8019344:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8019348:	68fb      	ldr	r3, [r7, #12]
 801934a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801934e:	68fb      	ldr	r3, [r7, #12]
 8019350:	8adb      	ldrh	r3, [r3, #22]
 8019352:	4619      	mov	r1, r3
 8019354:	4610      	mov	r0, r2
 8019356:	f7fe fffd 	bl	8018354 <GetTimeOnAir>
 801935a:	4603      	mov	r3, r0
 801935c:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801935e:	f107 0314 	add.w	r3, r7, #20
 8019362:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8019364:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8019368:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801936c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	9301      	str	r3, [sp, #4]
 8019374:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8019378:	9300      	str	r3, [sp, #0]
 801937a:	460b      	mov	r3, r1
 801937c:	6839      	ldr	r1, [r7, #0]
 801937e:	f7fe fe56 	bl	801802e <RegionCommonIdentifyChannels>
 8019382:	4603      	mov	r3, r0
 8019384:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8019388:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801938c:	2b00      	cmp	r3, #0
 801938e:	d10e      	bne.n	80193ae <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8019390:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8019394:	3b01      	subs	r3, #1
 8019396:	4619      	mov	r1, r3
 8019398:	2000      	movs	r0, #0
 801939a:	f001 fb31 	bl	801aa00 <randr>
 801939e:	4603      	mov	r3, r0
 80193a0:	3360      	adds	r3, #96	@ 0x60
 80193a2:	443b      	add	r3, r7
 80193a4:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 80193a8:	68bb      	ldr	r3, [r7, #8]
 80193aa:	701a      	strb	r2, [r3, #0]
 80193ac:	e00e      	b.n	80193cc <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 80193ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80193b2:	2b0c      	cmp	r3, #12
 80193b4:	d10a      	bne.n	80193cc <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80193b6:	4b08      	ldr	r3, [pc, #32]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80193b8:	681b      	ldr	r3, [r3, #0]
 80193ba:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 80193be:	4b06      	ldr	r3, [pc, #24]	@ (80193d8 <RegionEU868NextChannel+0x154>)
 80193c0:	681b      	ldr	r3, [r3, #0]
 80193c2:	f042 0207 	orr.w	r2, r2, #7
 80193c6:	b292      	uxth	r2, r2
 80193c8:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 80193cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80193d0:	4618      	mov	r0, r3
 80193d2:	3760      	adds	r7, #96	@ 0x60
 80193d4:	46bd      	mov	sp, r7
 80193d6:	bd80      	pop	{r7, pc}
 80193d8:	20001f9c 	.word	0x20001f9c
 80193dc:	20001fa0 	.word	0x20001fa0

080193e0 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b084      	sub	sp, #16
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80193e8:	2300      	movs	r3, #0
 80193ea:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 80193ec:	2300      	movs	r3, #0
 80193ee:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 80193f0:	2300      	movs	r3, #0
 80193f2:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 80193f4:	687b      	ldr	r3, [r7, #4]
 80193f6:	791b      	ldrb	r3, [r3, #4]
 80193f8:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80193fa:	7b7b      	ldrb	r3, [r7, #13]
 80193fc:	2b02      	cmp	r3, #2
 80193fe:	d801      	bhi.n	8019404 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019400:	2306      	movs	r3, #6
 8019402:	e089      	b.n	8019518 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8019404:	7b7b      	ldrb	r3, [r7, #13]
 8019406:	2b0f      	cmp	r3, #15
 8019408:	d901      	bls.n	801940e <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801940a:	2303      	movs	r3, #3
 801940c:	e084      	b.n	8019518 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801940e:	687b      	ldr	r3, [r7, #4]
 8019410:	681b      	ldr	r3, [r3, #0]
 8019412:	7a1b      	ldrb	r3, [r3, #8]
 8019414:	f343 0303 	sbfx	r3, r3, #0, #4
 8019418:	b25b      	sxtb	r3, r3
 801941a:	2207      	movs	r2, #7
 801941c:	2100      	movs	r1, #0
 801941e:	4618      	mov	r0, r3
 8019420:	f7fe f9c1 	bl	80177a6 <RegionCommonValueInRange>
 8019424:	4603      	mov	r3, r0
 8019426:	2b00      	cmp	r3, #0
 8019428:	d101      	bne.n	801942e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801942a:	2301      	movs	r3, #1
 801942c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801942e:	687b      	ldr	r3, [r7, #4]
 8019430:	681b      	ldr	r3, [r3, #0]
 8019432:	7a1b      	ldrb	r3, [r3, #8]
 8019434:	f343 1303 	sbfx	r3, r3, #4, #4
 8019438:	b25b      	sxtb	r3, r3
 801943a:	2207      	movs	r2, #7
 801943c:	2100      	movs	r1, #0
 801943e:	4618      	mov	r0, r3
 8019440:	f7fe f9b1 	bl	80177a6 <RegionCommonValueInRange>
 8019444:	4603      	mov	r3, r0
 8019446:	2b00      	cmp	r3, #0
 8019448:	d101      	bne.n	801944e <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801944a:	2301      	movs	r3, #1
 801944c:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801944e:	687b      	ldr	r3, [r7, #4]
 8019450:	681b      	ldr	r3, [r3, #0]
 8019452:	7a1b      	ldrb	r3, [r3, #8]
 8019454:	f343 0303 	sbfx	r3, r3, #0, #4
 8019458:	b25a      	sxtb	r2, r3
 801945a:	687b      	ldr	r3, [r7, #4]
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	7a1b      	ldrb	r3, [r3, #8]
 8019460:	f343 1303 	sbfx	r3, r3, #4, #4
 8019464:	b25b      	sxtb	r3, r3
 8019466:	429a      	cmp	r2, r3
 8019468:	dd01      	ble.n	801946e <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801946a:	2301      	movs	r3, #1
 801946c:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801946e:	7bbb      	ldrb	r3, [r7, #14]
 8019470:	f083 0301 	eor.w	r3, r3, #1
 8019474:	b2db      	uxtb	r3, r3
 8019476:	2b00      	cmp	r3, #0
 8019478:	d010      	beq.n	801949c <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801947a:	687b      	ldr	r3, [r7, #4]
 801947c:	681b      	ldr	r3, [r3, #0]
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	f107 020c 	add.w	r2, r7, #12
 8019484:	4611      	mov	r1, r2
 8019486:	4618      	mov	r0, r3
 8019488:	f7fe feee 	bl	8018268 <VerifyRfFreq>
 801948c:	4603      	mov	r3, r0
 801948e:	f083 0301 	eor.w	r3, r3, #1
 8019492:	b2db      	uxtb	r3, r3
 8019494:	2b00      	cmp	r3, #0
 8019496:	d001      	beq.n	801949c <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8019498:	2301      	movs	r3, #1
 801949a:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801949c:	7bfb      	ldrb	r3, [r7, #15]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d004      	beq.n	80194ac <RegionEU868ChannelAdd+0xcc>
 80194a2:	7bbb      	ldrb	r3, [r7, #14]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d001      	beq.n	80194ac <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 80194a8:	2306      	movs	r3, #6
 80194aa:	e035      	b.n	8019518 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 80194ac:	7bfb      	ldrb	r3, [r7, #15]
 80194ae:	2b00      	cmp	r3, #0
 80194b0:	d001      	beq.n	80194b6 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 80194b2:	2305      	movs	r3, #5
 80194b4:	e030      	b.n	8019518 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 80194b6:	7bbb      	ldrb	r3, [r7, #14]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d001      	beq.n	80194c0 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 80194bc:	2304      	movs	r3, #4
 80194be:	e02b      	b.n	8019518 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 80194c0:	4b17      	ldr	r3, [pc, #92]	@ (8019520 <RegionEU868ChannelAdd+0x140>)
 80194c2:	6819      	ldr	r1, [r3, #0]
 80194c4:	7b7a      	ldrb	r2, [r7, #13]
 80194c6:	4613      	mov	r3, r2
 80194c8:	005b      	lsls	r3, r3, #1
 80194ca:	4413      	add	r3, r2
 80194cc:	009b      	lsls	r3, r3, #2
 80194ce:	18c8      	adds	r0, r1, r3
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	681b      	ldr	r3, [r3, #0]
 80194d4:	220c      	movs	r2, #12
 80194d6:	4619      	mov	r1, r3
 80194d8:	f001 faa9 	bl	801aa2e <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 80194dc:	4b10      	ldr	r3, [pc, #64]	@ (8019520 <RegionEU868ChannelAdd+0x140>)
 80194de:	6819      	ldr	r1, [r3, #0]
 80194e0:	7b7a      	ldrb	r2, [r7, #13]
 80194e2:	7b38      	ldrb	r0, [r7, #12]
 80194e4:	4613      	mov	r3, r2
 80194e6:	005b      	lsls	r3, r3, #1
 80194e8:	4413      	add	r3, r2
 80194ea:	009b      	lsls	r3, r3, #2
 80194ec:	440b      	add	r3, r1
 80194ee:	3309      	adds	r3, #9
 80194f0:	4602      	mov	r2, r0
 80194f2:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 80194f4:	4b0a      	ldr	r3, [pc, #40]	@ (8019520 <RegionEU868ChannelAdd+0x140>)
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 80194fc:	b21a      	sxth	r2, r3
 80194fe:	7b7b      	ldrb	r3, [r7, #13]
 8019500:	2101      	movs	r1, #1
 8019502:	fa01 f303 	lsl.w	r3, r1, r3
 8019506:	b21b      	sxth	r3, r3
 8019508:	4313      	orrs	r3, r2
 801950a:	b21a      	sxth	r2, r3
 801950c:	4b04      	ldr	r3, [pc, #16]	@ (8019520 <RegionEU868ChannelAdd+0x140>)
 801950e:	681b      	ldr	r3, [r3, #0]
 8019510:	b292      	uxth	r2, r2
 8019512:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8019516:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019518:	4618      	mov	r0, r3
 801951a:	3710      	adds	r7, #16
 801951c:	46bd      	mov	sp, r7
 801951e:	bd80      	pop	{r7, pc}
 8019520:	20001f9c 	.word	0x20001f9c

08019524 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8019524:	b580      	push	{r7, lr}
 8019526:	b086      	sub	sp, #24
 8019528:	af00      	add	r7, sp, #0
 801952a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	781b      	ldrb	r3, [r3, #0]
 8019530:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019532:	7dfb      	ldrb	r3, [r7, #23]
 8019534:	2b02      	cmp	r3, #2
 8019536:	d801      	bhi.n	801953c <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8019538:	2300      	movs	r3, #0
 801953a:	e016      	b.n	801956a <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801953c:	4b0d      	ldr	r3, [pc, #52]	@ (8019574 <RegionEU868ChannelsRemove+0x50>)
 801953e:	6819      	ldr	r1, [r3, #0]
 8019540:	7dfa      	ldrb	r2, [r7, #23]
 8019542:	4613      	mov	r3, r2
 8019544:	005b      	lsls	r3, r3, #1
 8019546:	4413      	add	r3, r2
 8019548:	009b      	lsls	r3, r3, #2
 801954a:	440b      	add	r3, r1
 801954c:	461a      	mov	r2, r3
 801954e:	2300      	movs	r3, #0
 8019550:	6013      	str	r3, [r2, #0]
 8019552:	6053      	str	r3, [r2, #4]
 8019554:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8019556:	4b07      	ldr	r3, [pc, #28]	@ (8019574 <RegionEU868ChannelsRemove+0x50>)
 8019558:	681b      	ldr	r3, [r3, #0]
 801955a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801955e:	7df9      	ldrb	r1, [r7, #23]
 8019560:	2210      	movs	r2, #16
 8019562:	4618      	mov	r0, r3
 8019564:	f7fe f93c 	bl	80177e0 <RegionCommonChanDisable>
 8019568:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 801956a:	4618      	mov	r0, r3
 801956c:	3718      	adds	r7, #24
 801956e:	46bd      	mov	sp, r7
 8019570:	bd80      	pop	{r7, pc}
 8019572:	bf00      	nop
 8019574:	20001f9c 	.word	0x20001f9c

08019578 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019578:	b480      	push	{r7}
 801957a:	b085      	sub	sp, #20
 801957c:	af00      	add	r7, sp, #0
 801957e:	4603      	mov	r3, r0
 8019580:	71fb      	strb	r3, [r7, #7]
 8019582:	460b      	mov	r3, r1
 8019584:	71bb      	strb	r3, [r7, #6]
 8019586:	4613      	mov	r3, r2
 8019588:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 801958a:	79ba      	ldrb	r2, [r7, #6]
 801958c:	797b      	ldrb	r3, [r7, #5]
 801958e:	1ad3      	subs	r3, r2, r3
 8019590:	b2db      	uxtb	r3, r3
 8019592:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8019594:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019598:	2b00      	cmp	r3, #0
 801959a:	da01      	bge.n	80195a0 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801959c:	2300      	movs	r3, #0
 801959e:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80195a0:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 80195a2:	4618      	mov	r0, r3
 80195a4:	3714      	adds	r7, #20
 80195a6:	46bd      	mov	sp, r7
 80195a8:	bc80      	pop	{r7}
 80195aa:	4770      	bx	lr

080195ac <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 80195ac:	b580      	push	{r7, lr}
 80195ae:	b084      	sub	sp, #16
 80195b0:	af00      	add	r7, sp, #0
 80195b2:	603b      	str	r3, [r7, #0]
 80195b4:	4603      	mov	r3, r0
 80195b6:	71fb      	strb	r3, [r7, #7]
 80195b8:	460b      	mov	r3, r1
 80195ba:	71bb      	strb	r3, [r7, #6]
 80195bc:	4613      	mov	r3, r2
 80195be:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 80195c0:	79fb      	ldrb	r3, [r7, #7]
 80195c2:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 80195c4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80195c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80195cc:	4611      	mov	r1, r2
 80195ce:	4618      	mov	r0, r3
 80195d0:	f7fe fdcd 	bl	801816e <RegionCommonLimitTxPower>
 80195d4:	4603      	mov	r3, r0
 80195d6:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 80195d8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80195dc:	2b04      	cmp	r3, #4
 80195de:	d106      	bne.n	80195ee <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 80195e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80195e4:	2b02      	cmp	r3, #2
 80195e6:	bfb8      	it	lt
 80195e8:	2302      	movlt	r3, #2
 80195ea:	73fb      	strb	r3, [r7, #15]
 80195ec:	e00d      	b.n	801960a <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 80195ee:	2204      	movs	r2, #4
 80195f0:	2100      	movs	r1, #0
 80195f2:	6838      	ldr	r0, [r7, #0]
 80195f4:	f7fe f928 	bl	8017848 <RegionCommonCountChannels>
 80195f8:	4603      	mov	r3, r0
 80195fa:	2b31      	cmp	r3, #49	@ 0x31
 80195fc:	d805      	bhi.n	801960a <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 80195fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019602:	2b05      	cmp	r3, #5
 8019604:	bfb8      	it	lt
 8019606:	2305      	movlt	r3, #5
 8019608:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801960a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801960e:	4618      	mov	r0, r3
 8019610:	3710      	adds	r7, #16
 8019612:	46bd      	mov	sp, r7
 8019614:	bd80      	pop	{r7, pc}
	...

08019618 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8019618:	b580      	push	{r7, lr}
 801961a:	b082      	sub	sp, #8
 801961c:	af00      	add	r7, sp, #0
 801961e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019620:	4b18      	ldr	r3, [pc, #96]	@ (8019684 <VerifyRfFreq+0x6c>)
 8019622:	6a1b      	ldr	r3, [r3, #32]
 8019624:	6878      	ldr	r0, [r7, #4]
 8019626:	4798      	blx	r3
 8019628:	4603      	mov	r3, r0
 801962a:	f083 0301 	eor.w	r3, r3, #1
 801962e:	b2db      	uxtb	r3, r3
 8019630:	2b00      	cmp	r3, #0
 8019632:	d001      	beq.n	8019638 <VerifyRfFreq+0x20>
    {
        return false;
 8019634:	2300      	movs	r3, #0
 8019636:	e021      	b.n	801967c <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	4a13      	ldr	r2, [pc, #76]	@ (8019688 <VerifyRfFreq+0x70>)
 801963c:	4293      	cmp	r3, r2
 801963e:	d910      	bls.n	8019662 <VerifyRfFreq+0x4a>
 8019640:	687b      	ldr	r3, [r7, #4]
 8019642:	4a12      	ldr	r2, [pc, #72]	@ (801968c <VerifyRfFreq+0x74>)
 8019644:	4293      	cmp	r3, r2
 8019646:	d80c      	bhi.n	8019662 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8019648:	687a      	ldr	r2, [r7, #4]
 801964a:	4b11      	ldr	r3, [pc, #68]	@ (8019690 <VerifyRfFreq+0x78>)
 801964c:	4413      	add	r3, r2
 801964e:	4a11      	ldr	r2, [pc, #68]	@ (8019694 <VerifyRfFreq+0x7c>)
 8019650:	fba2 1203 	umull	r1, r2, r2, r3
 8019654:	0c92      	lsrs	r2, r2, #18
 8019656:	4910      	ldr	r1, [pc, #64]	@ (8019698 <VerifyRfFreq+0x80>)
 8019658:	fb01 f202 	mul.w	r2, r1, r2
 801965c:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801965e:	2a00      	cmp	r2, #0
 8019660:	d001      	beq.n	8019666 <VerifyRfFreq+0x4e>
    {
        return false;
 8019662:	2300      	movs	r3, #0
 8019664:	e00a      	b.n	801967c <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	4a0c      	ldr	r2, [pc, #48]	@ (801969c <VerifyRfFreq+0x84>)
 801966a:	4293      	cmp	r3, r2
 801966c:	d903      	bls.n	8019676 <VerifyRfFreq+0x5e>
 801966e:	687b      	ldr	r3, [r7, #4]
 8019670:	4a06      	ldr	r2, [pc, #24]	@ (801968c <VerifyRfFreq+0x74>)
 8019672:	4293      	cmp	r3, r2
 8019674:	d901      	bls.n	801967a <VerifyRfFreq+0x62>
    {
        return false;
 8019676:	2300      	movs	r3, #0
 8019678:	e000      	b.n	801967c <VerifyRfFreq+0x64>
    }
    return true;
 801967a:	2301      	movs	r3, #1
}
 801967c:	4618      	mov	r0, r3
 801967e:	3708      	adds	r7, #8
 8019680:	46bd      	mov	sp, r7
 8019682:	bd80      	pop	{r7, pc}
 8019684:	080233a4 	.word	0x080233a4
 8019688:	3708709f 	.word	0x3708709f
 801968c:	374886e0 	.word	0x374886e0
 8019690:	c8f78f60 	.word	0xc8f78f60
 8019694:	6fd91d85 	.word	0x6fd91d85
 8019698:	000927c0 	.word	0x000927c0
 801969c:	35c8015f 	.word	0x35c8015f

080196a0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80196a0:	b590      	push	{r4, r7, lr}
 80196a2:	b089      	sub	sp, #36	@ 0x24
 80196a4:	af04      	add	r7, sp, #16
 80196a6:	4603      	mov	r3, r0
 80196a8:	460a      	mov	r2, r1
 80196aa:	71fb      	strb	r3, [r7, #7]
 80196ac:	4613      	mov	r3, r2
 80196ae:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 80196b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80196b4:	4a0f      	ldr	r2, [pc, #60]	@ (80196f4 <GetTimeOnAir+0x54>)
 80196b6:	5cd3      	ldrb	r3, [r2, r3]
 80196b8:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 80196ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80196be:	490e      	ldr	r1, [pc, #56]	@ (80196f8 <GetTimeOnAir+0x58>)
 80196c0:	4618      	mov	r0, r3
 80196c2:	f7fe fd69 	bl	8018198 <RegionCommonGetBandwidth>
 80196c6:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80196c8:	4b0c      	ldr	r3, [pc, #48]	@ (80196fc <GetTimeOnAir+0x5c>)
 80196ca:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80196cc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80196d0:	88bb      	ldrh	r3, [r7, #4]
 80196d2:	b2db      	uxtb	r3, r3
 80196d4:	2101      	movs	r1, #1
 80196d6:	9103      	str	r1, [sp, #12]
 80196d8:	9302      	str	r3, [sp, #8]
 80196da:	2300      	movs	r3, #0
 80196dc:	9301      	str	r3, [sp, #4]
 80196de:	2308      	movs	r3, #8
 80196e0:	9300      	str	r3, [sp, #0]
 80196e2:	2301      	movs	r3, #1
 80196e4:	68b9      	ldr	r1, [r7, #8]
 80196e6:	2001      	movs	r0, #1
 80196e8:	47a0      	blx	r4
 80196ea:	4603      	mov	r3, r0
}
 80196ec:	4618      	mov	r0, r3
 80196ee:	3714      	adds	r7, #20
 80196f0:	46bd      	mov	sp, r7
 80196f2:	bd90      	pop	{r4, r7, pc}
 80196f4:	08023320 	.word	0x08023320
 80196f8:	08023330 	.word	0x08023330
 80196fc:	080233a4 	.word	0x080233a4

08019700 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8019700:	b580      	push	{r7, lr}
 8019702:	b088      	sub	sp, #32
 8019704:	af00      	add	r7, sp, #0
 8019706:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019708:	2300      	movs	r3, #0
 801970a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801970c:	687b      	ldr	r3, [r7, #4]
 801970e:	781b      	ldrb	r3, [r3, #0]
 8019710:	3b01      	subs	r3, #1
 8019712:	2b37      	cmp	r3, #55	@ 0x37
 8019714:	f200 8136 	bhi.w	8019984 <RegionUS915GetPhyParam+0x284>
 8019718:	a201      	add	r2, pc, #4	@ (adr r2, 8019720 <RegionUS915GetPhyParam+0x20>)
 801971a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801971e:	bf00      	nop
 8019720:	08019801 	.word	0x08019801
 8019724:	08019807 	.word	0x08019807
 8019728:	08019985 	.word	0x08019985
 801972c:	08019985 	.word	0x08019985
 8019730:	08019985 	.word	0x08019985
 8019734:	0801980d 	.word	0x0801980d
 8019738:	08019985 	.word	0x08019985
 801973c:	08019847 	.word	0x08019847
 8019740:	08019985 	.word	0x08019985
 8019744:	0801984d 	.word	0x0801984d
 8019748:	08019853 	.word	0x08019853
 801974c:	08019859 	.word	0x08019859
 8019750:	0801985f 	.word	0x0801985f
 8019754:	0801986f 	.word	0x0801986f
 8019758:	0801987f 	.word	0x0801987f
 801975c:	08019885 	.word	0x08019885
 8019760:	0801988d 	.word	0x0801988d
 8019764:	08019895 	.word	0x08019895
 8019768:	0801989d 	.word	0x0801989d
 801976c:	080198a5 	.word	0x080198a5
 8019770:	080198ad 	.word	0x080198ad
 8019774:	080198c1 	.word	0x080198c1
 8019778:	080198c7 	.word	0x080198c7
 801977c:	080198cd 	.word	0x080198cd
 8019780:	080198d3 	.word	0x080198d3
 8019784:	080198df 	.word	0x080198df
 8019788:	080198eb 	.word	0x080198eb
 801978c:	080198f1 	.word	0x080198f1
 8019790:	080198f9 	.word	0x080198f9
 8019794:	080198ff 	.word	0x080198ff
 8019798:	08019905 	.word	0x08019905
 801979c:	0801990b 	.word	0x0801990b
 80197a0:	08019813 	.word	0x08019813
 80197a4:	08019985 	.word	0x08019985
 80197a8:	08019985 	.word	0x08019985
 80197ac:	08019985 	.word	0x08019985
 80197b0:	08019985 	.word	0x08019985
 80197b4:	08019985 	.word	0x08019985
 80197b8:	08019985 	.word	0x08019985
 80197bc:	08019985 	.word	0x08019985
 80197c0:	08019985 	.word	0x08019985
 80197c4:	08019985 	.word	0x08019985
 80197c8:	08019985 	.word	0x08019985
 80197cc:	08019985 	.word	0x08019985
 80197d0:	08019985 	.word	0x08019985
 80197d4:	08019985 	.word	0x08019985
 80197d8:	08019913 	.word	0x08019913
 80197dc:	08019927 	.word	0x08019927
 80197e0:	08019935 	.word	0x08019935
 80197e4:	0801993b 	.word	0x0801993b
 80197e8:	08019985 	.word	0x08019985
 80197ec:	08019941 	.word	0x08019941
 80197f0:	08019955 	.word	0x08019955
 80197f4:	0801995b 	.word	0x0801995b
 80197f8:	08019961 	.word	0x08019961
 80197fc:	08019971 	.word	0x08019971
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8019800:	2308      	movs	r3, #8
 8019802:	61bb      	str	r3, [r7, #24]
            break;
 8019804:	e0bf      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8019806:	2300      	movs	r3, #0
 8019808:	61bb      	str	r3, [r7, #24]
            break;
 801980a:	e0bc      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801980c:	2300      	movs	r3, #0
 801980e:	61bb      	str	r3, [r7, #24]
            break;
 8019810:	e0b9      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019818:	733b      	strb	r3, [r7, #12]
 801981a:	2304      	movs	r3, #4
 801981c:	737b      	strb	r3, [r7, #13]
 801981e:	2300      	movs	r3, #0
 8019820:	73bb      	strb	r3, [r7, #14]
 8019822:	2348      	movs	r3, #72	@ 0x48
 8019824:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8019826:	4b5b      	ldr	r3, [pc, #364]	@ (8019994 <RegionUS915GetPhyParam+0x294>)
 8019828:	681b      	ldr	r3, [r3, #0]
 801982a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801982e:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8019830:	4b58      	ldr	r3, [pc, #352]	@ (8019994 <RegionUS915GetPhyParam+0x294>)
 8019832:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019834:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8019836:	f107 030c 	add.w	r3, r7, #12
 801983a:	4618      	mov	r0, r3
 801983c:	f7fe fc59 	bl	80180f2 <RegionCommonGetNextLowerTxDr>
 8019840:	4603      	mov	r3, r0
 8019842:	61bb      	str	r3, [r7, #24]
            break;
 8019844:	e09f      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8019846:	2300      	movs	r3, #0
 8019848:	61bb      	str	r3, [r7, #24]
            break;
 801984a:	e09c      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801984c:	2300      	movs	r3, #0
 801984e:	61bb      	str	r3, [r7, #24]
            break;
 8019850:	e099      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8019852:	2340      	movs	r3, #64	@ 0x40
 8019854:	61bb      	str	r3, [r7, #24]
            break;
 8019856:	e096      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8019858:	2320      	movs	r3, #32
 801985a:	61bb      	str	r3, [r7, #24]
            break;
 801985c:	e093      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019864:	461a      	mov	r2, r3
 8019866:	4b4c      	ldr	r3, [pc, #304]	@ (8019998 <RegionUS915GetPhyParam+0x298>)
 8019868:	5c9b      	ldrb	r3, [r3, r2]
 801986a:	61bb      	str	r3, [r7, #24]
            break;
 801986c:	e08b      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801986e:	687b      	ldr	r3, [r7, #4]
 8019870:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019874:	461a      	mov	r2, r3
 8019876:	4b49      	ldr	r3, [pc, #292]	@ (801999c <RegionUS915GetPhyParam+0x29c>)
 8019878:	5c9b      	ldrb	r3, [r3, r2]
 801987a:	61bb      	str	r3, [r7, #24]
            break;
 801987c:	e083      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801987e:	2300      	movs	r3, #0
 8019880:	61bb      	str	r3, [r7, #24]
            break;
 8019882:	e080      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8019884:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8019888:	61bb      	str	r3, [r7, #24]
            break;
 801988a:	e07c      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801988c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019890:	61bb      	str	r3, [r7, #24]
            break;
 8019892:	e078      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8019894:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8019898:	61bb      	str	r3, [r7, #24]
            break;
 801989a:	e074      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801989c:	f241 3388 	movw	r3, #5000	@ 0x1388
 80198a0:	61bb      	str	r3, [r7, #24]
            break;
 80198a2:	e070      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 80198a4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80198a8:	61bb      	str	r3, [r7, #24]
            break;
 80198aa:	e06c      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 80198ac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80198b0:	483b      	ldr	r0, [pc, #236]	@ (80199a0 <RegionUS915GetPhyParam+0x2a0>)
 80198b2:	f001 f8a5 	bl	801aa00 <randr>
 80198b6:	4603      	mov	r3, r0
 80198b8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80198bc:	61bb      	str	r3, [r7, #24]
            break;
 80198be:	e062      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80198c0:	2300      	movs	r3, #0
 80198c2:	61bb      	str	r3, [r7, #24]
            break;
 80198c4:	e05f      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 80198c6:	4b37      	ldr	r3, [pc, #220]	@ (80199a4 <RegionUS915GetPhyParam+0x2a4>)
 80198c8:	61bb      	str	r3, [r7, #24]
            break;
 80198ca:	e05c      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 80198cc:	2308      	movs	r3, #8
 80198ce:	61bb      	str	r3, [r7, #24]
            break;
 80198d0:	e059      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80198d2:	4b30      	ldr	r3, [pc, #192]	@ (8019994 <RegionUS915GetPhyParam+0x294>)
 80198d4:	681b      	ldr	r3, [r3, #0]
 80198d6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80198da:	61bb      	str	r3, [r7, #24]
            break;
 80198dc:	e053      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80198de:	4b2d      	ldr	r3, [pc, #180]	@ (8019994 <RegionUS915GetPhyParam+0x294>)
 80198e0:	681b      	ldr	r3, [r3, #0]
 80198e2:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80198e6:	61bb      	str	r3, [r7, #24]
            break;
 80198e8:	e04d      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 80198ea:	2348      	movs	r3, #72	@ 0x48
 80198ec:	61bb      	str	r3, [r7, #24]
            break;
 80198ee:	e04a      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80198f0:	4b28      	ldr	r3, [pc, #160]	@ (8019994 <RegionUS915GetPhyParam+0x294>)
 80198f2:	681b      	ldr	r3, [r3, #0]
 80198f4:	61bb      	str	r3, [r7, #24]
            break;
 80198f6:	e046      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 80198f8:	2300      	movs	r3, #0
 80198fa:	61bb      	str	r3, [r7, #24]
            break;
 80198fc:	e043      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80198fe:	2300      	movs	r3, #0
 8019900:	61bb      	str	r3, [r7, #24]
            break;
 8019902:	e040      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8019904:	4b28      	ldr	r3, [pc, #160]	@ (80199a8 <RegionUS915GetPhyParam+0x2a8>)
 8019906:	61bb      	str	r3, [r7, #24]
            break;
 8019908:	e03d      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801990a:	f04f 0300 	mov.w	r3, #0
 801990e:	61bb      	str	r3, [r7, #24]
            break;
 8019910:	e039      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019912:	687b      	ldr	r3, [r7, #4]
 8019914:	791b      	ldrb	r3, [r3, #4]
 8019916:	4a25      	ldr	r2, [pc, #148]	@ (80199ac <RegionUS915GetPhyParam+0x2ac>)
 8019918:	4922      	ldr	r1, [pc, #136]	@ (80199a4 <RegionUS915GetPhyParam+0x2a4>)
 801991a:	4618      	mov	r0, r3
 801991c:	f7fd fdd3 	bl	80174c6 <RegionBaseUSCalcDownlinkFrequency>
 8019920:	4603      	mov	r3, r0
 8019922:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019924:	e02f      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8019926:	2317      	movs	r3, #23
 8019928:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801992a:	2304      	movs	r3, #4
 801992c:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801992e:	2303      	movs	r3, #3
 8019930:	76bb      	strb	r3, [r7, #26]
            break;
 8019932:	e028      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8019934:	2308      	movs	r3, #8
 8019936:	61bb      	str	r3, [r7, #24]
            break;
 8019938:	e025      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801993a:	2308      	movs	r3, #8
 801993c:	61bb      	str	r3, [r7, #24]
            break;
 801993e:	e022      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	791b      	ldrb	r3, [r3, #4]
 8019944:	4a19      	ldr	r2, [pc, #100]	@ (80199ac <RegionUS915GetPhyParam+0x2ac>)
 8019946:	4917      	ldr	r1, [pc, #92]	@ (80199a4 <RegionUS915GetPhyParam+0x2a4>)
 8019948:	4618      	mov	r0, r3
 801994a:	f7fd fdbc 	bl	80174c6 <RegionBaseUSCalcDownlinkFrequency>
 801994e:	4603      	mov	r3, r0
 8019950:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019952:	e018      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8019954:	2308      	movs	r3, #8
 8019956:	61bb      	str	r3, [r7, #24]
            break;
 8019958:	e015      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801995a:	2308      	movs	r3, #8
 801995c:	61bb      	str	r3, [r7, #24]
            break;
 801995e:	e012      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019966:	461a      	mov	r2, r3
 8019968:	4b11      	ldr	r3, [pc, #68]	@ (80199b0 <RegionUS915GetPhyParam+0x2b0>)
 801996a:	5c9b      	ldrb	r3, [r3, r2]
 801996c:	61bb      	str	r3, [r7, #24]
            break;
 801996e:	e00a      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019976:	490f      	ldr	r1, [pc, #60]	@ (80199b4 <RegionUS915GetPhyParam+0x2b4>)
 8019978:	4618      	mov	r0, r3
 801997a:	f7fe fc0d 	bl	8018198 <RegionCommonGetBandwidth>
 801997e:	4603      	mov	r3, r0
 8019980:	61bb      	str	r3, [r7, #24]
            break;
 8019982:	e000      	b.n	8019986 <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 8019984:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8019986:	69bb      	ldr	r3, [r7, #24]
 8019988:	61fb      	str	r3, [r7, #28]
 801998a:	69fb      	ldr	r3, [r7, #28]
}
 801998c:	4618      	mov	r0, r3
 801998e:	3720      	adds	r7, #32
 8019990:	46bd      	mov	sp, r7
 8019992:	bd80      	pop	{r7, pc}
 8019994:	20001fa8 	.word	0x20001fa8
 8019998:	08023384 	.word	0x08023384
 801999c:	08023394 	.word	0x08023394
 80199a0:	fffffc18 	.word	0xfffffc18
 80199a4:	370870a0 	.word	0x370870a0
 80199a8:	4200999a 	.word	0x4200999a
 80199ac:	000927c0 	.word	0x000927c0
 80199b0:	08023320 	.word	0x08023320
 80199b4:	08023330 	.word	0x08023330

080199b8 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80199b8:	b590      	push	{r4, r7, lr}
 80199ba:	b085      	sub	sp, #20
 80199bc:	af02      	add	r7, sp, #8
 80199be:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 80199c0:	4b11      	ldr	r3, [pc, #68]	@ (8019a08 <RegionUS915SetBandTxDone+0x50>)
 80199c2:	681a      	ldr	r2, [r3, #0]
 80199c4:	4b11      	ldr	r3, [pc, #68]	@ (8019a0c <RegionUS915SetBandTxDone+0x54>)
 80199c6:	6819      	ldr	r1, [r3, #0]
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	781b      	ldrb	r3, [r3, #0]
 80199cc:	4618      	mov	r0, r3
 80199ce:	4603      	mov	r3, r0
 80199d0:	005b      	lsls	r3, r3, #1
 80199d2:	4403      	add	r3, r0
 80199d4:	009b      	lsls	r3, r3, #2
 80199d6:	440b      	add	r3, r1
 80199d8:	3309      	adds	r3, #9
 80199da:	781b      	ldrb	r3, [r3, #0]
 80199dc:	4619      	mov	r1, r3
 80199de:	460b      	mov	r3, r1
 80199e0:	005b      	lsls	r3, r3, #1
 80199e2:	440b      	add	r3, r1
 80199e4:	00db      	lsls	r3, r3, #3
 80199e6:	18d0      	adds	r0, r2, r3
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	6899      	ldr	r1, [r3, #8]
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	785c      	ldrb	r4, [r3, #1]
 80199f0:	687b      	ldr	r3, [r7, #4]
 80199f2:	691a      	ldr	r2, [r3, #16]
 80199f4:	9200      	str	r2, [sp, #0]
 80199f6:	68db      	ldr	r3, [r3, #12]
 80199f8:	4622      	mov	r2, r4
 80199fa:	f7fd ff77 	bl	80178ec <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 80199fe:	bf00      	nop
 8019a00:	370c      	adds	r7, #12
 8019a02:	46bd      	mov	sp, r7
 8019a04:	bd90      	pop	{r4, r7, pc}
 8019a06:	bf00      	nop
 8019a08:	20001fac 	.word	0x20001fac
 8019a0c:	20001fa8 	.word	0x20001fa8

08019a10 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8019a10:	b580      	push	{r7, lr}
 8019a12:	b08a      	sub	sp, #40	@ 0x28
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8019a18:	2301      	movs	r3, #1
 8019a1a:	81bb      	strh	r3, [r7, #12]
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	73bb      	strb	r3, [r7, #14]
 8019a20:	2300      	movs	r3, #0
 8019a22:	613b      	str	r3, [r7, #16]
 8019a24:	2300      	movs	r3, #0
 8019a26:	617b      	str	r3, [r7, #20]
 8019a28:	2300      	movs	r3, #0
 8019a2a:	61bb      	str	r3, [r7, #24]
 8019a2c:	2300      	movs	r3, #0
 8019a2e:	61fb      	str	r3, [r7, #28]
 8019a30:	2300      	movs	r3, #0
 8019a32:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8019a36:	687b      	ldr	r3, [r7, #4]
 8019a38:	7b1b      	ldrb	r3, [r3, #12]
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	d007      	beq.n	8019a4e <RegionUS915InitDefaults+0x3e>
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	f2c0 8104 	blt.w	8019c4c <RegionUS915InitDefaults+0x23c>
 8019a44:	3b01      	subs	r3, #1
 8019a46:	2b01      	cmp	r3, #1
 8019a48:	f200 8100 	bhi.w	8019c4c <RegionUS915InitDefaults+0x23c>
 8019a4c:	e0ce      	b.n	8019bec <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	681b      	ldr	r3, [r3, #0]
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	f000 80fc 	beq.w	8019c50 <RegionUS915InitDefaults+0x240>
 8019a58:	687b      	ldr	r3, [r7, #4]
 8019a5a:	685b      	ldr	r3, [r3, #4]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	f000 80f7 	beq.w	8019c50 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8019a62:	687b      	ldr	r3, [r7, #4]
 8019a64:	681b      	ldr	r3, [r3, #0]
 8019a66:	4a7c      	ldr	r2, [pc, #496]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019a68:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	685b      	ldr	r3, [r3, #4]
 8019a6e:	4a7b      	ldr	r2, [pc, #492]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019a70:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	689b      	ldr	r3, [r3, #8]
 8019a76:	4a7a      	ldr	r2, [pc, #488]	@ (8019c60 <RegionUS915InitDefaults+0x250>)
 8019a78:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8019a7a:	4b77      	ldr	r3, [pc, #476]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019a7c:	681b      	ldr	r3, [r3, #0]
 8019a7e:	2200      	movs	r2, #0
 8019a80:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8019a82:	4b75      	ldr	r3, [pc, #468]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019a84:	681b      	ldr	r3, [r3, #0]
 8019a86:	2200      	movs	r2, #0
 8019a88:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8019a8a:	4b75      	ldr	r3, [pc, #468]	@ (8019c60 <RegionUS915InitDefaults+0x250>)
 8019a8c:	681b      	ldr	r3, [r3, #0]
 8019a8e:	f107 010c 	add.w	r1, r7, #12
 8019a92:	2218      	movs	r2, #24
 8019a94:	4618      	mov	r0, r3
 8019a96:	f000 ffca 	bl	801aa2e <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8019a9a:	2300      	movs	r3, #0
 8019a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019aa0:	e02e      	b.n	8019b00 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 8019aa2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019aa6:	4a6f      	ldr	r2, [pc, #444]	@ (8019c64 <RegionUS915InitDefaults+0x254>)
 8019aa8:	fb03 f202 	mul.w	r2, r3, r2
 8019aac:	4b6e      	ldr	r3, [pc, #440]	@ (8019c68 <RegionUS915InitDefaults+0x258>)
 8019aae:	4413      	add	r3, r2
 8019ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019ab2:	6811      	ldr	r1, [r2, #0]
 8019ab4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019ab8:	4618      	mov	r0, r3
 8019aba:	4613      	mov	r3, r2
 8019abc:	005b      	lsls	r3, r3, #1
 8019abe:	4413      	add	r3, r2
 8019ac0:	009b      	lsls	r3, r3, #2
 8019ac2:	440b      	add	r3, r1
 8019ac4:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8019ac6:	4b65      	ldr	r3, [pc, #404]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019ac8:	6819      	ldr	r1, [r3, #0]
 8019aca:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019ace:	4613      	mov	r3, r2
 8019ad0:	005b      	lsls	r3, r3, #1
 8019ad2:	4413      	add	r3, r2
 8019ad4:	009b      	lsls	r3, r3, #2
 8019ad6:	440b      	add	r3, r1
 8019ad8:	3308      	adds	r3, #8
 8019ada:	2230      	movs	r2, #48	@ 0x30
 8019adc:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8019ade:	4b5f      	ldr	r3, [pc, #380]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019ae0:	6819      	ldr	r1, [r3, #0]
 8019ae2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019ae6:	4613      	mov	r3, r2
 8019ae8:	005b      	lsls	r3, r3, #1
 8019aea:	4413      	add	r3, r2
 8019aec:	009b      	lsls	r3, r3, #2
 8019aee:	440b      	add	r3, r1
 8019af0:	3309      	adds	r3, #9
 8019af2:	2200      	movs	r2, #0
 8019af4:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8019af6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019afa:	3301      	adds	r3, #1
 8019afc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019b00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b04:	2b3f      	cmp	r3, #63	@ 0x3f
 8019b06:	d9cc      	bls.n	8019aa2 <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8019b08:	2340      	movs	r3, #64	@ 0x40
 8019b0a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019b0e:	e02f      	b.n	8019b70 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8019b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019b14:	3b40      	subs	r3, #64	@ 0x40
 8019b16:	4a55      	ldr	r2, [pc, #340]	@ (8019c6c <RegionUS915InitDefaults+0x25c>)
 8019b18:	fb03 f202 	mul.w	r2, r3, r2
 8019b1c:	4b54      	ldr	r3, [pc, #336]	@ (8019c70 <RegionUS915InitDefaults+0x260>)
 8019b1e:	4413      	add	r3, r2
 8019b20:	4a4e      	ldr	r2, [pc, #312]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b22:	6811      	ldr	r1, [r2, #0]
 8019b24:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019b28:	4618      	mov	r0, r3
 8019b2a:	4613      	mov	r3, r2
 8019b2c:	005b      	lsls	r3, r3, #1
 8019b2e:	4413      	add	r3, r2
 8019b30:	009b      	lsls	r3, r3, #2
 8019b32:	440b      	add	r3, r1
 8019b34:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8019b36:	4b49      	ldr	r3, [pc, #292]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b38:	6819      	ldr	r1, [r3, #0]
 8019b3a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019b3e:	4613      	mov	r3, r2
 8019b40:	005b      	lsls	r3, r3, #1
 8019b42:	4413      	add	r3, r2
 8019b44:	009b      	lsls	r3, r3, #2
 8019b46:	440b      	add	r3, r1
 8019b48:	3308      	adds	r3, #8
 8019b4a:	2244      	movs	r2, #68	@ 0x44
 8019b4c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8019b4e:	4b43      	ldr	r3, [pc, #268]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b50:	6819      	ldr	r1, [r3, #0]
 8019b52:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019b56:	4613      	mov	r3, r2
 8019b58:	005b      	lsls	r3, r3, #1
 8019b5a:	4413      	add	r3, r2
 8019b5c:	009b      	lsls	r3, r3, #2
 8019b5e:	440b      	add	r3, r1
 8019b60:	3309      	adds	r3, #9
 8019b62:	2200      	movs	r2, #0
 8019b64:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8019b66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019b6a:	3301      	adds	r3, #1
 8019b6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019b70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019b74:	2b47      	cmp	r3, #71	@ 0x47
 8019b76:	d9cb      	bls.n	8019b10 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8019b78:	4b38      	ldr	r3, [pc, #224]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b7a:	681b      	ldr	r3, [r3, #0]
 8019b7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019b80:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8019b84:	4b35      	ldr	r3, [pc, #212]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b86:	681b      	ldr	r3, [r3, #0]
 8019b88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019b8c:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8019b90:	4b32      	ldr	r3, [pc, #200]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b92:	681b      	ldr	r3, [r3, #0]
 8019b94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019b98:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8019b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019b9e:	681b      	ldr	r3, [r3, #0]
 8019ba0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019ba4:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8019ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019baa:	681b      	ldr	r3, [r3, #0]
 8019bac:	22ff      	movs	r2, #255	@ 0xff
 8019bae:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8019bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	2200      	movs	r2, #0
 8019bb8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8019bbc:	4b27      	ldr	r3, [pc, #156]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bbe:	681b      	ldr	r3, [r3, #0]
 8019bc0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8019bc4:	4b25      	ldr	r3, [pc, #148]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bc6:	681b      	ldr	r3, [r3, #0]
 8019bc8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8019bcc:	2206      	movs	r2, #6
 8019bce:	4619      	mov	r1, r3
 8019bd0:	f7fd fe66 	bl	80178a0 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8019bd4:	4b20      	ldr	r3, [pc, #128]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019bd6:	681b      	ldr	r3, [r3, #0]
 8019bd8:	4618      	mov	r0, r3
 8019bda:	4b20      	ldr	r3, [pc, #128]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bdc:	681b      	ldr	r3, [r3, #0]
 8019bde:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019be2:	2206      	movs	r2, #6
 8019be4:	4619      	mov	r1, r3
 8019be6:	f7fd fe5b 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 8019bea:	e032      	b.n	8019c52 <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8019bec:	4b1b      	ldr	r3, [pc, #108]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bee:	681b      	ldr	r3, [r3, #0]
 8019bf0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8019bf4:	4b19      	ldr	r3, [pc, #100]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019bf6:	681b      	ldr	r3, [r3, #0]
 8019bf8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8019bfc:	2206      	movs	r2, #6
 8019bfe:	4619      	mov	r1, r3
 8019c00:	f7fd fe4e 	bl	80178a0 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
 8019c04:	2300      	movs	r3, #0
 8019c06:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8019c0a:	e01a      	b.n	8019c42 <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8019c0c:	4b12      	ldr	r3, [pc, #72]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019c0e:	681b      	ldr	r3, [r3, #0]
 8019c10:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8019c14:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019c18:	4b10      	ldr	r3, [pc, #64]	@ (8019c5c <RegionUS915InitDefaults+0x24c>)
 8019c1a:	681b      	ldr	r3, [r3, #0]
 8019c1c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8019c20:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019c24:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019c28:	4b0b      	ldr	r3, [pc, #44]	@ (8019c58 <RegionUS915InitDefaults+0x248>)
 8019c2a:	681b      	ldr	r3, [r3, #0]
 8019c2c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8019c30:	4001      	ands	r1, r0
 8019c32:	b289      	uxth	r1, r1
 8019c34:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8019c38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8019c3c:	3301      	adds	r3, #1
 8019c3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8019c42:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8019c46:	2b05      	cmp	r3, #5
 8019c48:	d9e0      	bls.n	8019c0c <RegionUS915InitDefaults+0x1fc>
            }
            break;
 8019c4a:	e002      	b.n	8019c52 <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 8019c4c:	bf00      	nop
 8019c4e:	e000      	b.n	8019c52 <RegionUS915InitDefaults+0x242>
                return;
 8019c50:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 8019c52:	3728      	adds	r7, #40	@ 0x28
 8019c54:	46bd      	mov	sp, r7
 8019c56:	bd80      	pop	{r7, pc}
 8019c58:	20001fa4 	.word	0x20001fa4
 8019c5c:	20001fa8 	.word	0x20001fa8
 8019c60:	20001fac 	.word	0x20001fac
 8019c64:	00030d40 	.word	0x00030d40
 8019c68:	35c80160 	.word	0x35c80160
 8019c6c:	00186a00 	.word	0x00186a00
 8019c70:	35d2afc0 	.word	0x35d2afc0

08019c74 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8019c74:	b580      	push	{r7, lr}
 8019c76:	b082      	sub	sp, #8
 8019c78:	af00      	add	r7, sp, #0
 8019c7a:	6078      	str	r0, [r7, #4]
 8019c7c:	460b      	mov	r3, r1
 8019c7e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 8019c80:	78fb      	ldrb	r3, [r7, #3]
 8019c82:	2b0f      	cmp	r3, #15
 8019c84:	d867      	bhi.n	8019d56 <RegionUS915Verify+0xe2>
 8019c86:	a201      	add	r2, pc, #4	@ (adr r2, 8019c8c <RegionUS915Verify+0x18>)
 8019c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019c8c:	08019ccd 	.word	0x08019ccd
 8019c90:	08019d57 	.word	0x08019d57
 8019c94:	08019d57 	.word	0x08019d57
 8019c98:	08019d57 	.word	0x08019d57
 8019c9c:	08019d57 	.word	0x08019d57
 8019ca0:	08019cdb 	.word	0x08019cdb
 8019ca4:	08019cf9 	.word	0x08019cf9
 8019ca8:	08019d17 	.word	0x08019d17
 8019cac:	08019d57 	.word	0x08019d57
 8019cb0:	08019d35 	.word	0x08019d35
 8019cb4:	08019d35 	.word	0x08019d35
 8019cb8:	08019d57 	.word	0x08019d57
 8019cbc:	08019d57 	.word	0x08019d57
 8019cc0:	08019d57 	.word	0x08019d57
 8019cc4:	08019d57 	.word	0x08019d57
 8019cc8:	08019d53 	.word	0x08019d53
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8019ccc:	687b      	ldr	r3, [r7, #4]
 8019cce:	681b      	ldr	r3, [r3, #0]
 8019cd0:	4618      	mov	r0, r3
 8019cd2:	f7ff fca1 	bl	8019618 <VerifyRfFreq>
 8019cd6:	4603      	mov	r3, r0
 8019cd8:	e03e      	b.n	8019d58 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	f993 3000 	ldrsb.w	r3, [r3]
 8019ce0:	2204      	movs	r2, #4
 8019ce2:	2100      	movs	r1, #0
 8019ce4:	4618      	mov	r0, r3
 8019ce6:	f7fd fd5e 	bl	80177a6 <RegionCommonValueInRange>
 8019cea:	4603      	mov	r3, r0
 8019cec:	2b00      	cmp	r3, #0
 8019cee:	bf14      	ite	ne
 8019cf0:	2301      	movne	r3, #1
 8019cf2:	2300      	moveq	r3, #0
 8019cf4:	b2db      	uxtb	r3, r3
 8019cf6:	e02f      	b.n	8019d58 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8019cf8:	687b      	ldr	r3, [r7, #4]
 8019cfa:	f993 3000 	ldrsb.w	r3, [r3]
 8019cfe:	2205      	movs	r2, #5
 8019d00:	2100      	movs	r1, #0
 8019d02:	4618      	mov	r0, r3
 8019d04:	f7fd fd4f 	bl	80177a6 <RegionCommonValueInRange>
 8019d08:	4603      	mov	r3, r0
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	bf14      	ite	ne
 8019d0e:	2301      	movne	r3, #1
 8019d10:	2300      	moveq	r3, #0
 8019d12:	b2db      	uxtb	r3, r3
 8019d14:	e020      	b.n	8019d58 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8019d16:	687b      	ldr	r3, [r7, #4]
 8019d18:	f993 3000 	ldrsb.w	r3, [r3]
 8019d1c:	220d      	movs	r2, #13
 8019d1e:	2108      	movs	r1, #8
 8019d20:	4618      	mov	r0, r3
 8019d22:	f7fd fd40 	bl	80177a6 <RegionCommonValueInRange>
 8019d26:	4603      	mov	r3, r0
 8019d28:	2b00      	cmp	r3, #0
 8019d2a:	bf14      	ite	ne
 8019d2c:	2301      	movne	r3, #1
 8019d2e:	2300      	moveq	r3, #0
 8019d30:	b2db      	uxtb	r3, r3
 8019d32:	e011      	b.n	8019d58 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	f993 3000 	ldrsb.w	r3, [r3]
 8019d3a:	220e      	movs	r2, #14
 8019d3c:	2100      	movs	r1, #0
 8019d3e:	4618      	mov	r0, r3
 8019d40:	f7fd fd31 	bl	80177a6 <RegionCommonValueInRange>
 8019d44:	4603      	mov	r3, r0
 8019d46:	2b00      	cmp	r3, #0
 8019d48:	bf14      	ite	ne
 8019d4a:	2301      	movne	r3, #1
 8019d4c:	2300      	moveq	r3, #0
 8019d4e:	b2db      	uxtb	r3, r3
 8019d50:	e002      	b.n	8019d58 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 8019d52:	2300      	movs	r3, #0
 8019d54:	e000      	b.n	8019d58 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 8019d56:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 8019d58:	4618      	mov	r0, r3
 8019d5a:	3708      	adds	r7, #8
 8019d5c:	46bd      	mov	sp, r7
 8019d5e:	bd80      	pop	{r7, pc}

08019d60 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8019d60:	b480      	push	{r7}
 8019d62:	b085      	sub	sp, #20
 8019d64:	af00      	add	r7, sp, #0
 8019d66:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	7a1b      	ldrb	r3, [r3, #8]
 8019d6c:	2b10      	cmp	r3, #16
 8019d6e:	d15e      	bne.n	8019e2e <RegionUS915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	685b      	ldr	r3, [r3, #4]
 8019d74:	330f      	adds	r3, #15
 8019d76:	781b      	ldrb	r3, [r3, #0]
 8019d78:	2b01      	cmp	r3, #1
 8019d7a:	d15a      	bne.n	8019e32 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8019d7c:	2300      	movs	r3, #0
 8019d7e:	73fb      	strb	r3, [r7, #15]
 8019d80:	2300      	movs	r3, #0
 8019d82:	73bb      	strb	r3, [r7, #14]
 8019d84:	e04f      	b.n	8019e26 <RegionUS915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	685a      	ldr	r2, [r3, #4]
 8019d8a:	7bbb      	ldrb	r3, [r7, #14]
 8019d8c:	4413      	add	r3, r2
 8019d8e:	7819      	ldrb	r1, [r3, #0]
 8019d90:	4b2a      	ldr	r3, [pc, #168]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019d92:	681b      	ldr	r3, [r3, #0]
 8019d94:	7bfa      	ldrb	r2, [r7, #15]
 8019d96:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019d9a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8019d9e:	4b27      	ldr	r3, [pc, #156]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019da0:	681b      	ldr	r3, [r3, #0]
 8019da2:	7bfa      	ldrb	r2, [r7, #15]
 8019da4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019da8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	685a      	ldr	r2, [r3, #4]
 8019db0:	7bbb      	ldrb	r3, [r7, #14]
 8019db2:	3301      	adds	r3, #1
 8019db4:	4413      	add	r3, r2
 8019db6:	781b      	ldrb	r3, [r3, #0]
 8019db8:	021b      	lsls	r3, r3, #8
 8019dba:	b299      	uxth	r1, r3
 8019dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019dbe:	681b      	ldr	r3, [r3, #0]
 8019dc0:	7bfa      	ldrb	r2, [r7, #15]
 8019dc2:	4301      	orrs	r1, r0
 8019dc4:	b289      	uxth	r1, r1
 8019dc6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019dca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 8019dce:	7bfb      	ldrb	r3, [r7, #15]
 8019dd0:	2b04      	cmp	r3, #4
 8019dd2:	d10f      	bne.n	8019df4 <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8019dd4:	4b19      	ldr	r3, [pc, #100]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	7bfa      	ldrb	r2, [r7, #15]
 8019dda:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019dde:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019de2:	4b16      	ldr	r3, [pc, #88]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019de4:	681b      	ldr	r3, [r3, #0]
 8019de6:	7bfa      	ldrb	r2, [r7, #15]
 8019de8:	b2c9      	uxtb	r1, r1
 8019dea:	b289      	uxth	r1, r1
 8019dec:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019df0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8019df4:	4b12      	ldr	r3, [pc, #72]	@ (8019e40 <RegionUS915ApplyCFList+0xe0>)
 8019df6:	681b      	ldr	r3, [r3, #0]
 8019df8:	7bfa      	ldrb	r2, [r7, #15]
 8019dfa:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8019e3c <RegionUS915ApplyCFList+0xdc>)
 8019e00:	681b      	ldr	r3, [r3, #0]
 8019e02:	7bfa      	ldrb	r2, [r7, #15]
 8019e04:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019e08:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8019e40 <RegionUS915ApplyCFList+0xe0>)
 8019e0e:	681b      	ldr	r3, [r3, #0]
 8019e10:	7bfa      	ldrb	r2, [r7, #15]
 8019e12:	4001      	ands	r1, r0
 8019e14:	b289      	uxth	r1, r1
 8019e16:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8019e1a:	7bfb      	ldrb	r3, [r7, #15]
 8019e1c:	3301      	adds	r3, #1
 8019e1e:	73fb      	strb	r3, [r7, #15]
 8019e20:	7bbb      	ldrb	r3, [r7, #14]
 8019e22:	3302      	adds	r3, #2
 8019e24:	73bb      	strb	r3, [r7, #14]
 8019e26:	7bfb      	ldrb	r3, [r7, #15]
 8019e28:	2b04      	cmp	r3, #4
 8019e2a:	d9ac      	bls.n	8019d86 <RegionUS915ApplyCFList+0x26>
 8019e2c:	e002      	b.n	8019e34 <RegionUS915ApplyCFList+0xd4>
        return;
 8019e2e:	bf00      	nop
 8019e30:	e000      	b.n	8019e34 <RegionUS915ApplyCFList+0xd4>
        return;
 8019e32:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 8019e34:	3714      	adds	r7, #20
 8019e36:	46bd      	mov	sp, r7
 8019e38:	bc80      	pop	{r7}
 8019e3a:	4770      	bx	lr
 8019e3c:	20001fa8 	.word	0x20001fa8
 8019e40:	20001fa4 	.word	0x20001fa4

08019e44 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8019e44:	b580      	push	{r7, lr}
 8019e46:	b084      	sub	sp, #16
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8019e4c:	687b      	ldr	r3, [r7, #4]
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	2204      	movs	r2, #4
 8019e52:	2100      	movs	r1, #0
 8019e54:	4618      	mov	r0, r3
 8019e56:	f7fd fcf7 	bl	8017848 <RegionCommonCountChannels>
 8019e5a:	4603      	mov	r3, r0
 8019e5c:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8019e5e:	7bbb      	ldrb	r3, [r7, #14]
 8019e60:	2b01      	cmp	r3, #1
 8019e62:	d804      	bhi.n	8019e6e <RegionUS915ChanMaskSet+0x2a>
 8019e64:	7bbb      	ldrb	r3, [r7, #14]
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	d001      	beq.n	8019e6e <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8019e6a:	2300      	movs	r3, #0
 8019e6c:	e04a      	b.n	8019f04 <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	791b      	ldrb	r3, [r3, #4]
 8019e72:	2b00      	cmp	r3, #0
 8019e74:	d002      	beq.n	8019e7c <RegionUS915ChanMaskSet+0x38>
 8019e76:	2b01      	cmp	r3, #1
 8019e78:	d036      	beq.n	8019ee8 <RegionUS915ChanMaskSet+0xa4>
 8019e7a:	e040      	b.n	8019efe <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019e7c:	4b23      	ldr	r3, [pc, #140]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019e7e:	681b      	ldr	r3, [r3, #0]
 8019e80:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	681b      	ldr	r3, [r3, #0]
 8019e88:	2206      	movs	r2, #6
 8019e8a:	4619      	mov	r1, r3
 8019e8c:	f7fd fd08 	bl	80178a0 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8019e90:	4b1e      	ldr	r3, [pc, #120]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019e92:	681b      	ldr	r3, [r3, #0]
 8019e94:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 8019e98:	4b1c      	ldr	r3, [pc, #112]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019e9a:	681b      	ldr	r3, [r3, #0]
 8019e9c:	b2d2      	uxtb	r2, r2
 8019e9e:	b292      	uxth	r2, r2
 8019ea0:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8019ea4:	4b19      	ldr	r3, [pc, #100]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019ea6:	681b      	ldr	r3, [r3, #0]
 8019ea8:	2200      	movs	r2, #0
 8019eaa:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8019eae:	2300      	movs	r3, #0
 8019eb0:	73fb      	strb	r3, [r7, #15]
 8019eb2:	e015      	b.n	8019ee0 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8019eb4:	4b16      	ldr	r3, [pc, #88]	@ (8019f10 <RegionUS915ChanMaskSet+0xcc>)
 8019eb6:	681b      	ldr	r3, [r3, #0]
 8019eb8:	7bfa      	ldrb	r2, [r7, #15]
 8019eba:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019ebe:	4b13      	ldr	r3, [pc, #76]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019ec0:	681b      	ldr	r3, [r3, #0]
 8019ec2:	7bfa      	ldrb	r2, [r7, #15]
 8019ec4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019ec8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019ecc:	4b10      	ldr	r3, [pc, #64]	@ (8019f10 <RegionUS915ChanMaskSet+0xcc>)
 8019ece:	681b      	ldr	r3, [r3, #0]
 8019ed0:	7bfa      	ldrb	r2, [r7, #15]
 8019ed2:	4001      	ands	r1, r0
 8019ed4:	b289      	uxth	r1, r1
 8019ed6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8019eda:	7bfb      	ldrb	r3, [r7, #15]
 8019edc:	3301      	adds	r3, #1
 8019ede:	73fb      	strb	r3, [r7, #15]
 8019ee0:	7bfb      	ldrb	r3, [r7, #15]
 8019ee2:	2b05      	cmp	r3, #5
 8019ee4:	d9e6      	bls.n	8019eb4 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 8019ee6:	e00c      	b.n	8019f02 <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019ee8:	4b08      	ldr	r3, [pc, #32]	@ (8019f0c <RegionUS915ChanMaskSet+0xc8>)
 8019eea:	681b      	ldr	r3, [r3, #0]
 8019eec:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8019ef0:	687b      	ldr	r3, [r7, #4]
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	2206      	movs	r2, #6
 8019ef6:	4619      	mov	r1, r3
 8019ef8:	f7fd fcd2 	bl	80178a0 <RegionCommonChanMaskCopy>
            break;
 8019efc:	e001      	b.n	8019f02 <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 8019efe:	2300      	movs	r3, #0
 8019f00:	e000      	b.n	8019f04 <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 8019f02:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8019f04:	4618      	mov	r0, r3
 8019f06:	3710      	adds	r7, #16
 8019f08:	46bd      	mov	sp, r7
 8019f0a:	bd80      	pop	{r7, pc}
 8019f0c:	20001fa8 	.word	0x20001fa8
 8019f10:	20001fa4 	.word	0x20001fa4

08019f14 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8019f14:	b580      	push	{r7, lr}
 8019f16:	b088      	sub	sp, #32
 8019f18:	af02      	add	r7, sp, #8
 8019f1a:	60ba      	str	r2, [r7, #8]
 8019f1c:	607b      	str	r3, [r7, #4]
 8019f1e:	4603      	mov	r3, r0
 8019f20:	73fb      	strb	r3, [r7, #15]
 8019f22:	460b      	mov	r3, r1
 8019f24:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 8019f26:	2300      	movs	r3, #0
 8019f28:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8019f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f2e:	2b0d      	cmp	r3, #13
 8019f30:	bfa8      	it	ge
 8019f32:	230d      	movge	r3, #13
 8019f34:	b25a      	sxtb	r2, r3
 8019f36:	687b      	ldr	r3, [r7, #4]
 8019f38:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f40:	4916      	ldr	r1, [pc, #88]	@ (8019f9c <RegionUS915ComputeRxWindowParameters+0x88>)
 8019f42:	4618      	mov	r0, r3
 8019f44:	f7fe f928 	bl	8018198 <RegionCommonGetBandwidth>
 8019f48:	4603      	mov	r3, r0
 8019f4a:	b2da      	uxtb	r2, r3
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f56:	461a      	mov	r2, r3
 8019f58:	4b11      	ldr	r3, [pc, #68]	@ (8019fa0 <RegionUS915ComputeRxWindowParameters+0x8c>)
 8019f5a:	5c9a      	ldrb	r2, [r3, r2]
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f62:	4619      	mov	r1, r3
 8019f64:	4b0d      	ldr	r3, [pc, #52]	@ (8019f9c <RegionUS915ComputeRxWindowParameters+0x88>)
 8019f66:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8019f6a:	4619      	mov	r1, r3
 8019f6c:	4610      	mov	r0, r2
 8019f6e:	f7fd fe91 	bl	8017c94 <RegionCommonComputeSymbolTimeLoRa>
 8019f72:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8019f74:	4b0b      	ldr	r3, [pc, #44]	@ (8019fa4 <RegionUS915ComputeRxWindowParameters+0x90>)
 8019f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019f78:	4798      	blx	r3
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	3308      	adds	r3, #8
 8019f7e:	687a      	ldr	r2, [r7, #4]
 8019f80:	320c      	adds	r2, #12
 8019f82:	7bb9      	ldrb	r1, [r7, #14]
 8019f84:	9201      	str	r2, [sp, #4]
 8019f86:	9300      	str	r3, [sp, #0]
 8019f88:	4603      	mov	r3, r0
 8019f8a:	68ba      	ldr	r2, [r7, #8]
 8019f8c:	6978      	ldr	r0, [r7, #20]
 8019f8e:	f7fd fea7 	bl	8017ce0 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 8019f92:	bf00      	nop
 8019f94:	3718      	adds	r7, #24
 8019f96:	46bd      	mov	sp, r7
 8019f98:	bd80      	pop	{r7, pc}
 8019f9a:	bf00      	nop
 8019f9c:	08023330 	.word	0x08023330
 8019fa0:	08023320 	.word	0x08023320
 8019fa4:	080233a4 	.word	0x080233a4

08019fa8 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8019fa8:	b590      	push	{r4, r7, lr}
 8019faa:	b091      	sub	sp, #68	@ 0x44
 8019fac:	af0a      	add	r7, sp, #40	@ 0x28
 8019fae:	6078      	str	r0, [r7, #4]
 8019fb0:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	785b      	ldrb	r3, [r3, #1]
 8019fb6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8019fb8:	2300      	movs	r3, #0
 8019fba:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8019fbc:	2300      	movs	r3, #0
 8019fbe:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8019fc0:	687b      	ldr	r3, [r7, #4]
 8019fc2:	685b      	ldr	r3, [r3, #4]
 8019fc4:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8019fc6:	4b34      	ldr	r3, [pc, #208]	@ (801a098 <RegionUS915RxConfig+0xf0>)
 8019fc8:	685b      	ldr	r3, [r3, #4]
 8019fca:	4798      	blx	r3
 8019fcc:	4603      	mov	r3, r0
 8019fce:	2b00      	cmp	r3, #0
 8019fd0:	d001      	beq.n	8019fd6 <RegionUS915RxConfig+0x2e>
    {
        return false;
 8019fd2:	2300      	movs	r3, #0
 8019fd4:	e05c      	b.n	801a090 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	7cdb      	ldrb	r3, [r3, #19]
 8019fda:	2b00      	cmp	r3, #0
 8019fdc:	d109      	bne.n	8019ff2 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8019fde:	687b      	ldr	r3, [r7, #4]
 8019fe0:	781b      	ldrb	r3, [r3, #0]
 8019fe2:	f003 0307 	and.w	r3, r3, #7
 8019fe6:	4a2d      	ldr	r2, [pc, #180]	@ (801a09c <RegionUS915RxConfig+0xf4>)
 8019fe8:	fb03 f202 	mul.w	r2, r3, r2
 8019fec:	4b2c      	ldr	r3, [pc, #176]	@ (801a0a0 <RegionUS915RxConfig+0xf8>)
 8019fee:	4413      	add	r3, r2
 8019ff0:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8019ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ff6:	4a2b      	ldr	r2, [pc, #172]	@ (801a0a4 <RegionUS915RxConfig+0xfc>)
 8019ff8:	5cd3      	ldrb	r3, [r2, r3]
 8019ffa:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8019ffc:	4b26      	ldr	r3, [pc, #152]	@ (801a098 <RegionUS915RxConfig+0xf0>)
 8019ffe:	68db      	ldr	r3, [r3, #12]
 801a000:	6938      	ldr	r0, [r7, #16]
 801a002:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a004:	4b24      	ldr	r3, [pc, #144]	@ (801a098 <RegionUS915RxConfig+0xf0>)
 801a006:	699c      	ldr	r4, [r3, #24]
 801a008:	687b      	ldr	r3, [r7, #4]
 801a00a:	789b      	ldrb	r3, [r3, #2]
 801a00c:	4618      	mov	r0, r3
 801a00e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	689b      	ldr	r3, [r3, #8]
 801a016:	b29b      	uxth	r3, r3
 801a018:	687a      	ldr	r2, [r7, #4]
 801a01a:	7c92      	ldrb	r2, [r2, #18]
 801a01c:	9209      	str	r2, [sp, #36]	@ 0x24
 801a01e:	2201      	movs	r2, #1
 801a020:	9208      	str	r2, [sp, #32]
 801a022:	2200      	movs	r2, #0
 801a024:	9207      	str	r2, [sp, #28]
 801a026:	2200      	movs	r2, #0
 801a028:	9206      	str	r2, [sp, #24]
 801a02a:	2200      	movs	r2, #0
 801a02c:	9205      	str	r2, [sp, #20]
 801a02e:	2200      	movs	r2, #0
 801a030:	9204      	str	r2, [sp, #16]
 801a032:	2200      	movs	r2, #0
 801a034:	9203      	str	r2, [sp, #12]
 801a036:	9302      	str	r3, [sp, #8]
 801a038:	2308      	movs	r3, #8
 801a03a:	9301      	str	r3, [sp, #4]
 801a03c:	2300      	movs	r3, #0
 801a03e:	9300      	str	r3, [sp, #0]
 801a040:	2301      	movs	r3, #1
 801a042:	460a      	mov	r2, r1
 801a044:	4601      	mov	r1, r0
 801a046:	2001      	movs	r0, #1
 801a048:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	7c5b      	ldrb	r3, [r3, #17]
 801a04e:	2b00      	cmp	r3, #0
 801a050:	d005      	beq.n	801a05e <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801a052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a056:	4a14      	ldr	r2, [pc, #80]	@ (801a0a8 <RegionUS915RxConfig+0x100>)
 801a058:	5cd3      	ldrb	r3, [r2, r3]
 801a05a:	75fb      	strb	r3, [r7, #23]
 801a05c:	e004      	b.n	801a068 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801a05e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a062:	4a12      	ldr	r2, [pc, #72]	@ (801a0ac <RegionUS915RxConfig+0x104>)
 801a064:	5cd3      	ldrb	r3, [r2, r3]
 801a066:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a068:	4b0b      	ldr	r3, [pc, #44]	@ (801a098 <RegionUS915RxConfig+0xf0>)
 801a06a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a06c:	7dfa      	ldrb	r2, [r7, #23]
 801a06e:	320d      	adds	r2, #13
 801a070:	b2d2      	uxtb	r2, r2
 801a072:	4611      	mov	r1, r2
 801a074:	2001      	movs	r0, #1
 801a076:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a078:	687b      	ldr	r3, [r7, #4]
 801a07a:	7cdb      	ldrb	r3, [r3, #19]
 801a07c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a080:	6939      	ldr	r1, [r7, #16]
 801a082:	4618      	mov	r0, r3
 801a084:	f7fe f8a6 	bl	80181d4 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801a088:	683b      	ldr	r3, [r7, #0]
 801a08a:	7bfa      	ldrb	r2, [r7, #15]
 801a08c:	701a      	strb	r2, [r3, #0]
    return true;
 801a08e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a090:	4618      	mov	r0, r3
 801a092:	371c      	adds	r7, #28
 801a094:	46bd      	mov	sp, r7
 801a096:	bd90      	pop	{r4, r7, pc}
 801a098:	080233a4 	.word	0x080233a4
 801a09c:	000927c0 	.word	0x000927c0
 801a0a0:	370870a0 	.word	0x370870a0
 801a0a4:	08023320 	.word	0x08023320
 801a0a8:	08023394 	.word	0x08023394
 801a0ac:	08023384 	.word	0x08023384

0801a0b0 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a0b0:	b590      	push	{r4, r7, lr}
 801a0b2:	b093      	sub	sp, #76	@ 0x4c
 801a0b4:	af0a      	add	r7, sp, #40	@ 0x28
 801a0b6:	60f8      	str	r0, [r7, #12]
 801a0b8:	60b9      	str	r1, [r7, #8]
 801a0ba:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801a0bc:	68fb      	ldr	r3, [r7, #12]
 801a0be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a0c2:	461a      	mov	r2, r3
 801a0c4:	4b49      	ldr	r3, [pc, #292]	@ (801a1ec <RegionUS915TxConfig+0x13c>)
 801a0c6:	5c9b      	ldrb	r3, [r3, r2]
 801a0c8:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801a0ca:	68fb      	ldr	r3, [r7, #12]
 801a0cc:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a0d0:	4b47      	ldr	r3, [pc, #284]	@ (801a1f0 <RegionUS915TxConfig+0x140>)
 801a0d2:	681a      	ldr	r2, [r3, #0]
 801a0d4:	4b47      	ldr	r3, [pc, #284]	@ (801a1f4 <RegionUS915TxConfig+0x144>)
 801a0d6:	6819      	ldr	r1, [r3, #0]
 801a0d8:	68fb      	ldr	r3, [r7, #12]
 801a0da:	781b      	ldrb	r3, [r3, #0]
 801a0dc:	461c      	mov	r4, r3
 801a0de:	4623      	mov	r3, r4
 801a0e0:	005b      	lsls	r3, r3, #1
 801a0e2:	4423      	add	r3, r4
 801a0e4:	009b      	lsls	r3, r3, #2
 801a0e6:	440b      	add	r3, r1
 801a0e8:	3309      	adds	r3, #9
 801a0ea:	781b      	ldrb	r3, [r3, #0]
 801a0ec:	4619      	mov	r1, r3
 801a0ee:	460b      	mov	r3, r1
 801a0f0:	005b      	lsls	r3, r3, #1
 801a0f2:	440b      	add	r3, r1
 801a0f4:	00db      	lsls	r3, r3, #3
 801a0f6:	4413      	add	r3, r2
 801a0f8:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801a0fc:	68fb      	ldr	r3, [r7, #12]
 801a0fe:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a102:	4b3c      	ldr	r3, [pc, #240]	@ (801a1f4 <RegionUS915TxConfig+0x144>)
 801a104:	681b      	ldr	r3, [r3, #0]
 801a106:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a10a:	f7ff fa4f 	bl	80195ac <LimitTxPower>
 801a10e:	4603      	mov	r3, r0
 801a110:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801a112:	68fb      	ldr	r3, [r7, #12]
 801a114:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a118:	4937      	ldr	r1, [pc, #220]	@ (801a1f8 <RegionUS915TxConfig+0x148>)
 801a11a:	4618      	mov	r0, r3
 801a11c:	f7fe f83c 	bl	8018198 <RegionCommonGetBandwidth>
 801a120:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801a122:	2300      	movs	r3, #0
 801a124:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801a126:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a12a:	f04f 0200 	mov.w	r2, #0
 801a12e:	4933      	ldr	r1, [pc, #204]	@ (801a1fc <RegionUS915TxConfig+0x14c>)
 801a130:	4618      	mov	r0, r3
 801a132:	f7fd fe8d 	bl	8017e50 <RegionCommonComputeTxPower>
 801a136:	4603      	mov	r3, r0
 801a138:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801a13a:	4b31      	ldr	r3, [pc, #196]	@ (801a200 <RegionUS915TxConfig+0x150>)
 801a13c:	68da      	ldr	r2, [r3, #12]
 801a13e:	4b2d      	ldr	r3, [pc, #180]	@ (801a1f4 <RegionUS915TxConfig+0x144>)
 801a140:	6819      	ldr	r1, [r3, #0]
 801a142:	68fb      	ldr	r3, [r7, #12]
 801a144:	781b      	ldrb	r3, [r3, #0]
 801a146:	4618      	mov	r0, r3
 801a148:	4603      	mov	r3, r0
 801a14a:	005b      	lsls	r3, r3, #1
 801a14c:	4403      	add	r3, r0
 801a14e:	009b      	lsls	r3, r3, #2
 801a150:	440b      	add	r3, r1
 801a152:	681b      	ldr	r3, [r3, #0]
 801a154:	4618      	mov	r0, r3
 801a156:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801a158:	4b29      	ldr	r3, [pc, #164]	@ (801a200 <RegionUS915TxConfig+0x150>)
 801a15a:	69dc      	ldr	r4, [r3, #28]
 801a15c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a160:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a164:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801a168:	9208      	str	r2, [sp, #32]
 801a16a:	2200      	movs	r2, #0
 801a16c:	9207      	str	r2, [sp, #28]
 801a16e:	2200      	movs	r2, #0
 801a170:	9206      	str	r2, [sp, #24]
 801a172:	2200      	movs	r2, #0
 801a174:	9205      	str	r2, [sp, #20]
 801a176:	2201      	movs	r2, #1
 801a178:	9204      	str	r2, [sp, #16]
 801a17a:	2200      	movs	r2, #0
 801a17c:	9203      	str	r2, [sp, #12]
 801a17e:	2208      	movs	r2, #8
 801a180:	9202      	str	r2, [sp, #8]
 801a182:	2201      	movs	r2, #1
 801a184:	9201      	str	r2, [sp, #4]
 801a186:	9300      	str	r3, [sp, #0]
 801a188:	69bb      	ldr	r3, [r7, #24]
 801a18a:	2200      	movs	r2, #0
 801a18c:	2001      	movs	r0, #1
 801a18e:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801a190:	4b18      	ldr	r3, [pc, #96]	@ (801a1f4 <RegionUS915TxConfig+0x144>)
 801a192:	681a      	ldr	r2, [r3, #0]
 801a194:	68fb      	ldr	r3, [r7, #12]
 801a196:	781b      	ldrb	r3, [r3, #0]
 801a198:	4619      	mov	r1, r3
 801a19a:	460b      	mov	r3, r1
 801a19c:	005b      	lsls	r3, r3, #1
 801a19e:	440b      	add	r3, r1
 801a1a0:	009b      	lsls	r3, r3, #2
 801a1a2:	4413      	add	r3, r2
 801a1a4:	681a      	ldr	r2, [r3, #0]
 801a1a6:	68fb      	ldr	r3, [r7, #12]
 801a1a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a1ac:	4619      	mov	r1, r3
 801a1ae:	4610      	mov	r0, r2
 801a1b0:	f7fe f842 	bl	8018238 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801a1b4:	4b12      	ldr	r3, [pc, #72]	@ (801a200 <RegionUS915TxConfig+0x150>)
 801a1b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a1b8:	68fa      	ldr	r2, [r7, #12]
 801a1ba:	8992      	ldrh	r2, [r2, #12]
 801a1bc:	b2d2      	uxtb	r2, r2
 801a1be:	4611      	mov	r1, r2
 801a1c0:	2001      	movs	r0, #1
 801a1c2:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801a1c4:	68fb      	ldr	r3, [r7, #12]
 801a1c6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	899b      	ldrh	r3, [r3, #12]
 801a1ce:	4619      	mov	r1, r3
 801a1d0:	4610      	mov	r0, r2
 801a1d2:	f7ff fa65 	bl	80196a0 <GetTimeOnAir>
 801a1d6:	4602      	mov	r2, r0
 801a1d8:	687b      	ldr	r3, [r7, #4]
 801a1da:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801a1dc:	68bb      	ldr	r3, [r7, #8]
 801a1de:	7fba      	ldrb	r2, [r7, #30]
 801a1e0:	701a      	strb	r2, [r3, #0]
    return true;
 801a1e2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a1e4:	4618      	mov	r0, r3
 801a1e6:	3724      	adds	r7, #36	@ 0x24
 801a1e8:	46bd      	mov	sp, r7
 801a1ea:	bd90      	pop	{r4, r7, pc}
 801a1ec:	08023320 	.word	0x08023320
 801a1f0:	20001fac 	.word	0x20001fac
 801a1f4:	20001fa8 	.word	0x20001fa8
 801a1f8:	08023330 	.word	0x08023330
 801a1fc:	41f00000 	.word	0x41f00000
 801a200:	080233a4 	.word	0x080233a4

0801a204 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a204:	b590      	push	{r4, r7, lr}
 801a206:	b097      	sub	sp, #92	@ 0x5c
 801a208:	af00      	add	r7, sp, #0
 801a20a:	60f8      	str	r0, [r7, #12]
 801a20c:	60b9      	str	r1, [r7, #8]
 801a20e:	607a      	str	r2, [r7, #4]
 801a210:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801a212:	2307      	movs	r3, #7
 801a214:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801a218:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a21c:	2200      	movs	r2, #0
 801a21e:	601a      	str	r2, [r3, #0]
 801a220:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801a222:	2300      	movs	r3, #0
 801a224:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801a228:	2300      	movs	r3, #0
 801a22a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801a22e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a232:	2200      	movs	r2, #0
 801a234:	601a      	str	r2, [r3, #0]
 801a236:	605a      	str	r2, [r3, #4]
 801a238:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a23a:	4b97      	ldr	r3, [pc, #604]	@ (801a498 <RegionUS915LinkAdrReq+0x294>)
 801a23c:	681b      	ldr	r3, [r3, #0]
 801a23e:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 801a242:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a246:	2206      	movs	r2, #6
 801a248:	4618      	mov	r0, r3
 801a24a:	f7fd fb29 	bl	80178a0 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a24e:	e11b      	b.n	801a488 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801a250:	68fb      	ldr	r3, [r7, #12]
 801a252:	685a      	ldr	r2, [r3, #4]
 801a254:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801a258:	4413      	add	r3, r2
 801a25a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801a25e:	4611      	mov	r1, r2
 801a260:	4618      	mov	r0, r3
 801a262:	f7fd fc3d 	bl	8017ae0 <RegionCommonParseLinkAdrReq>
 801a266:	4603      	mov	r3, r0
 801a268:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801a26c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a270:	2b00      	cmp	r3, #0
 801a272:	f000 8113 	beq.w	801a49c <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801a276:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a27a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a27e:	4413      	add	r3, r2
 801a280:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801a284:	2307      	movs	r3, #7
 801a286:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801a28a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a28e:	2b06      	cmp	r3, #6
 801a290:	d116      	bne.n	801a2c0 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801a292:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a296:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801a29a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a29e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801a2a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a2a6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801a2aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a2ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a2b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a2b6:	b2db      	uxtb	r3, r3
 801a2b8:	b29b      	uxth	r3, r3
 801a2ba:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a2be:	e0e3      	b.n	801a488 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801a2c0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a2c4:	2b07      	cmp	r3, #7
 801a2c6:	d112      	bne.n	801a2ee <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801a2c8:	2300      	movs	r3, #0
 801a2ca:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 801a2ce:	2300      	movs	r3, #0
 801a2d0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801a2d4:	2300      	movs	r3, #0
 801a2d6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 801a2da:	2300      	movs	r3, #0
 801a2dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a2e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a2e4:	b2db      	uxtb	r3, r3
 801a2e6:	b29b      	uxth	r3, r3
 801a2e8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a2ec:	e0cc      	b.n	801a488 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801a2ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a2f2:	2b05      	cmp	r3, #5
 801a2f4:	f040 80bf 	bne.w	801a476 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801a2f8:	2301      	movs	r3, #1
 801a2fa:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801a2fe:	2300      	movs	r3, #0
 801a300:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801a304:	2300      	movs	r3, #0
 801a306:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a30a:	e0ae      	b.n	801a46a <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801a30c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a310:	b2da      	uxtb	r2, r3
 801a312:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a316:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a31a:	fa01 f303 	lsl.w	r3, r1, r3
 801a31e:	4013      	ands	r3, r2
 801a320:	2b00      	cmp	r3, #0
 801a322:	d04d      	beq.n	801a3c0 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801a324:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a328:	f003 0301 	and.w	r3, r3, #1
 801a32c:	b2db      	uxtb	r3, r3
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d120      	bne.n	801a374 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801a332:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a336:	005b      	lsls	r3, r3, #1
 801a338:	3358      	adds	r3, #88	@ 0x58
 801a33a:	443b      	add	r3, r7
 801a33c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a340:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a344:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801a348:	b292      	uxth	r2, r2
 801a34a:	005b      	lsls	r3, r3, #1
 801a34c:	3358      	adds	r3, #88	@ 0x58
 801a34e:	443b      	add	r3, r7
 801a350:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a354:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a358:	b21a      	sxth	r2, r3
 801a35a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a35e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a362:	fa01 f303 	lsl.w	r3, r1, r3
 801a366:	b21b      	sxth	r3, r3
 801a368:	4313      	orrs	r3, r2
 801a36a:	b21b      	sxth	r3, r3
 801a36c:	b29b      	uxth	r3, r3
 801a36e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a372:	e075      	b.n	801a460 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801a374:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a378:	005b      	lsls	r3, r3, #1
 801a37a:	3358      	adds	r3, #88	@ 0x58
 801a37c:	443b      	add	r3, r7
 801a37e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a382:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a386:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801a38a:	b292      	uxth	r2, r2
 801a38c:	005b      	lsls	r3, r3, #1
 801a38e:	3358      	adds	r3, #88	@ 0x58
 801a390:	443b      	add	r3, r7
 801a392:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a396:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a39a:	b21a      	sxth	r2, r3
 801a39c:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a3a0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a3a4:	fa01 f303 	lsl.w	r3, r1, r3
 801a3a8:	b21b      	sxth	r3, r3
 801a3aa:	4313      	orrs	r3, r2
 801a3ac:	b21b      	sxth	r3, r3
 801a3ae:	b29b      	uxth	r3, r3
 801a3b0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a3b4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a3b8:	3301      	adds	r3, #1
 801a3ba:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801a3be:	e04f      	b.n	801a460 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801a3c0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a3c4:	f003 0301 	and.w	r3, r3, #1
 801a3c8:	b2db      	uxtb	r3, r3
 801a3ca:	2b00      	cmp	r3, #0
 801a3cc:	d122      	bne.n	801a414 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801a3ce:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a3d2:	005b      	lsls	r3, r3, #1
 801a3d4:	3358      	adds	r3, #88	@ 0x58
 801a3d6:	443b      	add	r3, r7
 801a3d8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a3dc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a3e0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801a3e4:	b292      	uxth	r2, r2
 801a3e6:	005b      	lsls	r3, r3, #1
 801a3e8:	3358      	adds	r3, #88	@ 0x58
 801a3ea:	443b      	add	r3, r7
 801a3ec:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a3f0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a3f4:	b21a      	sxth	r2, r3
 801a3f6:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a3fa:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a3fe:	fa01 f303 	lsl.w	r3, r1, r3
 801a402:	b21b      	sxth	r3, r3
 801a404:	43db      	mvns	r3, r3
 801a406:	b21b      	sxth	r3, r3
 801a408:	4013      	ands	r3, r2
 801a40a:	b21b      	sxth	r3, r3
 801a40c:	b29b      	uxth	r3, r3
 801a40e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a412:	e025      	b.n	801a460 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801a414:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a418:	005b      	lsls	r3, r3, #1
 801a41a:	3358      	adds	r3, #88	@ 0x58
 801a41c:	443b      	add	r3, r7
 801a41e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a422:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a426:	b2d2      	uxtb	r2, r2
 801a428:	b292      	uxth	r2, r2
 801a42a:	005b      	lsls	r3, r3, #1
 801a42c:	3358      	adds	r3, #88	@ 0x58
 801a42e:	443b      	add	r3, r7
 801a430:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a434:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a438:	b21a      	sxth	r2, r3
 801a43a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a43e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a442:	fa01 f303 	lsl.w	r3, r1, r3
 801a446:	b21b      	sxth	r3, r3
 801a448:	43db      	mvns	r3, r3
 801a44a:	b21b      	sxth	r3, r3
 801a44c:	4013      	ands	r3, r2
 801a44e:	b21b      	sxth	r3, r3
 801a450:	b29b      	uxth	r3, r3
 801a452:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a456:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a45a:	3301      	adds	r3, #1
 801a45c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801a460:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a464:	3301      	adds	r3, #1
 801a466:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a46a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a46e:	2b07      	cmp	r3, #7
 801a470:	f67f af4c 	bls.w	801a30c <RegionUS915LinkAdrReq+0x108>
 801a474:	e008      	b.n	801a488 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801a476:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a47a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801a47e:	005b      	lsls	r3, r3, #1
 801a480:	3358      	adds	r3, #88	@ 0x58
 801a482:	443b      	add	r3, r7
 801a484:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a488:	68fb      	ldr	r3, [r7, #12]
 801a48a:	7a1b      	ldrb	r3, [r3, #8]
 801a48c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a490:	429a      	cmp	r2, r3
 801a492:	f4ff aedd 	bcc.w	801a250 <RegionUS915LinkAdrReq+0x4c>
 801a496:	e002      	b.n	801a49e <RegionUS915LinkAdrReq+0x29a>
 801a498:	20001fa8 	.word	0x20001fa8
            break; // break loop, since no more request has been found
 801a49c:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801a49e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801a4a2:	2b03      	cmp	r3, #3
 801a4a4:	dc0f      	bgt.n	801a4c6 <RegionUS915LinkAdrReq+0x2c2>
 801a4a6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a4aa:	2204      	movs	r2, #4
 801a4ac:	2100      	movs	r1, #0
 801a4ae:	4618      	mov	r0, r3
 801a4b0:	f7fd f9ca 	bl	8017848 <RegionCommonCountChannels>
 801a4b4:	4603      	mov	r3, r0
 801a4b6:	2b01      	cmp	r3, #1
 801a4b8:	d805      	bhi.n	801a4c6 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801a4ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a4be:	f023 0301 	bic.w	r3, r3, #1
 801a4c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801a4c6:	2302      	movs	r3, #2
 801a4c8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801a4cc:	68fb      	ldr	r3, [r7, #12]
 801a4ce:	7a5b      	ldrb	r3, [r3, #9]
 801a4d0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801a4d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801a4d8:	4618      	mov	r0, r3
 801a4da:	f7ff f911 	bl	8019700 <RegionUS915GetPhyParam>
 801a4de:	4603      	mov	r3, r0
 801a4e0:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801a4e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a4e6:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801a4e8:	68fb      	ldr	r3, [r7, #12]
 801a4ea:	7a9b      	ldrb	r3, [r3, #10]
 801a4ec:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801a4ee:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801a4f2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801a4f4:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 801a4f8:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801a4fa:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801a4fe:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801a500:	68fb      	ldr	r3, [r7, #12]
 801a502:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801a506:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801a508:	68fb      	ldr	r3, [r7, #12]
 801a50a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801a50e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801a510:	68fb      	ldr	r3, [r7, #12]
 801a512:	7b5b      	ldrb	r3, [r3, #13]
 801a514:	b25b      	sxtb	r3, r3
 801a516:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801a518:	2348      	movs	r3, #72	@ 0x48
 801a51a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801a51e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a522:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801a524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a526:	b25b      	sxtb	r3, r3
 801a528:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801a52c:	2304      	movs	r3, #4
 801a52e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801a532:	4b3f      	ldr	r3, [pc, #252]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a534:	681b      	ldr	r3, [r3, #0]
 801a536:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801a538:	230e      	movs	r3, #14
 801a53a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801a53e:	2300      	movs	r3, #0
 801a540:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801a544:	68fb      	ldr	r3, [r7, #12]
 801a546:	681b      	ldr	r3, [r3, #0]
 801a548:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801a54a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801a54e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a552:	1c9a      	adds	r2, r3, #2
 801a554:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a558:	1c59      	adds	r1, r3, #1
 801a55a:	f107 0014 	add.w	r0, r7, #20
 801a55e:	4623      	mov	r3, r4
 801a560:	f7fd fb0f 	bl	8017b82 <RegionCommonLinkAdrReqVerifyParams>
 801a564:	4603      	mov	r3, r0
 801a566:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801a56a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a56e:	2b07      	cmp	r3, #7
 801a570:	d147      	bne.n	801a602 <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801a572:	4b2f      	ldr	r3, [pc, #188]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a574:	681b      	ldr	r3, [r3, #0]
 801a576:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a57a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801a57e:	2206      	movs	r2, #6
 801a580:	4618      	mov	r0, r3
 801a582:	f7fd f98d 	bl	80178a0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801a586:	4b2b      	ldr	r3, [pc, #172]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a588:	681b      	ldr	r3, [r3, #0]
 801a58a:	8819      	ldrh	r1, [r3, #0]
 801a58c:	4b28      	ldr	r3, [pc, #160]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a58e:	681b      	ldr	r3, [r3, #0]
 801a590:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 801a594:	4b27      	ldr	r3, [pc, #156]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a596:	681b      	ldr	r3, [r3, #0]
 801a598:	400a      	ands	r2, r1
 801a59a:	b292      	uxth	r2, r2
 801a59c:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801a59e:	4b25      	ldr	r3, [pc, #148]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5a0:	681b      	ldr	r3, [r3, #0]
 801a5a2:	8859      	ldrh	r1, [r3, #2]
 801a5a4:	4b22      	ldr	r3, [pc, #136]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a5a6:	681b      	ldr	r3, [r3, #0]
 801a5a8:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 801a5ac:	4b21      	ldr	r3, [pc, #132]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5ae:	681b      	ldr	r3, [r3, #0]
 801a5b0:	400a      	ands	r2, r1
 801a5b2:	b292      	uxth	r2, r2
 801a5b4:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801a5b6:	4b1f      	ldr	r3, [pc, #124]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5b8:	681b      	ldr	r3, [r3, #0]
 801a5ba:	8899      	ldrh	r1, [r3, #4]
 801a5bc:	4b1c      	ldr	r3, [pc, #112]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a5be:	681b      	ldr	r3, [r3, #0]
 801a5c0:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 801a5c4:	4b1b      	ldr	r3, [pc, #108]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5c6:	681b      	ldr	r3, [r3, #0]
 801a5c8:	400a      	ands	r2, r1
 801a5ca:	b292      	uxth	r2, r2
 801a5cc:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801a5ce:	4b19      	ldr	r3, [pc, #100]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5d0:	681b      	ldr	r3, [r3, #0]
 801a5d2:	88d9      	ldrh	r1, [r3, #6]
 801a5d4:	4b16      	ldr	r3, [pc, #88]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a5d6:	681b      	ldr	r3, [r3, #0]
 801a5d8:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 801a5dc:	4b15      	ldr	r3, [pc, #84]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5de:	681b      	ldr	r3, [r3, #0]
 801a5e0:	400a      	ands	r2, r1
 801a5e2:	b292      	uxth	r2, r2
 801a5e4:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801a5e6:	4b12      	ldr	r3, [pc, #72]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a5e8:	681a      	ldr	r2, [r3, #0]
 801a5ea:	4b12      	ldr	r3, [pc, #72]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5ec:	681b      	ldr	r3, [r3, #0]
 801a5ee:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801a5f2:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801a5f4:	4b0e      	ldr	r3, [pc, #56]	@ (801a630 <RegionUS915LinkAdrReq+0x42c>)
 801a5f6:	681a      	ldr	r2, [r3, #0]
 801a5f8:	4b0e      	ldr	r3, [pc, #56]	@ (801a634 <RegionUS915LinkAdrReq+0x430>)
 801a5fa:	681b      	ldr	r3, [r3, #0]
 801a5fc:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 801a600:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801a602:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801a606:	68bb      	ldr	r3, [r7, #8]
 801a608:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801a60a:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801a60e:	687b      	ldr	r3, [r7, #4]
 801a610:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801a612:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801a616:	683b      	ldr	r3, [r7, #0]
 801a618:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801a61a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a61c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a620:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801a622:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801a626:	4618      	mov	r0, r3
 801a628:	375c      	adds	r7, #92	@ 0x5c
 801a62a:	46bd      	mov	sp, r7
 801a62c:	bd90      	pop	{r4, r7, pc}
 801a62e:	bf00      	nop
 801a630:	20001fa8 	.word	0x20001fa8
 801a634:	20001fa4 	.word	0x20001fa4

0801a638 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801a638:	b580      	push	{r7, lr}
 801a63a:	b084      	sub	sp, #16
 801a63c:	af00      	add	r7, sp, #0
 801a63e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801a640:	2307      	movs	r3, #7
 801a642:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801a644:	687b      	ldr	r3, [r7, #4]
 801a646:	685b      	ldr	r3, [r3, #4]
 801a648:	4618      	mov	r0, r3
 801a64a:	f7fe ffe5 	bl	8019618 <VerifyRfFreq>
 801a64e:	4603      	mov	r3, r0
 801a650:	f083 0301 	eor.w	r3, r3, #1
 801a654:	b2db      	uxtb	r3, r3
 801a656:	2b00      	cmp	r3, #0
 801a658:	d003      	beq.n	801a662 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801a65a:	7bfb      	ldrb	r3, [r7, #15]
 801a65c:	f023 0301 	bic.w	r3, r3, #1
 801a660:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801a662:	687b      	ldr	r3, [r7, #4]
 801a664:	f993 3000 	ldrsb.w	r3, [r3]
 801a668:	220d      	movs	r2, #13
 801a66a:	2108      	movs	r1, #8
 801a66c:	4618      	mov	r0, r3
 801a66e:	f7fd f89a 	bl	80177a6 <RegionCommonValueInRange>
 801a672:	4603      	mov	r3, r0
 801a674:	2b00      	cmp	r3, #0
 801a676:	d103      	bne.n	801a680 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801a678:	7bfb      	ldrb	r3, [r7, #15]
 801a67a:	f023 0302 	bic.w	r3, r3, #2
 801a67e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801a680:	687b      	ldr	r3, [r7, #4]
 801a682:	f993 3000 	ldrsb.w	r3, [r3]
 801a686:	2207      	movs	r2, #7
 801a688:	2105      	movs	r1, #5
 801a68a:	4618      	mov	r0, r3
 801a68c:	f7fd f88b 	bl	80177a6 <RegionCommonValueInRange>
 801a690:	4603      	mov	r3, r0
 801a692:	2b01      	cmp	r3, #1
 801a694:	d004      	beq.n	801a6a0 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801a696:	687b      	ldr	r3, [r7, #4]
 801a698:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801a69c:	2b0d      	cmp	r3, #13
 801a69e:	dd03      	ble.n	801a6a8 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801a6a0:	7bfb      	ldrb	r3, [r7, #15]
 801a6a2:	f023 0302 	bic.w	r3, r3, #2
 801a6a6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801a6a8:	687b      	ldr	r3, [r7, #4]
 801a6aa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a6ae:	2203      	movs	r2, #3
 801a6b0:	2100      	movs	r1, #0
 801a6b2:	4618      	mov	r0, r3
 801a6b4:	f7fd f877 	bl	80177a6 <RegionCommonValueInRange>
 801a6b8:	4603      	mov	r3, r0
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	d103      	bne.n	801a6c6 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801a6be:	7bfb      	ldrb	r3, [r7, #15]
 801a6c0:	f023 0304 	bic.w	r3, r3, #4
 801a6c4:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801a6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 801a6c8:	4618      	mov	r0, r3
 801a6ca:	3710      	adds	r7, #16
 801a6cc:	46bd      	mov	sp, r7
 801a6ce:	bd80      	pop	{r7, pc}

0801a6d0 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801a6d0:	b480      	push	{r7}
 801a6d2:	b083      	sub	sp, #12
 801a6d4:	af00      	add	r7, sp, #0
 801a6d6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a6d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a6dc:	4618      	mov	r0, r3
 801a6de:	370c      	adds	r7, #12
 801a6e0:	46bd      	mov	sp, r7
 801a6e2:	bc80      	pop	{r7}
 801a6e4:	4770      	bx	lr

0801a6e6 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801a6e6:	b480      	push	{r7}
 801a6e8:	b083      	sub	sp, #12
 801a6ea:	af00      	add	r7, sp, #0
 801a6ec:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a6ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a6f2:	4618      	mov	r0, r3
 801a6f4:	370c      	adds	r7, #12
 801a6f6:	46bd      	mov	sp, r7
 801a6f8:	bc80      	pop	{r7}
 801a6fa:	4770      	bx	lr

0801a6fc <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801a6fc:	b480      	push	{r7}
 801a6fe:	b083      	sub	sp, #12
 801a700:	af00      	add	r7, sp, #0
 801a702:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a704:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a708:	4618      	mov	r0, r3
 801a70a:	370c      	adds	r7, #12
 801a70c:	46bd      	mov	sp, r7
 801a70e:	bc80      	pop	{r7}
 801a710:	4770      	bx	lr
	...

0801a714 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801a714:	b480      	push	{r7}
 801a716:	b083      	sub	sp, #12
 801a718:	af00      	add	r7, sp, #0
 801a71a:	4603      	mov	r3, r0
 801a71c:	460a      	mov	r2, r1
 801a71e:	71fb      	strb	r3, [r7, #7]
 801a720:	4613      	mov	r3, r2
 801a722:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801a724:	79bb      	ldrb	r3, [r7, #6]
 801a726:	2b00      	cmp	r3, #0
 801a728:	d106      	bne.n	801a738 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801a72a:	4b13      	ldr	r3, [pc, #76]	@ (801a778 <RegionUS915AlternateDr+0x64>)
 801a72c:	681b      	ldr	r3, [r3, #0]
 801a72e:	7b5a      	ldrb	r2, [r3, #13]
 801a730:	3201      	adds	r2, #1
 801a732:	b2d2      	uxtb	r2, r2
 801a734:	735a      	strb	r2, [r3, #13]
 801a736:	e005      	b.n	801a744 <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801a738:	4b0f      	ldr	r3, [pc, #60]	@ (801a778 <RegionUS915AlternateDr+0x64>)
 801a73a:	681b      	ldr	r3, [r3, #0]
 801a73c:	7b5a      	ldrb	r2, [r3, #13]
 801a73e:	3a01      	subs	r2, #1
 801a740:	b2d2      	uxtb	r2, r2
 801a742:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801a744:	4b0c      	ldr	r3, [pc, #48]	@ (801a778 <RegionUS915AlternateDr+0x64>)
 801a746:	681b      	ldr	r3, [r3, #0]
 801a748:	7b5a      	ldrb	r2, [r3, #13]
 801a74a:	4b0c      	ldr	r3, [pc, #48]	@ (801a77c <RegionUS915AlternateDr+0x68>)
 801a74c:	fba3 1302 	umull	r1, r3, r3, r2
 801a750:	0859      	lsrs	r1, r3, #1
 801a752:	460b      	mov	r3, r1
 801a754:	00db      	lsls	r3, r3, #3
 801a756:	440b      	add	r3, r1
 801a758:	1ad3      	subs	r3, r2, r3
 801a75a:	b2db      	uxtb	r3, r3
 801a75c:	2b00      	cmp	r3, #0
 801a75e:	d102      	bne.n	801a766 <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801a760:	2304      	movs	r3, #4
 801a762:	71fb      	strb	r3, [r7, #7]
 801a764:	e001      	b.n	801a76a <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801a766:	2300      	movs	r3, #0
 801a768:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801a76a:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801a76e:	4618      	mov	r0, r3
 801a770:	370c      	adds	r7, #12
 801a772:	46bd      	mov	sp, r7
 801a774:	bc80      	pop	{r7}
 801a776:	4770      	bx	lr
 801a778:	20001fa4 	.word	0x20001fa4
 801a77c:	38e38e39 	.word	0x38e38e39

0801a780 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801a780:	b580      	push	{r7, lr}
 801a782:	b0a8      	sub	sp, #160	@ 0xa0
 801a784:	af02      	add	r7, sp, #8
 801a786:	60f8      	str	r0, [r7, #12]
 801a788:	60b9      	str	r1, [r7, #8]
 801a78a:	607a      	str	r2, [r7, #4]
 801a78c:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801a78e:	2300      	movs	r3, #0
 801a790:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801a794:	2300      	movs	r3, #0
 801a796:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801a79a:	2300      	movs	r3, #0
 801a79c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a79e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801a7a2:	2244      	movs	r2, #68	@ 0x44
 801a7a4:	2100      	movs	r1, #0
 801a7a6:	4618      	mov	r0, r3
 801a7a8:	f005 fea3 	bl	80204f2 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801a7ac:	230c      	movs	r3, #12
 801a7ae:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801a7b2:	4b67      	ldr	r3, [pc, #412]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a7b4:	681b      	ldr	r3, [r3, #0]
 801a7b6:	2204      	movs	r2, #4
 801a7b8:	2100      	movs	r1, #0
 801a7ba:	4618      	mov	r0, r3
 801a7bc:	f7fd f844 	bl	8017848 <RegionCommonCountChannels>
 801a7c0:	4603      	mov	r3, r0
 801a7c2:	2b00      	cmp	r3, #0
 801a7c4:	d10e      	bne.n	801a7e4 <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801a7c6:	4b62      	ldr	r3, [pc, #392]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a7c8:	681b      	ldr	r3, [r3, #0]
 801a7ca:	4618      	mov	r0, r3
 801a7cc:	4b61      	ldr	r3, [pc, #388]	@ (801a954 <RegionUS915NextChannel+0x1d4>)
 801a7ce:	681b      	ldr	r3, [r3, #0]
 801a7d0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a7d4:	2204      	movs	r2, #4
 801a7d6:	4619      	mov	r1, r3
 801a7d8:	f7fd f862 	bl	80178a0 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a7dc:	4b5c      	ldr	r3, [pc, #368]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a7de:	681b      	ldr	r3, [r3, #0]
 801a7e0:	2200      	movs	r2, #0
 801a7e2:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801a7e4:	68fb      	ldr	r3, [r7, #12]
 801a7e6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a7ea:	2b03      	cmp	r3, #3
 801a7ec:	dd0c      	ble.n	801a808 <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801a7ee:	4b58      	ldr	r3, [pc, #352]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a7f0:	681b      	ldr	r3, [r3, #0]
 801a7f2:	891b      	ldrh	r3, [r3, #8]
 801a7f4:	b2db      	uxtb	r3, r3
 801a7f6:	2b00      	cmp	r3, #0
 801a7f8:	d106      	bne.n	801a808 <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801a7fa:	4b56      	ldr	r3, [pc, #344]	@ (801a954 <RegionUS915NextChannel+0x1d4>)
 801a7fc:	681a      	ldr	r2, [r3, #0]
 801a7fe:	4b54      	ldr	r3, [pc, #336]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a800:	681b      	ldr	r3, [r3, #0]
 801a802:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801a806:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801a808:	68fb      	ldr	r3, [r7, #12]
 801a80a:	7a5b      	ldrb	r3, [r3, #9]
 801a80c:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801a80e:	68fb      	ldr	r3, [r7, #12]
 801a810:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a814:	b2db      	uxtb	r3, r3
 801a816:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801a818:	4b4d      	ldr	r3, [pc, #308]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a81a:	681b      	ldr	r3, [r3, #0]
 801a81c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801a81e:	4b4d      	ldr	r3, [pc, #308]	@ (801a954 <RegionUS915NextChannel+0x1d4>)
 801a820:	681b      	ldr	r3, [r3, #0]
 801a822:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 801a824:	4b4c      	ldr	r3, [pc, #304]	@ (801a958 <RegionUS915NextChannel+0x1d8>)
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801a82a:	2348      	movs	r3, #72	@ 0x48
 801a82c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801a82e:	2300      	movs	r3, #0
 801a830:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801a832:	68fb      	ldr	r3, [r7, #12]
 801a834:	681b      	ldr	r3, [r3, #0]
 801a836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801a838:	68fb      	ldr	r3, [r7, #12]
 801a83a:	685b      	ldr	r3, [r3, #4]
 801a83c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801a83e:	68fb      	ldr	r3, [r7, #12]
 801a840:	7a9b      	ldrb	r3, [r3, #10]
 801a842:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801a846:	2301      	movs	r3, #1
 801a848:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801a84c:	f107 0314 	add.w	r3, r7, #20
 801a850:	64bb      	str	r3, [r7, #72]	@ 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801a852:	68fa      	ldr	r2, [r7, #12]
 801a854:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801a858:	320c      	adds	r2, #12
 801a85a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a85e:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801a862:	68fb      	ldr	r3, [r7, #12]
 801a864:	7d1b      	ldrb	r3, [r3, #20]
 801a866:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801a870:	68fb      	ldr	r3, [r7, #12]
 801a872:	8adb      	ldrh	r3, [r3, #22]
 801a874:	4619      	mov	r1, r3
 801a876:	4610      	mov	r0, r2
 801a878:	f7fe ff12 	bl	80196a0 <GetTimeOnAir>
 801a87c:	4603      	mov	r3, r0
 801a87e:	647b      	str	r3, [r7, #68]	@ 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801a880:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801a884:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801a888:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	9301      	str	r3, [sp, #4]
 801a890:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801a894:	9300      	str	r3, [sp, #0]
 801a896:	460b      	mov	r3, r1
 801a898:	6839      	ldr	r1, [r7, #0]
 801a89a:	f7fd fbc8 	bl	801802e <RegionCommonIdentifyChannels>
 801a89e:	4603      	mov	r3, r0
 801a8a0:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801a8a4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801a8a8:	2b00      	cmp	r3, #0
 801a8aa:	d14a      	bne.n	801a942 <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 801a8ac:	68fb      	ldr	r3, [r7, #12]
 801a8ae:	7a5b      	ldrb	r3, [r3, #9]
 801a8b0:	2b00      	cmp	r3, #0
 801a8b2:	d00e      	beq.n	801a8d2 <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801a8b4:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801a8b8:	3b01      	subs	r3, #1
 801a8ba:	4619      	mov	r1, r3
 801a8bc:	2000      	movs	r0, #0
 801a8be:	f000 f89f 	bl	801aa00 <randr>
 801a8c2:	4603      	mov	r3, r0
 801a8c4:	3398      	adds	r3, #152	@ 0x98
 801a8c6:	443b      	add	r3, r7
 801a8c8:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801a8cc:	68bb      	ldr	r3, [r7, #8]
 801a8ce:	701a      	strb	r2, [r3, #0]
 801a8d0:	e02e      	b.n	801a930 <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801a8d2:	68fb      	ldr	r3, [r7, #12]
 801a8d4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d10e      	bne.n	801a8fa <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801a8dc:	4b1c      	ldr	r3, [pc, #112]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a8de:	681b      	ldr	r3, [r3, #0]
 801a8e0:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801a8e2:	4b1b      	ldr	r3, [pc, #108]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a8e4:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801a8e6:	330c      	adds	r3, #12
 801a8e8:	68ba      	ldr	r2, [r7, #8]
 801a8ea:	4619      	mov	r1, r3
 801a8ec:	f7fc fd7a 	bl	80173e4 <RegionBaseUSComputeNext125kHzJoinChannel>
 801a8f0:	4603      	mov	r3, r0
 801a8f2:	2b03      	cmp	r3, #3
 801a8f4:	d11c      	bne.n	801a930 <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801a8f6:	2303      	movs	r3, #3
 801a8f8:	e025      	b.n	801a946 <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801a8fa:	2300      	movs	r3, #0
 801a8fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801a900:	e004      	b.n	801a90c <RegionUS915NextChannel+0x18c>
                {
                    i++;
 801a902:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a906:	3301      	adds	r3, #1
 801a908:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801a90c:	4b10      	ldr	r3, [pc, #64]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	891b      	ldrh	r3, [r3, #8]
 801a912:	b2da      	uxtb	r2, r3
 801a914:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a918:	fa42 f303 	asr.w	r3, r2, r3
 801a91c:	f003 0301 	and.w	r3, r3, #1
 801a920:	2b00      	cmp	r3, #0
 801a922:	d0ee      	beq.n	801a902 <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 801a924:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a928:	3340      	adds	r3, #64	@ 0x40
 801a92a:	b2da      	uxtb	r2, r3
 801a92c:	68bb      	ldr	r3, [r7, #8]
 801a92e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801a930:	4b07      	ldr	r3, [pc, #28]	@ (801a950 <RegionUS915NextChannel+0x1d0>)
 801a932:	681b      	ldr	r3, [r3, #0]
 801a934:	4618      	mov	r0, r3
 801a936:	68bb      	ldr	r3, [r7, #8]
 801a938:	781b      	ldrb	r3, [r3, #0]
 801a93a:	2248      	movs	r2, #72	@ 0x48
 801a93c:	4619      	mov	r1, r3
 801a93e:	f7fc ff4f 	bl	80177e0 <RegionCommonChanDisable>
    }
    return status;
 801a942:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801a946:	4618      	mov	r0, r3
 801a948:	3798      	adds	r7, #152	@ 0x98
 801a94a:	46bd      	mov	sp, r7
 801a94c:	bd80      	pop	{r7, pc}
 801a94e:	bf00      	nop
 801a950:	20001fa4 	.word	0x20001fa4
 801a954:	20001fa8 	.word	0x20001fa8
 801a958:	20001fac 	.word	0x20001fac

0801a95c <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801a95c:	b480      	push	{r7}
 801a95e:	b085      	sub	sp, #20
 801a960:	af00      	add	r7, sp, #0
 801a962:	4603      	mov	r3, r0
 801a964:	71fb      	strb	r3, [r7, #7]
 801a966:	460b      	mov	r3, r1
 801a968:	71bb      	strb	r3, [r7, #6]
 801a96a:	4613      	mov	r3, r2
 801a96c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801a96e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a972:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a976:	4909      	ldr	r1, [pc, #36]	@ (801a99c <RegionUS915ApplyDrOffset+0x40>)
 801a978:	0092      	lsls	r2, r2, #2
 801a97a:	440a      	add	r2, r1
 801a97c:	4413      	add	r3, r2
 801a97e:	781b      	ldrb	r3, [r3, #0]
 801a980:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801a982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a986:	2b00      	cmp	r3, #0
 801a988:	da01      	bge.n	801a98e <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801a98a:	2300      	movs	r3, #0
 801a98c:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801a98e:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801a990:	4618      	mov	r0, r3
 801a992:	3714      	adds	r7, #20
 801a994:	46bd      	mov	sp, r7
 801a996:	bc80      	pop	{r7}
 801a998:	4770      	bx	lr
 801a99a:	bf00      	nop
 801a99c:	08023370 	.word	0x08023370

0801a9a0 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801a9a0:	b480      	push	{r7}
 801a9a2:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801a9a4:	4b0d      	ldr	r3, [pc, #52]	@ (801a9dc <rand1+0x3c>)
 801a9a6:	681b      	ldr	r3, [r3, #0]
 801a9a8:	4a0d      	ldr	r2, [pc, #52]	@ (801a9e0 <rand1+0x40>)
 801a9aa:	fb02 f303 	mul.w	r3, r2, r3
 801a9ae:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801a9b2:	3339      	adds	r3, #57	@ 0x39
 801a9b4:	4a09      	ldr	r2, [pc, #36]	@ (801a9dc <rand1+0x3c>)
 801a9b6:	6013      	str	r3, [r2, #0]
 801a9b8:	4b08      	ldr	r3, [pc, #32]	@ (801a9dc <rand1+0x3c>)
 801a9ba:	681a      	ldr	r2, [r3, #0]
 801a9bc:	2303      	movs	r3, #3
 801a9be:	fba3 1302 	umull	r1, r3, r3, r2
 801a9c2:	1ad1      	subs	r1, r2, r3
 801a9c4:	0849      	lsrs	r1, r1, #1
 801a9c6:	440b      	add	r3, r1
 801a9c8:	0f99      	lsrs	r1, r3, #30
 801a9ca:	460b      	mov	r3, r1
 801a9cc:	07db      	lsls	r3, r3, #31
 801a9ce:	1a5b      	subs	r3, r3, r1
 801a9d0:	1ad1      	subs	r1, r2, r3
 801a9d2:	460b      	mov	r3, r1
}
 801a9d4:	4618      	mov	r0, r3
 801a9d6:	46bd      	mov	sp, r7
 801a9d8:	bc80      	pop	{r7}
 801a9da:	4770      	bx	lr
 801a9dc:	20000144 	.word	0x20000144
 801a9e0:	41c64e6d 	.word	0x41c64e6d

0801a9e4 <srand1>:

void srand1( uint32_t seed )
{
 801a9e4:	b480      	push	{r7}
 801a9e6:	b083      	sub	sp, #12
 801a9e8:	af00      	add	r7, sp, #0
 801a9ea:	6078      	str	r0, [r7, #4]
    next = seed;
 801a9ec:	4a03      	ldr	r2, [pc, #12]	@ (801a9fc <srand1+0x18>)
 801a9ee:	687b      	ldr	r3, [r7, #4]
 801a9f0:	6013      	str	r3, [r2, #0]
}
 801a9f2:	bf00      	nop
 801a9f4:	370c      	adds	r7, #12
 801a9f6:	46bd      	mov	sp, r7
 801a9f8:	bc80      	pop	{r7}
 801a9fa:	4770      	bx	lr
 801a9fc:	20000144 	.word	0x20000144

0801aa00 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801aa00:	b580      	push	{r7, lr}
 801aa02:	b082      	sub	sp, #8
 801aa04:	af00      	add	r7, sp, #0
 801aa06:	6078      	str	r0, [r7, #4]
 801aa08:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801aa0a:	f7ff ffc9 	bl	801a9a0 <rand1>
 801aa0e:	4602      	mov	r2, r0
 801aa10:	6839      	ldr	r1, [r7, #0]
 801aa12:	687b      	ldr	r3, [r7, #4]
 801aa14:	1acb      	subs	r3, r1, r3
 801aa16:	3301      	adds	r3, #1
 801aa18:	fb92 f1f3 	sdiv	r1, r2, r3
 801aa1c:	fb01 f303 	mul.w	r3, r1, r3
 801aa20:	1ad2      	subs	r2, r2, r3
 801aa22:	687b      	ldr	r3, [r7, #4]
 801aa24:	4413      	add	r3, r2
}
 801aa26:	4618      	mov	r0, r3
 801aa28:	3708      	adds	r7, #8
 801aa2a:	46bd      	mov	sp, r7
 801aa2c:	bd80      	pop	{r7, pc}

0801aa2e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801aa2e:	b480      	push	{r7}
 801aa30:	b085      	sub	sp, #20
 801aa32:	af00      	add	r7, sp, #0
 801aa34:	60f8      	str	r0, [r7, #12]
 801aa36:	60b9      	str	r1, [r7, #8]
 801aa38:	4613      	mov	r3, r2
 801aa3a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801aa3c:	e007      	b.n	801aa4e <memcpy1+0x20>
    {
        *dst++ = *src++;
 801aa3e:	68ba      	ldr	r2, [r7, #8]
 801aa40:	1c53      	adds	r3, r2, #1
 801aa42:	60bb      	str	r3, [r7, #8]
 801aa44:	68fb      	ldr	r3, [r7, #12]
 801aa46:	1c59      	adds	r1, r3, #1
 801aa48:	60f9      	str	r1, [r7, #12]
 801aa4a:	7812      	ldrb	r2, [r2, #0]
 801aa4c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801aa4e:	88fb      	ldrh	r3, [r7, #6]
 801aa50:	1e5a      	subs	r2, r3, #1
 801aa52:	80fa      	strh	r2, [r7, #6]
 801aa54:	2b00      	cmp	r3, #0
 801aa56:	d1f2      	bne.n	801aa3e <memcpy1+0x10>
    }
}
 801aa58:	bf00      	nop
 801aa5a:	bf00      	nop
 801aa5c:	3714      	adds	r7, #20
 801aa5e:	46bd      	mov	sp, r7
 801aa60:	bc80      	pop	{r7}
 801aa62:	4770      	bx	lr

0801aa64 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801aa64:	b480      	push	{r7}
 801aa66:	b085      	sub	sp, #20
 801aa68:	af00      	add	r7, sp, #0
 801aa6a:	60f8      	str	r0, [r7, #12]
 801aa6c:	60b9      	str	r1, [r7, #8]
 801aa6e:	4613      	mov	r3, r2
 801aa70:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801aa72:	88fb      	ldrh	r3, [r7, #6]
 801aa74:	3b01      	subs	r3, #1
 801aa76:	68fa      	ldr	r2, [r7, #12]
 801aa78:	4413      	add	r3, r2
 801aa7a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801aa7c:	e007      	b.n	801aa8e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801aa7e:	68ba      	ldr	r2, [r7, #8]
 801aa80:	1c53      	adds	r3, r2, #1
 801aa82:	60bb      	str	r3, [r7, #8]
 801aa84:	68fb      	ldr	r3, [r7, #12]
 801aa86:	1e59      	subs	r1, r3, #1
 801aa88:	60f9      	str	r1, [r7, #12]
 801aa8a:	7812      	ldrb	r2, [r2, #0]
 801aa8c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801aa8e:	88fb      	ldrh	r3, [r7, #6]
 801aa90:	1e5a      	subs	r2, r3, #1
 801aa92:	80fa      	strh	r2, [r7, #6]
 801aa94:	2b00      	cmp	r3, #0
 801aa96:	d1f2      	bne.n	801aa7e <memcpyr+0x1a>
    }
}
 801aa98:	bf00      	nop
 801aa9a:	bf00      	nop
 801aa9c:	3714      	adds	r7, #20
 801aa9e:	46bd      	mov	sp, r7
 801aaa0:	bc80      	pop	{r7}
 801aaa2:	4770      	bx	lr

0801aaa4 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801aaa4:	b480      	push	{r7}
 801aaa6:	b083      	sub	sp, #12
 801aaa8:	af00      	add	r7, sp, #0
 801aaaa:	6078      	str	r0, [r7, #4]
 801aaac:	460b      	mov	r3, r1
 801aaae:	70fb      	strb	r3, [r7, #3]
 801aab0:	4613      	mov	r3, r2
 801aab2:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801aab4:	e004      	b.n	801aac0 <memset1+0x1c>
    {
        *dst++ = value;
 801aab6:	687b      	ldr	r3, [r7, #4]
 801aab8:	1c5a      	adds	r2, r3, #1
 801aaba:	607a      	str	r2, [r7, #4]
 801aabc:	78fa      	ldrb	r2, [r7, #3]
 801aabe:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801aac0:	883b      	ldrh	r3, [r7, #0]
 801aac2:	1e5a      	subs	r2, r3, #1
 801aac4:	803a      	strh	r2, [r7, #0]
 801aac6:	2b00      	cmp	r3, #0
 801aac8:	d1f5      	bne.n	801aab6 <memset1+0x12>
    }
}
 801aaca:	bf00      	nop
 801aacc:	bf00      	nop
 801aace:	370c      	adds	r7, #12
 801aad0:	46bd      	mov	sp, r7
 801aad2:	bc80      	pop	{r7}
 801aad4:	4770      	bx	lr
	...

0801aad8 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801aad8:	b480      	push	{r7}
 801aada:	b085      	sub	sp, #20
 801aadc:	af00      	add	r7, sp, #0
 801aade:	6078      	str	r0, [r7, #4]
 801aae0:	460b      	mov	r3, r1
 801aae2:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801aae4:	f04f 33ff 	mov.w	r3, #4294967295
 801aae8:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801aaea:	687b      	ldr	r3, [r7, #4]
 801aaec:	2b00      	cmp	r3, #0
 801aaee:	d101      	bne.n	801aaf4 <Crc32+0x1c>
    {
        return 0;
 801aaf0:	2300      	movs	r3, #0
 801aaf2:	e026      	b.n	801ab42 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801aaf4:	2300      	movs	r3, #0
 801aaf6:	817b      	strh	r3, [r7, #10]
 801aaf8:	e01d      	b.n	801ab36 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801aafa:	897b      	ldrh	r3, [r7, #10]
 801aafc:	687a      	ldr	r2, [r7, #4]
 801aafe:	4413      	add	r3, r2
 801ab00:	781b      	ldrb	r3, [r3, #0]
 801ab02:	461a      	mov	r2, r3
 801ab04:	68fb      	ldr	r3, [r7, #12]
 801ab06:	4053      	eors	r3, r2
 801ab08:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801ab0a:	2300      	movs	r3, #0
 801ab0c:	813b      	strh	r3, [r7, #8]
 801ab0e:	e00c      	b.n	801ab2a <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801ab10:	68fb      	ldr	r3, [r7, #12]
 801ab12:	085a      	lsrs	r2, r3, #1
 801ab14:	68fb      	ldr	r3, [r7, #12]
 801ab16:	f003 0301 	and.w	r3, r3, #1
 801ab1a:	425b      	negs	r3, r3
 801ab1c:	490b      	ldr	r1, [pc, #44]	@ (801ab4c <Crc32+0x74>)
 801ab1e:	400b      	ands	r3, r1
 801ab20:	4053      	eors	r3, r2
 801ab22:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801ab24:	893b      	ldrh	r3, [r7, #8]
 801ab26:	3301      	adds	r3, #1
 801ab28:	813b      	strh	r3, [r7, #8]
 801ab2a:	893b      	ldrh	r3, [r7, #8]
 801ab2c:	2b07      	cmp	r3, #7
 801ab2e:	d9ef      	bls.n	801ab10 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801ab30:	897b      	ldrh	r3, [r7, #10]
 801ab32:	3301      	adds	r3, #1
 801ab34:	817b      	strh	r3, [r7, #10]
 801ab36:	897a      	ldrh	r2, [r7, #10]
 801ab38:	887b      	ldrh	r3, [r7, #2]
 801ab3a:	429a      	cmp	r2, r3
 801ab3c:	d3dd      	bcc.n	801aafa <Crc32+0x22>
        }
    }

    return ~crc;
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	43db      	mvns	r3, r3
}
 801ab42:	4618      	mov	r0, r3
 801ab44:	3714      	adds	r7, #20
 801ab46:	46bd      	mov	sp, r7
 801ab48:	bc80      	pop	{r7}
 801ab4a:	4770      	bx	lr
 801ab4c:	edb88320 	.word	0xedb88320

0801ab50 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801ab50:	b580      	push	{r7, lr}
 801ab52:	b084      	sub	sp, #16
 801ab54:	af02      	add	r7, sp, #8
 801ab56:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801ab58:	4a24      	ldr	r2, [pc, #144]	@ (801abec <RadioInit+0x9c>)
 801ab5a:	687b      	ldr	r3, [r7, #4]
 801ab5c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801ab5e:	4b24      	ldr	r3, [pc, #144]	@ (801abf0 <RadioInit+0xa0>)
 801ab60:	2200      	movs	r2, #0
 801ab62:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801ab64:	4b22      	ldr	r3, [pc, #136]	@ (801abf0 <RadioInit+0xa0>)
 801ab66:	2200      	movs	r2, #0
 801ab68:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801ab6a:	4b21      	ldr	r3, [pc, #132]	@ (801abf0 <RadioInit+0xa0>)
 801ab6c:	2200      	movs	r2, #0
 801ab6e:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801ab70:	4b1f      	ldr	r3, [pc, #124]	@ (801abf0 <RadioInit+0xa0>)
 801ab72:	2200      	movs	r2, #0
 801ab74:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801ab76:	481f      	ldr	r0, [pc, #124]	@ (801abf4 <RadioInit+0xa4>)
 801ab78:	f001 ffc2 	bl	801cb00 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801ab7c:	4b1c      	ldr	r3, [pc, #112]	@ (801abf0 <RadioInit+0xa0>)
 801ab7e:	2200      	movs	r2, #0
 801ab80:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801ab82:	4b1b      	ldr	r3, [pc, #108]	@ (801abf0 <RadioInit+0xa0>)
 801ab84:	2200      	movs	r2, #0
 801ab86:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801ab88:	f002 fa56 	bl	801d038 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801ab8c:	2100      	movs	r1, #0
 801ab8e:	2000      	movs	r0, #0
 801ab90:	f002 fe22 	bl	801d7d8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801ab94:	2204      	movs	r2, #4
 801ab96:	2100      	movs	r1, #0
 801ab98:	2001      	movs	r0, #1
 801ab9a:	f002 fbdf 	bl	801d35c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801ab9e:	2300      	movs	r3, #0
 801aba0:	2200      	movs	r2, #0
 801aba2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801aba6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801abaa:	f002 fb0f 	bl	801d1cc <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801abae:	f000 fe99 	bl	801b8e4 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801abb2:	2300      	movs	r3, #0
 801abb4:	9300      	str	r3, [sp, #0]
 801abb6:	4b10      	ldr	r3, [pc, #64]	@ (801abf8 <RadioInit+0xa8>)
 801abb8:	2200      	movs	r2, #0
 801abba:	f04f 31ff 	mov.w	r1, #4294967295
 801abbe:	480f      	ldr	r0, [pc, #60]	@ (801abfc <RadioInit+0xac>)
 801abc0:	f003 ffde 	bl	801eb80 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801abc4:	2300      	movs	r3, #0
 801abc6:	9300      	str	r3, [sp, #0]
 801abc8:	4b0d      	ldr	r3, [pc, #52]	@ (801ac00 <RadioInit+0xb0>)
 801abca:	2200      	movs	r2, #0
 801abcc:	f04f 31ff 	mov.w	r1, #4294967295
 801abd0:	480c      	ldr	r0, [pc, #48]	@ (801ac04 <RadioInit+0xb4>)
 801abd2:	f003 ffd5 	bl	801eb80 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801abd6:	4809      	ldr	r0, [pc, #36]	@ (801abfc <RadioInit+0xac>)
 801abd8:	f004 f876 	bl	801ecc8 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801abdc:	4809      	ldr	r0, [pc, #36]	@ (801ac04 <RadioInit+0xb4>)
 801abde:	f004 f873 	bl	801ecc8 <UTIL_TIMER_Stop>
}
 801abe2:	bf00      	nop
 801abe4:	3708      	adds	r7, #8
 801abe6:	46bd      	mov	sp, r7
 801abe8:	bd80      	pop	{r7, pc}
 801abea:	bf00      	nop
 801abec:	200020b0 	.word	0x200020b0
 801abf0:	200020b4 	.word	0x200020b4
 801abf4:	0801bcd9 	.word	0x0801bcd9
 801abf8:	0801bc61 	.word	0x0801bc61
 801abfc:	20002110 	.word	0x20002110
 801ac00:	0801bc75 	.word	0x0801bc75
 801ac04:	20002128 	.word	0x20002128

0801ac08 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801ac08:	b580      	push	{r7, lr}
 801ac0a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801ac0c:	f001 ffc0 	bl	801cb90 <SUBGRF_GetOperatingMode>
 801ac10:	4603      	mov	r3, r0
 801ac12:	2b07      	cmp	r3, #7
 801ac14:	d00a      	beq.n	801ac2c <RadioGetStatus+0x24>
 801ac16:	2b07      	cmp	r3, #7
 801ac18:	dc0a      	bgt.n	801ac30 <RadioGetStatus+0x28>
 801ac1a:	2b04      	cmp	r3, #4
 801ac1c:	d002      	beq.n	801ac24 <RadioGetStatus+0x1c>
 801ac1e:	2b05      	cmp	r3, #5
 801ac20:	d002      	beq.n	801ac28 <RadioGetStatus+0x20>
 801ac22:	e005      	b.n	801ac30 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801ac24:	2302      	movs	r3, #2
 801ac26:	e004      	b.n	801ac32 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801ac28:	2301      	movs	r3, #1
 801ac2a:	e002      	b.n	801ac32 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801ac2c:	2303      	movs	r3, #3
 801ac2e:	e000      	b.n	801ac32 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801ac30:	2300      	movs	r3, #0
    }
}
 801ac32:	4618      	mov	r0, r3
 801ac34:	bd80      	pop	{r7, pc}
	...

0801ac38 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801ac38:	b580      	push	{r7, lr}
 801ac3a:	b082      	sub	sp, #8
 801ac3c:	af00      	add	r7, sp, #0
 801ac3e:	4603      	mov	r3, r0
 801ac40:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801ac42:	4a2a      	ldr	r2, [pc, #168]	@ (801acec <RadioSetModem+0xb4>)
 801ac44:	79fb      	ldrb	r3, [r7, #7]
 801ac46:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801ac48:	79fb      	ldrb	r3, [r7, #7]
 801ac4a:	4618      	mov	r0, r3
 801ac4c:	f003 f9b1 	bl	801dfb2 <RFW_SetRadioModem>
    switch( modem )
 801ac50:	79fb      	ldrb	r3, [r7, #7]
 801ac52:	2b05      	cmp	r3, #5
 801ac54:	d80e      	bhi.n	801ac74 <RadioSetModem+0x3c>
 801ac56:	a201      	add	r2, pc, #4	@ (adr r2, 801ac5c <RadioSetModem+0x24>)
 801ac58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ac5c:	0801ac83 	.word	0x0801ac83
 801ac60:	0801ac91 	.word	0x0801ac91
 801ac64:	0801ac75 	.word	0x0801ac75
 801ac68:	0801acb7 	.word	0x0801acb7
 801ac6c:	0801acc5 	.word	0x0801acc5
 801ac70:	0801acd3 	.word	0x0801acd3
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801ac74:	2003      	movs	r0, #3
 801ac76:	f002 fb4b 	bl	801d310 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801ac7a:	4b1c      	ldr	r3, [pc, #112]	@ (801acec <RadioSetModem+0xb4>)
 801ac7c:	2200      	movs	r2, #0
 801ac7e:	735a      	strb	r2, [r3, #13]
        break;
 801ac80:	e02f      	b.n	801ace2 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801ac82:	2000      	movs	r0, #0
 801ac84:	f002 fb44 	bl	801d310 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801ac88:	4b18      	ldr	r3, [pc, #96]	@ (801acec <RadioSetModem+0xb4>)
 801ac8a:	2200      	movs	r2, #0
 801ac8c:	735a      	strb	r2, [r3, #13]
        break;
 801ac8e:	e028      	b.n	801ace2 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801ac90:	2001      	movs	r0, #1
 801ac92:	f002 fb3d 	bl	801d310 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801ac96:	4b15      	ldr	r3, [pc, #84]	@ (801acec <RadioSetModem+0xb4>)
 801ac98:	7b5a      	ldrb	r2, [r3, #13]
 801ac9a:	4b14      	ldr	r3, [pc, #80]	@ (801acec <RadioSetModem+0xb4>)
 801ac9c:	7b1b      	ldrb	r3, [r3, #12]
 801ac9e:	429a      	cmp	r2, r3
 801aca0:	d01e      	beq.n	801ace0 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801aca2:	4b12      	ldr	r3, [pc, #72]	@ (801acec <RadioSetModem+0xb4>)
 801aca4:	7b1a      	ldrb	r2, [r3, #12]
 801aca6:	4b11      	ldr	r3, [pc, #68]	@ (801acec <RadioSetModem+0xb4>)
 801aca8:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801acaa:	4b10      	ldr	r3, [pc, #64]	@ (801acec <RadioSetModem+0xb4>)
 801acac:	7b5b      	ldrb	r3, [r3, #13]
 801acae:	4618      	mov	r0, r3
 801acb0:	f000 ffa0 	bl	801bbf4 <RadioSetPublicNetwork>
        }
        break;
 801acb4:	e014      	b.n	801ace0 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801acb6:	2002      	movs	r0, #2
 801acb8:	f002 fb2a 	bl	801d310 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801acbc:	4b0b      	ldr	r3, [pc, #44]	@ (801acec <RadioSetModem+0xb4>)
 801acbe:	2200      	movs	r2, #0
 801acc0:	735a      	strb	r2, [r3, #13]
        break;
 801acc2:	e00e      	b.n	801ace2 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801acc4:	2002      	movs	r0, #2
 801acc6:	f002 fb23 	bl	801d310 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801acca:	4b08      	ldr	r3, [pc, #32]	@ (801acec <RadioSetModem+0xb4>)
 801accc:	2200      	movs	r2, #0
 801acce:	735a      	strb	r2, [r3, #13]
        break;
 801acd0:	e007      	b.n	801ace2 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801acd2:	2000      	movs	r0, #0
 801acd4:	f002 fb1c 	bl	801d310 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801acd8:	4b04      	ldr	r3, [pc, #16]	@ (801acec <RadioSetModem+0xb4>)
 801acda:	2200      	movs	r2, #0
 801acdc:	735a      	strb	r2, [r3, #13]
        break;
 801acde:	e000      	b.n	801ace2 <RadioSetModem+0xaa>
        break;
 801ace0:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801ace2:	bf00      	nop
 801ace4:	3708      	adds	r7, #8
 801ace6:	46bd      	mov	sp, r7
 801ace8:	bd80      	pop	{r7, pc}
 801acea:	bf00      	nop
 801acec:	200020b4 	.word	0x200020b4

0801acf0 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801acf0:	b580      	push	{r7, lr}
 801acf2:	b082      	sub	sp, #8
 801acf4:	af00      	add	r7, sp, #0
 801acf6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801acf8:	6878      	ldr	r0, [r7, #4]
 801acfa:	f002 fac3 	bl	801d284 <SUBGRF_SetRfFrequency>
}
 801acfe:	bf00      	nop
 801ad00:	3708      	adds	r7, #8
 801ad02:	46bd      	mov	sp, r7
 801ad04:	bd80      	pop	{r7, pc}

0801ad06 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801ad06:	b580      	push	{r7, lr}
 801ad08:	b090      	sub	sp, #64	@ 0x40
 801ad0a:	af0a      	add	r7, sp, #40	@ 0x28
 801ad0c:	60f8      	str	r0, [r7, #12]
 801ad0e:	60b9      	str	r1, [r7, #8]
 801ad10:	603b      	str	r3, [r7, #0]
 801ad12:	4613      	mov	r3, r2
 801ad14:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801ad16:	2301      	movs	r3, #1
 801ad18:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801ad1a:	2300      	movs	r3, #0
 801ad1c:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801ad1e:	2300      	movs	r3, #0
 801ad20:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801ad22:	f000 fdf2 	bl	801b90a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801ad26:	2000      	movs	r0, #0
 801ad28:	f7ff ff86 	bl	801ac38 <RadioSetModem>

    RadioSetChannel( freq );
 801ad2c:	68f8      	ldr	r0, [r7, #12]
 801ad2e:	f7ff ffdf 	bl	801acf0 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801ad32:	2301      	movs	r3, #1
 801ad34:	9309      	str	r3, [sp, #36]	@ 0x24
 801ad36:	2300      	movs	r3, #0
 801ad38:	9308      	str	r3, [sp, #32]
 801ad3a:	2300      	movs	r3, #0
 801ad3c:	9307      	str	r3, [sp, #28]
 801ad3e:	2300      	movs	r3, #0
 801ad40:	9306      	str	r3, [sp, #24]
 801ad42:	2300      	movs	r3, #0
 801ad44:	9305      	str	r3, [sp, #20]
 801ad46:	2300      	movs	r3, #0
 801ad48:	9304      	str	r3, [sp, #16]
 801ad4a:	2300      	movs	r3, #0
 801ad4c:	9303      	str	r3, [sp, #12]
 801ad4e:	2300      	movs	r3, #0
 801ad50:	9302      	str	r3, [sp, #8]
 801ad52:	2303      	movs	r3, #3
 801ad54:	9301      	str	r3, [sp, #4]
 801ad56:	68bb      	ldr	r3, [r7, #8]
 801ad58:	9300      	str	r3, [sp, #0]
 801ad5a:	2300      	movs	r3, #0
 801ad5c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801ad60:	68b9      	ldr	r1, [r7, #8]
 801ad62:	2000      	movs	r0, #0
 801ad64:	f000 f83c 	bl	801ade0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801ad68:	2000      	movs	r0, #0
 801ad6a:	f000 fdd5 	bl	801b918 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801ad6e:	f000 ff6f 	bl	801bc50 <RadioGetWakeupTime>
 801ad72:	4603      	mov	r3, r0
 801ad74:	4618      	mov	r0, r3
 801ad76:	f7e7 fc37 	bl	80025e8 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801ad7a:	f004 f8bf 	bl	801eefc <UTIL_TIMER_GetCurrentTime>
 801ad7e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801ad80:	e00d      	b.n	801ad9e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801ad82:	2000      	movs	r0, #0
 801ad84:	f000 feb6 	bl	801baf4 <RadioRssi>
 801ad88:	4603      	mov	r3, r0
 801ad8a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801ad8c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801ad90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801ad94:	429a      	cmp	r2, r3
 801ad96:	dd02      	ble.n	801ad9e <RadioIsChannelFree+0x98>
        {
            status = false;
 801ad98:	2300      	movs	r3, #0
 801ad9a:	75fb      	strb	r3, [r7, #23]
            break;
 801ad9c:	e006      	b.n	801adac <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801ad9e:	6938      	ldr	r0, [r7, #16]
 801ada0:	f004 f8be 	bl	801ef20 <UTIL_TIMER_GetElapsedTime>
 801ada4:	4602      	mov	r2, r0
 801ada6:	683b      	ldr	r3, [r7, #0]
 801ada8:	4293      	cmp	r3, r2
 801adaa:	d8ea      	bhi.n	801ad82 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801adac:	f000 fdad 	bl	801b90a <RadioStandby>

    return status;
 801adb0:	7dfb      	ldrb	r3, [r7, #23]
}
 801adb2:	4618      	mov	r0, r3
 801adb4:	3718      	adds	r7, #24
 801adb6:	46bd      	mov	sp, r7
 801adb8:	bd80      	pop	{r7, pc}

0801adba <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801adba:	b580      	push	{r7, lr}
 801adbc:	b082      	sub	sp, #8
 801adbe:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801adc0:	2300      	movs	r3, #0
 801adc2:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801adc4:	2300      	movs	r3, #0
 801adc6:	2200      	movs	r2, #0
 801adc8:	2100      	movs	r1, #0
 801adca:	2000      	movs	r0, #0
 801adcc:	f002 f9fe 	bl	801d1cc <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801add0:	f001 ffaf 	bl	801cd32 <SUBGRF_GetRandom>
 801add4:	6078      	str	r0, [r7, #4]

    return rnd;
 801add6:	687b      	ldr	r3, [r7, #4]
}
 801add8:	4618      	mov	r0, r3
 801adda:	3708      	adds	r7, #8
 801addc:	46bd      	mov	sp, r7
 801adde:	bd80      	pop	{r7, pc}

0801ade0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801ade0:	b580      	push	{r7, lr}
 801ade2:	b08a      	sub	sp, #40	@ 0x28
 801ade4:	af00      	add	r7, sp, #0
 801ade6:	60b9      	str	r1, [r7, #8]
 801ade8:	607a      	str	r2, [r7, #4]
 801adea:	461a      	mov	r2, r3
 801adec:	4603      	mov	r3, r0
 801adee:	73fb      	strb	r3, [r7, #15]
 801adf0:	4613      	mov	r3, r2
 801adf2:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801adf4:	4ab9      	ldr	r2, [pc, #740]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801adf6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801adfa:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801adfc:	f003 f897 	bl	801df2e <RFW_DeInit>
    if( rxContinuous == true )
 801ae00:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	d001      	beq.n	801ae0c <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801ae08:	2300      	movs	r3, #0
 801ae0a:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 801ae0c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	d004      	beq.n	801ae1e <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801ae14:	4ab2      	ldr	r2, [pc, #712]	@ (801b0e0 <RadioSetRxConfig+0x300>)
 801ae16:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801ae1a:	7013      	strb	r3, [r2, #0]
 801ae1c:	e002      	b.n	801ae24 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801ae1e:	4bb0      	ldr	r3, [pc, #704]	@ (801b0e0 <RadioSetRxConfig+0x300>)
 801ae20:	22ff      	movs	r2, #255	@ 0xff
 801ae22:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801ae24:	7bfb      	ldrb	r3, [r7, #15]
 801ae26:	2b05      	cmp	r3, #5
 801ae28:	d009      	beq.n	801ae3e <RadioSetRxConfig+0x5e>
 801ae2a:	2b05      	cmp	r3, #5
 801ae2c:	f300 81d7 	bgt.w	801b1de <RadioSetRxConfig+0x3fe>
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	f000 80bf 	beq.w	801afb4 <RadioSetRxConfig+0x1d4>
 801ae36:	2b01      	cmp	r3, #1
 801ae38:	f000 8124 	beq.w	801b084 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801ae3c:	e1cf      	b.n	801b1de <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801ae3e:	2001      	movs	r0, #1
 801ae40:	f002 f8bc 	bl	801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ae44:	4ba5      	ldr	r3, [pc, #660]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae46:	2200      	movs	r2, #0
 801ae48:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801ae4c:	4aa3      	ldr	r2, [pc, #652]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae4e:	687b      	ldr	r3, [r7, #4]
 801ae50:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801ae52:	4ba2      	ldr	r3, [pc, #648]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae54:	2209      	movs	r2, #9
 801ae56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801ae5a:	4ba0      	ldr	r3, [pc, #640]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae5c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801ae60:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801ae62:	68b8      	ldr	r0, [r7, #8]
 801ae64:	f002 ff96 	bl	801dd94 <SUBGRF_GetFskBandwidthRegValue>
 801ae68:	4603      	mov	r3, r0
 801ae6a:	461a      	mov	r2, r3
 801ae6c:	4b9b      	ldr	r3, [pc, #620]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ae72:	4b9a      	ldr	r3, [pc, #616]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae74:	2200      	movs	r2, #0
 801ae76:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801ae78:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ae7a:	00db      	lsls	r3, r3, #3
 801ae7c:	b29a      	uxth	r2, r3
 801ae7e:	4b97      	ldr	r3, [pc, #604]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae80:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801ae82:	4b96      	ldr	r3, [pc, #600]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae84:	2200      	movs	r2, #0
 801ae86:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801ae88:	4b94      	ldr	r3, [pc, #592]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae8a:	2210      	movs	r2, #16
 801ae8c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801ae8e:	4b93      	ldr	r3, [pc, #588]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae90:	2200      	movs	r2, #0
 801ae92:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801ae94:	4b91      	ldr	r3, [pc, #580]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801ae96:	2200      	movs	r2, #0
 801ae98:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801ae9a:	4b91      	ldr	r3, [pc, #580]	@ (801b0e0 <RadioSetRxConfig+0x300>)
 801ae9c:	781a      	ldrb	r2, [r3, #0]
 801ae9e:	4b8f      	ldr	r3, [pc, #572]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801aea0:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801aea2:	4b8e      	ldr	r3, [pc, #568]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801aea4:	2201      	movs	r2, #1
 801aea6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801aea8:	4b8c      	ldr	r3, [pc, #560]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801aeaa:	2200      	movs	r2, #0
 801aeac:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801aeae:	2005      	movs	r0, #5
 801aeb0:	f7ff fec2 	bl	801ac38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aeb4:	488b      	ldr	r0, [pc, #556]	@ (801b0e4 <RadioSetRxConfig+0x304>)
 801aeb6:	f002 fb1f 	bl	801d4f8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aeba:	488b      	ldr	r0, [pc, #556]	@ (801b0e8 <RadioSetRxConfig+0x308>)
 801aebc:	f002 fbee 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801aec0:	4a8a      	ldr	r2, [pc, #552]	@ (801b0ec <RadioSetRxConfig+0x30c>)
 801aec2:	f107 031c 	add.w	r3, r7, #28
 801aec6:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aeca:	e883 0003 	stmia.w	r3, {r0, r1}
 801aece:	f107 031c 	add.w	r3, r7, #28
 801aed2:	4618      	mov	r0, r3
 801aed4:	f001 feab 	bl	801cc2e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801aed8:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801aedc:	f001 fef6 	bl	801cccc <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801aee0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801aee4:	f000 fe24 	bl	801bb30 <RadioRead>
 801aee8:	4603      	mov	r3, r0
 801aeea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801aeee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801aef2:	f023 0310 	bic.w	r3, r3, #16
 801aef6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801aefa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801aefe:	4619      	mov	r1, r3
 801af00:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801af04:	f000 fe02 	bl	801bb0c <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801af08:	2104      	movs	r1, #4
 801af0a:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801af0e:	f000 fdfd 	bl	801bb0c <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801af12:	f640 009b 	movw	r0, #2203	@ 0x89b
 801af16:	f000 fe0b 	bl	801bb30 <RadioRead>
 801af1a:	4603      	mov	r3, r0
 801af1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801af20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af24:	f023 031c 	bic.w	r3, r3, #28
 801af28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801af2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af30:	f043 0308 	orr.w	r3, r3, #8
 801af34:	b2db      	uxtb	r3, r3
 801af36:	4619      	mov	r1, r3
 801af38:	f640 009b 	movw	r0, #2203	@ 0x89b
 801af3c:	f000 fde6 	bl	801bb0c <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801af40:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801af44:	f000 fdf4 	bl	801bb30 <RadioRead>
 801af48:	4603      	mov	r3, r0
 801af4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801af4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af52:	f023 0318 	bic.w	r3, r3, #24
 801af56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801af5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af5e:	f043 0318 	orr.w	r3, r3, #24
 801af62:	b2db      	uxtb	r3, r3
 801af64:	4619      	mov	r1, r3
 801af66:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801af6a:	f000 fdcf 	bl	801bb0c <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801af6e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801af72:	f000 fddd 	bl	801bb30 <RadioRead>
 801af76:	4603      	mov	r3, r0
 801af78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801af7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801af84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801af88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af8c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801af90:	b2db      	uxtb	r3, r3
 801af92:	4619      	mov	r1, r3
 801af94:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801af98:	f000 fdb8 	bl	801bb0c <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801af9c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801af9e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801afa2:	fb02 f303 	mul.w	r3, r2, r3
 801afa6:	461a      	mov	r2, r3
 801afa8:	687b      	ldr	r3, [r7, #4]
 801afaa:	fbb2 f3f3 	udiv	r3, r2, r3
 801afae:	4a4b      	ldr	r2, [pc, #300]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afb0:	6093      	str	r3, [r2, #8]
            break;
 801afb2:	e115      	b.n	801b1e0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801afb4:	2000      	movs	r0, #0
 801afb6:	f002 f801 	bl	801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801afba:	4b48      	ldr	r3, [pc, #288]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afbc:	2200      	movs	r2, #0
 801afbe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801afc2:	4a46      	ldr	r2, [pc, #280]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afc4:	687b      	ldr	r3, [r7, #4]
 801afc6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801afc8:	4b44      	ldr	r3, [pc, #272]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afca:	220b      	movs	r2, #11
 801afcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801afd0:	68b8      	ldr	r0, [r7, #8]
 801afd2:	f002 fedf 	bl	801dd94 <SUBGRF_GetFskBandwidthRegValue>
 801afd6:	4603      	mov	r3, r0
 801afd8:	461a      	mov	r2, r3
 801afda:	4b40      	ldr	r3, [pc, #256]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801afe0:	4b3e      	ldr	r3, [pc, #248]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afe2:	2200      	movs	r2, #0
 801afe4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801afe6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801afe8:	00db      	lsls	r3, r3, #3
 801afea:	b29a      	uxth	r2, r3
 801afec:	4b3b      	ldr	r3, [pc, #236]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801afee:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801aff0:	4b3a      	ldr	r3, [pc, #232]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801aff2:	2204      	movs	r2, #4
 801aff4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801aff6:	4b39      	ldr	r3, [pc, #228]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801aff8:	2218      	movs	r2, #24
 801affa:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801affc:	4b37      	ldr	r3, [pc, #220]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801affe:	2200      	movs	r2, #0
 801b000:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b002:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b006:	f083 0301 	eor.w	r3, r3, #1
 801b00a:	b2db      	uxtb	r3, r3
 801b00c:	461a      	mov	r2, r3
 801b00e:	4b33      	ldr	r3, [pc, #204]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b010:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b012:	4b33      	ldr	r3, [pc, #204]	@ (801b0e0 <RadioSetRxConfig+0x300>)
 801b014:	781a      	ldrb	r2, [r3, #0]
 801b016:	4b31      	ldr	r3, [pc, #196]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b018:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801b01a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b01e:	2b00      	cmp	r3, #0
 801b020:	d003      	beq.n	801b02a <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b022:	4b2e      	ldr	r3, [pc, #184]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b024:	22f2      	movs	r2, #242	@ 0xf2
 801b026:	75da      	strb	r2, [r3, #23]
 801b028:	e002      	b.n	801b030 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b02a:	4b2c      	ldr	r3, [pc, #176]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b02c:	2201      	movs	r2, #1
 801b02e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b030:	4b2a      	ldr	r3, [pc, #168]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b032:	2201      	movs	r2, #1
 801b034:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b036:	f000 fc68 	bl	801b90a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801b03a:	2000      	movs	r0, #0
 801b03c:	f7ff fdfc 	bl	801ac38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b040:	4828      	ldr	r0, [pc, #160]	@ (801b0e4 <RadioSetRxConfig+0x304>)
 801b042:	f002 fa59 	bl	801d4f8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b046:	4828      	ldr	r0, [pc, #160]	@ (801b0e8 <RadioSetRxConfig+0x308>)
 801b048:	f002 fb28 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b04c:	4a28      	ldr	r2, [pc, #160]	@ (801b0f0 <RadioSetRxConfig+0x310>)
 801b04e:	f107 0314 	add.w	r3, r7, #20
 801b052:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b056:	e883 0003 	stmia.w	r3, {r0, r1}
 801b05a:	f107 0314 	add.w	r3, r7, #20
 801b05e:	4618      	mov	r0, r3
 801b060:	f001 fde5 	bl	801cc2e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b064:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b068:	f001 fe30 	bl	801cccc <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b06c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b06e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b072:	fb02 f303 	mul.w	r3, r2, r3
 801b076:	461a      	mov	r2, r3
 801b078:	687b      	ldr	r3, [r7, #4]
 801b07a:	fbb2 f3f3 	udiv	r3, r2, r3
 801b07e:	4a17      	ldr	r2, [pc, #92]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b080:	6093      	str	r3, [r2, #8]
            break;
 801b082:	e0ad      	b.n	801b1e0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b084:	2000      	movs	r0, #0
 801b086:	f001 ff99 	bl	801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b08a:	4b14      	ldr	r3, [pc, #80]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b08c:	2201      	movs	r2, #1
 801b08e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801b092:	687b      	ldr	r3, [r7, #4]
 801b094:	b2da      	uxtb	r2, r3
 801b096:	4b11      	ldr	r3, [pc, #68]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b098:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801b09c:	4a15      	ldr	r2, [pc, #84]	@ (801b0f4 <RadioSetRxConfig+0x314>)
 801b09e:	68bb      	ldr	r3, [r7, #8]
 801b0a0:	4413      	add	r3, r2
 801b0a2:	781a      	ldrb	r2, [r3, #0]
 801b0a4:	4b0d      	ldr	r3, [pc, #52]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b0a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801b0aa:	4a0c      	ldr	r2, [pc, #48]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b0ac:	7bbb      	ldrb	r3, [r7, #14]
 801b0ae:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b0b2:	68bb      	ldr	r3, [r7, #8]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	d105      	bne.n	801b0c4 <RadioSetRxConfig+0x2e4>
 801b0b8:	687b      	ldr	r3, [r7, #4]
 801b0ba:	2b0b      	cmp	r3, #11
 801b0bc:	d008      	beq.n	801b0d0 <RadioSetRxConfig+0x2f0>
 801b0be:	687b      	ldr	r3, [r7, #4]
 801b0c0:	2b0c      	cmp	r3, #12
 801b0c2:	d005      	beq.n	801b0d0 <RadioSetRxConfig+0x2f0>
 801b0c4:	68bb      	ldr	r3, [r7, #8]
 801b0c6:	2b01      	cmp	r3, #1
 801b0c8:	d116      	bne.n	801b0f8 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b0ca:	687b      	ldr	r3, [r7, #4]
 801b0cc:	2b0c      	cmp	r3, #12
 801b0ce:	d113      	bne.n	801b0f8 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b0d0:	4b02      	ldr	r3, [pc, #8]	@ (801b0dc <RadioSetRxConfig+0x2fc>)
 801b0d2:	2201      	movs	r2, #1
 801b0d4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b0d8:	e012      	b.n	801b100 <RadioSetRxConfig+0x320>
 801b0da:	bf00      	nop
 801b0dc:	200020b4 	.word	0x200020b4
 801b0e0:	20000148 	.word	0x20000148
 801b0e4:	200020ec 	.word	0x200020ec
 801b0e8:	200020c2 	.word	0x200020c2
 801b0ec:	08022c80 	.word	0x08022c80
 801b0f0:	08022c88 	.word	0x08022c88
 801b0f4:	08023430 	.word	0x08023430
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b0f8:	4b3b      	ldr	r3, [pc, #236]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b0fa:	2200      	movs	r2, #0
 801b0fc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b100:	4b39      	ldr	r3, [pc, #228]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b102:	2201      	movs	r2, #1
 801b104:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b106:	4b38      	ldr	r3, [pc, #224]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b108:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b10c:	2b05      	cmp	r3, #5
 801b10e:	d004      	beq.n	801b11a <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b110:	4b35      	ldr	r3, [pc, #212]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b112:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b116:	2b06      	cmp	r3, #6
 801b118:	d10a      	bne.n	801b130 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801b11a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b11c:	2b0b      	cmp	r3, #11
 801b11e:	d803      	bhi.n	801b128 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b120:	4b31      	ldr	r3, [pc, #196]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b122:	220c      	movs	r2, #12
 801b124:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b126:	e006      	b.n	801b136 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b128:	4a2f      	ldr	r2, [pc, #188]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b12a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b12c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b12e:	e002      	b.n	801b136 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b130:	4a2d      	ldr	r2, [pc, #180]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b132:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b134:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b136:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b13a:	4b2b      	ldr	r3, [pc, #172]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b13c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b13e:	4b2b      	ldr	r3, [pc, #172]	@ (801b1ec <RadioSetRxConfig+0x40c>)
 801b140:	781a      	ldrb	r2, [r3, #0]
 801b142:	4b29      	ldr	r3, [pc, #164]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b144:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b146:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801b14a:	4b27      	ldr	r3, [pc, #156]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b14c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b150:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801b154:	4b24      	ldr	r3, [pc, #144]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b156:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b15a:	f000 fbd6 	bl	801b90a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b15e:	2001      	movs	r0, #1
 801b160:	f7ff fd6a 	bl	801ac38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b164:	4822      	ldr	r0, [pc, #136]	@ (801b1f0 <RadioSetRxConfig+0x410>)
 801b166:	f002 f9c7 	bl	801d4f8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b16a:	4822      	ldr	r0, [pc, #136]	@ (801b1f4 <RadioSetRxConfig+0x414>)
 801b16c:	f002 fa96 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801b170:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b172:	b2db      	uxtb	r3, r3
 801b174:	4618      	mov	r0, r3
 801b176:	f001 ff30 	bl	801cfda <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801b17a:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b17e:	f002 fbf7 	bl	801d970 <SUBGRF_ReadRegister>
 801b182:	4603      	mov	r3, r0
 801b184:	f003 0301 	and.w	r3, r3, #1
 801b188:	b2db      	uxtb	r3, r3
 801b18a:	4619      	mov	r1, r3
 801b18c:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b190:	f002 fbcc 	bl	801d92c <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801b194:	4b14      	ldr	r3, [pc, #80]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b196:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801b19a:	2b01      	cmp	r3, #1
 801b19c:	d10d      	bne.n	801b1ba <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801b19e:	f240 7036 	movw	r0, #1846	@ 0x736
 801b1a2:	f002 fbe5 	bl	801d970 <SUBGRF_ReadRegister>
 801b1a6:	4603      	mov	r3, r0
 801b1a8:	f023 0304 	bic.w	r3, r3, #4
 801b1ac:	b2db      	uxtb	r3, r3
 801b1ae:	4619      	mov	r1, r3
 801b1b0:	f240 7036 	movw	r0, #1846	@ 0x736
 801b1b4:	f002 fbba 	bl	801d92c <SUBGRF_WriteRegister>
 801b1b8:	e00c      	b.n	801b1d4 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801b1ba:	f240 7036 	movw	r0, #1846	@ 0x736
 801b1be:	f002 fbd7 	bl	801d970 <SUBGRF_ReadRegister>
 801b1c2:	4603      	mov	r3, r0
 801b1c4:	f043 0304 	orr.w	r3, r3, #4
 801b1c8:	b2db      	uxtb	r3, r3
 801b1ca:	4619      	mov	r1, r3
 801b1cc:	f240 7036 	movw	r0, #1846	@ 0x736
 801b1d0:	f002 fbac 	bl	801d92c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801b1d4:	4b04      	ldr	r3, [pc, #16]	@ (801b1e8 <RadioSetRxConfig+0x408>)
 801b1d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b1da:	609a      	str	r2, [r3, #8]
            break;
 801b1dc:	e000      	b.n	801b1e0 <RadioSetRxConfig+0x400>
            break;
 801b1de:	bf00      	nop
    }
}
 801b1e0:	bf00      	nop
 801b1e2:	3728      	adds	r7, #40	@ 0x28
 801b1e4:	46bd      	mov	sp, r7
 801b1e6:	bd80      	pop	{r7, pc}
 801b1e8:	200020b4 	.word	0x200020b4
 801b1ec:	20000148 	.word	0x20000148
 801b1f0:	200020ec 	.word	0x200020ec
 801b1f4:	200020c2 	.word	0x200020c2

0801b1f8 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801b1f8:	b580      	push	{r7, lr}
 801b1fa:	b086      	sub	sp, #24
 801b1fc:	af00      	add	r7, sp, #0
 801b1fe:	60ba      	str	r2, [r7, #8]
 801b200:	607b      	str	r3, [r7, #4]
 801b202:	4603      	mov	r3, r0
 801b204:	73fb      	strb	r3, [r7, #15]
 801b206:	460b      	mov	r3, r1
 801b208:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801b20a:	f002 fe90 	bl	801df2e <RFW_DeInit>
    switch( modem )
 801b20e:	7bfb      	ldrb	r3, [r7, #15]
 801b210:	2b04      	cmp	r3, #4
 801b212:	f000 80c7 	beq.w	801b3a4 <RadioSetTxConfig+0x1ac>
 801b216:	2b04      	cmp	r3, #4
 801b218:	f300 80d6 	bgt.w	801b3c8 <RadioSetTxConfig+0x1d0>
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d002      	beq.n	801b226 <RadioSetTxConfig+0x2e>
 801b220:	2b01      	cmp	r3, #1
 801b222:	d059      	beq.n	801b2d8 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801b224:	e0d0      	b.n	801b3c8 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b226:	4b77      	ldr	r3, [pc, #476]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b228:	2200      	movs	r2, #0
 801b22a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b22e:	4a75      	ldr	r2, [pc, #468]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b230:	6a3b      	ldr	r3, [r7, #32]
 801b232:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b234:	4b73      	ldr	r3, [pc, #460]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b236:	220b      	movs	r2, #11
 801b238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b23c:	6878      	ldr	r0, [r7, #4]
 801b23e:	f002 fda9 	bl	801dd94 <SUBGRF_GetFskBandwidthRegValue>
 801b242:	4603      	mov	r3, r0
 801b244:	461a      	mov	r2, r3
 801b246:	4b6f      	ldr	r3, [pc, #444]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b248:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801b24c:	4a6d      	ldr	r2, [pc, #436]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b24e:	68bb      	ldr	r3, [r7, #8]
 801b250:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b252:	4b6c      	ldr	r3, [pc, #432]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b254:	2200      	movs	r2, #0
 801b256:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b258:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b25a:	00db      	lsls	r3, r3, #3
 801b25c:	b29a      	uxth	r2, r3
 801b25e:	4b69      	ldr	r3, [pc, #420]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b260:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b262:	4b68      	ldr	r3, [pc, #416]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b264:	2204      	movs	r2, #4
 801b266:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801b268:	4b66      	ldr	r3, [pc, #408]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b26a:	2218      	movs	r2, #24
 801b26c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b26e:	4b65      	ldr	r3, [pc, #404]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b270:	2200      	movs	r2, #0
 801b272:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b274:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b278:	f083 0301 	eor.w	r3, r3, #1
 801b27c:	b2db      	uxtb	r3, r3
 801b27e:	461a      	mov	r2, r3
 801b280:	4b60      	ldr	r3, [pc, #384]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b282:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801b284:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801b288:	2b00      	cmp	r3, #0
 801b28a:	d003      	beq.n	801b294 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b28c:	4b5d      	ldr	r3, [pc, #372]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b28e:	22f2      	movs	r2, #242	@ 0xf2
 801b290:	75da      	strb	r2, [r3, #23]
 801b292:	e002      	b.n	801b29a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b294:	4b5b      	ldr	r3, [pc, #364]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b296:	2201      	movs	r2, #1
 801b298:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b29a:	4b5a      	ldr	r3, [pc, #360]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b29c:	2201      	movs	r2, #1
 801b29e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b2a0:	f000 fb33 	bl	801b90a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801b2a4:	2000      	movs	r0, #0
 801b2a6:	f7ff fcc7 	bl	801ac38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b2aa:	4857      	ldr	r0, [pc, #348]	@ (801b408 <RadioSetTxConfig+0x210>)
 801b2ac:	f002 f924 	bl	801d4f8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b2b0:	4856      	ldr	r0, [pc, #344]	@ (801b40c <RadioSetTxConfig+0x214>)
 801b2b2:	f002 f9f3 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b2b6:	4a56      	ldr	r2, [pc, #344]	@ (801b410 <RadioSetTxConfig+0x218>)
 801b2b8:	f107 0310 	add.w	r3, r7, #16
 801b2bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b2c0:	e883 0003 	stmia.w	r3, {r0, r1}
 801b2c4:	f107 0310 	add.w	r3, r7, #16
 801b2c8:	4618      	mov	r0, r3
 801b2ca:	f001 fcb0 	bl	801cc2e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b2ce:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b2d2:	f001 fcfb 	bl	801cccc <SUBGRF_SetWhiteningSeed>
            break;
 801b2d6:	e078      	b.n	801b3ca <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b2d8:	4b4a      	ldr	r3, [pc, #296]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b2da:	2201      	movs	r2, #1
 801b2dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801b2e0:	6a3b      	ldr	r3, [r7, #32]
 801b2e2:	b2da      	uxtb	r2, r3
 801b2e4:	4b47      	ldr	r3, [pc, #284]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b2e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801b2ea:	4a4a      	ldr	r2, [pc, #296]	@ (801b414 <RadioSetTxConfig+0x21c>)
 801b2ec:	687b      	ldr	r3, [r7, #4]
 801b2ee:	4413      	add	r3, r2
 801b2f0:	781a      	ldrb	r2, [r3, #0]
 801b2f2:	4b44      	ldr	r3, [pc, #272]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b2f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801b2f8:	4a42      	ldr	r2, [pc, #264]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b2fa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b2fe:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b302:	687b      	ldr	r3, [r7, #4]
 801b304:	2b00      	cmp	r3, #0
 801b306:	d105      	bne.n	801b314 <RadioSetTxConfig+0x11c>
 801b308:	6a3b      	ldr	r3, [r7, #32]
 801b30a:	2b0b      	cmp	r3, #11
 801b30c:	d008      	beq.n	801b320 <RadioSetTxConfig+0x128>
 801b30e:	6a3b      	ldr	r3, [r7, #32]
 801b310:	2b0c      	cmp	r3, #12
 801b312:	d005      	beq.n	801b320 <RadioSetTxConfig+0x128>
 801b314:	687b      	ldr	r3, [r7, #4]
 801b316:	2b01      	cmp	r3, #1
 801b318:	d107      	bne.n	801b32a <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b31a:	6a3b      	ldr	r3, [r7, #32]
 801b31c:	2b0c      	cmp	r3, #12
 801b31e:	d104      	bne.n	801b32a <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b320:	4b38      	ldr	r3, [pc, #224]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b322:	2201      	movs	r2, #1
 801b324:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b328:	e003      	b.n	801b332 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b32a:	4b36      	ldr	r3, [pc, #216]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b32c:	2200      	movs	r2, #0
 801b32e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b332:	4b34      	ldr	r3, [pc, #208]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b334:	2201      	movs	r2, #1
 801b336:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b338:	4b32      	ldr	r3, [pc, #200]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b33a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b33e:	2b05      	cmp	r3, #5
 801b340:	d004      	beq.n	801b34c <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b342:	4b30      	ldr	r3, [pc, #192]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b344:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b348:	2b06      	cmp	r3, #6
 801b34a:	d10a      	bne.n	801b362 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801b34c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b34e:	2b0b      	cmp	r3, #11
 801b350:	d803      	bhi.n	801b35a <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b352:	4b2c      	ldr	r3, [pc, #176]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b354:	220c      	movs	r2, #12
 801b356:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b358:	e006      	b.n	801b368 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b35a:	4a2a      	ldr	r2, [pc, #168]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b35c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b35e:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b360:	e002      	b.n	801b368 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b362:	4a28      	ldr	r2, [pc, #160]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b364:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b366:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b368:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b36c:	4b25      	ldr	r3, [pc, #148]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b36e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b370:	4b29      	ldr	r3, [pc, #164]	@ (801b418 <RadioSetTxConfig+0x220>)
 801b372:	781a      	ldrb	r2, [r3, #0]
 801b374:	4b23      	ldr	r3, [pc, #140]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b376:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b378:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801b37c:	4b21      	ldr	r3, [pc, #132]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b37e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b382:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b386:	4b1f      	ldr	r3, [pc, #124]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b388:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b38c:	f000 fabd 	bl	801b90a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b390:	2001      	movs	r0, #1
 801b392:	f7ff fc51 	bl	801ac38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b396:	481c      	ldr	r0, [pc, #112]	@ (801b408 <RadioSetTxConfig+0x210>)
 801b398:	f002 f8ae 	bl	801d4f8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b39c:	481b      	ldr	r0, [pc, #108]	@ (801b40c <RadioSetTxConfig+0x214>)
 801b39e:	f002 f97d 	bl	801d69c <SUBGRF_SetPacketParams>
            break;
 801b3a2:	e012      	b.n	801b3ca <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801b3a4:	2004      	movs	r0, #4
 801b3a6:	f7ff fc47 	bl	801ac38 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801b3aa:	4b16      	ldr	r3, [pc, #88]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3ac:	2202      	movs	r2, #2
 801b3ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801b3b2:	4a14      	ldr	r2, [pc, #80]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3b4:	6a3b      	ldr	r3, [r7, #32]
 801b3b6:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801b3b8:	4b12      	ldr	r3, [pc, #72]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3ba:	2216      	movs	r2, #22
 801b3bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b3c0:	4811      	ldr	r0, [pc, #68]	@ (801b408 <RadioSetTxConfig+0x210>)
 801b3c2:	f002 f899 	bl	801d4f8 <SUBGRF_SetModulationParams>
            break;
 801b3c6:	e000      	b.n	801b3ca <RadioSetTxConfig+0x1d2>
            break;
 801b3c8:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801b3ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801b3ce:	4618      	mov	r0, r3
 801b3d0:	f002 fbe2 	bl	801db98 <SUBGRF_SetRfTxPower>
 801b3d4:	4603      	mov	r3, r0
 801b3d6:	461a      	mov	r2, r3
 801b3d8:	4b0a      	ldr	r3, [pc, #40]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3da:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801b3de:	210e      	movs	r1, #14
 801b3e0:	f640 101f 	movw	r0, #2335	@ 0x91f
 801b3e4:	f002 faa2 	bl	801d92c <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801b3e8:	4b06      	ldr	r3, [pc, #24]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3ea:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b3ee:	4618      	mov	r0, r3
 801b3f0:	f002 fdb1 	bl	801df56 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801b3f4:	4a03      	ldr	r2, [pc, #12]	@ (801b404 <RadioSetTxConfig+0x20c>)
 801b3f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b3f8:	6053      	str	r3, [r2, #4]
}
 801b3fa:	bf00      	nop
 801b3fc:	3718      	adds	r7, #24
 801b3fe:	46bd      	mov	sp, r7
 801b400:	bd80      	pop	{r7, pc}
 801b402:	bf00      	nop
 801b404:	200020b4 	.word	0x200020b4
 801b408:	200020ec 	.word	0x200020ec
 801b40c:	200020c2 	.word	0x200020c2
 801b410:	08022c88 	.word	0x08022c88
 801b414:	08023430 	.word	0x08023430
 801b418:	20000148 	.word	0x20000148

0801b41c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801b41c:	b480      	push	{r7}
 801b41e:	b083      	sub	sp, #12
 801b420:	af00      	add	r7, sp, #0
 801b422:	6078      	str	r0, [r7, #4]
    return true;
 801b424:	2301      	movs	r3, #1
}
 801b426:	4618      	mov	r0, r3
 801b428:	370c      	adds	r7, #12
 801b42a:	46bd      	mov	sp, r7
 801b42c:	bc80      	pop	{r7}
 801b42e:	4770      	bx	lr

0801b430 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801b430:	b480      	push	{r7}
 801b432:	b085      	sub	sp, #20
 801b434:	af00      	add	r7, sp, #0
 801b436:	4603      	mov	r3, r0
 801b438:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801b43a:	2300      	movs	r3, #0
 801b43c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801b43e:	79fb      	ldrb	r3, [r7, #7]
 801b440:	2b0a      	cmp	r3, #10
 801b442:	d83e      	bhi.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
 801b444:	a201      	add	r2, pc, #4	@ (adr r2, 801b44c <RadioGetLoRaBandwidthInHz+0x1c>)
 801b446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b44a:	bf00      	nop
 801b44c:	0801b479 	.word	0x0801b479
 801b450:	0801b489 	.word	0x0801b489
 801b454:	0801b499 	.word	0x0801b499
 801b458:	0801b4a9 	.word	0x0801b4a9
 801b45c:	0801b4b1 	.word	0x0801b4b1
 801b460:	0801b4b7 	.word	0x0801b4b7
 801b464:	0801b4bd 	.word	0x0801b4bd
 801b468:	0801b4c3 	.word	0x0801b4c3
 801b46c:	0801b481 	.word	0x0801b481
 801b470:	0801b491 	.word	0x0801b491
 801b474:	0801b4a1 	.word	0x0801b4a1
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801b478:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801b47c:	60fb      	str	r3, [r7, #12]
        break;
 801b47e:	e020      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801b480:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801b484:	60fb      	str	r3, [r7, #12]
        break;
 801b486:	e01c      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801b488:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801b48c:	60fb      	str	r3, [r7, #12]
        break;
 801b48e:	e018      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801b490:	f245 1361 	movw	r3, #20833	@ 0x5161
 801b494:	60fb      	str	r3, [r7, #12]
        break;
 801b496:	e014      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801b498:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801b49c:	60fb      	str	r3, [r7, #12]
        break;
 801b49e:	e010      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801b4a0:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801b4a4:	60fb      	str	r3, [r7, #12]
        break;
 801b4a6:	e00c      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801b4a8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801b4ac:	60fb      	str	r3, [r7, #12]
        break;
 801b4ae:	e008      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801b4b0:	4b07      	ldr	r3, [pc, #28]	@ (801b4d0 <RadioGetLoRaBandwidthInHz+0xa0>)
 801b4b2:	60fb      	str	r3, [r7, #12]
        break;
 801b4b4:	e005      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801b4b6:	4b07      	ldr	r3, [pc, #28]	@ (801b4d4 <RadioGetLoRaBandwidthInHz+0xa4>)
 801b4b8:	60fb      	str	r3, [r7, #12]
        break;
 801b4ba:	e002      	b.n	801b4c2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801b4bc:	4b06      	ldr	r3, [pc, #24]	@ (801b4d8 <RadioGetLoRaBandwidthInHz+0xa8>)
 801b4be:	60fb      	str	r3, [r7, #12]
        break;
 801b4c0:	bf00      	nop
    }

    return bandwidthInHz;
 801b4c2:	68fb      	ldr	r3, [r7, #12]
}
 801b4c4:	4618      	mov	r0, r3
 801b4c6:	3714      	adds	r7, #20
 801b4c8:	46bd      	mov	sp, r7
 801b4ca:	bc80      	pop	{r7}
 801b4cc:	4770      	bx	lr
 801b4ce:	bf00      	nop
 801b4d0:	0001e848 	.word	0x0001e848
 801b4d4:	0003d090 	.word	0x0003d090
 801b4d8:	0007a120 	.word	0x0007a120

0801b4dc <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801b4dc:	b480      	push	{r7}
 801b4de:	b083      	sub	sp, #12
 801b4e0:	af00      	add	r7, sp, #0
 801b4e2:	6078      	str	r0, [r7, #4]
 801b4e4:	4608      	mov	r0, r1
 801b4e6:	4611      	mov	r1, r2
 801b4e8:	461a      	mov	r2, r3
 801b4ea:	4603      	mov	r3, r0
 801b4ec:	70fb      	strb	r3, [r7, #3]
 801b4ee:	460b      	mov	r3, r1
 801b4f0:	803b      	strh	r3, [r7, #0]
 801b4f2:	4613      	mov	r3, r2
 801b4f4:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801b4f6:	883b      	ldrh	r3, [r7, #0]
 801b4f8:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801b4fa:	78ba      	ldrb	r2, [r7, #2]
 801b4fc:	f082 0201 	eor.w	r2, r2, #1
 801b500:	b2d2      	uxtb	r2, r2
 801b502:	2a00      	cmp	r2, #0
 801b504:	d001      	beq.n	801b50a <RadioGetGfskTimeOnAirNumerator+0x2e>
 801b506:	2208      	movs	r2, #8
 801b508:	e000      	b.n	801b50c <RadioGetGfskTimeOnAirNumerator+0x30>
 801b50a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801b50c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801b50e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801b512:	7c3b      	ldrb	r3, [r7, #16]
 801b514:	7d39      	ldrb	r1, [r7, #20]
 801b516:	2900      	cmp	r1, #0
 801b518:	d001      	beq.n	801b51e <RadioGetGfskTimeOnAirNumerator+0x42>
 801b51a:	2102      	movs	r1, #2
 801b51c:	e000      	b.n	801b520 <RadioGetGfskTimeOnAirNumerator+0x44>
 801b51e:	2100      	movs	r1, #0
 801b520:	440b      	add	r3, r1
 801b522:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801b524:	4413      	add	r3, r2
}
 801b526:	4618      	mov	r0, r3
 801b528:	370c      	adds	r7, #12
 801b52a:	46bd      	mov	sp, r7
 801b52c:	bc80      	pop	{r7}
 801b52e:	4770      	bx	lr

0801b530 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801b530:	b480      	push	{r7}
 801b532:	b08b      	sub	sp, #44	@ 0x2c
 801b534:	af00      	add	r7, sp, #0
 801b536:	60f8      	str	r0, [r7, #12]
 801b538:	60b9      	str	r1, [r7, #8]
 801b53a:	4611      	mov	r1, r2
 801b53c:	461a      	mov	r2, r3
 801b53e:	460b      	mov	r3, r1
 801b540:	71fb      	strb	r3, [r7, #7]
 801b542:	4613      	mov	r3, r2
 801b544:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801b546:	79fb      	ldrb	r3, [r7, #7]
 801b548:	3304      	adds	r3, #4
 801b54a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801b54c:	2300      	movs	r3, #0
 801b54e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801b552:	68bb      	ldr	r3, [r7, #8]
 801b554:	2b05      	cmp	r3, #5
 801b556:	d002      	beq.n	801b55e <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801b558:	68bb      	ldr	r3, [r7, #8]
 801b55a:	2b06      	cmp	r3, #6
 801b55c:	d104      	bne.n	801b568 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801b55e:	88bb      	ldrh	r3, [r7, #4]
 801b560:	2b0b      	cmp	r3, #11
 801b562:	d801      	bhi.n	801b568 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801b564:	230c      	movs	r3, #12
 801b566:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b568:	68fb      	ldr	r3, [r7, #12]
 801b56a:	2b00      	cmp	r3, #0
 801b56c:	d105      	bne.n	801b57a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801b56e:	68bb      	ldr	r3, [r7, #8]
 801b570:	2b0b      	cmp	r3, #11
 801b572:	d008      	beq.n	801b586 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801b574:	68bb      	ldr	r3, [r7, #8]
 801b576:	2b0c      	cmp	r3, #12
 801b578:	d005      	beq.n	801b586 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801b57a:	68fb      	ldr	r3, [r7, #12]
 801b57c:	2b01      	cmp	r3, #1
 801b57e:	d105      	bne.n	801b58c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b580:	68bb      	ldr	r3, [r7, #8]
 801b582:	2b0c      	cmp	r3, #12
 801b584:	d102      	bne.n	801b58c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801b586:	2301      	movs	r3, #1
 801b588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801b58c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801b590:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801b592:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801b596:	2a00      	cmp	r2, #0
 801b598:	d001      	beq.n	801b59e <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801b59a:	2210      	movs	r2, #16
 801b59c:	e000      	b.n	801b5a0 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801b59e:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801b5a0:	4413      	add	r3, r2
 801b5a2:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801b5a4:	68bb      	ldr	r3, [r7, #8]
 801b5a6:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801b5a8:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801b5aa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801b5ae:	2a00      	cmp	r2, #0
 801b5b0:	d001      	beq.n	801b5b6 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801b5b2:	2200      	movs	r2, #0
 801b5b4:	e000      	b.n	801b5b8 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801b5b6:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801b5b8:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801b5ba:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801b5bc:	68bb      	ldr	r3, [r7, #8]
 801b5be:	2b06      	cmp	r3, #6
 801b5c0:	d803      	bhi.n	801b5ca <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801b5c2:	68bb      	ldr	r3, [r7, #8]
 801b5c4:	009b      	lsls	r3, r3, #2
 801b5c6:	623b      	str	r3, [r7, #32]
 801b5c8:	e00e      	b.n	801b5e8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801b5ca:	69fb      	ldr	r3, [r7, #28]
 801b5cc:	3308      	adds	r3, #8
 801b5ce:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801b5d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b5d4:	2b00      	cmp	r3, #0
 801b5d6:	d004      	beq.n	801b5e2 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801b5d8:	68bb      	ldr	r3, [r7, #8]
 801b5da:	3b02      	subs	r3, #2
 801b5dc:	009b      	lsls	r3, r3, #2
 801b5de:	623b      	str	r3, [r7, #32]
 801b5e0:	e002      	b.n	801b5e8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801b5e2:	68bb      	ldr	r3, [r7, #8]
 801b5e4:	009b      	lsls	r3, r3, #2
 801b5e6:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801b5e8:	69fb      	ldr	r3, [r7, #28]
 801b5ea:	2b00      	cmp	r3, #0
 801b5ec:	da01      	bge.n	801b5f2 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801b5ee:	2300      	movs	r3, #0
 801b5f0:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801b5f2:	69fa      	ldr	r2, [r7, #28]
 801b5f4:	6a3b      	ldr	r3, [r7, #32]
 801b5f6:	4413      	add	r3, r2
 801b5f8:	1e5a      	subs	r2, r3, #1
 801b5fa:	6a3b      	ldr	r3, [r7, #32]
 801b5fc:	fb92 f3f3 	sdiv	r3, r2, r3
 801b600:	697a      	ldr	r2, [r7, #20]
 801b602:	fb03 f202 	mul.w	r2, r3, r2
 801b606:	88bb      	ldrh	r3, [r7, #4]
 801b608:	4413      	add	r3, r2
    int32_t intermediate =
 801b60a:	330c      	adds	r3, #12
 801b60c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801b60e:	68bb      	ldr	r3, [r7, #8]
 801b610:	2b06      	cmp	r3, #6
 801b612:	d802      	bhi.n	801b61a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801b614:	69bb      	ldr	r3, [r7, #24]
 801b616:	3302      	adds	r3, #2
 801b618:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801b61a:	69bb      	ldr	r3, [r7, #24]
 801b61c:	009b      	lsls	r3, r3, #2
 801b61e:	1c5a      	adds	r2, r3, #1
 801b620:	68bb      	ldr	r3, [r7, #8]
 801b622:	3b02      	subs	r3, #2
 801b624:	fa02 f303 	lsl.w	r3, r2, r3
}
 801b628:	4618      	mov	r0, r3
 801b62a:	372c      	adds	r7, #44	@ 0x2c
 801b62c:	46bd      	mov	sp, r7
 801b62e:	bc80      	pop	{r7}
 801b630:	4770      	bx	lr
	...

0801b634 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801b634:	b580      	push	{r7, lr}
 801b636:	b08a      	sub	sp, #40	@ 0x28
 801b638:	af04      	add	r7, sp, #16
 801b63a:	60b9      	str	r1, [r7, #8]
 801b63c:	607a      	str	r2, [r7, #4]
 801b63e:	461a      	mov	r2, r3
 801b640:	4603      	mov	r3, r0
 801b642:	73fb      	strb	r3, [r7, #15]
 801b644:	4613      	mov	r3, r2
 801b646:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801b648:	2300      	movs	r3, #0
 801b64a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801b64c:	2301      	movs	r3, #1
 801b64e:	613b      	str	r3, [r7, #16]

    switch( modem )
 801b650:	7bfb      	ldrb	r3, [r7, #15]
 801b652:	2b00      	cmp	r3, #0
 801b654:	d002      	beq.n	801b65c <RadioTimeOnAir+0x28>
 801b656:	2b01      	cmp	r3, #1
 801b658:	d017      	beq.n	801b68a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801b65a:	e035      	b.n	801b6c8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801b65c:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801b660:	8c3a      	ldrh	r2, [r7, #32]
 801b662:	7bb9      	ldrb	r1, [r7, #14]
 801b664:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b668:	9301      	str	r3, [sp, #4]
 801b66a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b66e:	9300      	str	r3, [sp, #0]
 801b670:	4603      	mov	r3, r0
 801b672:	6878      	ldr	r0, [r7, #4]
 801b674:	f7ff ff32 	bl	801b4dc <RadioGetGfskTimeOnAirNumerator>
 801b678:	4603      	mov	r3, r0
 801b67a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b67e:	fb02 f303 	mul.w	r3, r2, r3
 801b682:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801b684:	687b      	ldr	r3, [r7, #4]
 801b686:	613b      	str	r3, [r7, #16]
        break;
 801b688:	e01e      	b.n	801b6c8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801b68a:	8c39      	ldrh	r1, [r7, #32]
 801b68c:	7bba      	ldrb	r2, [r7, #14]
 801b68e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b692:	9302      	str	r3, [sp, #8]
 801b694:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b698:	9301      	str	r3, [sp, #4]
 801b69a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b69e:	9300      	str	r3, [sp, #0]
 801b6a0:	460b      	mov	r3, r1
 801b6a2:	6879      	ldr	r1, [r7, #4]
 801b6a4:	68b8      	ldr	r0, [r7, #8]
 801b6a6:	f7ff ff43 	bl	801b530 <RadioGetLoRaTimeOnAirNumerator>
 801b6aa:	4603      	mov	r3, r0
 801b6ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b6b0:	fb02 f303 	mul.w	r3, r2, r3
 801b6b4:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801b6b6:	4a0a      	ldr	r2, [pc, #40]	@ (801b6e0 <RadioTimeOnAir+0xac>)
 801b6b8:	68bb      	ldr	r3, [r7, #8]
 801b6ba:	4413      	add	r3, r2
 801b6bc:	781b      	ldrb	r3, [r3, #0]
 801b6be:	4618      	mov	r0, r3
 801b6c0:	f7ff feb6 	bl	801b430 <RadioGetLoRaBandwidthInHz>
 801b6c4:	6138      	str	r0, [r7, #16]
        break;
 801b6c6:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801b6c8:	697a      	ldr	r2, [r7, #20]
 801b6ca:	693b      	ldr	r3, [r7, #16]
 801b6cc:	4413      	add	r3, r2
 801b6ce:	1e5a      	subs	r2, r3, #1
 801b6d0:	693b      	ldr	r3, [r7, #16]
 801b6d2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801b6d6:	4618      	mov	r0, r3
 801b6d8:	3718      	adds	r7, #24
 801b6da:	46bd      	mov	sp, r7
 801b6dc:	bd80      	pop	{r7, pc}
 801b6de:	bf00      	nop
 801b6e0:	08023430 	.word	0x08023430

0801b6e4 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801b6e4:	b580      	push	{r7, lr}
 801b6e6:	b084      	sub	sp, #16
 801b6e8:	af00      	add	r7, sp, #0
 801b6ea:	6078      	str	r0, [r7, #4]
 801b6ec:	460b      	mov	r3, r1
 801b6ee:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801b6f0:	2300      	movs	r3, #0
 801b6f2:	2200      	movs	r2, #0
 801b6f4:	f240 2101 	movw	r1, #513	@ 0x201
 801b6f8:	f240 2001 	movw	r0, #513	@ 0x201
 801b6fc:	f001 fd66 	bl	801d1cc <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801b700:	4b73      	ldr	r3, [pc, #460]	@ (801b8d0 <RadioSend+0x1ec>)
 801b702:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b706:	2101      	movs	r1, #1
 801b708:	4618      	mov	r0, r3
 801b70a:	f002 fa1d 	bl	801db48 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801b70e:	4b70      	ldr	r3, [pc, #448]	@ (801b8d0 <RadioSend+0x1ec>)
 801b710:	781b      	ldrb	r3, [r3, #0]
 801b712:	2b01      	cmp	r3, #1
 801b714:	d112      	bne.n	801b73c <RadioSend+0x58>
 801b716:	4b6e      	ldr	r3, [pc, #440]	@ (801b8d0 <RadioSend+0x1ec>)
 801b718:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801b71c:	2b06      	cmp	r3, #6
 801b71e:	d10d      	bne.n	801b73c <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801b720:	f640 0089 	movw	r0, #2185	@ 0x889
 801b724:	f002 f924 	bl	801d970 <SUBGRF_ReadRegister>
 801b728:	4603      	mov	r3, r0
 801b72a:	f023 0304 	bic.w	r3, r3, #4
 801b72e:	b2db      	uxtb	r3, r3
 801b730:	4619      	mov	r1, r3
 801b732:	f640 0089 	movw	r0, #2185	@ 0x889
 801b736:	f002 f8f9 	bl	801d92c <SUBGRF_WriteRegister>
 801b73a:	e00c      	b.n	801b756 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801b73c:	f640 0089 	movw	r0, #2185	@ 0x889
 801b740:	f002 f916 	bl	801d970 <SUBGRF_ReadRegister>
 801b744:	4603      	mov	r3, r0
 801b746:	f043 0304 	orr.w	r3, r3, #4
 801b74a:	b2db      	uxtb	r3, r3
 801b74c:	4619      	mov	r1, r3
 801b74e:	f640 0089 	movw	r0, #2185	@ 0x889
 801b752:	f002 f8eb 	bl	801d92c <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801b756:	4b5e      	ldr	r3, [pc, #376]	@ (801b8d0 <RadioSend+0x1ec>)
 801b758:	781b      	ldrb	r3, [r3, #0]
 801b75a:	2b04      	cmp	r3, #4
 801b75c:	f200 80a8 	bhi.w	801b8b0 <RadioSend+0x1cc>
 801b760:	a201      	add	r2, pc, #4	@ (adr r2, 801b768 <RadioSend+0x84>)
 801b762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b766:	bf00      	nop
 801b768:	0801b797 	.word	0x0801b797
 801b76c:	0801b77d 	.word	0x0801b77d
 801b770:	0801b797 	.word	0x0801b797
 801b774:	0801b7f9 	.word	0x0801b7f9
 801b778:	0801b819 	.word	0x0801b819
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801b77c:	4a54      	ldr	r2, [pc, #336]	@ (801b8d0 <RadioSend+0x1ec>)
 801b77e:	78fb      	ldrb	r3, [r7, #3]
 801b780:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b782:	4854      	ldr	r0, [pc, #336]	@ (801b8d4 <RadioSend+0x1f0>)
 801b784:	f001 ff8a 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801b788:	78fb      	ldrb	r3, [r7, #3]
 801b78a:	2200      	movs	r2, #0
 801b78c:	4619      	mov	r1, r3
 801b78e:	6878      	ldr	r0, [r7, #4]
 801b790:	f001 fa3a 	bl	801cc08 <SUBGRF_SendPayload>
            break;
 801b794:	e08d      	b.n	801b8b2 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801b796:	f002 fbd0 	bl	801df3a <RFW_Is_Init>
 801b79a:	4603      	mov	r3, r0
 801b79c:	2b01      	cmp	r3, #1
 801b79e:	d11e      	bne.n	801b7de <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801b7a0:	f107 020d 	add.w	r2, r7, #13
 801b7a4:	78fb      	ldrb	r3, [r7, #3]
 801b7a6:	4619      	mov	r1, r3
 801b7a8:	6878      	ldr	r0, [r7, #4]
 801b7aa:	f002 fbde 	bl	801df6a <RFW_TransmitInit>
 801b7ae:	4603      	mov	r3, r0
 801b7b0:	2b00      	cmp	r3, #0
 801b7b2:	d10c      	bne.n	801b7ce <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801b7b4:	7b7a      	ldrb	r2, [r7, #13]
 801b7b6:	4b46      	ldr	r3, [pc, #280]	@ (801b8d0 <RadioSend+0x1ec>)
 801b7b8:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b7ba:	4846      	ldr	r0, [pc, #280]	@ (801b8d4 <RadioSend+0x1f0>)
 801b7bc:	f001 ff6e 	bl	801d69c <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801b7c0:	7b7b      	ldrb	r3, [r7, #13]
 801b7c2:	2200      	movs	r2, #0
 801b7c4:	4619      	mov	r1, r3
 801b7c6:	6878      	ldr	r0, [r7, #4]
 801b7c8:	f001 fa1e 	bl	801cc08 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801b7cc:	e071      	b.n	801b8b2 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801b7ce:	4b42      	ldr	r3, [pc, #264]	@ (801b8d8 <RadioSend+0x1f4>)
 801b7d0:	2201      	movs	r2, #1
 801b7d2:	2100      	movs	r1, #0
 801b7d4:	2002      	movs	r0, #2
 801b7d6:	f003 fc81 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801b7da:	2303      	movs	r3, #3
 801b7dc:	e073      	b.n	801b8c6 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801b7de:	4a3c      	ldr	r2, [pc, #240]	@ (801b8d0 <RadioSend+0x1ec>)
 801b7e0:	78fb      	ldrb	r3, [r7, #3]
 801b7e2:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b7e4:	483b      	ldr	r0, [pc, #236]	@ (801b8d4 <RadioSend+0x1f0>)
 801b7e6:	f001 ff59 	bl	801d69c <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801b7ea:	78fb      	ldrb	r3, [r7, #3]
 801b7ec:	2200      	movs	r2, #0
 801b7ee:	4619      	mov	r1, r3
 801b7f0:	6878      	ldr	r0, [r7, #4]
 801b7f2:	f001 fa09 	bl	801cc08 <SUBGRF_SendPayload>
            break;
 801b7f6:	e05c      	b.n	801b8b2 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801b7f8:	4b35      	ldr	r3, [pc, #212]	@ (801b8d0 <RadioSend+0x1ec>)
 801b7fa:	2202      	movs	r2, #2
 801b7fc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801b7fe:	4a34      	ldr	r2, [pc, #208]	@ (801b8d0 <RadioSend+0x1ec>)
 801b800:	78fb      	ldrb	r3, [r7, #3]
 801b802:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b804:	4833      	ldr	r0, [pc, #204]	@ (801b8d4 <RadioSend+0x1f0>)
 801b806:	f001 ff49 	bl	801d69c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801b80a:	78fb      	ldrb	r3, [r7, #3]
 801b80c:	2200      	movs	r2, #0
 801b80e:	4619      	mov	r1, r3
 801b810:	6878      	ldr	r0, [r7, #4]
 801b812:	f001 f9f9 	bl	801cc08 <SUBGRF_SendPayload>
            break;
 801b816:	e04c      	b.n	801b8b2 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801b818:	78fb      	ldrb	r3, [r7, #3]
 801b81a:	461a      	mov	r2, r3
 801b81c:	6879      	ldr	r1, [r7, #4]
 801b81e:	482f      	ldr	r0, [pc, #188]	@ (801b8dc <RadioSend+0x1f8>)
 801b820:	f000 fcca 	bl	801c1b8 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801b824:	4b2a      	ldr	r3, [pc, #168]	@ (801b8d0 <RadioSend+0x1ec>)
 801b826:	2202      	movs	r2, #2
 801b828:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801b82a:	78fb      	ldrb	r3, [r7, #3]
 801b82c:	3301      	adds	r3, #1
 801b82e:	b2da      	uxtb	r2, r3
 801b830:	4b27      	ldr	r3, [pc, #156]	@ (801b8d0 <RadioSend+0x1ec>)
 801b832:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b834:	4827      	ldr	r0, [pc, #156]	@ (801b8d4 <RadioSend+0x1f0>)
 801b836:	f001 ff31 	bl	801d69c <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801b83a:	2100      	movs	r1, #0
 801b83c:	20f1      	movs	r0, #241	@ 0xf1
 801b83e:	f000 f965 	bl	801bb0c <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801b842:	2100      	movs	r1, #0
 801b844:	20f0      	movs	r0, #240	@ 0xf0
 801b846:	f000 f961 	bl	801bb0c <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801b84a:	4b21      	ldr	r3, [pc, #132]	@ (801b8d0 <RadioSend+0x1ec>)
 801b84c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b84e:	2b64      	cmp	r3, #100	@ 0x64
 801b850:	d108      	bne.n	801b864 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801b852:	2170      	movs	r1, #112	@ 0x70
 801b854:	20f3      	movs	r0, #243	@ 0xf3
 801b856:	f000 f959 	bl	801bb0c <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801b85a:	211d      	movs	r1, #29
 801b85c:	20f2      	movs	r0, #242	@ 0xf2
 801b85e:	f000 f955 	bl	801bb0c <RadioWrite>
 801b862:	e007      	b.n	801b874 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801b864:	21e1      	movs	r1, #225	@ 0xe1
 801b866:	20f3      	movs	r0, #243	@ 0xf3
 801b868:	f000 f950 	bl	801bb0c <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801b86c:	2104      	movs	r1, #4
 801b86e:	20f2      	movs	r0, #242	@ 0xf2
 801b870:	f000 f94c 	bl	801bb0c <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801b874:	78fb      	ldrb	r3, [r7, #3]
 801b876:	b29b      	uxth	r3, r3
 801b878:	00db      	lsls	r3, r3, #3
 801b87a:	b29b      	uxth	r3, r3
 801b87c:	3302      	adds	r3, #2
 801b87e:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801b880:	89fb      	ldrh	r3, [r7, #14]
 801b882:	0a1b      	lsrs	r3, r3, #8
 801b884:	b29b      	uxth	r3, r3
 801b886:	b2db      	uxtb	r3, r3
 801b888:	4619      	mov	r1, r3
 801b88a:	20f4      	movs	r0, #244	@ 0xf4
 801b88c:	f000 f93e 	bl	801bb0c <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801b890:	89fb      	ldrh	r3, [r7, #14]
 801b892:	b2db      	uxtb	r3, r3
 801b894:	4619      	mov	r1, r3
 801b896:	20f5      	movs	r0, #245	@ 0xf5
 801b898:	f000 f938 	bl	801bb0c <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801b89c:	78fb      	ldrb	r3, [r7, #3]
 801b89e:	3301      	adds	r3, #1
 801b8a0:	b2db      	uxtb	r3, r3
 801b8a2:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801b8a6:	4619      	mov	r1, r3
 801b8a8:	480c      	ldr	r0, [pc, #48]	@ (801b8dc <RadioSend+0x1f8>)
 801b8aa:	f001 f9ad 	bl	801cc08 <SUBGRF_SendPayload>
            break;
 801b8ae:	e000      	b.n	801b8b2 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801b8b0:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801b8b2:	4b07      	ldr	r3, [pc, #28]	@ (801b8d0 <RadioSend+0x1ec>)
 801b8b4:	685b      	ldr	r3, [r3, #4]
 801b8b6:	4619      	mov	r1, r3
 801b8b8:	4809      	ldr	r0, [pc, #36]	@ (801b8e0 <RadioSend+0x1fc>)
 801b8ba:	f003 fa75 	bl	801eda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801b8be:	4808      	ldr	r0, [pc, #32]	@ (801b8e0 <RadioSend+0x1fc>)
 801b8c0:	f003 f994 	bl	801ebec <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801b8c4:	2300      	movs	r3, #0
}
 801b8c6:	4618      	mov	r0, r3
 801b8c8:	3710      	adds	r7, #16
 801b8ca:	46bd      	mov	sp, r7
 801b8cc:	bd80      	pop	{r7, pc}
 801b8ce:	bf00      	nop
 801b8d0:	200020b4 	.word	0x200020b4
 801b8d4:	200020c2 	.word	0x200020c2
 801b8d8:	08022c90 	.word	0x08022c90
 801b8dc:	20001fb0 	.word	0x20001fb0
 801b8e0:	20002110 	.word	0x20002110

0801b8e4 <RadioSleep>:

static void RadioSleep( void )
{
 801b8e4:	b580      	push	{r7, lr}
 801b8e6:	b082      	sub	sp, #8
 801b8e8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801b8ea:	2300      	movs	r3, #0
 801b8ec:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801b8ee:	793b      	ldrb	r3, [r7, #4]
 801b8f0:	f043 0304 	orr.w	r3, r3, #4
 801b8f4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801b8f6:	7938      	ldrb	r0, [r7, #4]
 801b8f8:	f001 fa62 	bl	801cdc0 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801b8fc:	2002      	movs	r0, #2
 801b8fe:	f7e6 fe73 	bl	80025e8 <HAL_Delay>
}
 801b902:	bf00      	nop
 801b904:	3708      	adds	r7, #8
 801b906:	46bd      	mov	sp, r7
 801b908:	bd80      	pop	{r7, pc}

0801b90a <RadioStandby>:

static void RadioStandby( void )
{
 801b90a:	b580      	push	{r7, lr}
 801b90c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801b90e:	2000      	movs	r0, #0
 801b910:	f001 fa88 	bl	801ce24 <SUBGRF_SetStandby>
}
 801b914:	bf00      	nop
 801b916:	bd80      	pop	{r7, pc}

0801b918 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801b918:	b580      	push	{r7, lr}
 801b91a:	b082      	sub	sp, #8
 801b91c:	af00      	add	r7, sp, #0
 801b91e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801b920:	f002 fb0b 	bl	801df3a <RFW_Is_Init>
 801b924:	4603      	mov	r3, r0
 801b926:	2b01      	cmp	r3, #1
 801b928:	d102      	bne.n	801b930 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801b92a:	f002 fb2e 	bl	801df8a <RFW_ReceiveInit>
 801b92e:	e007      	b.n	801b940 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801b930:	2300      	movs	r3, #0
 801b932:	2200      	movs	r2, #0
 801b934:	f240 2162 	movw	r1, #610	@ 0x262
 801b938:	f240 2062 	movw	r0, #610	@ 0x262
 801b93c:	f001 fc46 	bl	801d1cc <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801b940:	687b      	ldr	r3, [r7, #4]
 801b942:	2b00      	cmp	r3, #0
 801b944:	d006      	beq.n	801b954 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801b946:	6879      	ldr	r1, [r7, #4]
 801b948:	4811      	ldr	r0, [pc, #68]	@ (801b990 <RadioRx+0x78>)
 801b94a:	f003 fa2d 	bl	801eda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801b94e:	4810      	ldr	r0, [pc, #64]	@ (801b990 <RadioRx+0x78>)
 801b950:	f003 f94c 	bl	801ebec <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b954:	4b0f      	ldr	r3, [pc, #60]	@ (801b994 <RadioRx+0x7c>)
 801b956:	2200      	movs	r2, #0
 801b958:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b95a:	4b0e      	ldr	r3, [pc, #56]	@ (801b994 <RadioRx+0x7c>)
 801b95c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b960:	2100      	movs	r1, #0
 801b962:	4618      	mov	r0, r3
 801b964:	f002 f8f0 	bl	801db48 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801b968:	4b0a      	ldr	r3, [pc, #40]	@ (801b994 <RadioRx+0x7c>)
 801b96a:	785b      	ldrb	r3, [r3, #1]
 801b96c:	2b00      	cmp	r3, #0
 801b96e:	d004      	beq.n	801b97a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801b970:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b974:	f001 fa92 	bl	801ce9c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801b978:	e005      	b.n	801b986 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801b97a:	4b06      	ldr	r3, [pc, #24]	@ (801b994 <RadioRx+0x7c>)
 801b97c:	689b      	ldr	r3, [r3, #8]
 801b97e:	019b      	lsls	r3, r3, #6
 801b980:	4618      	mov	r0, r3
 801b982:	f001 fa8b 	bl	801ce9c <SUBGRF_SetRx>
}
 801b986:	bf00      	nop
 801b988:	3708      	adds	r7, #8
 801b98a:	46bd      	mov	sp, r7
 801b98c:	bd80      	pop	{r7, pc}
 801b98e:	bf00      	nop
 801b990:	20002128 	.word	0x20002128
 801b994:	200020b4 	.word	0x200020b4

0801b998 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801b998:	b580      	push	{r7, lr}
 801b99a:	b082      	sub	sp, #8
 801b99c:	af00      	add	r7, sp, #0
 801b99e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801b9a0:	f002 facb 	bl	801df3a <RFW_Is_Init>
 801b9a4:	4603      	mov	r3, r0
 801b9a6:	2b01      	cmp	r3, #1
 801b9a8:	d102      	bne.n	801b9b0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801b9aa:	f002 faee 	bl	801df8a <RFW_ReceiveInit>
 801b9ae:	e007      	b.n	801b9c0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801b9b0:	2300      	movs	r3, #0
 801b9b2:	2200      	movs	r2, #0
 801b9b4:	f240 2162 	movw	r1, #610	@ 0x262
 801b9b8:	f240 2062 	movw	r0, #610	@ 0x262
 801b9bc:	f001 fc06 	bl	801d1cc <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801b9c0:	687b      	ldr	r3, [r7, #4]
 801b9c2:	2b00      	cmp	r3, #0
 801b9c4:	d006      	beq.n	801b9d4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801b9c6:	6879      	ldr	r1, [r7, #4]
 801b9c8:	4811      	ldr	r0, [pc, #68]	@ (801ba10 <RadioRxBoosted+0x78>)
 801b9ca:	f003 f9ed 	bl	801eda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801b9ce:	4810      	ldr	r0, [pc, #64]	@ (801ba10 <RadioRxBoosted+0x78>)
 801b9d0:	f003 f90c 	bl	801ebec <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b9d4:	4b0f      	ldr	r3, [pc, #60]	@ (801ba14 <RadioRxBoosted+0x7c>)
 801b9d6:	2200      	movs	r2, #0
 801b9d8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b9da:	4b0e      	ldr	r3, [pc, #56]	@ (801ba14 <RadioRxBoosted+0x7c>)
 801b9dc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b9e0:	2100      	movs	r1, #0
 801b9e2:	4618      	mov	r0, r3
 801b9e4:	f002 f8b0 	bl	801db48 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801b9e8:	4b0a      	ldr	r3, [pc, #40]	@ (801ba14 <RadioRxBoosted+0x7c>)
 801b9ea:	785b      	ldrb	r3, [r3, #1]
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d004      	beq.n	801b9fa <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801b9f0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b9f4:	f001 fa72 	bl	801cedc <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801b9f8:	e005      	b.n	801ba06 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801b9fa:	4b06      	ldr	r3, [pc, #24]	@ (801ba14 <RadioRxBoosted+0x7c>)
 801b9fc:	689b      	ldr	r3, [r3, #8]
 801b9fe:	019b      	lsls	r3, r3, #6
 801ba00:	4618      	mov	r0, r3
 801ba02:	f001 fa6b 	bl	801cedc <SUBGRF_SetRxBoosted>
}
 801ba06:	bf00      	nop
 801ba08:	3708      	adds	r7, #8
 801ba0a:	46bd      	mov	sp, r7
 801ba0c:	bd80      	pop	{r7, pc}
 801ba0e:	bf00      	nop
 801ba10:	20002128 	.word	0x20002128
 801ba14:	200020b4 	.word	0x200020b4

0801ba18 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801ba18:	b580      	push	{r7, lr}
 801ba1a:	b082      	sub	sp, #8
 801ba1c:	af00      	add	r7, sp, #0
 801ba1e:	6078      	str	r0, [r7, #4]
 801ba20:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	005a      	lsls	r2, r3, #1
 801ba26:	683b      	ldr	r3, [r7, #0]
 801ba28:	4413      	add	r3, r2
 801ba2a:	4a0c      	ldr	r2, [pc, #48]	@ (801ba5c <RadioSetRxDutyCycle+0x44>)
 801ba2c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801ba2e:	2300      	movs	r3, #0
 801ba30:	2200      	movs	r2, #0
 801ba32:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801ba36:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801ba3a:	f001 fbc7 	bl	801d1cc <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801ba3e:	4b07      	ldr	r3, [pc, #28]	@ (801ba5c <RadioSetRxDutyCycle+0x44>)
 801ba40:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801ba44:	2100      	movs	r1, #0
 801ba46:	4618      	mov	r0, r3
 801ba48:	f002 f87e 	bl	801db48 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801ba4c:	6839      	ldr	r1, [r7, #0]
 801ba4e:	6878      	ldr	r0, [r7, #4]
 801ba50:	f001 fa68 	bl	801cf24 <SUBGRF_SetRxDutyCycle>
}
 801ba54:	bf00      	nop
 801ba56:	3708      	adds	r7, #8
 801ba58:	46bd      	mov	sp, r7
 801ba5a:	bd80      	pop	{r7, pc}
 801ba5c:	200020b4 	.word	0x200020b4

0801ba60 <RadioStartCad>:

static void RadioStartCad( void )
{
 801ba60:	b580      	push	{r7, lr}
 801ba62:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801ba64:	4b09      	ldr	r3, [pc, #36]	@ (801ba8c <RadioStartCad+0x2c>)
 801ba66:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801ba6a:	2100      	movs	r1, #0
 801ba6c:	4618      	mov	r0, r3
 801ba6e:	f002 f86b 	bl	801db48 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801ba72:	2300      	movs	r3, #0
 801ba74:	2200      	movs	r2, #0
 801ba76:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801ba7a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801ba7e:	f001 fba5 	bl	801d1cc <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801ba82:	f001 fa7b 	bl	801cf7c <SUBGRF_SetCad>
}
 801ba86:	bf00      	nop
 801ba88:	bd80      	pop	{r7, pc}
 801ba8a:	bf00      	nop
 801ba8c:	200020b4 	.word	0x200020b4

0801ba90 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801ba90:	b580      	push	{r7, lr}
 801ba92:	b084      	sub	sp, #16
 801ba94:	af00      	add	r7, sp, #0
 801ba96:	6078      	str	r0, [r7, #4]
 801ba98:	460b      	mov	r3, r1
 801ba9a:	70fb      	strb	r3, [r7, #3]
 801ba9c:	4613      	mov	r3, r2
 801ba9e:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801baa0:	883b      	ldrh	r3, [r7, #0]
 801baa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801baa6:	fb02 f303 	mul.w	r3, r2, r3
 801baaa:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801baac:	6878      	ldr	r0, [r7, #4]
 801baae:	f001 fbe9 	bl	801d284 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801bab2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801bab6:	4618      	mov	r0, r3
 801bab8:	f002 f86e 	bl	801db98 <SUBGRF_SetRfTxPower>
 801babc:	4603      	mov	r3, r0
 801babe:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801bac0:	210e      	movs	r1, #14
 801bac2:	f640 101f 	movw	r0, #2335	@ 0x91f
 801bac6:	f001 ff31 	bl	801d92c <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801baca:	7afb      	ldrb	r3, [r7, #11]
 801bacc:	2101      	movs	r1, #1
 801bace:	4618      	mov	r0, r3
 801bad0:	f002 f83a 	bl	801db48 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801bad4:	f001 fa60 	bl	801cf98 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801bad8:	68f9      	ldr	r1, [r7, #12]
 801bada:	4805      	ldr	r0, [pc, #20]	@ (801baf0 <RadioSetTxContinuousWave+0x60>)
 801badc:	f003 f964 	bl	801eda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801bae0:	4803      	ldr	r0, [pc, #12]	@ (801baf0 <RadioSetTxContinuousWave+0x60>)
 801bae2:	f003 f883 	bl	801ebec <UTIL_TIMER_Start>
}
 801bae6:	bf00      	nop
 801bae8:	3710      	adds	r7, #16
 801baea:	46bd      	mov	sp, r7
 801baec:	bd80      	pop	{r7, pc}
 801baee:	bf00      	nop
 801baf0:	20002110 	.word	0x20002110

0801baf4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801baf4:	b580      	push	{r7, lr}
 801baf6:	b082      	sub	sp, #8
 801baf8:	af00      	add	r7, sp, #0
 801bafa:	4603      	mov	r3, r0
 801bafc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801bafe:	f001 fe82 	bl	801d806 <SUBGRF_GetRssiInst>
 801bb02:	4603      	mov	r3, r0
}
 801bb04:	4618      	mov	r0, r3
 801bb06:	3708      	adds	r7, #8
 801bb08:	46bd      	mov	sp, r7
 801bb0a:	bd80      	pop	{r7, pc}

0801bb0c <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801bb0c:	b580      	push	{r7, lr}
 801bb0e:	b082      	sub	sp, #8
 801bb10:	af00      	add	r7, sp, #0
 801bb12:	4603      	mov	r3, r0
 801bb14:	460a      	mov	r2, r1
 801bb16:	80fb      	strh	r3, [r7, #6]
 801bb18:	4613      	mov	r3, r2
 801bb1a:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801bb1c:	797a      	ldrb	r2, [r7, #5]
 801bb1e:	88fb      	ldrh	r3, [r7, #6]
 801bb20:	4611      	mov	r1, r2
 801bb22:	4618      	mov	r0, r3
 801bb24:	f001 ff02 	bl	801d92c <SUBGRF_WriteRegister>
}
 801bb28:	bf00      	nop
 801bb2a:	3708      	adds	r7, #8
 801bb2c:	46bd      	mov	sp, r7
 801bb2e:	bd80      	pop	{r7, pc}

0801bb30 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801bb30:	b580      	push	{r7, lr}
 801bb32:	b082      	sub	sp, #8
 801bb34:	af00      	add	r7, sp, #0
 801bb36:	4603      	mov	r3, r0
 801bb38:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801bb3a:	88fb      	ldrh	r3, [r7, #6]
 801bb3c:	4618      	mov	r0, r3
 801bb3e:	f001 ff17 	bl	801d970 <SUBGRF_ReadRegister>
 801bb42:	4603      	mov	r3, r0
}
 801bb44:	4618      	mov	r0, r3
 801bb46:	3708      	adds	r7, #8
 801bb48:	46bd      	mov	sp, r7
 801bb4a:	bd80      	pop	{r7, pc}

0801bb4c <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801bb4c:	b580      	push	{r7, lr}
 801bb4e:	b082      	sub	sp, #8
 801bb50:	af00      	add	r7, sp, #0
 801bb52:	4603      	mov	r3, r0
 801bb54:	6039      	str	r1, [r7, #0]
 801bb56:	80fb      	strh	r3, [r7, #6]
 801bb58:	4613      	mov	r3, r2
 801bb5a:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801bb5c:	797b      	ldrb	r3, [r7, #5]
 801bb5e:	b29a      	uxth	r2, r3
 801bb60:	88fb      	ldrh	r3, [r7, #6]
 801bb62:	6839      	ldr	r1, [r7, #0]
 801bb64:	4618      	mov	r0, r3
 801bb66:	f001 ff23 	bl	801d9b0 <SUBGRF_WriteRegisters>
}
 801bb6a:	bf00      	nop
 801bb6c:	3708      	adds	r7, #8
 801bb6e:	46bd      	mov	sp, r7
 801bb70:	bd80      	pop	{r7, pc}

0801bb72 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801bb72:	b580      	push	{r7, lr}
 801bb74:	b082      	sub	sp, #8
 801bb76:	af00      	add	r7, sp, #0
 801bb78:	4603      	mov	r3, r0
 801bb7a:	6039      	str	r1, [r7, #0]
 801bb7c:	80fb      	strh	r3, [r7, #6]
 801bb7e:	4613      	mov	r3, r2
 801bb80:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801bb82:	797b      	ldrb	r3, [r7, #5]
 801bb84:	b29a      	uxth	r2, r3
 801bb86:	88fb      	ldrh	r3, [r7, #6]
 801bb88:	6839      	ldr	r1, [r7, #0]
 801bb8a:	4618      	mov	r0, r3
 801bb8c:	f001 ff32 	bl	801d9f4 <SUBGRF_ReadRegisters>
}
 801bb90:	bf00      	nop
 801bb92:	3708      	adds	r7, #8
 801bb94:	46bd      	mov	sp, r7
 801bb96:	bd80      	pop	{r7, pc}

0801bb98 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801bb98:	b580      	push	{r7, lr}
 801bb9a:	b082      	sub	sp, #8
 801bb9c:	af00      	add	r7, sp, #0
 801bb9e:	4603      	mov	r3, r0
 801bba0:	460a      	mov	r2, r1
 801bba2:	71fb      	strb	r3, [r7, #7]
 801bba4:	4613      	mov	r3, r2
 801bba6:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801bba8:	79fb      	ldrb	r3, [r7, #7]
 801bbaa:	2b01      	cmp	r3, #1
 801bbac:	d10a      	bne.n	801bbc4 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801bbae:	4a0e      	ldr	r2, [pc, #56]	@ (801bbe8 <RadioSetMaxPayloadLength+0x50>)
 801bbb0:	79bb      	ldrb	r3, [r7, #6]
 801bbb2:	7013      	strb	r3, [r2, #0]
 801bbb4:	4b0c      	ldr	r3, [pc, #48]	@ (801bbe8 <RadioSetMaxPayloadLength+0x50>)
 801bbb6:	781a      	ldrb	r2, [r3, #0]
 801bbb8:	4b0c      	ldr	r3, [pc, #48]	@ (801bbec <RadioSetMaxPayloadLength+0x54>)
 801bbba:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bbbc:	480c      	ldr	r0, [pc, #48]	@ (801bbf0 <RadioSetMaxPayloadLength+0x58>)
 801bbbe:	f001 fd6d 	bl	801d69c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801bbc2:	e00d      	b.n	801bbe0 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801bbc4:	4b09      	ldr	r3, [pc, #36]	@ (801bbec <RadioSetMaxPayloadLength+0x54>)
 801bbc6:	7d5b      	ldrb	r3, [r3, #21]
 801bbc8:	2b01      	cmp	r3, #1
 801bbca:	d109      	bne.n	801bbe0 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801bbcc:	4a06      	ldr	r2, [pc, #24]	@ (801bbe8 <RadioSetMaxPayloadLength+0x50>)
 801bbce:	79bb      	ldrb	r3, [r7, #6]
 801bbd0:	7013      	strb	r3, [r2, #0]
 801bbd2:	4b05      	ldr	r3, [pc, #20]	@ (801bbe8 <RadioSetMaxPayloadLength+0x50>)
 801bbd4:	781a      	ldrb	r2, [r3, #0]
 801bbd6:	4b05      	ldr	r3, [pc, #20]	@ (801bbec <RadioSetMaxPayloadLength+0x54>)
 801bbd8:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bbda:	4805      	ldr	r0, [pc, #20]	@ (801bbf0 <RadioSetMaxPayloadLength+0x58>)
 801bbdc:	f001 fd5e 	bl	801d69c <SUBGRF_SetPacketParams>
}
 801bbe0:	bf00      	nop
 801bbe2:	3708      	adds	r7, #8
 801bbe4:	46bd      	mov	sp, r7
 801bbe6:	bd80      	pop	{r7, pc}
 801bbe8:	20000148 	.word	0x20000148
 801bbec:	200020b4 	.word	0x200020b4
 801bbf0:	200020c2 	.word	0x200020c2

0801bbf4 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801bbf4:	b580      	push	{r7, lr}
 801bbf6:	b082      	sub	sp, #8
 801bbf8:	af00      	add	r7, sp, #0
 801bbfa:	4603      	mov	r3, r0
 801bbfc:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801bbfe:	4a13      	ldr	r2, [pc, #76]	@ (801bc4c <RadioSetPublicNetwork+0x58>)
 801bc00:	79fb      	ldrb	r3, [r7, #7]
 801bc02:	7313      	strb	r3, [r2, #12]
 801bc04:	4b11      	ldr	r3, [pc, #68]	@ (801bc4c <RadioSetPublicNetwork+0x58>)
 801bc06:	7b1a      	ldrb	r2, [r3, #12]
 801bc08:	4b10      	ldr	r3, [pc, #64]	@ (801bc4c <RadioSetPublicNetwork+0x58>)
 801bc0a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801bc0c:	2001      	movs	r0, #1
 801bc0e:	f7ff f813 	bl	801ac38 <RadioSetModem>
    if( enable == true )
 801bc12:	79fb      	ldrb	r3, [r7, #7]
 801bc14:	2b00      	cmp	r3, #0
 801bc16:	d00a      	beq.n	801bc2e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801bc18:	2134      	movs	r1, #52	@ 0x34
 801bc1a:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801bc1e:	f001 fe85 	bl	801d92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801bc22:	2144      	movs	r1, #68	@ 0x44
 801bc24:	f240 7041 	movw	r0, #1857	@ 0x741
 801bc28:	f001 fe80 	bl	801d92c <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801bc2c:	e009      	b.n	801bc42 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801bc2e:	2114      	movs	r1, #20
 801bc30:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801bc34:	f001 fe7a 	bl	801d92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801bc38:	2124      	movs	r1, #36	@ 0x24
 801bc3a:	f240 7041 	movw	r0, #1857	@ 0x741
 801bc3e:	f001 fe75 	bl	801d92c <SUBGRF_WriteRegister>
}
 801bc42:	bf00      	nop
 801bc44:	3708      	adds	r7, #8
 801bc46:	46bd      	mov	sp, r7
 801bc48:	bd80      	pop	{r7, pc}
 801bc4a:	bf00      	nop
 801bc4c:	200020b4 	.word	0x200020b4

0801bc50 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801bc50:	b580      	push	{r7, lr}
 801bc52:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801bc54:	f001 ffd4 	bl	801dc00 <SUBGRF_GetRadioWakeUpTime>
 801bc58:	4603      	mov	r3, r0
 801bc5a:	3303      	adds	r3, #3
}
 801bc5c:	4618      	mov	r0, r3
 801bc5e:	bd80      	pop	{r7, pc}

0801bc60 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801bc60:	b580      	push	{r7, lr}
 801bc62:	b082      	sub	sp, #8
 801bc64:	af00      	add	r7, sp, #0
 801bc66:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801bc68:	f000 f80e 	bl	801bc88 <RadioOnTxTimeoutProcess>
}
 801bc6c:	bf00      	nop
 801bc6e:	3708      	adds	r7, #8
 801bc70:	46bd      	mov	sp, r7
 801bc72:	bd80      	pop	{r7, pc}

0801bc74 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801bc74:	b580      	push	{r7, lr}
 801bc76:	b082      	sub	sp, #8
 801bc78:	af00      	add	r7, sp, #0
 801bc7a:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801bc7c:	f000 f818 	bl	801bcb0 <RadioOnRxTimeoutProcess>
}
 801bc80:	bf00      	nop
 801bc82:	3708      	adds	r7, #8
 801bc84:	46bd      	mov	sp, r7
 801bc86:	bd80      	pop	{r7, pc}

0801bc88 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801bc88:	b580      	push	{r7, lr}
 801bc8a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801bc8c:	4b07      	ldr	r3, [pc, #28]	@ (801bcac <RadioOnTxTimeoutProcess+0x24>)
 801bc8e:	681b      	ldr	r3, [r3, #0]
 801bc90:	2b00      	cmp	r3, #0
 801bc92:	d008      	beq.n	801bca6 <RadioOnTxTimeoutProcess+0x1e>
 801bc94:	4b05      	ldr	r3, [pc, #20]	@ (801bcac <RadioOnTxTimeoutProcess+0x24>)
 801bc96:	681b      	ldr	r3, [r3, #0]
 801bc98:	685b      	ldr	r3, [r3, #4]
 801bc9a:	2b00      	cmp	r3, #0
 801bc9c:	d003      	beq.n	801bca6 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801bc9e:	4b03      	ldr	r3, [pc, #12]	@ (801bcac <RadioOnTxTimeoutProcess+0x24>)
 801bca0:	681b      	ldr	r3, [r3, #0]
 801bca2:	685b      	ldr	r3, [r3, #4]
 801bca4:	4798      	blx	r3
    }
}
 801bca6:	bf00      	nop
 801bca8:	bd80      	pop	{r7, pc}
 801bcaa:	bf00      	nop
 801bcac:	200020b0 	.word	0x200020b0

0801bcb0 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801bcb0:	b580      	push	{r7, lr}
 801bcb2:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801bcb4:	4b07      	ldr	r3, [pc, #28]	@ (801bcd4 <RadioOnRxTimeoutProcess+0x24>)
 801bcb6:	681b      	ldr	r3, [r3, #0]
 801bcb8:	2b00      	cmp	r3, #0
 801bcba:	d008      	beq.n	801bcce <RadioOnRxTimeoutProcess+0x1e>
 801bcbc:	4b05      	ldr	r3, [pc, #20]	@ (801bcd4 <RadioOnRxTimeoutProcess+0x24>)
 801bcbe:	681b      	ldr	r3, [r3, #0]
 801bcc0:	68db      	ldr	r3, [r3, #12]
 801bcc2:	2b00      	cmp	r3, #0
 801bcc4:	d003      	beq.n	801bcce <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801bcc6:	4b03      	ldr	r3, [pc, #12]	@ (801bcd4 <RadioOnRxTimeoutProcess+0x24>)
 801bcc8:	681b      	ldr	r3, [r3, #0]
 801bcca:	68db      	ldr	r3, [r3, #12]
 801bccc:	4798      	blx	r3
    }
}
 801bcce:	bf00      	nop
 801bcd0:	bd80      	pop	{r7, pc}
 801bcd2:	bf00      	nop
 801bcd4:	200020b0 	.word	0x200020b0

0801bcd8 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801bcd8:	b580      	push	{r7, lr}
 801bcda:	b082      	sub	sp, #8
 801bcdc:	af00      	add	r7, sp, #0
 801bcde:	4603      	mov	r3, r0
 801bce0:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801bce2:	4a05      	ldr	r2, [pc, #20]	@ (801bcf8 <RadioOnDioIrq+0x20>)
 801bce4:	88fb      	ldrh	r3, [r7, #6]
 801bce6:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801bcea:	f000 f807 	bl	801bcfc <RadioIrqProcess>
}
 801bcee:	bf00      	nop
 801bcf0:	3708      	adds	r7, #8
 801bcf2:	46bd      	mov	sp, r7
 801bcf4:	bd80      	pop	{r7, pc}
 801bcf6:	bf00      	nop
 801bcf8:	200020b4 	.word	0x200020b4

0801bcfc <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801bcfc:	b5b0      	push	{r4, r5, r7, lr}
 801bcfe:	b082      	sub	sp, #8
 801bd00:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801bd02:	2300      	movs	r3, #0
 801bd04:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801bd06:	2300      	movs	r3, #0
 801bd08:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801bd0a:	4ba8      	ldr	r3, [pc, #672]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801bd0c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801bd10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bd14:	f000 810d 	beq.w	801bf32 <RadioIrqProcess+0x236>
 801bd18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bd1c:	f300 81e8 	bgt.w	801c0f0 <RadioIrqProcess+0x3f4>
 801bd20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bd24:	f000 80f1 	beq.w	801bf0a <RadioIrqProcess+0x20e>
 801bd28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bd2c:	f300 81e0 	bgt.w	801c0f0 <RadioIrqProcess+0x3f4>
 801bd30:	2b80      	cmp	r3, #128	@ 0x80
 801bd32:	f000 80d6 	beq.w	801bee2 <RadioIrqProcess+0x1e6>
 801bd36:	2b80      	cmp	r3, #128	@ 0x80
 801bd38:	f300 81da 	bgt.w	801c0f0 <RadioIrqProcess+0x3f4>
 801bd3c:	2b20      	cmp	r3, #32
 801bd3e:	dc49      	bgt.n	801bdd4 <RadioIrqProcess+0xd8>
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	f340 81d5 	ble.w	801c0f0 <RadioIrqProcess+0x3f4>
 801bd46:	3b01      	subs	r3, #1
 801bd48:	2b1f      	cmp	r3, #31
 801bd4a:	f200 81d1 	bhi.w	801c0f0 <RadioIrqProcess+0x3f4>
 801bd4e:	a201      	add	r2, pc, #4	@ (adr r2, 801bd54 <RadioIrqProcess+0x58>)
 801bd50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bd54:	0801bddd 	.word	0x0801bddd
 801bd58:	0801be17 	.word	0x0801be17
 801bd5c:	0801c0f1 	.word	0x0801c0f1
 801bd60:	0801bfcd 	.word	0x0801bfcd
 801bd64:	0801c0f1 	.word	0x0801c0f1
 801bd68:	0801c0f1 	.word	0x0801c0f1
 801bd6c:	0801c0f1 	.word	0x0801c0f1
 801bd70:	0801c049 	.word	0x0801c049
 801bd74:	0801c0f1 	.word	0x0801c0f1
 801bd78:	0801c0f1 	.word	0x0801c0f1
 801bd7c:	0801c0f1 	.word	0x0801c0f1
 801bd80:	0801c0f1 	.word	0x0801c0f1
 801bd84:	0801c0f1 	.word	0x0801c0f1
 801bd88:	0801c0f1 	.word	0x0801c0f1
 801bd8c:	0801c0f1 	.word	0x0801c0f1
 801bd90:	0801c065 	.word	0x0801c065
 801bd94:	0801c0f1 	.word	0x0801c0f1
 801bd98:	0801c0f1 	.word	0x0801c0f1
 801bd9c:	0801c0f1 	.word	0x0801c0f1
 801bda0:	0801c0f1 	.word	0x0801c0f1
 801bda4:	0801c0f1 	.word	0x0801c0f1
 801bda8:	0801c0f1 	.word	0x0801c0f1
 801bdac:	0801c0f1 	.word	0x0801c0f1
 801bdb0:	0801c0f1 	.word	0x0801c0f1
 801bdb4:	0801c0f1 	.word	0x0801c0f1
 801bdb8:	0801c0f1 	.word	0x0801c0f1
 801bdbc:	0801c0f1 	.word	0x0801c0f1
 801bdc0:	0801c0f1 	.word	0x0801c0f1
 801bdc4:	0801c0f1 	.word	0x0801c0f1
 801bdc8:	0801c0f1 	.word	0x0801c0f1
 801bdcc:	0801c0f1 	.word	0x0801c0f1
 801bdd0:	0801c073 	.word	0x0801c073
 801bdd4:	2b40      	cmp	r3, #64	@ 0x40
 801bdd6:	f000 816d 	beq.w	801c0b4 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801bdda:	e189      	b.n	801c0f0 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801bddc:	4874      	ldr	r0, [pc, #464]	@ (801bfb0 <RadioIrqProcess+0x2b4>)
 801bdde:	f002 ff73 	bl	801ecc8 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801bde2:	2000      	movs	r0, #0
 801bde4:	f001 f81e 	bl	801ce24 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801bde8:	f002 f8ae 	bl	801df48 <RFW_Is_LongPacketModeEnabled>
 801bdec:	4603      	mov	r3, r0
 801bdee:	2b01      	cmp	r3, #1
 801bdf0:	d101      	bne.n	801bdf6 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801bdf2:	f002 f8d2 	bl	801df9a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801bdf6:	4b6f      	ldr	r3, [pc, #444]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bdf8:	681b      	ldr	r3, [r3, #0]
 801bdfa:	2b00      	cmp	r3, #0
 801bdfc:	f000 817a 	beq.w	801c0f4 <RadioIrqProcess+0x3f8>
 801be00:	4b6c      	ldr	r3, [pc, #432]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801be02:	681b      	ldr	r3, [r3, #0]
 801be04:	681b      	ldr	r3, [r3, #0]
 801be06:	2b00      	cmp	r3, #0
 801be08:	f000 8174 	beq.w	801c0f4 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801be0c:	4b69      	ldr	r3, [pc, #420]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801be0e:	681b      	ldr	r3, [r3, #0]
 801be10:	681b      	ldr	r3, [r3, #0]
 801be12:	4798      	blx	r3
        break;
 801be14:	e16e      	b.n	801c0f4 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801be16:	4868      	ldr	r0, [pc, #416]	@ (801bfb8 <RadioIrqProcess+0x2bc>)
 801be18:	f002 ff56 	bl	801ecc8 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801be1c:	4b63      	ldr	r3, [pc, #396]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801be1e:	785b      	ldrb	r3, [r3, #1]
 801be20:	f083 0301 	eor.w	r3, r3, #1
 801be24:	b2db      	uxtb	r3, r3
 801be26:	2b00      	cmp	r3, #0
 801be28:	d014      	beq.n	801be54 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801be2a:	2000      	movs	r0, #0
 801be2c:	f000 fffa 	bl	801ce24 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801be30:	2100      	movs	r1, #0
 801be32:	f640 1002 	movw	r0, #2306	@ 0x902
 801be36:	f001 fd79 	bl	801d92c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801be3a:	f640 1044 	movw	r0, #2372	@ 0x944
 801be3e:	f001 fd97 	bl	801d970 <SUBGRF_ReadRegister>
 801be42:	4603      	mov	r3, r0
 801be44:	f043 0302 	orr.w	r3, r3, #2
 801be48:	b2db      	uxtb	r3, r3
 801be4a:	4619      	mov	r1, r3
 801be4c:	f640 1044 	movw	r0, #2372	@ 0x944
 801be50:	f001 fd6c 	bl	801d92c <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801be54:	1dfb      	adds	r3, r7, #7
 801be56:	22ff      	movs	r2, #255	@ 0xff
 801be58:	4619      	mov	r1, r3
 801be5a:	4858      	ldr	r0, [pc, #352]	@ (801bfbc <RadioIrqProcess+0x2c0>)
 801be5c:	f000 feb2 	bl	801cbc4 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801be60:	4857      	ldr	r0, [pc, #348]	@ (801bfc0 <RadioIrqProcess+0x2c4>)
 801be62:	f001 fd11 	bl	801d888 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801be66:	4b53      	ldr	r3, [pc, #332]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801be68:	681b      	ldr	r3, [r3, #0]
 801be6a:	2b00      	cmp	r3, #0
 801be6c:	f000 8144 	beq.w	801c0f8 <RadioIrqProcess+0x3fc>
 801be70:	4b50      	ldr	r3, [pc, #320]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801be72:	681b      	ldr	r3, [r3, #0]
 801be74:	689b      	ldr	r3, [r3, #8]
 801be76:	2b00      	cmp	r3, #0
 801be78:	f000 813e 	beq.w	801c0f8 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801be7c:	4b4b      	ldr	r3, [pc, #300]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801be7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801be82:	2b01      	cmp	r3, #1
 801be84:	d10e      	bne.n	801bea4 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801be86:	4b4b      	ldr	r3, [pc, #300]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801be88:	681b      	ldr	r3, [r3, #0]
 801be8a:	689c      	ldr	r4, [r3, #8]
 801be8c:	79fb      	ldrb	r3, [r7, #7]
 801be8e:	4619      	mov	r1, r3
 801be90:	4b46      	ldr	r3, [pc, #280]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801be92:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801be96:	461a      	mov	r2, r3
 801be98:	4b44      	ldr	r3, [pc, #272]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801be9a:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801be9e:	4847      	ldr	r0, [pc, #284]	@ (801bfbc <RadioIrqProcess+0x2c0>)
 801bea0:	47a0      	blx	r4
                break;
 801bea2:	e01d      	b.n	801bee0 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801bea4:	4b41      	ldr	r3, [pc, #260]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801bea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801bea8:	463a      	mov	r2, r7
 801beaa:	4611      	mov	r1, r2
 801beac:	4618      	mov	r0, r3
 801beae:	f001 ff99 	bl	801dde4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801beb2:	4b40      	ldr	r3, [pc, #256]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801beb4:	681b      	ldr	r3, [r3, #0]
 801beb6:	689c      	ldr	r4, [r3, #8]
 801beb8:	79fb      	ldrb	r3, [r7, #7]
 801beba:	4619      	mov	r1, r3
 801bebc:	4b3b      	ldr	r3, [pc, #236]	@ (801bfac <RadioIrqProcess+0x2b0>)
 801bebe:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801bec2:	4618      	mov	r0, r3
 801bec4:	683b      	ldr	r3, [r7, #0]
 801bec6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801beca:	4a3e      	ldr	r2, [pc, #248]	@ (801bfc4 <RadioIrqProcess+0x2c8>)
 801becc:	fb82 5203 	smull	r5, r2, r2, r3
 801bed0:	1192      	asrs	r2, r2, #6
 801bed2:	17db      	asrs	r3, r3, #31
 801bed4:	1ad3      	subs	r3, r2, r3
 801bed6:	b25b      	sxtb	r3, r3
 801bed8:	4602      	mov	r2, r0
 801beda:	4838      	ldr	r0, [pc, #224]	@ (801bfbc <RadioIrqProcess+0x2c0>)
 801bedc:	47a0      	blx	r4
                break;
 801bede:	bf00      	nop
        break;
 801bee0:	e10a      	b.n	801c0f8 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801bee2:	2000      	movs	r0, #0
 801bee4:	f000 ff9e 	bl	801ce24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801bee8:	4b32      	ldr	r3, [pc, #200]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801beea:	681b      	ldr	r3, [r3, #0]
 801beec:	2b00      	cmp	r3, #0
 801beee:	f000 8105 	beq.w	801c0fc <RadioIrqProcess+0x400>
 801bef2:	4b30      	ldr	r3, [pc, #192]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bef4:	681b      	ldr	r3, [r3, #0]
 801bef6:	699b      	ldr	r3, [r3, #24]
 801bef8:	2b00      	cmp	r3, #0
 801befa:	f000 80ff 	beq.w	801c0fc <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801befe:	4b2d      	ldr	r3, [pc, #180]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf00:	681b      	ldr	r3, [r3, #0]
 801bf02:	699b      	ldr	r3, [r3, #24]
 801bf04:	2000      	movs	r0, #0
 801bf06:	4798      	blx	r3
        break;
 801bf08:	e0f8      	b.n	801c0fc <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801bf0a:	2000      	movs	r0, #0
 801bf0c:	f000 ff8a 	bl	801ce24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801bf10:	4b28      	ldr	r3, [pc, #160]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf12:	681b      	ldr	r3, [r3, #0]
 801bf14:	2b00      	cmp	r3, #0
 801bf16:	f000 80f3 	beq.w	801c100 <RadioIrqProcess+0x404>
 801bf1a:	4b26      	ldr	r3, [pc, #152]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf1c:	681b      	ldr	r3, [r3, #0]
 801bf1e:	699b      	ldr	r3, [r3, #24]
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	f000 80ed 	beq.w	801c100 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801bf26:	4b23      	ldr	r3, [pc, #140]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf28:	681b      	ldr	r3, [r3, #0]
 801bf2a:	699b      	ldr	r3, [r3, #24]
 801bf2c:	2001      	movs	r0, #1
 801bf2e:	4798      	blx	r3
        break;
 801bf30:	e0e6      	b.n	801c100 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801bf32:	4b25      	ldr	r3, [pc, #148]	@ (801bfc8 <RadioIrqProcess+0x2cc>)
 801bf34:	2201      	movs	r2, #1
 801bf36:	2100      	movs	r1, #0
 801bf38:	2002      	movs	r0, #2
 801bf3a:	f003 f8cf 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801bf3e:	f000 fe27 	bl	801cb90 <SUBGRF_GetOperatingMode>
 801bf42:	4603      	mov	r3, r0
 801bf44:	2b04      	cmp	r3, #4
 801bf46:	d115      	bne.n	801bf74 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801bf48:	4819      	ldr	r0, [pc, #100]	@ (801bfb0 <RadioIrqProcess+0x2b4>)
 801bf4a:	f002 febd 	bl	801ecc8 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801bf4e:	2000      	movs	r0, #0
 801bf50:	f000 ff68 	bl	801ce24 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801bf54:	4b17      	ldr	r3, [pc, #92]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf56:	681b      	ldr	r3, [r3, #0]
 801bf58:	2b00      	cmp	r3, #0
 801bf5a:	f000 80d3 	beq.w	801c104 <RadioIrqProcess+0x408>
 801bf5e:	4b15      	ldr	r3, [pc, #84]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf60:	681b      	ldr	r3, [r3, #0]
 801bf62:	685b      	ldr	r3, [r3, #4]
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	f000 80cd 	beq.w	801c104 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801bf6a:	4b12      	ldr	r3, [pc, #72]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf6c:	681b      	ldr	r3, [r3, #0]
 801bf6e:	685b      	ldr	r3, [r3, #4]
 801bf70:	4798      	blx	r3
        break;
 801bf72:	e0c7      	b.n	801c104 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801bf74:	f000 fe0c 	bl	801cb90 <SUBGRF_GetOperatingMode>
 801bf78:	4603      	mov	r3, r0
 801bf7a:	2b05      	cmp	r3, #5
 801bf7c:	f040 80c2 	bne.w	801c104 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801bf80:	480d      	ldr	r0, [pc, #52]	@ (801bfb8 <RadioIrqProcess+0x2bc>)
 801bf82:	f002 fea1 	bl	801ecc8 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801bf86:	2000      	movs	r0, #0
 801bf88:	f000 ff4c 	bl	801ce24 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801bf8c:	4b09      	ldr	r3, [pc, #36]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf8e:	681b      	ldr	r3, [r3, #0]
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	f000 80b7 	beq.w	801c104 <RadioIrqProcess+0x408>
 801bf96:	4b07      	ldr	r3, [pc, #28]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bf98:	681b      	ldr	r3, [r3, #0]
 801bf9a:	68db      	ldr	r3, [r3, #12]
 801bf9c:	2b00      	cmp	r3, #0
 801bf9e:	f000 80b1 	beq.w	801c104 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801bfa2:	4b04      	ldr	r3, [pc, #16]	@ (801bfb4 <RadioIrqProcess+0x2b8>)
 801bfa4:	681b      	ldr	r3, [r3, #0]
 801bfa6:	68db      	ldr	r3, [r3, #12]
 801bfa8:	4798      	blx	r3
        break;
 801bfaa:	e0ab      	b.n	801c104 <RadioIrqProcess+0x408>
 801bfac:	200020b4 	.word	0x200020b4
 801bfb0:	20002110 	.word	0x20002110
 801bfb4:	200020b0 	.word	0x200020b0
 801bfb8:	20002128 	.word	0x20002128
 801bfbc:	20001fb0 	.word	0x20001fb0
 801bfc0:	200020d8 	.word	0x200020d8
 801bfc4:	10624dd3 	.word	0x10624dd3
 801bfc8:	08022ca8 	.word	0x08022ca8
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801bfcc:	4b54      	ldr	r3, [pc, #336]	@ (801c120 <RadioIrqProcess+0x424>)
 801bfce:	2201      	movs	r2, #1
 801bfd0:	2100      	movs	r1, #0
 801bfd2:	2002      	movs	r0, #2
 801bfd4:	f003 f882 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801bfd8:	4b52      	ldr	r3, [pc, #328]	@ (801c124 <RadioIrqProcess+0x428>)
 801bfda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bfdc:	2b00      	cmp	r3, #0
 801bfde:	f000 8093 	beq.w	801c108 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801bfe2:	4a51      	ldr	r2, [pc, #324]	@ (801c128 <RadioIrqProcess+0x42c>)
 801bfe4:	4b4f      	ldr	r3, [pc, #316]	@ (801c124 <RadioIrqProcess+0x428>)
 801bfe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bfe8:	0c1b      	lsrs	r3, r3, #16
 801bfea:	b2db      	uxtb	r3, r3
 801bfec:	4619      	mov	r1, r3
 801bfee:	f640 1003 	movw	r0, #2307	@ 0x903
 801bff2:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801bff4:	4a4c      	ldr	r2, [pc, #304]	@ (801c128 <RadioIrqProcess+0x42c>)
 801bff6:	4b4b      	ldr	r3, [pc, #300]	@ (801c124 <RadioIrqProcess+0x428>)
 801bff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bffa:	0a1b      	lsrs	r3, r3, #8
 801bffc:	b2db      	uxtb	r3, r3
 801bffe:	4619      	mov	r1, r3
 801c000:	f640 1004 	movw	r0, #2308	@ 0x904
 801c004:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801c006:	4a48      	ldr	r2, [pc, #288]	@ (801c128 <RadioIrqProcess+0x42c>)
 801c008:	4b46      	ldr	r3, [pc, #280]	@ (801c124 <RadioIrqProcess+0x428>)
 801c00a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c00c:	b2db      	uxtb	r3, r3
 801c00e:	4619      	mov	r1, r3
 801c010:	f640 1005 	movw	r0, #2309	@ 0x905
 801c014:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801c016:	4c44      	ldr	r4, [pc, #272]	@ (801c128 <RadioIrqProcess+0x42c>)
 801c018:	4b44      	ldr	r3, [pc, #272]	@ (801c12c <RadioIrqProcess+0x430>)
 801c01a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c01e:	4798      	blx	r3
 801c020:	4603      	mov	r3, r0
 801c022:	f043 0301 	orr.w	r3, r3, #1
 801c026:	b2db      	uxtb	r3, r3
 801c028:	4619      	mov	r1, r3
 801c02a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c02e:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801c030:	4b3c      	ldr	r3, [pc, #240]	@ (801c124 <RadioIrqProcess+0x428>)
 801c032:	2200      	movs	r2, #0
 801c034:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c036:	2300      	movs	r3, #0
 801c038:	2200      	movs	r2, #0
 801c03a:	f240 2162 	movw	r1, #610	@ 0x262
 801c03e:	f240 2062 	movw	r0, #610	@ 0x262
 801c042:	f001 f8c3 	bl	801d1cc <SUBGRF_SetDioIrqParams>
        break;
 801c046:	e05f      	b.n	801c108 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801c048:	4b39      	ldr	r3, [pc, #228]	@ (801c130 <RadioIrqProcess+0x434>)
 801c04a:	2201      	movs	r2, #1
 801c04c:	2100      	movs	r1, #0
 801c04e:	2002      	movs	r0, #2
 801c050:	f003 f844 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801c054:	f001 ff71 	bl	801df3a <RFW_Is_Init>
 801c058:	4603      	mov	r3, r0
 801c05a:	2b01      	cmp	r3, #1
 801c05c:	d156      	bne.n	801c10c <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801c05e:	f001 ffa2 	bl	801dfa6 <RFW_ReceivePayload>
        break;
 801c062:	e053      	b.n	801c10c <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801c064:	4b33      	ldr	r3, [pc, #204]	@ (801c134 <RadioIrqProcess+0x438>)
 801c066:	2201      	movs	r2, #1
 801c068:	2100      	movs	r1, #0
 801c06a:	2002      	movs	r0, #2
 801c06c:	f003 f836 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c070:	e051      	b.n	801c116 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801c072:	4831      	ldr	r0, [pc, #196]	@ (801c138 <RadioIrqProcess+0x43c>)
 801c074:	f002 fe28 	bl	801ecc8 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c078:	4b2a      	ldr	r3, [pc, #168]	@ (801c124 <RadioIrqProcess+0x428>)
 801c07a:	785b      	ldrb	r3, [r3, #1]
 801c07c:	f083 0301 	eor.w	r3, r3, #1
 801c080:	b2db      	uxtb	r3, r3
 801c082:	2b00      	cmp	r3, #0
 801c084:	d002      	beq.n	801c08c <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801c086:	2000      	movs	r0, #0
 801c088:	f000 fecc 	bl	801ce24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c08c:	4b2b      	ldr	r3, [pc, #172]	@ (801c13c <RadioIrqProcess+0x440>)
 801c08e:	681b      	ldr	r3, [r3, #0]
 801c090:	2b00      	cmp	r3, #0
 801c092:	d03d      	beq.n	801c110 <RadioIrqProcess+0x414>
 801c094:	4b29      	ldr	r3, [pc, #164]	@ (801c13c <RadioIrqProcess+0x440>)
 801c096:	681b      	ldr	r3, [r3, #0]
 801c098:	68db      	ldr	r3, [r3, #12]
 801c09a:	2b00      	cmp	r3, #0
 801c09c:	d038      	beq.n	801c110 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801c09e:	4b27      	ldr	r3, [pc, #156]	@ (801c13c <RadioIrqProcess+0x440>)
 801c0a0:	681b      	ldr	r3, [r3, #0]
 801c0a2:	68db      	ldr	r3, [r3, #12]
 801c0a4:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801c0a6:	4b26      	ldr	r3, [pc, #152]	@ (801c140 <RadioIrqProcess+0x444>)
 801c0a8:	2201      	movs	r2, #1
 801c0aa:	2100      	movs	r1, #0
 801c0ac:	2002      	movs	r0, #2
 801c0ae:	f003 f815 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c0b2:	e02d      	b.n	801c110 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801c0b4:	4b23      	ldr	r3, [pc, #140]	@ (801c144 <RadioIrqProcess+0x448>)
 801c0b6:	2201      	movs	r2, #1
 801c0b8:	2100      	movs	r1, #0
 801c0ba:	2002      	movs	r0, #2
 801c0bc:	f003 f80e 	bl	801f0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801c0c0:	4b18      	ldr	r3, [pc, #96]	@ (801c124 <RadioIrqProcess+0x428>)
 801c0c2:	785b      	ldrb	r3, [r3, #1]
 801c0c4:	f083 0301 	eor.w	r3, r3, #1
 801c0c8:	b2db      	uxtb	r3, r3
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d002      	beq.n	801c0d4 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801c0ce:	2000      	movs	r0, #0
 801c0d0:	f000 fea8 	bl	801ce24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801c0d4:	4b19      	ldr	r3, [pc, #100]	@ (801c13c <RadioIrqProcess+0x440>)
 801c0d6:	681b      	ldr	r3, [r3, #0]
 801c0d8:	2b00      	cmp	r3, #0
 801c0da:	d01b      	beq.n	801c114 <RadioIrqProcess+0x418>
 801c0dc:	4b17      	ldr	r3, [pc, #92]	@ (801c13c <RadioIrqProcess+0x440>)
 801c0de:	681b      	ldr	r3, [r3, #0]
 801c0e0:	691b      	ldr	r3, [r3, #16]
 801c0e2:	2b00      	cmp	r3, #0
 801c0e4:	d016      	beq.n	801c114 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801c0e6:	4b15      	ldr	r3, [pc, #84]	@ (801c13c <RadioIrqProcess+0x440>)
 801c0e8:	681b      	ldr	r3, [r3, #0]
 801c0ea:	691b      	ldr	r3, [r3, #16]
 801c0ec:	4798      	blx	r3
        break;
 801c0ee:	e011      	b.n	801c114 <RadioIrqProcess+0x418>
        break;
 801c0f0:	bf00      	nop
 801c0f2:	e010      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c0f4:	bf00      	nop
 801c0f6:	e00e      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c0f8:	bf00      	nop
 801c0fa:	e00c      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c0fc:	bf00      	nop
 801c0fe:	e00a      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c100:	bf00      	nop
 801c102:	e008      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c104:	bf00      	nop
 801c106:	e006      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c108:	bf00      	nop
 801c10a:	e004      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c10c:	bf00      	nop
 801c10e:	e002      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c110:	bf00      	nop
 801c112:	e000      	b.n	801c116 <RadioIrqProcess+0x41a>
        break;
 801c114:	bf00      	nop
    }
}
 801c116:	bf00      	nop
 801c118:	3708      	adds	r7, #8
 801c11a:	46bd      	mov	sp, r7
 801c11c:	bdb0      	pop	{r4, r5, r7, pc}
 801c11e:	bf00      	nop
 801c120:	08022cbc 	.word	0x08022cbc
 801c124:	200020b4 	.word	0x200020b4
 801c128:	0801bb0d 	.word	0x0801bb0d
 801c12c:	0801bb31 	.word	0x0801bb31
 801c130:	08022cc8 	.word	0x08022cc8
 801c134:	08022cd4 	.word	0x08022cd4
 801c138:	20002128 	.word	0x20002128
 801c13c:	200020b0 	.word	0x200020b0
 801c140:	08022ce0 	.word	0x08022ce0
 801c144:	08022cec 	.word	0x08022cec

0801c148 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801c148:	b580      	push	{r7, lr}
 801c14a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c14c:	4b09      	ldr	r3, [pc, #36]	@ (801c174 <RadioTxPrbs+0x2c>)
 801c14e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c152:	2101      	movs	r1, #1
 801c154:	4618      	mov	r0, r3
 801c156:	f001 fcf7 	bl	801db48 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801c15a:	4b07      	ldr	r3, [pc, #28]	@ (801c178 <RadioTxPrbs+0x30>)
 801c15c:	212d      	movs	r1, #45	@ 0x2d
 801c15e:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801c162:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801c164:	f000 ff21 	bl	801cfaa <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801c168:	4804      	ldr	r0, [pc, #16]	@ (801c17c <RadioTxPrbs+0x34>)
 801c16a:	f000 fe77 	bl	801ce5c <SUBGRF_SetTx>
}
 801c16e:	bf00      	nop
 801c170:	bd80      	pop	{r7, pc}
 801c172:	bf00      	nop
 801c174:	200020b4 	.word	0x200020b4
 801c178:	0801bb0d 	.word	0x0801bb0d
 801c17c:	000fffff 	.word	0x000fffff

0801c180 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801c180:	b580      	push	{r7, lr}
 801c182:	b084      	sub	sp, #16
 801c184:	af00      	add	r7, sp, #0
 801c186:	4603      	mov	r3, r0
 801c188:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801c18a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c18e:	4618      	mov	r0, r3
 801c190:	f001 fd02 	bl	801db98 <SUBGRF_SetRfTxPower>
 801c194:	4603      	mov	r3, r0
 801c196:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c198:	210e      	movs	r1, #14
 801c19a:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c19e:	f001 fbc5 	bl	801d92c <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801c1a2:	7bfb      	ldrb	r3, [r7, #15]
 801c1a4:	2101      	movs	r1, #1
 801c1a6:	4618      	mov	r0, r3
 801c1a8:	f001 fcce 	bl	801db48 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801c1ac:	f000 fef4 	bl	801cf98 <SUBGRF_SetTxContinuousWave>
}
 801c1b0:	bf00      	nop
 801c1b2:	3710      	adds	r7, #16
 801c1b4:	46bd      	mov	sp, r7
 801c1b6:	bd80      	pop	{r7, pc}

0801c1b8 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801c1b8:	b480      	push	{r7}
 801c1ba:	b089      	sub	sp, #36	@ 0x24
 801c1bc:	af00      	add	r7, sp, #0
 801c1be:	60f8      	str	r0, [r7, #12]
 801c1c0:	60b9      	str	r1, [r7, #8]
 801c1c2:	4613      	mov	r3, r2
 801c1c4:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801c1c6:	2300      	movs	r3, #0
 801c1c8:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801c1ca:	2300      	movs	r3, #0
 801c1cc:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801c1ce:	2300      	movs	r3, #0
 801c1d0:	61bb      	str	r3, [r7, #24]
 801c1d2:	e011      	b.n	801c1f8 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801c1d4:	69bb      	ldr	r3, [r7, #24]
 801c1d6:	68ba      	ldr	r2, [r7, #8]
 801c1d8:	4413      	add	r3, r2
 801c1da:	781a      	ldrb	r2, [r3, #0]
 801c1dc:	69bb      	ldr	r3, [r7, #24]
 801c1de:	68b9      	ldr	r1, [r7, #8]
 801c1e0:	440b      	add	r3, r1
 801c1e2:	43d2      	mvns	r2, r2
 801c1e4:	b2d2      	uxtb	r2, r2
 801c1e6:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801c1e8:	69bb      	ldr	r3, [r7, #24]
 801c1ea:	68fa      	ldr	r2, [r7, #12]
 801c1ec:	4413      	add	r3, r2
 801c1ee:	2200      	movs	r2, #0
 801c1f0:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801c1f2:	69bb      	ldr	r3, [r7, #24]
 801c1f4:	3301      	adds	r3, #1
 801c1f6:	61bb      	str	r3, [r7, #24]
 801c1f8:	79fb      	ldrb	r3, [r7, #7]
 801c1fa:	69ba      	ldr	r2, [r7, #24]
 801c1fc:	429a      	cmp	r2, r3
 801c1fe:	dbe9      	blt.n	801c1d4 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801c200:	2300      	movs	r3, #0
 801c202:	61bb      	str	r3, [r7, #24]
 801c204:	e049      	b.n	801c29a <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801c206:	69bb      	ldr	r3, [r7, #24]
 801c208:	425a      	negs	r2, r3
 801c20a:	f003 0307 	and.w	r3, r3, #7
 801c20e:	f002 0207 	and.w	r2, r2, #7
 801c212:	bf58      	it	pl
 801c214:	4253      	negpl	r3, r2
 801c216:	b2db      	uxtb	r3, r3
 801c218:	f1c3 0307 	rsb	r3, r3, #7
 801c21c:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801c21e:	69bb      	ldr	r3, [r7, #24]
 801c220:	2b00      	cmp	r3, #0
 801c222:	da00      	bge.n	801c226 <payload_integration+0x6e>
 801c224:	3307      	adds	r3, #7
 801c226:	10db      	asrs	r3, r3, #3
 801c228:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801c22a:	69bb      	ldr	r3, [r7, #24]
 801c22c:	3301      	adds	r3, #1
 801c22e:	425a      	negs	r2, r3
 801c230:	f003 0307 	and.w	r3, r3, #7
 801c234:	f002 0207 	and.w	r2, r2, #7
 801c238:	bf58      	it	pl
 801c23a:	4253      	negpl	r3, r2
 801c23c:	b2db      	uxtb	r3, r3
 801c23e:	f1c3 0307 	rsb	r3, r3, #7
 801c242:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801c244:	69bb      	ldr	r3, [r7, #24]
 801c246:	3301      	adds	r3, #1
 801c248:	2b00      	cmp	r3, #0
 801c24a:	da00      	bge.n	801c24e <payload_integration+0x96>
 801c24c:	3307      	adds	r3, #7
 801c24e:	10db      	asrs	r3, r3, #3
 801c250:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801c252:	7dbb      	ldrb	r3, [r7, #22]
 801c254:	68ba      	ldr	r2, [r7, #8]
 801c256:	4413      	add	r3, r2
 801c258:	781b      	ldrb	r3, [r3, #0]
 801c25a:	461a      	mov	r2, r3
 801c25c:	7dfb      	ldrb	r3, [r7, #23]
 801c25e:	fa42 f303 	asr.w	r3, r2, r3
 801c262:	b2db      	uxtb	r3, r3
 801c264:	f003 0301 	and.w	r3, r3, #1
 801c268:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801c26a:	7ffa      	ldrb	r2, [r7, #31]
 801c26c:	7cfb      	ldrb	r3, [r7, #19]
 801c26e:	4053      	eors	r3, r2
 801c270:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801c272:	7d3b      	ldrb	r3, [r7, #20]
 801c274:	68fa      	ldr	r2, [r7, #12]
 801c276:	4413      	add	r3, r2
 801c278:	781b      	ldrb	r3, [r3, #0]
 801c27a:	b25a      	sxtb	r2, r3
 801c27c:	7ff9      	ldrb	r1, [r7, #31]
 801c27e:	7d7b      	ldrb	r3, [r7, #21]
 801c280:	fa01 f303 	lsl.w	r3, r1, r3
 801c284:	b25b      	sxtb	r3, r3
 801c286:	4313      	orrs	r3, r2
 801c288:	b259      	sxtb	r1, r3
 801c28a:	7d3b      	ldrb	r3, [r7, #20]
 801c28c:	68fa      	ldr	r2, [r7, #12]
 801c28e:	4413      	add	r3, r2
 801c290:	b2ca      	uxtb	r2, r1
 801c292:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801c294:	69bb      	ldr	r3, [r7, #24]
 801c296:	3301      	adds	r3, #1
 801c298:	61bb      	str	r3, [r7, #24]
 801c29a:	79fb      	ldrb	r3, [r7, #7]
 801c29c:	00db      	lsls	r3, r3, #3
 801c29e:	69ba      	ldr	r2, [r7, #24]
 801c2a0:	429a      	cmp	r2, r3
 801c2a2:	dbb0      	blt.n	801c206 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801c2a4:	7ffb      	ldrb	r3, [r7, #31]
 801c2a6:	01db      	lsls	r3, r3, #7
 801c2a8:	b25a      	sxtb	r2, r3
 801c2aa:	7ffb      	ldrb	r3, [r7, #31]
 801c2ac:	019b      	lsls	r3, r3, #6
 801c2ae:	b25b      	sxtb	r3, r3
 801c2b0:	4313      	orrs	r3, r2
 801c2b2:	b25b      	sxtb	r3, r3
 801c2b4:	7ffa      	ldrb	r2, [r7, #31]
 801c2b6:	2a00      	cmp	r2, #0
 801c2b8:	d101      	bne.n	801c2be <payload_integration+0x106>
 801c2ba:	2220      	movs	r2, #32
 801c2bc:	e000      	b.n	801c2c0 <payload_integration+0x108>
 801c2be:	2200      	movs	r2, #0
 801c2c0:	4313      	orrs	r3, r2
 801c2c2:	b259      	sxtb	r1, r3
 801c2c4:	79fb      	ldrb	r3, [r7, #7]
 801c2c6:	68fa      	ldr	r2, [r7, #12]
 801c2c8:	4413      	add	r3, r2
 801c2ca:	b2ca      	uxtb	r2, r1
 801c2cc:	701a      	strb	r2, [r3, #0]
}
 801c2ce:	bf00      	nop
 801c2d0:	3724      	adds	r7, #36	@ 0x24
 801c2d2:	46bd      	mov	sp, r7
 801c2d4:	bc80      	pop	{r7}
 801c2d6:	4770      	bx	lr

0801c2d8 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801c2d8:	b580      	push	{r7, lr}
 801c2da:	b08c      	sub	sp, #48	@ 0x30
 801c2dc:	af00      	add	r7, sp, #0
 801c2de:	60b9      	str	r1, [r7, #8]
 801c2e0:	607a      	str	r2, [r7, #4]
 801c2e2:	603b      	str	r3, [r7, #0]
 801c2e4:	4603      	mov	r3, r0
 801c2e6:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801c2e8:	2300      	movs	r3, #0
 801c2ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801c2ec:	2300      	movs	r3, #0
 801c2ee:	623b      	str	r3, [r7, #32]
 801c2f0:	2300      	movs	r3, #0
 801c2f2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801c2f4:	f001 fe1b 	bl	801df2e <RFW_DeInit>

    if( rxContinuous != 0 )
 801c2f8:	687b      	ldr	r3, [r7, #4]
 801c2fa:	2b00      	cmp	r3, #0
 801c2fc:	d001      	beq.n	801c302 <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801c2fe:	2300      	movs	r3, #0
 801c300:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801c302:	687b      	ldr	r3, [r7, #4]
 801c304:	2b00      	cmp	r3, #0
 801c306:	bf14      	ite	ne
 801c308:	2301      	movne	r3, #1
 801c30a:	2300      	moveq	r3, #0
 801c30c:	b2da      	uxtb	r2, r3
 801c30e:	4ba4      	ldr	r3, [pc, #656]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c310:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801c312:	7bfb      	ldrb	r3, [r7, #15]
 801c314:	2b00      	cmp	r3, #0
 801c316:	d003      	beq.n	801c320 <RadioSetRxGenericConfig+0x48>
 801c318:	2b01      	cmp	r3, #1
 801c31a:	f000 80dc 	beq.w	801c4d6 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801c31e:	e196      	b.n	801c64e <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801c320:	68bb      	ldr	r3, [r7, #8]
 801c322:	689b      	ldr	r3, [r3, #8]
 801c324:	2b00      	cmp	r3, #0
 801c326:	d003      	beq.n	801c330 <RadioSetRxGenericConfig+0x58>
 801c328:	68bb      	ldr	r3, [r7, #8]
 801c32a:	68db      	ldr	r3, [r3, #12]
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d102      	bne.n	801c336 <RadioSetRxGenericConfig+0x5e>
            return -1;
 801c330:	f04f 33ff 	mov.w	r3, #4294967295
 801c334:	e18c      	b.n	801c650 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801c336:	68bb      	ldr	r3, [r7, #8]
 801c338:	7f9b      	ldrb	r3, [r3, #30]
 801c33a:	2b08      	cmp	r3, #8
 801c33c:	d902      	bls.n	801c344 <RadioSetRxGenericConfig+0x6c>
            return -1;
 801c33e:	f04f 33ff 	mov.w	r3, #4294967295
 801c342:	e185      	b.n	801c650 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801c344:	68bb      	ldr	r3, [r7, #8]
 801c346:	6919      	ldr	r1, [r3, #16]
 801c348:	68bb      	ldr	r3, [r7, #8]
 801c34a:	7f9b      	ldrb	r3, [r3, #30]
 801c34c:	461a      	mov	r2, r3
 801c34e:	f107 0320 	add.w	r3, r7, #32
 801c352:	4618      	mov	r0, r3
 801c354:	f001 fede 	bl	801e114 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801c358:	68bb      	ldr	r3, [r7, #8]
 801c35a:	681b      	ldr	r3, [r3, #0]
 801c35c:	2b00      	cmp	r3, #0
 801c35e:	bf14      	ite	ne
 801c360:	2301      	movne	r3, #1
 801c362:	2300      	moveq	r3, #0
 801c364:	b2db      	uxtb	r3, r3
 801c366:	4618      	mov	r0, r3
 801c368:	f000 fe28 	bl	801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c36c:	4b8c      	ldr	r3, [pc, #560]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c36e:	2200      	movs	r2, #0
 801c370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c374:	68bb      	ldr	r3, [r7, #8]
 801c376:	689b      	ldr	r3, [r3, #8]
 801c378:	4a89      	ldr	r2, [pc, #548]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c37a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801c37c:	68bb      	ldr	r3, [r7, #8]
 801c37e:	f893 2020 	ldrb.w	r2, [r3, #32]
 801c382:	4b87      	ldr	r3, [pc, #540]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801c388:	68bb      	ldr	r3, [r7, #8]
 801c38a:	685b      	ldr	r3, [r3, #4]
 801c38c:	4618      	mov	r0, r3
 801c38e:	f001 fd01 	bl	801dd94 <SUBGRF_GetFskBandwidthRegValue>
 801c392:	4603      	mov	r3, r0
 801c394:	461a      	mov	r2, r3
 801c396:	4b82      	ldr	r3, [pc, #520]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c39c:	4b80      	ldr	r3, [pc, #512]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c39e:	2200      	movs	r2, #0
 801c3a0:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801c3a2:	68bb      	ldr	r3, [r7, #8]
 801c3a4:	68db      	ldr	r3, [r3, #12]
 801c3a6:	b29b      	uxth	r3, r3
 801c3a8:	00db      	lsls	r3, r3, #3
 801c3aa:	b29a      	uxth	r2, r3
 801c3ac:	4b7c      	ldr	r3, [pc, #496]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3ae:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801c3b0:	68bb      	ldr	r3, [r7, #8]
 801c3b2:	7fda      	ldrb	r2, [r3, #31]
 801c3b4:	4b7a      	ldr	r3, [pc, #488]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3b6:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801c3b8:	68bb      	ldr	r3, [r7, #8]
 801c3ba:	7f9b      	ldrb	r3, [r3, #30]
 801c3bc:	00db      	lsls	r3, r3, #3
 801c3be:	b2da      	uxtb	r2, r3
 801c3c0:	4b77      	ldr	r3, [pc, #476]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3c2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801c3c4:	68bb      	ldr	r3, [r7, #8]
 801c3c6:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801c3ca:	4b75      	ldr	r3, [pc, #468]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3cc:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801c3ce:	68bb      	ldr	r3, [r7, #8]
 801c3d0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	d105      	bne.n	801c3e4 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801c3d8:	68bb      	ldr	r3, [r7, #8]
 801c3da:	695b      	ldr	r3, [r3, #20]
 801c3dc:	b2da      	uxtb	r2, r3
 801c3de:	4b70      	ldr	r3, [pc, #448]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3e0:	759a      	strb	r2, [r3, #22]
 801c3e2:	e00b      	b.n	801c3fc <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801c3e4:	68bb      	ldr	r3, [r7, #8]
 801c3e6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c3ea:	2b02      	cmp	r3, #2
 801c3ec:	d103      	bne.n	801c3f6 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c3ee:	4b6c      	ldr	r3, [pc, #432]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3f0:	22ff      	movs	r2, #255	@ 0xff
 801c3f2:	759a      	strb	r2, [r3, #22]
 801c3f4:	e002      	b.n	801c3fc <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c3f6:	4b6a      	ldr	r3, [pc, #424]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c3f8:	22ff      	movs	r2, #255	@ 0xff
 801c3fa:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c3fc:	68bb      	ldr	r3, [r7, #8]
 801c3fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c402:	2b02      	cmp	r3, #2
 801c404:	d004      	beq.n	801c410 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c406:	68bb      	ldr	r3, [r7, #8]
 801c408:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c40c:	2b02      	cmp	r3, #2
 801c40e:	d12d      	bne.n	801c46c <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c410:	68bb      	ldr	r3, [r7, #8]
 801c412:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c416:	2bf1      	cmp	r3, #241	@ 0xf1
 801c418:	d00c      	beq.n	801c434 <RadioSetRxGenericConfig+0x15c>
 801c41a:	68bb      	ldr	r3, [r7, #8]
 801c41c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c420:	2bf2      	cmp	r3, #242	@ 0xf2
 801c422:	d007      	beq.n	801c434 <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c424:	68bb      	ldr	r3, [r7, #8]
 801c426:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c42a:	2b01      	cmp	r3, #1
 801c42c:	d002      	beq.n	801c434 <RadioSetRxGenericConfig+0x15c>
                return -1;
 801c42e:	f04f 33ff 	mov.w	r3, #4294967295
 801c432:	e10d      	b.n	801c650 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801c434:	2300      	movs	r3, #0
 801c436:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801c438:	68bb      	ldr	r3, [r7, #8]
 801c43a:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801c43c:	4b59      	ldr	r3, [pc, #356]	@ (801c5a4 <RadioSetRxGenericConfig+0x2cc>)
 801c43e:	6819      	ldr	r1, [r3, #0]
 801c440:	f107 0314 	add.w	r3, r7, #20
 801c444:	4a58      	ldr	r2, [pc, #352]	@ (801c5a8 <RadioSetRxGenericConfig+0x2d0>)
 801c446:	4618      	mov	r0, r3
 801c448:	f001 fd64 	bl	801df14 <RFW_Init>
 801c44c:	4603      	mov	r3, r0
 801c44e:	2b00      	cmp	r3, #0
 801c450:	d002      	beq.n	801c458 <RadioSetRxGenericConfig+0x180>
                return -1;
 801c452:	f04f 33ff 	mov.w	r3, #4294967295
 801c456:	e0fb      	b.n	801c650 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c458:	4b51      	ldr	r3, [pc, #324]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c45a:	2200      	movs	r2, #0
 801c45c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c45e:	4b50      	ldr	r3, [pc, #320]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c460:	2201      	movs	r2, #1
 801c462:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c464:	4b4e      	ldr	r3, [pc, #312]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c466:	2200      	movs	r2, #0
 801c468:	755a      	strb	r2, [r3, #21]
        {
 801c46a:	e00e      	b.n	801c48a <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801c46c:	68bb      	ldr	r3, [r7, #8]
 801c46e:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801c472:	4b4b      	ldr	r3, [pc, #300]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c474:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801c476:	68bb      	ldr	r3, [r7, #8]
 801c478:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801c47c:	4b48      	ldr	r3, [pc, #288]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c47e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801c480:	68bb      	ldr	r3, [r7, #8]
 801c482:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801c486:	4b46      	ldr	r3, [pc, #280]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c488:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801c48a:	f7ff fa3e 	bl	801b90a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801c48e:	2000      	movs	r0, #0
 801c490:	f7fe fbd2 	bl	801ac38 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c494:	4845      	ldr	r0, [pc, #276]	@ (801c5ac <RadioSetRxGenericConfig+0x2d4>)
 801c496:	f001 f82f 	bl	801d4f8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c49a:	4845      	ldr	r0, [pc, #276]	@ (801c5b0 <RadioSetRxGenericConfig+0x2d8>)
 801c49c:	f001 f8fe 	bl	801d69c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c4a0:	f107 0320 	add.w	r3, r7, #32
 801c4a4:	4618      	mov	r0, r3
 801c4a6:	f000 fbc2 	bl	801cc2e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c4aa:	68bb      	ldr	r3, [r7, #8]
 801c4ac:	8b9b      	ldrh	r3, [r3, #28]
 801c4ae:	4618      	mov	r0, r3
 801c4b0:	f000 fc0c 	bl	801cccc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801c4b4:	68bb      	ldr	r3, [r7, #8]
 801c4b6:	8b1b      	ldrh	r3, [r3, #24]
 801c4b8:	4618      	mov	r0, r3
 801c4ba:	f000 fbe7 	bl	801cc8c <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801c4be:	683b      	ldr	r3, [r7, #0]
 801c4c0:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801c4c4:	fb03 f202 	mul.w	r2, r3, r2
 801c4c8:	68bb      	ldr	r3, [r7, #8]
 801c4ca:	689b      	ldr	r3, [r3, #8]
 801c4cc:	fbb2 f3f3 	udiv	r3, r2, r3
 801c4d0:	4a33      	ldr	r2, [pc, #204]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c4d2:	6093      	str	r3, [r2, #8]
        break;
 801c4d4:	e0bb      	b.n	801c64e <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801c4d6:	68bb      	ldr	r3, [r7, #8]
 801c4d8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801c4da:	2b00      	cmp	r3, #0
 801c4dc:	d102      	bne.n	801c4e4 <RadioSetRxGenericConfig+0x20c>
            return -1;
 801c4de:	f04f 33ff 	mov.w	r3, #4294967295
 801c4e2:	e0b5      	b.n	801c650 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801c4e4:	68bb      	ldr	r3, [r7, #8]
 801c4e6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801c4ea:	2b01      	cmp	r3, #1
 801c4ec:	d105      	bne.n	801c4fa <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801c4ee:	68bb      	ldr	r3, [r7, #8]
 801c4f0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801c4f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801c4f8:	e002      	b.n	801c500 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 801c4fa:	23ff      	movs	r3, #255	@ 0xff
 801c4fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801c500:	68bb      	ldr	r3, [r7, #8]
 801c502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c504:	2b00      	cmp	r3, #0
 801c506:	bf14      	ite	ne
 801c508:	2301      	movne	r3, #1
 801c50a:	2300      	moveq	r3, #0
 801c50c:	b2db      	uxtb	r3, r3
 801c50e:	4618      	mov	r0, r3
 801c510:	f000 fd54 	bl	801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801c514:	683b      	ldr	r3, [r7, #0]
 801c516:	b2db      	uxtb	r3, r3
 801c518:	4618      	mov	r0, r3
 801c51a:	f000 fd5e 	bl	801cfda <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c51e:	4b20      	ldr	r3, [pc, #128]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c520:	2201      	movs	r2, #1
 801c522:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801c526:	68bb      	ldr	r3, [r7, #8]
 801c528:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801c52c:	4b1c      	ldr	r3, [pc, #112]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c52e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801c532:	68bb      	ldr	r3, [r7, #8]
 801c534:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801c538:	4b19      	ldr	r3, [pc, #100]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c53a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801c53e:	68bb      	ldr	r3, [r7, #8]
 801c540:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801c544:	4b16      	ldr	r3, [pc, #88]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c546:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801c54a:	68bb      	ldr	r3, [r7, #8]
 801c54c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801c550:	2b02      	cmp	r3, #2
 801c552:	d010      	beq.n	801c576 <RadioSetRxGenericConfig+0x29e>
 801c554:	2b02      	cmp	r3, #2
 801c556:	dc2d      	bgt.n	801c5b4 <RadioSetRxGenericConfig+0x2dc>
 801c558:	2b00      	cmp	r3, #0
 801c55a:	d002      	beq.n	801c562 <RadioSetRxGenericConfig+0x28a>
 801c55c:	2b01      	cmp	r3, #1
 801c55e:	d005      	beq.n	801c56c <RadioSetRxGenericConfig+0x294>
            break;
 801c560:	e028      	b.n	801c5b4 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c562:	4b0f      	ldr	r3, [pc, #60]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c564:	2200      	movs	r2, #0
 801c566:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c56a:	e024      	b.n	801c5b6 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c56c:	4b0c      	ldr	r3, [pc, #48]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c56e:	2201      	movs	r2, #1
 801c570:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c574:	e01f      	b.n	801c5b6 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801c576:	68bb      	ldr	r3, [r7, #8]
 801c578:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c57c:	2b0b      	cmp	r3, #11
 801c57e:	d004      	beq.n	801c58a <RadioSetRxGenericConfig+0x2b2>
 801c580:	68bb      	ldr	r3, [r7, #8]
 801c582:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c586:	2b0c      	cmp	r3, #12
 801c588:	d104      	bne.n	801c594 <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c58a:	4b05      	ldr	r3, [pc, #20]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c58c:	2201      	movs	r2, #1
 801c58e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c592:	e010      	b.n	801c5b6 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c594:	4b02      	ldr	r3, [pc, #8]	@ (801c5a0 <RadioSetRxGenericConfig+0x2c8>)
 801c596:	2200      	movs	r2, #0
 801c598:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c59c:	e00b      	b.n	801c5b6 <RadioSetRxGenericConfig+0x2de>
 801c59e:	bf00      	nop
 801c5a0:	200020b4 	.word	0x200020b4
 801c5a4:	200020b0 	.word	0x200020b0
 801c5a8:	20002128 	.word	0x20002128
 801c5ac:	200020ec 	.word	0x200020ec
 801c5b0:	200020c2 	.word	0x200020c2
            break;
 801c5b4:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c5b6:	4b28      	ldr	r3, [pc, #160]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5b8:	2201      	movs	r2, #1
 801c5ba:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801c5bc:	68bb      	ldr	r3, [r7, #8]
 801c5be:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801c5c0:	4b25      	ldr	r3, [pc, #148]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5c2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801c5c4:	68bb      	ldr	r3, [r7, #8]
 801c5c6:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801c5ca:	4b23      	ldr	r3, [pc, #140]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5cc:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801c5ce:	4a22      	ldr	r2, [pc, #136]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c5d4:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801c5d6:	68bb      	ldr	r3, [r7, #8]
 801c5d8:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801c5dc:	4b1e      	ldr	r3, [pc, #120]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5de:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801c5e2:	68bb      	ldr	r3, [r7, #8]
 801c5e4:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801c5e8:	4b1b      	ldr	r3, [pc, #108]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c5ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801c5ee:	f7ff f98c 	bl	801b90a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801c5f2:	2001      	movs	r0, #1
 801c5f4:	f7fe fb20 	bl	801ac38 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c5f8:	4818      	ldr	r0, [pc, #96]	@ (801c65c <RadioSetRxGenericConfig+0x384>)
 801c5fa:	f000 ff7d 	bl	801d4f8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c5fe:	4818      	ldr	r0, [pc, #96]	@ (801c660 <RadioSetRxGenericConfig+0x388>)
 801c600:	f001 f84c 	bl	801d69c <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801c604:	4b14      	ldr	r3, [pc, #80]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c606:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801c60a:	2b01      	cmp	r3, #1
 801c60c:	d10d      	bne.n	801c62a <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801c60e:	f240 7036 	movw	r0, #1846	@ 0x736
 801c612:	f001 f9ad 	bl	801d970 <SUBGRF_ReadRegister>
 801c616:	4603      	mov	r3, r0
 801c618:	f023 0304 	bic.w	r3, r3, #4
 801c61c:	b2db      	uxtb	r3, r3
 801c61e:	4619      	mov	r1, r3
 801c620:	f240 7036 	movw	r0, #1846	@ 0x736
 801c624:	f001 f982 	bl	801d92c <SUBGRF_WriteRegister>
 801c628:	e00c      	b.n	801c644 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801c62a:	f240 7036 	movw	r0, #1846	@ 0x736
 801c62e:	f001 f99f 	bl	801d970 <SUBGRF_ReadRegister>
 801c632:	4603      	mov	r3, r0
 801c634:	f043 0304 	orr.w	r3, r3, #4
 801c638:	b2db      	uxtb	r3, r3
 801c63a:	4619      	mov	r1, r3
 801c63c:	f240 7036 	movw	r0, #1846	@ 0x736
 801c640:	f001 f974 	bl	801d92c <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801c644:	4b04      	ldr	r3, [pc, #16]	@ (801c658 <RadioSetRxGenericConfig+0x380>)
 801c646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801c64a:	609a      	str	r2, [r3, #8]
        break;
 801c64c:	bf00      	nop
    }
    return status;
 801c64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801c650:	4618      	mov	r0, r3
 801c652:	3730      	adds	r7, #48	@ 0x30
 801c654:	46bd      	mov	sp, r7
 801c656:	bd80      	pop	{r7, pc}
 801c658:	200020b4 	.word	0x200020b4
 801c65c:	200020ec 	.word	0x200020ec
 801c660:	200020c2 	.word	0x200020c2

0801c664 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801c664:	b580      	push	{r7, lr}
 801c666:	b08e      	sub	sp, #56	@ 0x38
 801c668:	af00      	add	r7, sp, #0
 801c66a:	60b9      	str	r1, [r7, #8]
 801c66c:	607b      	str	r3, [r7, #4]
 801c66e:	4603      	mov	r3, r0
 801c670:	73fb      	strb	r3, [r7, #15]
 801c672:	4613      	mov	r3, r2
 801c674:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801c676:	2300      	movs	r3, #0
 801c678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c67a:	2300      	movs	r3, #0
 801c67c:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801c67e:	f001 fc56 	bl	801df2e <RFW_DeInit>
    switch( modem )
 801c682:	7bfb      	ldrb	r3, [r7, #15]
 801c684:	2b03      	cmp	r3, #3
 801c686:	f200 8204 	bhi.w	801ca92 <RadioSetTxGenericConfig+0x42e>
 801c68a:	a201      	add	r2, pc, #4	@ (adr r2, 801c690 <RadioSetTxGenericConfig+0x2c>)
 801c68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c690:	0801c815 	.word	0x0801c815
 801c694:	0801c95d 	.word	0x0801c95d
 801c698:	0801ca55 	.word	0x0801ca55
 801c69c:	0801c6a1 	.word	0x0801c6a1
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801c6a0:	68bb      	ldr	r3, [r7, #8]
 801c6a2:	7c9b      	ldrb	r3, [r3, #18]
 801c6a4:	2b08      	cmp	r3, #8
 801c6a6:	d902      	bls.n	801c6ae <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801c6a8:	f04f 33ff 	mov.w	r3, #4294967295
 801c6ac:	e206      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801c6ae:	68bb      	ldr	r3, [r7, #8]
 801c6b0:	6899      	ldr	r1, [r3, #8]
 801c6b2:	68bb      	ldr	r3, [r7, #8]
 801c6b4:	7c9b      	ldrb	r3, [r3, #18]
 801c6b6:	461a      	mov	r2, r3
 801c6b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c6bc:	4618      	mov	r0, r3
 801c6be:	f001 fd29 	bl	801e114 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801c6c2:	68bb      	ldr	r3, [r7, #8]
 801c6c4:	681b      	ldr	r3, [r3, #0]
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d102      	bne.n	801c6d0 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801c6ca:	f04f 33ff 	mov.w	r3, #4294967295
 801c6ce:	e1f5      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 801c6d0:	68bb      	ldr	r3, [r7, #8]
 801c6d2:	681b      	ldr	r3, [r3, #0]
 801c6d4:	f242 7210 	movw	r2, #10000	@ 0x2710
 801c6d8:	4293      	cmp	r3, r2
 801c6da:	d813      	bhi.n	801c704 <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801c6dc:	2302      	movs	r3, #2
 801c6de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801c6e2:	4b99      	ldr	r3, [pc, #612]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c6e4:	2203      	movs	r2, #3
 801c6e6:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801c6e8:	4b97      	ldr	r3, [pc, #604]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c6ea:	2203      	movs	r2, #3
 801c6ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801c6f0:	68bb      	ldr	r3, [r7, #8]
 801c6f2:	681b      	ldr	r3, [r3, #0]
 801c6f4:	4a94      	ldr	r2, [pc, #592]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c6f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801c6f8:	68bb      	ldr	r3, [r7, #8]
 801c6fa:	7cda      	ldrb	r2, [r3, #19]
 801c6fc:	4b92      	ldr	r3, [pc, #584]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c6fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801c702:	e017      	b.n	801c734 <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801c704:	2300      	movs	r3, #0
 801c706:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c70a:	4b8f      	ldr	r3, [pc, #572]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c70c:	2200      	movs	r2, #0
 801c70e:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c710:	4b8d      	ldr	r3, [pc, #564]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c712:	2200      	movs	r2, #0
 801c714:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801c718:	68bb      	ldr	r3, [r7, #8]
 801c71a:	681b      	ldr	r3, [r3, #0]
 801c71c:	4a8a      	ldr	r2, [pc, #552]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c71e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801c720:	68bb      	ldr	r3, [r7, #8]
 801c722:	7cda      	ldrb	r2, [r3, #19]
 801c724:	4b88      	ldr	r3, [pc, #544]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c726:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801c72a:	68bb      	ldr	r3, [r7, #8]
 801c72c:	681b      	ldr	r3, [r3, #0]
 801c72e:	089b      	lsrs	r3, r3, #2
 801c730:	4a85      	ldr	r2, [pc, #532]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c732:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801c734:	68bb      	ldr	r3, [r7, #8]
 801c736:	685b      	ldr	r3, [r3, #4]
 801c738:	b29b      	uxth	r3, r3
 801c73a:	00db      	lsls	r3, r3, #3
 801c73c:	b29a      	uxth	r2, r3
 801c73e:	4b82      	ldr	r3, [pc, #520]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c740:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801c742:	4b81      	ldr	r3, [pc, #516]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c744:	2204      	movs	r2, #4
 801c746:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801c748:	68bb      	ldr	r3, [r7, #8]
 801c74a:	7c9b      	ldrb	r3, [r3, #18]
 801c74c:	00db      	lsls	r3, r3, #3
 801c74e:	b2da      	uxtb	r2, r3
 801c750:	4b7d      	ldr	r3, [pc, #500]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c752:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801c754:	4b7c      	ldr	r3, [pc, #496]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c756:	2200      	movs	r2, #0
 801c758:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c75a:	68bb      	ldr	r3, [r7, #8]
 801c75c:	7d9b      	ldrb	r3, [r3, #22]
 801c75e:	2b02      	cmp	r3, #2
 801c760:	d003      	beq.n	801c76a <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c762:	68bb      	ldr	r3, [r7, #8]
 801c764:	7d1b      	ldrb	r3, [r3, #20]
 801c766:	2b02      	cmp	r3, #2
 801c768:	d12b      	bne.n	801c7c2 <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c76a:	68bb      	ldr	r3, [r7, #8]
 801c76c:	7d5b      	ldrb	r3, [r3, #21]
 801c76e:	2bf1      	cmp	r3, #241	@ 0xf1
 801c770:	d00a      	beq.n	801c788 <RadioSetTxGenericConfig+0x124>
 801c772:	68bb      	ldr	r3, [r7, #8]
 801c774:	7d5b      	ldrb	r3, [r3, #21]
 801c776:	2bf2      	cmp	r3, #242	@ 0xf2
 801c778:	d006      	beq.n	801c788 <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c77a:	68bb      	ldr	r3, [r7, #8]
 801c77c:	7d5b      	ldrb	r3, [r3, #21]
 801c77e:	2b01      	cmp	r3, #1
 801c780:	d002      	beq.n	801c788 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801c782:	f04f 33ff 	mov.w	r3, #4294967295
 801c786:	e199      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801c788:	68bb      	ldr	r3, [r7, #8]
 801c78a:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801c78c:	2301      	movs	r3, #1
 801c78e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801c792:	4b6e      	ldr	r3, [pc, #440]	@ (801c94c <RadioSetTxGenericConfig+0x2e8>)
 801c794:	6819      	ldr	r1, [r3, #0]
 801c796:	f107 0320 	add.w	r3, r7, #32
 801c79a:	4a6d      	ldr	r2, [pc, #436]	@ (801c950 <RadioSetTxGenericConfig+0x2ec>)
 801c79c:	4618      	mov	r0, r3
 801c79e:	f001 fbb9 	bl	801df14 <RFW_Init>
 801c7a2:	4603      	mov	r3, r0
 801c7a4:	2b00      	cmp	r3, #0
 801c7a6:	d002      	beq.n	801c7ae <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 801c7a8:	f04f 33ff 	mov.w	r3, #4294967295
 801c7ac:	e186      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c7ae:	4b66      	ldr	r3, [pc, #408]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7b0:	2200      	movs	r2, #0
 801c7b2:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c7b4:	4b64      	ldr	r3, [pc, #400]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7b6:	2201      	movs	r2, #1
 801c7b8:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c7ba:	4b63      	ldr	r3, [pc, #396]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7bc:	2200      	movs	r2, #0
 801c7be:	755a      	strb	r2, [r3, #21]
        {
 801c7c0:	e00b      	b.n	801c7da <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801c7c2:	68bb      	ldr	r3, [r7, #8]
 801c7c4:	7d5a      	ldrb	r2, [r3, #21]
 801c7c6:	4b60      	ldr	r3, [pc, #384]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7c8:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801c7ca:	68bb      	ldr	r3, [r7, #8]
 801c7cc:	7d9a      	ldrb	r2, [r3, #22]
 801c7ce:	4b5e      	ldr	r3, [pc, #376]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7d0:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801c7d2:	68bb      	ldr	r3, [r7, #8]
 801c7d4:	7d1a      	ldrb	r2, [r3, #20]
 801c7d6:	4b5c      	ldr	r3, [pc, #368]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c7d8:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801c7da:	f7ff f896 	bl	801b90a <RadioStandby>
        RadioSetModem( radio_modem );
 801c7de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801c7e2:	4618      	mov	r0, r3
 801c7e4:	f7fe fa28 	bl	801ac38 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c7e8:	485a      	ldr	r0, [pc, #360]	@ (801c954 <RadioSetTxGenericConfig+0x2f0>)
 801c7ea:	f000 fe85 	bl	801d4f8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c7ee:	485a      	ldr	r0, [pc, #360]	@ (801c958 <RadioSetTxGenericConfig+0x2f4>)
 801c7f0:	f000 ff54 	bl	801d69c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c7f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c7f8:	4618      	mov	r0, r3
 801c7fa:	f000 fa18 	bl	801cc2e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801c7fe:	68bb      	ldr	r3, [r7, #8]
 801c800:	8a1b      	ldrh	r3, [r3, #16]
 801c802:	4618      	mov	r0, r3
 801c804:	f000 fa62 	bl	801cccc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801c808:	68bb      	ldr	r3, [r7, #8]
 801c80a:	899b      	ldrh	r3, [r3, #12]
 801c80c:	4618      	mov	r0, r3
 801c80e:	f000 fa3d 	bl	801cc8c <SUBGRF_SetCrcPolynomial>
        break;
 801c812:	e13f      	b.n	801ca94 <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801c814:	68bb      	ldr	r3, [r7, #8]
 801c816:	681b      	ldr	r3, [r3, #0]
 801c818:	2b00      	cmp	r3, #0
 801c81a:	d102      	bne.n	801c822 <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801c81c:	f04f 33ff 	mov.w	r3, #4294967295
 801c820:	e14c      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801c822:	68bb      	ldr	r3, [r7, #8]
 801c824:	7c9b      	ldrb	r3, [r3, #18]
 801c826:	2b08      	cmp	r3, #8
 801c828:	d902      	bls.n	801c830 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801c82a:	f04f 33ff 	mov.w	r3, #4294967295
 801c82e:	e145      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801c830:	68bb      	ldr	r3, [r7, #8]
 801c832:	6899      	ldr	r1, [r3, #8]
 801c834:	68bb      	ldr	r3, [r7, #8]
 801c836:	7c9b      	ldrb	r3, [r3, #18]
 801c838:	461a      	mov	r2, r3
 801c83a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c83e:	4618      	mov	r0, r3
 801c840:	f001 fc68 	bl	801e114 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c844:	4b40      	ldr	r3, [pc, #256]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c846:	2200      	movs	r2, #0
 801c848:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c84c:	68bb      	ldr	r3, [r7, #8]
 801c84e:	681b      	ldr	r3, [r3, #0]
 801c850:	4a3d      	ldr	r2, [pc, #244]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c852:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801c854:	68bb      	ldr	r3, [r7, #8]
 801c856:	7cda      	ldrb	r2, [r3, #19]
 801c858:	4b3b      	ldr	r3, [pc, #236]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c85a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801c85e:	68bb      	ldr	r3, [r7, #8]
 801c860:	699b      	ldr	r3, [r3, #24]
 801c862:	4a39      	ldr	r2, [pc, #228]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c864:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c866:	4b38      	ldr	r3, [pc, #224]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c868:	2200      	movs	r2, #0
 801c86a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801c86c:	68bb      	ldr	r3, [r7, #8]
 801c86e:	685b      	ldr	r3, [r3, #4]
 801c870:	b29b      	uxth	r3, r3
 801c872:	00db      	lsls	r3, r3, #3
 801c874:	b29a      	uxth	r2, r3
 801c876:	4b34      	ldr	r3, [pc, #208]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c878:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801c87a:	4b33      	ldr	r3, [pc, #204]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c87c:	2204      	movs	r2, #4
 801c87e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801c880:	68bb      	ldr	r3, [r7, #8]
 801c882:	7c9b      	ldrb	r3, [r3, #18]
 801c884:	00db      	lsls	r3, r3, #3
 801c886:	b2da      	uxtb	r2, r3
 801c888:	4b2f      	ldr	r3, [pc, #188]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c88a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801c88c:	4b2e      	ldr	r3, [pc, #184]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c88e:	2200      	movs	r2, #0
 801c890:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c892:	68bb      	ldr	r3, [r7, #8]
 801c894:	7d9b      	ldrb	r3, [r3, #22]
 801c896:	2b02      	cmp	r3, #2
 801c898:	d003      	beq.n	801c8a2 <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c89a:	68bb      	ldr	r3, [r7, #8]
 801c89c:	7d1b      	ldrb	r3, [r3, #20]
 801c89e:	2b02      	cmp	r3, #2
 801c8a0:	d12a      	bne.n	801c8f8 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c8a2:	68bb      	ldr	r3, [r7, #8]
 801c8a4:	7d5b      	ldrb	r3, [r3, #21]
 801c8a6:	2bf1      	cmp	r3, #241	@ 0xf1
 801c8a8:	d00a      	beq.n	801c8c0 <RadioSetTxGenericConfig+0x25c>
 801c8aa:	68bb      	ldr	r3, [r7, #8]
 801c8ac:	7d5b      	ldrb	r3, [r3, #21]
 801c8ae:	2bf2      	cmp	r3, #242	@ 0xf2
 801c8b0:	d006      	beq.n	801c8c0 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c8b2:	68bb      	ldr	r3, [r7, #8]
 801c8b4:	7d5b      	ldrb	r3, [r3, #21]
 801c8b6:	2b01      	cmp	r3, #1
 801c8b8:	d002      	beq.n	801c8c0 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801c8ba:	f04f 33ff 	mov.w	r3, #4294967295
 801c8be:	e0fd      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801c8c0:	2301      	movs	r3, #1
 801c8c2:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801c8c4:	68bb      	ldr	r3, [r7, #8]
 801c8c6:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801c8c8:	4b20      	ldr	r3, [pc, #128]	@ (801c94c <RadioSetTxGenericConfig+0x2e8>)
 801c8ca:	6819      	ldr	r1, [r3, #0]
 801c8cc:	f107 0314 	add.w	r3, r7, #20
 801c8d0:	4a1f      	ldr	r2, [pc, #124]	@ (801c950 <RadioSetTxGenericConfig+0x2ec>)
 801c8d2:	4618      	mov	r0, r3
 801c8d4:	f001 fb1e 	bl	801df14 <RFW_Init>
 801c8d8:	4603      	mov	r3, r0
 801c8da:	2b00      	cmp	r3, #0
 801c8dc:	d002      	beq.n	801c8e4 <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 801c8de:	f04f 33ff 	mov.w	r3, #4294967295
 801c8e2:	e0eb      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c8e4:	4b18      	ldr	r3, [pc, #96]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c8e6:	2200      	movs	r2, #0
 801c8e8:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c8ea:	4b17      	ldr	r3, [pc, #92]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c8ec:	2201      	movs	r2, #1
 801c8ee:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c8f0:	4b15      	ldr	r3, [pc, #84]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c8f2:	2200      	movs	r2, #0
 801c8f4:	755a      	strb	r2, [r3, #21]
        {
 801c8f6:	e00b      	b.n	801c910 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801c8f8:	68bb      	ldr	r3, [r7, #8]
 801c8fa:	7d5a      	ldrb	r2, [r3, #21]
 801c8fc:	4b12      	ldr	r3, [pc, #72]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c8fe:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801c900:	68bb      	ldr	r3, [r7, #8]
 801c902:	7d9a      	ldrb	r2, [r3, #22]
 801c904:	4b10      	ldr	r3, [pc, #64]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c906:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801c908:	68bb      	ldr	r3, [r7, #8]
 801c90a:	7d1a      	ldrb	r2, [r3, #20]
 801c90c:	4b0e      	ldr	r3, [pc, #56]	@ (801c948 <RadioSetTxGenericConfig+0x2e4>)
 801c90e:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801c910:	f7fe fffb 	bl	801b90a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801c914:	2000      	movs	r0, #0
 801c916:	f7fe f98f 	bl	801ac38 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c91a:	480e      	ldr	r0, [pc, #56]	@ (801c954 <RadioSetTxGenericConfig+0x2f0>)
 801c91c:	f000 fdec 	bl	801d4f8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c920:	480d      	ldr	r0, [pc, #52]	@ (801c958 <RadioSetTxGenericConfig+0x2f4>)
 801c922:	f000 febb 	bl	801d69c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c926:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c92a:	4618      	mov	r0, r3
 801c92c:	f000 f97f 	bl	801cc2e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c930:	68bb      	ldr	r3, [r7, #8]
 801c932:	8a1b      	ldrh	r3, [r3, #16]
 801c934:	4618      	mov	r0, r3
 801c936:	f000 f9c9 	bl	801cccc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801c93a:	68bb      	ldr	r3, [r7, #8]
 801c93c:	899b      	ldrh	r3, [r3, #12]
 801c93e:	4618      	mov	r0, r3
 801c940:	f000 f9a4 	bl	801cc8c <SUBGRF_SetCrcPolynomial>
        break;
 801c944:	e0a6      	b.n	801ca94 <RadioSetTxGenericConfig+0x430>
 801c946:	bf00      	nop
 801c948:	200020b4 	.word	0x200020b4
 801c94c:	200020b0 	.word	0x200020b0
 801c950:	20002110 	.word	0x20002110
 801c954:	200020ec 	.word	0x200020ec
 801c958:	200020c2 	.word	0x200020c2
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c95c:	4b59      	ldr	r3, [pc, #356]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c95e:	2201      	movs	r2, #1
 801c960:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801c964:	68bb      	ldr	r3, [r7, #8]
 801c966:	781a      	ldrb	r2, [r3, #0]
 801c968:	4b56      	ldr	r3, [pc, #344]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c96a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801c96e:	68bb      	ldr	r3, [r7, #8]
 801c970:	785a      	ldrb	r2, [r3, #1]
 801c972:	4b54      	ldr	r3, [pc, #336]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801c978:	68bb      	ldr	r3, [r7, #8]
 801c97a:	789a      	ldrb	r2, [r3, #2]
 801c97c:	4b51      	ldr	r3, [pc, #324]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c97e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801c982:	68bb      	ldr	r3, [r7, #8]
 801c984:	78db      	ldrb	r3, [r3, #3]
 801c986:	2b02      	cmp	r3, #2
 801c988:	d010      	beq.n	801c9ac <RadioSetTxGenericConfig+0x348>
 801c98a:	2b02      	cmp	r3, #2
 801c98c:	dc20      	bgt.n	801c9d0 <RadioSetTxGenericConfig+0x36c>
 801c98e:	2b00      	cmp	r3, #0
 801c990:	d002      	beq.n	801c998 <RadioSetTxGenericConfig+0x334>
 801c992:	2b01      	cmp	r3, #1
 801c994:	d005      	beq.n	801c9a2 <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801c996:	e01b      	b.n	801c9d0 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c998:	4b4a      	ldr	r3, [pc, #296]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c99a:	2200      	movs	r2, #0
 801c99c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c9a0:	e017      	b.n	801c9d2 <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c9a2:	4b48      	ldr	r3, [pc, #288]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9a4:	2201      	movs	r2, #1
 801c9a6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c9aa:	e012      	b.n	801c9d2 <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801c9ac:	68bb      	ldr	r3, [r7, #8]
 801c9ae:	781b      	ldrb	r3, [r3, #0]
 801c9b0:	2b0b      	cmp	r3, #11
 801c9b2:	d003      	beq.n	801c9bc <RadioSetTxGenericConfig+0x358>
 801c9b4:	68bb      	ldr	r3, [r7, #8]
 801c9b6:	781b      	ldrb	r3, [r3, #0]
 801c9b8:	2b0c      	cmp	r3, #12
 801c9ba:	d104      	bne.n	801c9c6 <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c9bc:	4b41      	ldr	r3, [pc, #260]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9be:	2201      	movs	r2, #1
 801c9c0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c9c4:	e005      	b.n	801c9d2 <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c9c6:	4b3f      	ldr	r3, [pc, #252]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9c8:	2200      	movs	r2, #0
 801c9ca:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c9ce:	e000      	b.n	801c9d2 <RadioSetTxGenericConfig+0x36e>
            break;
 801c9d0:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c9d2:	4b3c      	ldr	r3, [pc, #240]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9d4:	2201      	movs	r2, #1
 801c9d6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801c9d8:	68bb      	ldr	r3, [r7, #8]
 801c9da:	889a      	ldrh	r2, [r3, #4]
 801c9dc:	4b39      	ldr	r3, [pc, #228]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9de:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801c9e0:	68bb      	ldr	r3, [r7, #8]
 801c9e2:	799a      	ldrb	r2, [r3, #6]
 801c9e4:	4b37      	ldr	r3, [pc, #220]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9e6:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801c9e8:	68bb      	ldr	r3, [r7, #8]
 801c9ea:	79da      	ldrb	r2, [r3, #7]
 801c9ec:	4b35      	ldr	r3, [pc, #212]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9ee:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801c9f2:	68bb      	ldr	r3, [r7, #8]
 801c9f4:	7a1a      	ldrb	r2, [r3, #8]
 801c9f6:	4b33      	ldr	r3, [pc, #204]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801c9f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801c9fc:	f7fe ff85 	bl	801b90a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801ca00:	2001      	movs	r0, #1
 801ca02:	f7fe f919 	bl	801ac38 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ca06:	4830      	ldr	r0, [pc, #192]	@ (801cac8 <RadioSetTxGenericConfig+0x464>)
 801ca08:	f000 fd76 	bl	801d4f8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ca0c:	482f      	ldr	r0, [pc, #188]	@ (801cacc <RadioSetTxGenericConfig+0x468>)
 801ca0e:	f000 fe45 	bl	801d69c <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801ca12:	4b2c      	ldr	r3, [pc, #176]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801ca14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801ca18:	2b06      	cmp	r3, #6
 801ca1a:	d10d      	bne.n	801ca38 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801ca1c:	f640 0089 	movw	r0, #2185	@ 0x889
 801ca20:	f000 ffa6 	bl	801d970 <SUBGRF_ReadRegister>
 801ca24:	4603      	mov	r3, r0
 801ca26:	f023 0304 	bic.w	r3, r3, #4
 801ca2a:	b2db      	uxtb	r3, r3
 801ca2c:	4619      	mov	r1, r3
 801ca2e:	f640 0089 	movw	r0, #2185	@ 0x889
 801ca32:	f000 ff7b 	bl	801d92c <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801ca36:	e02d      	b.n	801ca94 <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801ca38:	f640 0089 	movw	r0, #2185	@ 0x889
 801ca3c:	f000 ff98 	bl	801d970 <SUBGRF_ReadRegister>
 801ca40:	4603      	mov	r3, r0
 801ca42:	f043 0304 	orr.w	r3, r3, #4
 801ca46:	b2db      	uxtb	r3, r3
 801ca48:	4619      	mov	r1, r3
 801ca4a:	f640 0089 	movw	r0, #2185	@ 0x889
 801ca4e:	f000 ff6d 	bl	801d92c <SUBGRF_WriteRegister>
        break;
 801ca52:	e01f      	b.n	801ca94 <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801ca54:	68bb      	ldr	r3, [r7, #8]
 801ca56:	681b      	ldr	r3, [r3, #0]
 801ca58:	2b00      	cmp	r3, #0
 801ca5a:	d004      	beq.n	801ca66 <RadioSetTxGenericConfig+0x402>
 801ca5c:	68bb      	ldr	r3, [r7, #8]
 801ca5e:	681b      	ldr	r3, [r3, #0]
 801ca60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801ca64:	d902      	bls.n	801ca6c <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801ca66:	f04f 33ff 	mov.w	r3, #4294967295
 801ca6a:	e027      	b.n	801cabc <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801ca6c:	2003      	movs	r0, #3
 801ca6e:	f7fe f8e3 	bl	801ac38 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801ca72:	4b14      	ldr	r3, [pc, #80]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801ca74:	2202      	movs	r2, #2
 801ca76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801ca7a:	68bb      	ldr	r3, [r7, #8]
 801ca7c:	681b      	ldr	r3, [r3, #0]
 801ca7e:	4a11      	ldr	r2, [pc, #68]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801ca80:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801ca82:	4b10      	ldr	r3, [pc, #64]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801ca84:	2216      	movs	r2, #22
 801ca86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ca8a:	480f      	ldr	r0, [pc, #60]	@ (801cac8 <RadioSetTxGenericConfig+0x464>)
 801ca8c:	f000 fd34 	bl	801d4f8 <SUBGRF_SetModulationParams>
        break;
 801ca90:	e000      	b.n	801ca94 <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801ca92:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801ca94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ca98:	4618      	mov	r0, r3
 801ca9a:	f001 f87d 	bl	801db98 <SUBGRF_SetRfTxPower>
 801ca9e:	4603      	mov	r3, r0
 801caa0:	461a      	mov	r2, r3
 801caa2:	4b08      	ldr	r3, [pc, #32]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801caa4:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801caa8:	4b06      	ldr	r3, [pc, #24]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801caaa:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801caae:	4618      	mov	r0, r3
 801cab0:	f001 fa51 	bl	801df56 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801cab4:	4a03      	ldr	r2, [pc, #12]	@ (801cac4 <RadioSetTxGenericConfig+0x460>)
 801cab6:	687b      	ldr	r3, [r7, #4]
 801cab8:	6053      	str	r3, [r2, #4]
    return 0;
 801caba:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cabc:	4618      	mov	r0, r3
 801cabe:	3738      	adds	r7, #56	@ 0x38
 801cac0:	46bd      	mov	sp, r7
 801cac2:	bd80      	pop	{r7, pc}
 801cac4:	200020b4 	.word	0x200020b4
 801cac8:	200020ec 	.word	0x200020ec
 801cacc:	200020c2 	.word	0x200020c2

0801cad0 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801cad0:	b480      	push	{r7}
 801cad2:	b085      	sub	sp, #20
 801cad4:	af00      	add	r7, sp, #0
 801cad6:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801cad8:	2301      	movs	r3, #1
 801cada:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801cadc:	7bfb      	ldrb	r3, [r7, #15]
}
 801cade:	4618      	mov	r0, r3
 801cae0:	3714      	adds	r7, #20
 801cae2:	46bd      	mov	sp, r7
 801cae4:	bc80      	pop	{r7}
 801cae6:	4770      	bx	lr

0801cae8 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801cae8:	b480      	push	{r7}
 801caea:	b083      	sub	sp, #12
 801caec:	af00      	add	r7, sp, #0
 801caee:	6078      	str	r0, [r7, #4]
 801caf0:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801caf2:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801caf4:	4618      	mov	r0, r3
 801caf6:	370c      	adds	r7, #12
 801caf8:	46bd      	mov	sp, r7
 801cafa:	bc80      	pop	{r7}
 801cafc:	4770      	bx	lr
	...

0801cb00 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801cb00:	b580      	push	{r7, lr}
 801cb02:	b084      	sub	sp, #16
 801cb04:	af00      	add	r7, sp, #0
 801cb06:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801cb08:	687b      	ldr	r3, [r7, #4]
 801cb0a:	2b00      	cmp	r3, #0
 801cb0c:	d002      	beq.n	801cb14 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801cb0e:	4a1d      	ldr	r2, [pc, #116]	@ (801cb84 <SUBGRF_Init+0x84>)
 801cb10:	687b      	ldr	r3, [r7, #4]
 801cb12:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801cb14:	f7e5 fb96 	bl	8002244 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801cb18:	2002      	movs	r0, #2
 801cb1a:	f001 f919 	bl	801dd50 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801cb1e:	4b1a      	ldr	r3, [pc, #104]	@ (801cb88 <SUBGRF_Init+0x88>)
 801cb20:	2200      	movs	r2, #0
 801cb22:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801cb24:	2000      	movs	r0, #0
 801cb26:	f000 f97d 	bl	801ce24 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801cb2a:	f7ee fcad 	bl	800b488 <RBI_IsTCXO>
 801cb2e:	4603      	mov	r3, r0
 801cb30:	2b01      	cmp	r3, #1
 801cb32:	d10e      	bne.n	801cb52 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801cb34:	2140      	movs	r1, #64	@ 0x40
 801cb36:	2001      	movs	r0, #1
 801cb38:	f000 fb82 	bl	801d240 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801cb3c:	2100      	movs	r1, #0
 801cb3e:	f640 1011 	movw	r0, #2321	@ 0x911
 801cb42:	f000 fef3 	bl	801d92c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801cb46:	237f      	movs	r3, #127	@ 0x7f
 801cb48:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801cb4a:	7b38      	ldrb	r0, [r7, #12]
 801cb4c:	f000 fa8b 	bl	801d066 <SUBGRF_Calibrate>
 801cb50:	e009      	b.n	801cb66 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801cb52:	2120      	movs	r1, #32
 801cb54:	f640 1011 	movw	r0, #2321	@ 0x911
 801cb58:	f000 fee8 	bl	801d92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801cb5c:	2120      	movs	r1, #32
 801cb5e:	f640 1012 	movw	r0, #2322	@ 0x912
 801cb62:	f000 fee3 	bl	801d92c <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801cb66:	210e      	movs	r1, #14
 801cb68:	f640 101f 	movw	r0, #2335	@ 0x91f
 801cb6c:	f000 fede 	bl	801d92c <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801cb70:	f7ee fc6e 	bl	800b450 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801cb74:	4b05      	ldr	r3, [pc, #20]	@ (801cb8c <SUBGRF_Init+0x8c>)
 801cb76:	2201      	movs	r2, #1
 801cb78:	701a      	strb	r2, [r3, #0]
}
 801cb7a:	bf00      	nop
 801cb7c:	3710      	adds	r7, #16
 801cb7e:	46bd      	mov	sp, r7
 801cb80:	bd80      	pop	{r7, pc}
 801cb82:	bf00      	nop
 801cb84:	2000214c 	.word	0x2000214c
 801cb88:	20002148 	.word	0x20002148
 801cb8c:	20002140 	.word	0x20002140

0801cb90 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801cb90:	b480      	push	{r7}
 801cb92:	af00      	add	r7, sp, #0
    return OperatingMode;
 801cb94:	4b02      	ldr	r3, [pc, #8]	@ (801cba0 <SUBGRF_GetOperatingMode+0x10>)
 801cb96:	781b      	ldrb	r3, [r3, #0]
}
 801cb98:	4618      	mov	r0, r3
 801cb9a:	46bd      	mov	sp, r7
 801cb9c:	bc80      	pop	{r7}
 801cb9e:	4770      	bx	lr
 801cba0:	20002140 	.word	0x20002140

0801cba4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801cba4:	b580      	push	{r7, lr}
 801cba6:	b082      	sub	sp, #8
 801cba8:	af00      	add	r7, sp, #0
 801cbaa:	6078      	str	r0, [r7, #4]
 801cbac:	460b      	mov	r3, r1
 801cbae:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801cbb0:	78fb      	ldrb	r3, [r7, #3]
 801cbb2:	461a      	mov	r2, r3
 801cbb4:	6879      	ldr	r1, [r7, #4]
 801cbb6:	2000      	movs	r0, #0
 801cbb8:	f000 ff3e 	bl	801da38 <SUBGRF_WriteBuffer>
}
 801cbbc:	bf00      	nop
 801cbbe:	3708      	adds	r7, #8
 801cbc0:	46bd      	mov	sp, r7
 801cbc2:	bd80      	pop	{r7, pc}

0801cbc4 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801cbc4:	b580      	push	{r7, lr}
 801cbc6:	b086      	sub	sp, #24
 801cbc8:	af00      	add	r7, sp, #0
 801cbca:	60f8      	str	r0, [r7, #12]
 801cbcc:	60b9      	str	r1, [r7, #8]
 801cbce:	4613      	mov	r3, r2
 801cbd0:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801cbd2:	2300      	movs	r3, #0
 801cbd4:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801cbd6:	f107 0317 	add.w	r3, r7, #23
 801cbda:	4619      	mov	r1, r3
 801cbdc:	68b8      	ldr	r0, [r7, #8]
 801cbde:	f000 fe27 	bl	801d830 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801cbe2:	68bb      	ldr	r3, [r7, #8]
 801cbe4:	781b      	ldrb	r3, [r3, #0]
 801cbe6:	79fa      	ldrb	r2, [r7, #7]
 801cbe8:	429a      	cmp	r2, r3
 801cbea:	d201      	bcs.n	801cbf0 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801cbec:	2301      	movs	r3, #1
 801cbee:	e007      	b.n	801cc00 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801cbf0:	7df8      	ldrb	r0, [r7, #23]
 801cbf2:	68bb      	ldr	r3, [r7, #8]
 801cbf4:	781b      	ldrb	r3, [r3, #0]
 801cbf6:	461a      	mov	r2, r3
 801cbf8:	68f9      	ldr	r1, [r7, #12]
 801cbfa:	f000 ff3f 	bl	801da7c <SUBGRF_ReadBuffer>

    return 0;
 801cbfe:	2300      	movs	r3, #0
}
 801cc00:	4618      	mov	r0, r3
 801cc02:	3718      	adds	r7, #24
 801cc04:	46bd      	mov	sp, r7
 801cc06:	bd80      	pop	{r7, pc}

0801cc08 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801cc08:	b580      	push	{r7, lr}
 801cc0a:	b084      	sub	sp, #16
 801cc0c:	af00      	add	r7, sp, #0
 801cc0e:	60f8      	str	r0, [r7, #12]
 801cc10:	460b      	mov	r3, r1
 801cc12:	607a      	str	r2, [r7, #4]
 801cc14:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801cc16:	7afb      	ldrb	r3, [r7, #11]
 801cc18:	4619      	mov	r1, r3
 801cc1a:	68f8      	ldr	r0, [r7, #12]
 801cc1c:	f7ff ffc2 	bl	801cba4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801cc20:	6878      	ldr	r0, [r7, #4]
 801cc22:	f000 f91b 	bl	801ce5c <SUBGRF_SetTx>
}
 801cc26:	bf00      	nop
 801cc28:	3710      	adds	r7, #16
 801cc2a:	46bd      	mov	sp, r7
 801cc2c:	bd80      	pop	{r7, pc}

0801cc2e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801cc2e:	b580      	push	{r7, lr}
 801cc30:	b082      	sub	sp, #8
 801cc32:	af00      	add	r7, sp, #0
 801cc34:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801cc36:	2208      	movs	r2, #8
 801cc38:	6879      	ldr	r1, [r7, #4]
 801cc3a:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801cc3e:	f000 feb7 	bl	801d9b0 <SUBGRF_WriteRegisters>
    return 0;
 801cc42:	2300      	movs	r3, #0
}
 801cc44:	4618      	mov	r0, r3
 801cc46:	3708      	adds	r7, #8
 801cc48:	46bd      	mov	sp, r7
 801cc4a:	bd80      	pop	{r7, pc}

0801cc4c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801cc4c:	b580      	push	{r7, lr}
 801cc4e:	b084      	sub	sp, #16
 801cc50:	af00      	add	r7, sp, #0
 801cc52:	4603      	mov	r3, r0
 801cc54:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801cc56:	88fb      	ldrh	r3, [r7, #6]
 801cc58:	0a1b      	lsrs	r3, r3, #8
 801cc5a:	b29b      	uxth	r3, r3
 801cc5c:	b2db      	uxtb	r3, r3
 801cc5e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801cc60:	88fb      	ldrh	r3, [r7, #6]
 801cc62:	b2db      	uxtb	r3, r3
 801cc64:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801cc66:	f000 fb6f 	bl	801d348 <SUBGRF_GetPacketType>
 801cc6a:	4603      	mov	r3, r0
 801cc6c:	2b00      	cmp	r3, #0
 801cc6e:	d108      	bne.n	801cc82 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801cc70:	f107 030c 	add.w	r3, r7, #12
 801cc74:	2202      	movs	r2, #2
 801cc76:	4619      	mov	r1, r3
 801cc78:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801cc7c:	f000 fe98 	bl	801d9b0 <SUBGRF_WriteRegisters>
            break;
 801cc80:	e000      	b.n	801cc84 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801cc82:	bf00      	nop
    }
}
 801cc84:	bf00      	nop
 801cc86:	3710      	adds	r7, #16
 801cc88:	46bd      	mov	sp, r7
 801cc8a:	bd80      	pop	{r7, pc}

0801cc8c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801cc8c:	b580      	push	{r7, lr}
 801cc8e:	b084      	sub	sp, #16
 801cc90:	af00      	add	r7, sp, #0
 801cc92:	4603      	mov	r3, r0
 801cc94:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801cc96:	88fb      	ldrh	r3, [r7, #6]
 801cc98:	0a1b      	lsrs	r3, r3, #8
 801cc9a:	b29b      	uxth	r3, r3
 801cc9c:	b2db      	uxtb	r3, r3
 801cc9e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801cca0:	88fb      	ldrh	r3, [r7, #6]
 801cca2:	b2db      	uxtb	r3, r3
 801cca4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801cca6:	f000 fb4f 	bl	801d348 <SUBGRF_GetPacketType>
 801ccaa:	4603      	mov	r3, r0
 801ccac:	2b00      	cmp	r3, #0
 801ccae:	d108      	bne.n	801ccc2 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801ccb0:	f107 030c 	add.w	r3, r7, #12
 801ccb4:	2202      	movs	r2, #2
 801ccb6:	4619      	mov	r1, r3
 801ccb8:	f240 60be 	movw	r0, #1726	@ 0x6be
 801ccbc:	f000 fe78 	bl	801d9b0 <SUBGRF_WriteRegisters>
            break;
 801ccc0:	e000      	b.n	801ccc4 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801ccc2:	bf00      	nop
    }
}
 801ccc4:	bf00      	nop
 801ccc6:	3710      	adds	r7, #16
 801ccc8:	46bd      	mov	sp, r7
 801ccca:	bd80      	pop	{r7, pc}

0801cccc <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801cccc:	b580      	push	{r7, lr}
 801ccce:	b084      	sub	sp, #16
 801ccd0:	af00      	add	r7, sp, #0
 801ccd2:	4603      	mov	r3, r0
 801ccd4:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801ccd6:	2300      	movs	r3, #0
 801ccd8:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801ccda:	f000 fb35 	bl	801d348 <SUBGRF_GetPacketType>
 801ccde:	4603      	mov	r3, r0
 801cce0:	2b00      	cmp	r3, #0
 801cce2:	d121      	bne.n	801cd28 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801cce4:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801cce8:	f000 fe42 	bl	801d970 <SUBGRF_ReadRegister>
 801ccec:	4603      	mov	r3, r0
 801ccee:	f023 0301 	bic.w	r3, r3, #1
 801ccf2:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801ccf4:	88fb      	ldrh	r3, [r7, #6]
 801ccf6:	0a1b      	lsrs	r3, r3, #8
 801ccf8:	b29b      	uxth	r3, r3
 801ccfa:	b25b      	sxtb	r3, r3
 801ccfc:	f003 0301 	and.w	r3, r3, #1
 801cd00:	b25a      	sxtb	r2, r3
 801cd02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cd06:	4313      	orrs	r3, r2
 801cd08:	b25b      	sxtb	r3, r3
 801cd0a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801cd0c:	7bfb      	ldrb	r3, [r7, #15]
 801cd0e:	4619      	mov	r1, r3
 801cd10:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801cd14:	f000 fe0a 	bl	801d92c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801cd18:	88fb      	ldrh	r3, [r7, #6]
 801cd1a:	b2db      	uxtb	r3, r3
 801cd1c:	4619      	mov	r1, r3
 801cd1e:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801cd22:	f000 fe03 	bl	801d92c <SUBGRF_WriteRegister>
            break;
 801cd26:	e000      	b.n	801cd2a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801cd28:	bf00      	nop
    }
}
 801cd2a:	bf00      	nop
 801cd2c:	3710      	adds	r7, #16
 801cd2e:	46bd      	mov	sp, r7
 801cd30:	bd80      	pop	{r7, pc}

0801cd32 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801cd32:	b580      	push	{r7, lr}
 801cd34:	b082      	sub	sp, #8
 801cd36:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801cd38:	2300      	movs	r3, #0
 801cd3a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801cd3c:	2300      	movs	r3, #0
 801cd3e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801cd40:	2300      	movs	r3, #0
 801cd42:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801cd44:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801cd48:	f000 fe12 	bl	801d970 <SUBGRF_ReadRegister>
 801cd4c:	4603      	mov	r3, r0
 801cd4e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801cd50:	79fb      	ldrb	r3, [r7, #7]
 801cd52:	f023 0301 	bic.w	r3, r3, #1
 801cd56:	b2db      	uxtb	r3, r3
 801cd58:	4619      	mov	r1, r3
 801cd5a:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801cd5e:	f000 fde5 	bl	801d92c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801cd62:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801cd66:	f000 fe03 	bl	801d970 <SUBGRF_ReadRegister>
 801cd6a:	4603      	mov	r3, r0
 801cd6c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801cd6e:	79bb      	ldrb	r3, [r7, #6]
 801cd70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cd74:	b2db      	uxtb	r3, r3
 801cd76:	4619      	mov	r1, r3
 801cd78:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801cd7c:	f000 fdd6 	bl	801d92c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801cd80:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801cd84:	f000 f88a 	bl	801ce9c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801cd88:	463b      	mov	r3, r7
 801cd8a:	2204      	movs	r2, #4
 801cd8c:	4619      	mov	r1, r3
 801cd8e:	f640 0019 	movw	r0, #2073	@ 0x819
 801cd92:	f000 fe2f 	bl	801d9f4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801cd96:	2000      	movs	r0, #0
 801cd98:	f000 f844 	bl	801ce24 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801cd9c:	79fb      	ldrb	r3, [r7, #7]
 801cd9e:	4619      	mov	r1, r3
 801cda0:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801cda4:	f000 fdc2 	bl	801d92c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801cda8:	79bb      	ldrb	r3, [r7, #6]
 801cdaa:	4619      	mov	r1, r3
 801cdac:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801cdb0:	f000 fdbc 	bl	801d92c <SUBGRF_WriteRegister>

    return number;
 801cdb4:	683b      	ldr	r3, [r7, #0]
}
 801cdb6:	4618      	mov	r0, r3
 801cdb8:	3708      	adds	r7, #8
 801cdba:	46bd      	mov	sp, r7
 801cdbc:	bd80      	pop	{r7, pc}
	...

0801cdc0 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801cdc0:	b580      	push	{r7, lr}
 801cdc2:	b084      	sub	sp, #16
 801cdc4:	af00      	add	r7, sp, #0
 801cdc6:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801cdc8:	2000      	movs	r0, #0
 801cdca:	f7ee fb48 	bl	800b45e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801cdce:	2002      	movs	r0, #2
 801cdd0:	f000 ffbe 	bl	801dd50 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801cdd4:	793b      	ldrb	r3, [r7, #4]
 801cdd6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801cdda:	b2db      	uxtb	r3, r3
 801cddc:	009b      	lsls	r3, r3, #2
 801cdde:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801cde0:	793b      	ldrb	r3, [r7, #4]
 801cde2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801cde6:	b2db      	uxtb	r3, r3
 801cde8:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801cdea:	b25b      	sxtb	r3, r3
 801cdec:	4313      	orrs	r3, r2
 801cdee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801cdf0:	793b      	ldrb	r3, [r7, #4]
 801cdf2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801cdf6:	b2db      	uxtb	r3, r3
 801cdf8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801cdfa:	4313      	orrs	r3, r2
 801cdfc:	b25b      	sxtb	r3, r3
 801cdfe:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ce00:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801ce02:	f107 030f 	add.w	r3, r7, #15
 801ce06:	2201      	movs	r2, #1
 801ce08:	4619      	mov	r1, r3
 801ce0a:	2084      	movs	r0, #132	@ 0x84
 801ce0c:	f000 fe58 	bl	801dac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801ce10:	4b03      	ldr	r3, [pc, #12]	@ (801ce20 <SUBGRF_SetSleep+0x60>)
 801ce12:	2200      	movs	r2, #0
 801ce14:	701a      	strb	r2, [r3, #0]
}
 801ce16:	bf00      	nop
 801ce18:	3710      	adds	r7, #16
 801ce1a:	46bd      	mov	sp, r7
 801ce1c:	bd80      	pop	{r7, pc}
 801ce1e:	bf00      	nop
 801ce20:	20002140 	.word	0x20002140

0801ce24 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801ce24:	b580      	push	{r7, lr}
 801ce26:	b082      	sub	sp, #8
 801ce28:	af00      	add	r7, sp, #0
 801ce2a:	4603      	mov	r3, r0
 801ce2c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801ce2e:	1dfb      	adds	r3, r7, #7
 801ce30:	2201      	movs	r2, #1
 801ce32:	4619      	mov	r1, r3
 801ce34:	2080      	movs	r0, #128	@ 0x80
 801ce36:	f000 fe43 	bl	801dac0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801ce3a:	79fb      	ldrb	r3, [r7, #7]
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	d103      	bne.n	801ce48 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801ce40:	4b05      	ldr	r3, [pc, #20]	@ (801ce58 <SUBGRF_SetStandby+0x34>)
 801ce42:	2201      	movs	r2, #1
 801ce44:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801ce46:	e002      	b.n	801ce4e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801ce48:	4b03      	ldr	r3, [pc, #12]	@ (801ce58 <SUBGRF_SetStandby+0x34>)
 801ce4a:	2202      	movs	r2, #2
 801ce4c:	701a      	strb	r2, [r3, #0]
}
 801ce4e:	bf00      	nop
 801ce50:	3708      	adds	r7, #8
 801ce52:	46bd      	mov	sp, r7
 801ce54:	bd80      	pop	{r7, pc}
 801ce56:	bf00      	nop
 801ce58:	20002140 	.word	0x20002140

0801ce5c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801ce5c:	b580      	push	{r7, lr}
 801ce5e:	b084      	sub	sp, #16
 801ce60:	af00      	add	r7, sp, #0
 801ce62:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801ce64:	4b0c      	ldr	r3, [pc, #48]	@ (801ce98 <SUBGRF_SetTx+0x3c>)
 801ce66:	2204      	movs	r2, #4
 801ce68:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ce6a:	687b      	ldr	r3, [r7, #4]
 801ce6c:	0c1b      	lsrs	r3, r3, #16
 801ce6e:	b2db      	uxtb	r3, r3
 801ce70:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ce72:	687b      	ldr	r3, [r7, #4]
 801ce74:	0a1b      	lsrs	r3, r3, #8
 801ce76:	b2db      	uxtb	r3, r3
 801ce78:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ce7a:	687b      	ldr	r3, [r7, #4]
 801ce7c:	b2db      	uxtb	r3, r3
 801ce7e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801ce80:	f107 030c 	add.w	r3, r7, #12
 801ce84:	2203      	movs	r2, #3
 801ce86:	4619      	mov	r1, r3
 801ce88:	2083      	movs	r0, #131	@ 0x83
 801ce8a:	f000 fe19 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801ce8e:	bf00      	nop
 801ce90:	3710      	adds	r7, #16
 801ce92:	46bd      	mov	sp, r7
 801ce94:	bd80      	pop	{r7, pc}
 801ce96:	bf00      	nop
 801ce98:	20002140 	.word	0x20002140

0801ce9c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801ce9c:	b580      	push	{r7, lr}
 801ce9e:	b084      	sub	sp, #16
 801cea0:	af00      	add	r7, sp, #0
 801cea2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801cea4:	4b0c      	ldr	r3, [pc, #48]	@ (801ced8 <SUBGRF_SetRx+0x3c>)
 801cea6:	2205      	movs	r2, #5
 801cea8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ceaa:	687b      	ldr	r3, [r7, #4]
 801ceac:	0c1b      	lsrs	r3, r3, #16
 801ceae:	b2db      	uxtb	r3, r3
 801ceb0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ceb2:	687b      	ldr	r3, [r7, #4]
 801ceb4:	0a1b      	lsrs	r3, r3, #8
 801ceb6:	b2db      	uxtb	r3, r3
 801ceb8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ceba:	687b      	ldr	r3, [r7, #4]
 801cebc:	b2db      	uxtb	r3, r3
 801cebe:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801cec0:	f107 030c 	add.w	r3, r7, #12
 801cec4:	2203      	movs	r2, #3
 801cec6:	4619      	mov	r1, r3
 801cec8:	2082      	movs	r0, #130	@ 0x82
 801ceca:	f000 fdf9 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801cece:	bf00      	nop
 801ced0:	3710      	adds	r7, #16
 801ced2:	46bd      	mov	sp, r7
 801ced4:	bd80      	pop	{r7, pc}
 801ced6:	bf00      	nop
 801ced8:	20002140 	.word	0x20002140

0801cedc <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801cedc:	b580      	push	{r7, lr}
 801cede:	b084      	sub	sp, #16
 801cee0:	af00      	add	r7, sp, #0
 801cee2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801cee4:	4b0e      	ldr	r3, [pc, #56]	@ (801cf20 <SUBGRF_SetRxBoosted+0x44>)
 801cee6:	2205      	movs	r2, #5
 801cee8:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801ceea:	2197      	movs	r1, #151	@ 0x97
 801ceec:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801cef0:	f000 fd1c 	bl	801d92c <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801cef4:	687b      	ldr	r3, [r7, #4]
 801cef6:	0c1b      	lsrs	r3, r3, #16
 801cef8:	b2db      	uxtb	r3, r3
 801cefa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801cefc:	687b      	ldr	r3, [r7, #4]
 801cefe:	0a1b      	lsrs	r3, r3, #8
 801cf00:	b2db      	uxtb	r3, r3
 801cf02:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801cf04:	687b      	ldr	r3, [r7, #4]
 801cf06:	b2db      	uxtb	r3, r3
 801cf08:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801cf0a:	f107 030c 	add.w	r3, r7, #12
 801cf0e:	2203      	movs	r2, #3
 801cf10:	4619      	mov	r1, r3
 801cf12:	2082      	movs	r0, #130	@ 0x82
 801cf14:	f000 fdd4 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801cf18:	bf00      	nop
 801cf1a:	3710      	adds	r7, #16
 801cf1c:	46bd      	mov	sp, r7
 801cf1e:	bd80      	pop	{r7, pc}
 801cf20:	20002140 	.word	0x20002140

0801cf24 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801cf24:	b580      	push	{r7, lr}
 801cf26:	b084      	sub	sp, #16
 801cf28:	af00      	add	r7, sp, #0
 801cf2a:	6078      	str	r0, [r7, #4]
 801cf2c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801cf2e:	687b      	ldr	r3, [r7, #4]
 801cf30:	0c1b      	lsrs	r3, r3, #16
 801cf32:	b2db      	uxtb	r3, r3
 801cf34:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801cf36:	687b      	ldr	r3, [r7, #4]
 801cf38:	0a1b      	lsrs	r3, r3, #8
 801cf3a:	b2db      	uxtb	r3, r3
 801cf3c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801cf3e:	687b      	ldr	r3, [r7, #4]
 801cf40:	b2db      	uxtb	r3, r3
 801cf42:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801cf44:	683b      	ldr	r3, [r7, #0]
 801cf46:	0c1b      	lsrs	r3, r3, #16
 801cf48:	b2db      	uxtb	r3, r3
 801cf4a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801cf4c:	683b      	ldr	r3, [r7, #0]
 801cf4e:	0a1b      	lsrs	r3, r3, #8
 801cf50:	b2db      	uxtb	r3, r3
 801cf52:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801cf54:	683b      	ldr	r3, [r7, #0]
 801cf56:	b2db      	uxtb	r3, r3
 801cf58:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801cf5a:	f107 0308 	add.w	r3, r7, #8
 801cf5e:	2206      	movs	r2, #6
 801cf60:	4619      	mov	r1, r3
 801cf62:	2094      	movs	r0, #148	@ 0x94
 801cf64:	f000 fdac 	bl	801dac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801cf68:	4b03      	ldr	r3, [pc, #12]	@ (801cf78 <SUBGRF_SetRxDutyCycle+0x54>)
 801cf6a:	2206      	movs	r2, #6
 801cf6c:	701a      	strb	r2, [r3, #0]
}
 801cf6e:	bf00      	nop
 801cf70:	3710      	adds	r7, #16
 801cf72:	46bd      	mov	sp, r7
 801cf74:	bd80      	pop	{r7, pc}
 801cf76:	bf00      	nop
 801cf78:	20002140 	.word	0x20002140

0801cf7c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801cf7c:	b580      	push	{r7, lr}
 801cf7e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801cf80:	2200      	movs	r2, #0
 801cf82:	2100      	movs	r1, #0
 801cf84:	20c5      	movs	r0, #197	@ 0xc5
 801cf86:	f000 fd9b 	bl	801dac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801cf8a:	4b02      	ldr	r3, [pc, #8]	@ (801cf94 <SUBGRF_SetCad+0x18>)
 801cf8c:	2207      	movs	r2, #7
 801cf8e:	701a      	strb	r2, [r3, #0]
}
 801cf90:	bf00      	nop
 801cf92:	bd80      	pop	{r7, pc}
 801cf94:	20002140 	.word	0x20002140

0801cf98 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801cf98:	b580      	push	{r7, lr}
 801cf9a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801cf9c:	2200      	movs	r2, #0
 801cf9e:	2100      	movs	r1, #0
 801cfa0:	20d1      	movs	r0, #209	@ 0xd1
 801cfa2:	f000 fd8d 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801cfa6:	bf00      	nop
 801cfa8:	bd80      	pop	{r7, pc}

0801cfaa <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801cfaa:	b580      	push	{r7, lr}
 801cfac:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801cfae:	2200      	movs	r2, #0
 801cfb0:	2100      	movs	r1, #0
 801cfb2:	20d2      	movs	r0, #210	@ 0xd2
 801cfb4:	f000 fd84 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801cfb8:	bf00      	nop
 801cfba:	bd80      	pop	{r7, pc}

0801cfbc <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801cfbc:	b580      	push	{r7, lr}
 801cfbe:	b082      	sub	sp, #8
 801cfc0:	af00      	add	r7, sp, #0
 801cfc2:	4603      	mov	r3, r0
 801cfc4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801cfc6:	1dfb      	adds	r3, r7, #7
 801cfc8:	2201      	movs	r2, #1
 801cfca:	4619      	mov	r1, r3
 801cfcc:	209f      	movs	r0, #159	@ 0x9f
 801cfce:	f000 fd77 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801cfd2:	bf00      	nop
 801cfd4:	3708      	adds	r7, #8
 801cfd6:	46bd      	mov	sp, r7
 801cfd8:	bd80      	pop	{r7, pc}

0801cfda <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801cfda:	b580      	push	{r7, lr}
 801cfdc:	b084      	sub	sp, #16
 801cfde:	af00      	add	r7, sp, #0
 801cfe0:	4603      	mov	r3, r0
 801cfe2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801cfe4:	1dfb      	adds	r3, r7, #7
 801cfe6:	2201      	movs	r2, #1
 801cfe8:	4619      	mov	r1, r3
 801cfea:	20a0      	movs	r0, #160	@ 0xa0
 801cfec:	f000 fd68 	bl	801dac0 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801cff0:	79fb      	ldrb	r3, [r7, #7]
 801cff2:	2b3f      	cmp	r3, #63	@ 0x3f
 801cff4:	d91c      	bls.n	801d030 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801cff6:	79fb      	ldrb	r3, [r7, #7]
 801cff8:	085b      	lsrs	r3, r3, #1
 801cffa:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801cffc:	2300      	movs	r3, #0
 801cffe:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d000:	2300      	movs	r3, #0
 801d002:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d004:	e005      	b.n	801d012 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d006:	7bfb      	ldrb	r3, [r7, #15]
 801d008:	089b      	lsrs	r3, r3, #2
 801d00a:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d00c:	7bbb      	ldrb	r3, [r7, #14]
 801d00e:	3301      	adds	r3, #1
 801d010:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d012:	7bfb      	ldrb	r3, [r7, #15]
 801d014:	2b1f      	cmp	r3, #31
 801d016:	d8f6      	bhi.n	801d006 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d018:	7bfb      	ldrb	r3, [r7, #15]
 801d01a:	00db      	lsls	r3, r3, #3
 801d01c:	b2da      	uxtb	r2, r3
 801d01e:	7bbb      	ldrb	r3, [r7, #14]
 801d020:	4413      	add	r3, r2
 801d022:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d024:	7b7b      	ldrb	r3, [r7, #13]
 801d026:	4619      	mov	r1, r3
 801d028:	f240 7006 	movw	r0, #1798	@ 0x706
 801d02c:	f000 fc7e 	bl	801d92c <SUBGRF_WriteRegister>
    }
}
 801d030:	bf00      	nop
 801d032:	3710      	adds	r7, #16
 801d034:	46bd      	mov	sp, r7
 801d036:	bd80      	pop	{r7, pc}

0801d038 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d038:	b580      	push	{r7, lr}
 801d03a:	b082      	sub	sp, #8
 801d03c:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d03e:	f7ee fa2a 	bl	800b496 <RBI_IsDCDC>
 801d042:	4603      	mov	r3, r0
 801d044:	2b01      	cmp	r3, #1
 801d046:	d102      	bne.n	801d04e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d048:	2301      	movs	r3, #1
 801d04a:	71fb      	strb	r3, [r7, #7]
 801d04c:	e001      	b.n	801d052 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d04e:	2300      	movs	r3, #0
 801d050:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d052:	1dfb      	adds	r3, r7, #7
 801d054:	2201      	movs	r2, #1
 801d056:	4619      	mov	r1, r3
 801d058:	2096      	movs	r0, #150	@ 0x96
 801d05a:	f000 fd31 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d05e:	bf00      	nop
 801d060:	3708      	adds	r7, #8
 801d062:	46bd      	mov	sp, r7
 801d064:	bd80      	pop	{r7, pc}

0801d066 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d066:	b580      	push	{r7, lr}
 801d068:	b084      	sub	sp, #16
 801d06a:	af00      	add	r7, sp, #0
 801d06c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d06e:	793b      	ldrb	r3, [r7, #4]
 801d070:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d074:	b2db      	uxtb	r3, r3
 801d076:	019b      	lsls	r3, r3, #6
 801d078:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d07a:	793b      	ldrb	r3, [r7, #4]
 801d07c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d080:	b2db      	uxtb	r3, r3
 801d082:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d084:	b25b      	sxtb	r3, r3
 801d086:	4313      	orrs	r3, r2
 801d088:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d08a:	793b      	ldrb	r3, [r7, #4]
 801d08c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d090:	b2db      	uxtb	r3, r3
 801d092:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d094:	b25b      	sxtb	r3, r3
 801d096:	4313      	orrs	r3, r2
 801d098:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d09a:	793b      	ldrb	r3, [r7, #4]
 801d09c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d0a0:	b2db      	uxtb	r3, r3
 801d0a2:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d0a4:	b25b      	sxtb	r3, r3
 801d0a6:	4313      	orrs	r3, r2
 801d0a8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d0aa:	793b      	ldrb	r3, [r7, #4]
 801d0ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d0b0:	b2db      	uxtb	r3, r3
 801d0b2:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d0b4:	b25b      	sxtb	r3, r3
 801d0b6:	4313      	orrs	r3, r2
 801d0b8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d0ba:	793b      	ldrb	r3, [r7, #4]
 801d0bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d0c0:	b2db      	uxtb	r3, r3
 801d0c2:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d0c4:	b25b      	sxtb	r3, r3
 801d0c6:	4313      	orrs	r3, r2
 801d0c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d0ca:	793b      	ldrb	r3, [r7, #4]
 801d0cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d0d0:	b2db      	uxtb	r3, r3
 801d0d2:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d0d4:	4313      	orrs	r3, r2
 801d0d6:	b25b      	sxtb	r3, r3
 801d0d8:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d0da:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801d0dc:	f107 030f 	add.w	r3, r7, #15
 801d0e0:	2201      	movs	r2, #1
 801d0e2:	4619      	mov	r1, r3
 801d0e4:	2089      	movs	r0, #137	@ 0x89
 801d0e6:	f000 fceb 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d0ea:	bf00      	nop
 801d0ec:	3710      	adds	r7, #16
 801d0ee:	46bd      	mov	sp, r7
 801d0f0:	bd80      	pop	{r7, pc}
	...

0801d0f4 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801d0f4:	b580      	push	{r7, lr}
 801d0f6:	b084      	sub	sp, #16
 801d0f8:	af00      	add	r7, sp, #0
 801d0fa:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801d0fc:	687b      	ldr	r3, [r7, #4]
 801d0fe:	4a1d      	ldr	r2, [pc, #116]	@ (801d174 <SUBGRF_CalibrateImage+0x80>)
 801d100:	4293      	cmp	r3, r2
 801d102:	d904      	bls.n	801d10e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801d104:	23e1      	movs	r3, #225	@ 0xe1
 801d106:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801d108:	23e9      	movs	r3, #233	@ 0xe9
 801d10a:	737b      	strb	r3, [r7, #13]
 801d10c:	e027      	b.n	801d15e <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	4a19      	ldr	r2, [pc, #100]	@ (801d178 <SUBGRF_CalibrateImage+0x84>)
 801d112:	4293      	cmp	r3, r2
 801d114:	d904      	bls.n	801d120 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801d116:	23d7      	movs	r3, #215	@ 0xd7
 801d118:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801d11a:	23db      	movs	r3, #219	@ 0xdb
 801d11c:	737b      	strb	r3, [r7, #13]
 801d11e:	e01e      	b.n	801d15e <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801d120:	687b      	ldr	r3, [r7, #4]
 801d122:	4a16      	ldr	r2, [pc, #88]	@ (801d17c <SUBGRF_CalibrateImage+0x88>)
 801d124:	4293      	cmp	r3, r2
 801d126:	d904      	bls.n	801d132 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801d128:	23c1      	movs	r3, #193	@ 0xc1
 801d12a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801d12c:	23c5      	movs	r3, #197	@ 0xc5
 801d12e:	737b      	strb	r3, [r7, #13]
 801d130:	e015      	b.n	801d15e <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801d132:	687b      	ldr	r3, [r7, #4]
 801d134:	4a12      	ldr	r2, [pc, #72]	@ (801d180 <SUBGRF_CalibrateImage+0x8c>)
 801d136:	4293      	cmp	r3, r2
 801d138:	d904      	bls.n	801d144 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801d13a:	2375      	movs	r3, #117	@ 0x75
 801d13c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801d13e:	2381      	movs	r3, #129	@ 0x81
 801d140:	737b      	strb	r3, [r7, #13]
 801d142:	e00c      	b.n	801d15e <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801d144:	687b      	ldr	r3, [r7, #4]
 801d146:	4a0f      	ldr	r2, [pc, #60]	@ (801d184 <SUBGRF_CalibrateImage+0x90>)
 801d148:	4293      	cmp	r3, r2
 801d14a:	d904      	bls.n	801d156 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801d14c:	236b      	movs	r3, #107	@ 0x6b
 801d14e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801d150:	236f      	movs	r3, #111	@ 0x6f
 801d152:	737b      	strb	r3, [r7, #13]
 801d154:	e003      	b.n	801d15e <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801d156:	2329      	movs	r3, #41	@ 0x29
 801d158:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801d15a:	232b      	movs	r3, #43	@ 0x2b
 801d15c:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801d15e:	f107 030c 	add.w	r3, r7, #12
 801d162:	2202      	movs	r2, #2
 801d164:	4619      	mov	r1, r3
 801d166:	2098      	movs	r0, #152	@ 0x98
 801d168:	f000 fcaa 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d16c:	bf00      	nop
 801d16e:	3710      	adds	r7, #16
 801d170:	46bd      	mov	sp, r7
 801d172:	bd80      	pop	{r7, pc}
 801d174:	35a4e900 	.word	0x35a4e900
 801d178:	32a9f880 	.word	0x32a9f880
 801d17c:	2de54480 	.word	0x2de54480
 801d180:	1b6b0b00 	.word	0x1b6b0b00
 801d184:	1954fc40 	.word	0x1954fc40

0801d188 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801d188:	b590      	push	{r4, r7, lr}
 801d18a:	b085      	sub	sp, #20
 801d18c:	af00      	add	r7, sp, #0
 801d18e:	4604      	mov	r4, r0
 801d190:	4608      	mov	r0, r1
 801d192:	4611      	mov	r1, r2
 801d194:	461a      	mov	r2, r3
 801d196:	4623      	mov	r3, r4
 801d198:	71fb      	strb	r3, [r7, #7]
 801d19a:	4603      	mov	r3, r0
 801d19c:	71bb      	strb	r3, [r7, #6]
 801d19e:	460b      	mov	r3, r1
 801d1a0:	717b      	strb	r3, [r7, #5]
 801d1a2:	4613      	mov	r3, r2
 801d1a4:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801d1a6:	79fb      	ldrb	r3, [r7, #7]
 801d1a8:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801d1aa:	79bb      	ldrb	r3, [r7, #6]
 801d1ac:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801d1ae:	797b      	ldrb	r3, [r7, #5]
 801d1b0:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801d1b2:	793b      	ldrb	r3, [r7, #4]
 801d1b4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801d1b6:	f107 030c 	add.w	r3, r7, #12
 801d1ba:	2204      	movs	r2, #4
 801d1bc:	4619      	mov	r1, r3
 801d1be:	2095      	movs	r0, #149	@ 0x95
 801d1c0:	f000 fc7e 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d1c4:	bf00      	nop
 801d1c6:	3714      	adds	r7, #20
 801d1c8:	46bd      	mov	sp, r7
 801d1ca:	bd90      	pop	{r4, r7, pc}

0801d1cc <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801d1cc:	b590      	push	{r4, r7, lr}
 801d1ce:	b085      	sub	sp, #20
 801d1d0:	af00      	add	r7, sp, #0
 801d1d2:	4604      	mov	r4, r0
 801d1d4:	4608      	mov	r0, r1
 801d1d6:	4611      	mov	r1, r2
 801d1d8:	461a      	mov	r2, r3
 801d1da:	4623      	mov	r3, r4
 801d1dc:	80fb      	strh	r3, [r7, #6]
 801d1de:	4603      	mov	r3, r0
 801d1e0:	80bb      	strh	r3, [r7, #4]
 801d1e2:	460b      	mov	r3, r1
 801d1e4:	807b      	strh	r3, [r7, #2]
 801d1e6:	4613      	mov	r3, r2
 801d1e8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801d1ea:	88fb      	ldrh	r3, [r7, #6]
 801d1ec:	0a1b      	lsrs	r3, r3, #8
 801d1ee:	b29b      	uxth	r3, r3
 801d1f0:	b2db      	uxtb	r3, r3
 801d1f2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801d1f4:	88fb      	ldrh	r3, [r7, #6]
 801d1f6:	b2db      	uxtb	r3, r3
 801d1f8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801d1fa:	88bb      	ldrh	r3, [r7, #4]
 801d1fc:	0a1b      	lsrs	r3, r3, #8
 801d1fe:	b29b      	uxth	r3, r3
 801d200:	b2db      	uxtb	r3, r3
 801d202:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801d204:	88bb      	ldrh	r3, [r7, #4]
 801d206:	b2db      	uxtb	r3, r3
 801d208:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801d20a:	887b      	ldrh	r3, [r7, #2]
 801d20c:	0a1b      	lsrs	r3, r3, #8
 801d20e:	b29b      	uxth	r3, r3
 801d210:	b2db      	uxtb	r3, r3
 801d212:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801d214:	887b      	ldrh	r3, [r7, #2]
 801d216:	b2db      	uxtb	r3, r3
 801d218:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801d21a:	883b      	ldrh	r3, [r7, #0]
 801d21c:	0a1b      	lsrs	r3, r3, #8
 801d21e:	b29b      	uxth	r3, r3
 801d220:	b2db      	uxtb	r3, r3
 801d222:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801d224:	883b      	ldrh	r3, [r7, #0]
 801d226:	b2db      	uxtb	r3, r3
 801d228:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801d22a:	f107 0308 	add.w	r3, r7, #8
 801d22e:	2208      	movs	r2, #8
 801d230:	4619      	mov	r1, r3
 801d232:	2008      	movs	r0, #8
 801d234:	f000 fc44 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d238:	bf00      	nop
 801d23a:	3714      	adds	r7, #20
 801d23c:	46bd      	mov	sp, r7
 801d23e:	bd90      	pop	{r4, r7, pc}

0801d240 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801d240:	b580      	push	{r7, lr}
 801d242:	b084      	sub	sp, #16
 801d244:	af00      	add	r7, sp, #0
 801d246:	4603      	mov	r3, r0
 801d248:	6039      	str	r1, [r7, #0]
 801d24a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801d24c:	79fb      	ldrb	r3, [r7, #7]
 801d24e:	f003 0307 	and.w	r3, r3, #7
 801d252:	b2db      	uxtb	r3, r3
 801d254:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d256:	683b      	ldr	r3, [r7, #0]
 801d258:	0c1b      	lsrs	r3, r3, #16
 801d25a:	b2db      	uxtb	r3, r3
 801d25c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d25e:	683b      	ldr	r3, [r7, #0]
 801d260:	0a1b      	lsrs	r3, r3, #8
 801d262:	b2db      	uxtb	r3, r3
 801d264:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801d266:	683b      	ldr	r3, [r7, #0]
 801d268:	b2db      	uxtb	r3, r3
 801d26a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801d26c:	f107 030c 	add.w	r3, r7, #12
 801d270:	2204      	movs	r2, #4
 801d272:	4619      	mov	r1, r3
 801d274:	2097      	movs	r0, #151	@ 0x97
 801d276:	f000 fc23 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d27a:	bf00      	nop
 801d27c:	3710      	adds	r7, #16
 801d27e:	46bd      	mov	sp, r7
 801d280:	bd80      	pop	{r7, pc}
	...

0801d284 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801d284:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d288:	b084      	sub	sp, #16
 801d28a:	af00      	add	r7, sp, #0
 801d28c:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801d28e:	2300      	movs	r3, #0
 801d290:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801d292:	4b1d      	ldr	r3, [pc, #116]	@ (801d308 <SUBGRF_SetRfFrequency+0x84>)
 801d294:	781b      	ldrb	r3, [r3, #0]
 801d296:	f083 0301 	eor.w	r3, r3, #1
 801d29a:	b2db      	uxtb	r3, r3
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d005      	beq.n	801d2ac <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801d2a0:	6878      	ldr	r0, [r7, #4]
 801d2a2:	f7ff ff27 	bl	801d0f4 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801d2a6:	4b18      	ldr	r3, [pc, #96]	@ (801d308 <SUBGRF_SetRfFrequency+0x84>)
 801d2a8:	2201      	movs	r2, #1
 801d2aa:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801d2ac:	687b      	ldr	r3, [r7, #4]
 801d2ae:	2200      	movs	r2, #0
 801d2b0:	461c      	mov	r4, r3
 801d2b2:	4615      	mov	r5, r2
 801d2b4:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d2b8:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d2bc:	4a13      	ldr	r2, [pc, #76]	@ (801d30c <SUBGRF_SetRfFrequency+0x88>)
 801d2be:	f04f 0300 	mov.w	r3, #0
 801d2c2:	4640      	mov	r0, r8
 801d2c4:	4649      	mov	r1, r9
 801d2c6:	f7e3 fe59 	bl	8000f7c <__aeabi_uldivmod>
 801d2ca:	4602      	mov	r2, r0
 801d2cc:	460b      	mov	r3, r1
 801d2ce:	4613      	mov	r3, r2
 801d2d0:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801d2d2:	68fb      	ldr	r3, [r7, #12]
 801d2d4:	0e1b      	lsrs	r3, r3, #24
 801d2d6:	b2db      	uxtb	r3, r3
 801d2d8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801d2da:	68fb      	ldr	r3, [r7, #12]
 801d2dc:	0c1b      	lsrs	r3, r3, #16
 801d2de:	b2db      	uxtb	r3, r3
 801d2e0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801d2e2:	68fb      	ldr	r3, [r7, #12]
 801d2e4:	0a1b      	lsrs	r3, r3, #8
 801d2e6:	b2db      	uxtb	r3, r3
 801d2e8:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801d2ea:	68fb      	ldr	r3, [r7, #12]
 801d2ec:	b2db      	uxtb	r3, r3
 801d2ee:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801d2f0:	f107 0308 	add.w	r3, r7, #8
 801d2f4:	2204      	movs	r2, #4
 801d2f6:	4619      	mov	r1, r3
 801d2f8:	2086      	movs	r0, #134	@ 0x86
 801d2fa:	f000 fbe1 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d2fe:	bf00      	nop
 801d300:	3710      	adds	r7, #16
 801d302:	46bd      	mov	sp, r7
 801d304:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d308:	20002148 	.word	0x20002148
 801d30c:	01e84800 	.word	0x01e84800

0801d310 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801d310:	b580      	push	{r7, lr}
 801d312:	b082      	sub	sp, #8
 801d314:	af00      	add	r7, sp, #0
 801d316:	4603      	mov	r3, r0
 801d318:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801d31a:	79fa      	ldrb	r2, [r7, #7]
 801d31c:	4b09      	ldr	r3, [pc, #36]	@ (801d344 <SUBGRF_SetPacketType+0x34>)
 801d31e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801d320:	79fb      	ldrb	r3, [r7, #7]
 801d322:	2b00      	cmp	r3, #0
 801d324:	d104      	bne.n	801d330 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801d326:	2100      	movs	r1, #0
 801d328:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801d32c:	f000 fafe 	bl	801d92c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801d330:	1dfb      	adds	r3, r7, #7
 801d332:	2201      	movs	r2, #1
 801d334:	4619      	mov	r1, r3
 801d336:	208a      	movs	r0, #138	@ 0x8a
 801d338:	f000 fbc2 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d33c:	bf00      	nop
 801d33e:	3708      	adds	r7, #8
 801d340:	46bd      	mov	sp, r7
 801d342:	bd80      	pop	{r7, pc}
 801d344:	20002141 	.word	0x20002141

0801d348 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801d348:	b480      	push	{r7}
 801d34a:	af00      	add	r7, sp, #0
    return PacketType;
 801d34c:	4b02      	ldr	r3, [pc, #8]	@ (801d358 <SUBGRF_GetPacketType+0x10>)
 801d34e:	781b      	ldrb	r3, [r3, #0]
}
 801d350:	4618      	mov	r0, r3
 801d352:	46bd      	mov	sp, r7
 801d354:	bc80      	pop	{r7}
 801d356:	4770      	bx	lr
 801d358:	20002141 	.word	0x20002141

0801d35c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801d35c:	b580      	push	{r7, lr}
 801d35e:	b084      	sub	sp, #16
 801d360:	af00      	add	r7, sp, #0
 801d362:	4603      	mov	r3, r0
 801d364:	71fb      	strb	r3, [r7, #7]
 801d366:	460b      	mov	r3, r1
 801d368:	71bb      	strb	r3, [r7, #6]
 801d36a:	4613      	mov	r3, r2
 801d36c:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801d36e:	79fb      	ldrb	r3, [r7, #7]
 801d370:	2b01      	cmp	r3, #1
 801d372:	d149      	bne.n	801d408 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801d374:	2000      	movs	r0, #0
 801d376:	f7ee f895 	bl	800b4a4 <RBI_GetRFOMaxPowerConfig>
 801d37a:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801d37c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d380:	68fa      	ldr	r2, [r7, #12]
 801d382:	429a      	cmp	r2, r3
 801d384:	da01      	bge.n	801d38a <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801d386:	68fb      	ldr	r3, [r7, #12]
 801d388:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801d38a:	68fb      	ldr	r3, [r7, #12]
 801d38c:	2b0e      	cmp	r3, #14
 801d38e:	d10e      	bne.n	801d3ae <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801d390:	2301      	movs	r3, #1
 801d392:	2201      	movs	r2, #1
 801d394:	2100      	movs	r1, #0
 801d396:	2004      	movs	r0, #4
 801d398:	f7ff fef6 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d39c:	79ba      	ldrb	r2, [r7, #6]
 801d39e:	68fb      	ldr	r3, [r7, #12]
 801d3a0:	b2db      	uxtb	r3, r3
 801d3a2:	1ad3      	subs	r3, r2, r3
 801d3a4:	b2db      	uxtb	r3, r3
 801d3a6:	330e      	adds	r3, #14
 801d3a8:	b2db      	uxtb	r3, r3
 801d3aa:	71bb      	strb	r3, [r7, #6]
 801d3ac:	e01f      	b.n	801d3ee <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801d3ae:	68fb      	ldr	r3, [r7, #12]
 801d3b0:	2b0a      	cmp	r3, #10
 801d3b2:	d10e      	bne.n	801d3d2 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801d3b4:	2301      	movs	r3, #1
 801d3b6:	2201      	movs	r2, #1
 801d3b8:	2100      	movs	r1, #0
 801d3ba:	2001      	movs	r0, #1
 801d3bc:	f7ff fee4 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801d3c0:	79ba      	ldrb	r2, [r7, #6]
 801d3c2:	68fb      	ldr	r3, [r7, #12]
 801d3c4:	b2db      	uxtb	r3, r3
 801d3c6:	1ad3      	subs	r3, r2, r3
 801d3c8:	b2db      	uxtb	r3, r3
 801d3ca:	330d      	adds	r3, #13
 801d3cc:	b2db      	uxtb	r3, r3
 801d3ce:	71bb      	strb	r3, [r7, #6]
 801d3d0:	e00d      	b.n	801d3ee <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801d3d2:	2301      	movs	r3, #1
 801d3d4:	2201      	movs	r2, #1
 801d3d6:	2100      	movs	r1, #0
 801d3d8:	2007      	movs	r0, #7
 801d3da:	f7ff fed5 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d3de:	79ba      	ldrb	r2, [r7, #6]
 801d3e0:	68fb      	ldr	r3, [r7, #12]
 801d3e2:	b2db      	uxtb	r3, r3
 801d3e4:	1ad3      	subs	r3, r2, r3
 801d3e6:	b2db      	uxtb	r3, r3
 801d3e8:	330e      	adds	r3, #14
 801d3ea:	b2db      	uxtb	r3, r3
 801d3ec:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801d3ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d3f2:	f113 0f11 	cmn.w	r3, #17
 801d3f6:	da01      	bge.n	801d3fc <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801d3f8:	23ef      	movs	r3, #239	@ 0xef
 801d3fa:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801d3fc:	2118      	movs	r1, #24
 801d3fe:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d402:	f000 fa93 	bl	801d92c <SUBGRF_WriteRegister>
 801d406:	e067      	b.n	801d4d8 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801d408:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d40c:	f000 fab0 	bl	801d970 <SUBGRF_ReadRegister>
 801d410:	4603      	mov	r3, r0
 801d412:	f043 031e 	orr.w	r3, r3, #30
 801d416:	b2db      	uxtb	r3, r3
 801d418:	4619      	mov	r1, r3
 801d41a:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d41e:	f000 fa85 	bl	801d92c <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801d422:	2001      	movs	r0, #1
 801d424:	f7ee f83e 	bl	800b4a4 <RBI_GetRFOMaxPowerConfig>
 801d428:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801d42a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d42e:	68fa      	ldr	r2, [r7, #12]
 801d430:	429a      	cmp	r2, r3
 801d432:	da01      	bge.n	801d438 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801d434:	68fb      	ldr	r3, [r7, #12]
 801d436:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801d438:	68fb      	ldr	r3, [r7, #12]
 801d43a:	2b14      	cmp	r3, #20
 801d43c:	d10e      	bne.n	801d45c <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801d43e:	2301      	movs	r3, #1
 801d440:	2200      	movs	r2, #0
 801d442:	2105      	movs	r1, #5
 801d444:	2003      	movs	r0, #3
 801d446:	f7ff fe9f 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d44a:	79ba      	ldrb	r2, [r7, #6]
 801d44c:	68fb      	ldr	r3, [r7, #12]
 801d44e:	b2db      	uxtb	r3, r3
 801d450:	1ad3      	subs	r3, r2, r3
 801d452:	b2db      	uxtb	r3, r3
 801d454:	3316      	adds	r3, #22
 801d456:	b2db      	uxtb	r3, r3
 801d458:	71bb      	strb	r3, [r7, #6]
 801d45a:	e031      	b.n	801d4c0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801d45c:	68fb      	ldr	r3, [r7, #12]
 801d45e:	2b11      	cmp	r3, #17
 801d460:	d10e      	bne.n	801d480 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801d462:	2301      	movs	r3, #1
 801d464:	2200      	movs	r2, #0
 801d466:	2103      	movs	r1, #3
 801d468:	2002      	movs	r0, #2
 801d46a:	f7ff fe8d 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d46e:	79ba      	ldrb	r2, [r7, #6]
 801d470:	68fb      	ldr	r3, [r7, #12]
 801d472:	b2db      	uxtb	r3, r3
 801d474:	1ad3      	subs	r3, r2, r3
 801d476:	b2db      	uxtb	r3, r3
 801d478:	3316      	adds	r3, #22
 801d47a:	b2db      	uxtb	r3, r3
 801d47c:	71bb      	strb	r3, [r7, #6]
 801d47e:	e01f      	b.n	801d4c0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801d480:	68fb      	ldr	r3, [r7, #12]
 801d482:	2b0e      	cmp	r3, #14
 801d484:	d10e      	bne.n	801d4a4 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801d486:	2301      	movs	r3, #1
 801d488:	2200      	movs	r2, #0
 801d48a:	2102      	movs	r1, #2
 801d48c:	2002      	movs	r0, #2
 801d48e:	f7ff fe7b 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d492:	79ba      	ldrb	r2, [r7, #6]
 801d494:	68fb      	ldr	r3, [r7, #12]
 801d496:	b2db      	uxtb	r3, r3
 801d498:	1ad3      	subs	r3, r2, r3
 801d49a:	b2db      	uxtb	r3, r3
 801d49c:	330e      	adds	r3, #14
 801d49e:	b2db      	uxtb	r3, r3
 801d4a0:	71bb      	strb	r3, [r7, #6]
 801d4a2:	e00d      	b.n	801d4c0 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801d4a4:	2301      	movs	r3, #1
 801d4a6:	2200      	movs	r2, #0
 801d4a8:	2107      	movs	r1, #7
 801d4aa:	2004      	movs	r0, #4
 801d4ac:	f7ff fe6c 	bl	801d188 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d4b0:	79ba      	ldrb	r2, [r7, #6]
 801d4b2:	68fb      	ldr	r3, [r7, #12]
 801d4b4:	b2db      	uxtb	r3, r3
 801d4b6:	1ad3      	subs	r3, r2, r3
 801d4b8:	b2db      	uxtb	r3, r3
 801d4ba:	3316      	adds	r3, #22
 801d4bc:	b2db      	uxtb	r3, r3
 801d4be:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801d4c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d4c4:	f113 0f09 	cmn.w	r3, #9
 801d4c8:	da01      	bge.n	801d4ce <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801d4ca:	23f7      	movs	r3, #247	@ 0xf7
 801d4cc:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801d4ce:	2138      	movs	r1, #56	@ 0x38
 801d4d0:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d4d4:	f000 fa2a 	bl	801d92c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801d4d8:	79bb      	ldrb	r3, [r7, #6]
 801d4da:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801d4dc:	797b      	ldrb	r3, [r7, #5]
 801d4de:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801d4e0:	f107 0308 	add.w	r3, r7, #8
 801d4e4:	2202      	movs	r2, #2
 801d4e6:	4619      	mov	r1, r3
 801d4e8:	208e      	movs	r0, #142	@ 0x8e
 801d4ea:	f000 fae9 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d4ee:	bf00      	nop
 801d4f0:	3710      	adds	r7, #16
 801d4f2:	46bd      	mov	sp, r7
 801d4f4:	bd80      	pop	{r7, pc}
	...

0801d4f8 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801d4f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d4fc:	b086      	sub	sp, #24
 801d4fe:	af00      	add	r7, sp, #0
 801d500:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801d502:	2300      	movs	r3, #0
 801d504:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801d506:	4a61      	ldr	r2, [pc, #388]	@ (801d68c <SUBGRF_SetModulationParams+0x194>)
 801d508:	f107 0308 	add.w	r3, r7, #8
 801d50c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d510:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	781a      	ldrb	r2, [r3, #0]
 801d518:	4b5d      	ldr	r3, [pc, #372]	@ (801d690 <SUBGRF_SetModulationParams+0x198>)
 801d51a:	781b      	ldrb	r3, [r3, #0]
 801d51c:	429a      	cmp	r2, r3
 801d51e:	d004      	beq.n	801d52a <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801d520:	687b      	ldr	r3, [r7, #4]
 801d522:	781b      	ldrb	r3, [r3, #0]
 801d524:	4618      	mov	r0, r3
 801d526:	f7ff fef3 	bl	801d310 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	781b      	ldrb	r3, [r3, #0]
 801d52e:	2b03      	cmp	r3, #3
 801d530:	f200 80a5 	bhi.w	801d67e <SUBGRF_SetModulationParams+0x186>
 801d534:	a201      	add	r2, pc, #4	@ (adr r2, 801d53c <SUBGRF_SetModulationParams+0x44>)
 801d536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d53a:	bf00      	nop
 801d53c:	0801d54d 	.word	0x0801d54d
 801d540:	0801d60d 	.word	0x0801d60d
 801d544:	0801d5cf 	.word	0x0801d5cf
 801d548:	0801d63b 	.word	0x0801d63b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801d54c:	2308      	movs	r3, #8
 801d54e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801d550:	687b      	ldr	r3, [r7, #4]
 801d552:	685b      	ldr	r3, [r3, #4]
 801d554:	4a4f      	ldr	r2, [pc, #316]	@ (801d694 <SUBGRF_SetModulationParams+0x19c>)
 801d556:	fbb2 f3f3 	udiv	r3, r2, r3
 801d55a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d55c:	697b      	ldr	r3, [r7, #20]
 801d55e:	0c1b      	lsrs	r3, r3, #16
 801d560:	b2db      	uxtb	r3, r3
 801d562:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d564:	697b      	ldr	r3, [r7, #20]
 801d566:	0a1b      	lsrs	r3, r3, #8
 801d568:	b2db      	uxtb	r3, r3
 801d56a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d56c:	697b      	ldr	r3, [r7, #20]
 801d56e:	b2db      	uxtb	r3, r3
 801d570:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801d572:	687b      	ldr	r3, [r7, #4]
 801d574:	7b1b      	ldrb	r3, [r3, #12]
 801d576:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801d578:	687b      	ldr	r3, [r7, #4]
 801d57a:	7b5b      	ldrb	r3, [r3, #13]
 801d57c:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801d57e:	687b      	ldr	r3, [r7, #4]
 801d580:	689b      	ldr	r3, [r3, #8]
 801d582:	2200      	movs	r2, #0
 801d584:	461c      	mov	r4, r3
 801d586:	4615      	mov	r5, r2
 801d588:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d58c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d590:	4a41      	ldr	r2, [pc, #260]	@ (801d698 <SUBGRF_SetModulationParams+0x1a0>)
 801d592:	f04f 0300 	mov.w	r3, #0
 801d596:	4640      	mov	r0, r8
 801d598:	4649      	mov	r1, r9
 801d59a:	f7e3 fcef 	bl	8000f7c <__aeabi_uldivmod>
 801d59e:	4602      	mov	r2, r0
 801d5a0:	460b      	mov	r3, r1
 801d5a2:	4613      	mov	r3, r2
 801d5a4:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801d5a6:	697b      	ldr	r3, [r7, #20]
 801d5a8:	0c1b      	lsrs	r3, r3, #16
 801d5aa:	b2db      	uxtb	r3, r3
 801d5ac:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801d5ae:	697b      	ldr	r3, [r7, #20]
 801d5b0:	0a1b      	lsrs	r3, r3, #8
 801d5b2:	b2db      	uxtb	r3, r3
 801d5b4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801d5b6:	697b      	ldr	r3, [r7, #20]
 801d5b8:	b2db      	uxtb	r3, r3
 801d5ba:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d5bc:	7cfb      	ldrb	r3, [r7, #19]
 801d5be:	b29a      	uxth	r2, r3
 801d5c0:	f107 0308 	add.w	r3, r7, #8
 801d5c4:	4619      	mov	r1, r3
 801d5c6:	208b      	movs	r0, #139	@ 0x8b
 801d5c8:	f000 fa7a 	bl	801dac0 <SUBGRF_WriteCommand>
        break;
 801d5cc:	e058      	b.n	801d680 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801d5ce:	2304      	movs	r3, #4
 801d5d0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801d5d2:	687b      	ldr	r3, [r7, #4]
 801d5d4:	691b      	ldr	r3, [r3, #16]
 801d5d6:	4a2f      	ldr	r2, [pc, #188]	@ (801d694 <SUBGRF_SetModulationParams+0x19c>)
 801d5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 801d5dc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d5de:	697b      	ldr	r3, [r7, #20]
 801d5e0:	0c1b      	lsrs	r3, r3, #16
 801d5e2:	b2db      	uxtb	r3, r3
 801d5e4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d5e6:	697b      	ldr	r3, [r7, #20]
 801d5e8:	0a1b      	lsrs	r3, r3, #8
 801d5ea:	b2db      	uxtb	r3, r3
 801d5ec:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d5ee:	697b      	ldr	r3, [r7, #20]
 801d5f0:	b2db      	uxtb	r3, r3
 801d5f2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	7d1b      	ldrb	r3, [r3, #20]
 801d5f8:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d5fa:	7cfb      	ldrb	r3, [r7, #19]
 801d5fc:	b29a      	uxth	r2, r3
 801d5fe:	f107 0308 	add.w	r3, r7, #8
 801d602:	4619      	mov	r1, r3
 801d604:	208b      	movs	r0, #139	@ 0x8b
 801d606:	f000 fa5b 	bl	801dac0 <SUBGRF_WriteCommand>
        break;
 801d60a:	e039      	b.n	801d680 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801d60c:	2304      	movs	r3, #4
 801d60e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801d610:	687b      	ldr	r3, [r7, #4]
 801d612:	7e1b      	ldrb	r3, [r3, #24]
 801d614:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	7e5b      	ldrb	r3, [r3, #25]
 801d61a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	7e9b      	ldrb	r3, [r3, #26]
 801d620:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801d622:	687b      	ldr	r3, [r7, #4]
 801d624:	7edb      	ldrb	r3, [r3, #27]
 801d626:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d628:	7cfb      	ldrb	r3, [r7, #19]
 801d62a:	b29a      	uxth	r2, r3
 801d62c:	f107 0308 	add.w	r3, r7, #8
 801d630:	4619      	mov	r1, r3
 801d632:	208b      	movs	r0, #139	@ 0x8b
 801d634:	f000 fa44 	bl	801dac0 <SUBGRF_WriteCommand>

        break;
 801d638:	e022      	b.n	801d680 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801d63a:	2305      	movs	r3, #5
 801d63c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801d63e:	687b      	ldr	r3, [r7, #4]
 801d640:	685b      	ldr	r3, [r3, #4]
 801d642:	4a14      	ldr	r2, [pc, #80]	@ (801d694 <SUBGRF_SetModulationParams+0x19c>)
 801d644:	fbb2 f3f3 	udiv	r3, r2, r3
 801d648:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d64a:	697b      	ldr	r3, [r7, #20]
 801d64c:	0c1b      	lsrs	r3, r3, #16
 801d64e:	b2db      	uxtb	r3, r3
 801d650:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d652:	697b      	ldr	r3, [r7, #20]
 801d654:	0a1b      	lsrs	r3, r3, #8
 801d656:	b2db      	uxtb	r3, r3
 801d658:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d65a:	697b      	ldr	r3, [r7, #20]
 801d65c:	b2db      	uxtb	r3, r3
 801d65e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801d660:	687b      	ldr	r3, [r7, #4]
 801d662:	7b1b      	ldrb	r3, [r3, #12]
 801d664:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801d666:	687b      	ldr	r3, [r7, #4]
 801d668:	7b5b      	ldrb	r3, [r3, #13]
 801d66a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d66c:	7cfb      	ldrb	r3, [r7, #19]
 801d66e:	b29a      	uxth	r2, r3
 801d670:	f107 0308 	add.w	r3, r7, #8
 801d674:	4619      	mov	r1, r3
 801d676:	208b      	movs	r0, #139	@ 0x8b
 801d678:	f000 fa22 	bl	801dac0 <SUBGRF_WriteCommand>
        break;
 801d67c:	e000      	b.n	801d680 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801d67e:	bf00      	nop
    }
}
 801d680:	bf00      	nop
 801d682:	3718      	adds	r7, #24
 801d684:	46bd      	mov	sp, r7
 801d686:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d68a:	bf00      	nop
 801d68c:	08022cfc 	.word	0x08022cfc
 801d690:	20002141 	.word	0x20002141
 801d694:	3d090000 	.word	0x3d090000
 801d698:	01e84800 	.word	0x01e84800

0801d69c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801d69c:	b580      	push	{r7, lr}
 801d69e:	b086      	sub	sp, #24
 801d6a0:	af00      	add	r7, sp, #0
 801d6a2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801d6a4:	2300      	movs	r3, #0
 801d6a6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801d6a8:	4a48      	ldr	r2, [pc, #288]	@ (801d7cc <SUBGRF_SetPacketParams+0x130>)
 801d6aa:	f107 030c 	add.w	r3, r7, #12
 801d6ae:	ca07      	ldmia	r2, {r0, r1, r2}
 801d6b0:	c303      	stmia	r3!, {r0, r1}
 801d6b2:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801d6b4:	687b      	ldr	r3, [r7, #4]
 801d6b6:	781a      	ldrb	r2, [r3, #0]
 801d6b8:	4b45      	ldr	r3, [pc, #276]	@ (801d7d0 <SUBGRF_SetPacketParams+0x134>)
 801d6ba:	781b      	ldrb	r3, [r3, #0]
 801d6bc:	429a      	cmp	r2, r3
 801d6be:	d004      	beq.n	801d6ca <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801d6c0:	687b      	ldr	r3, [r7, #4]
 801d6c2:	781b      	ldrb	r3, [r3, #0]
 801d6c4:	4618      	mov	r0, r3
 801d6c6:	f7ff fe23 	bl	801d310 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801d6ca:	687b      	ldr	r3, [r7, #4]
 801d6cc:	781b      	ldrb	r3, [r3, #0]
 801d6ce:	2b03      	cmp	r3, #3
 801d6d0:	d878      	bhi.n	801d7c4 <SUBGRF_SetPacketParams+0x128>
 801d6d2:	a201      	add	r2, pc, #4	@ (adr r2, 801d6d8 <SUBGRF_SetPacketParams+0x3c>)
 801d6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d6d8:	0801d6e9 	.word	0x0801d6e9
 801d6dc:	0801d779 	.word	0x0801d779
 801d6e0:	0801d76d 	.word	0x0801d76d
 801d6e4:	0801d6e9 	.word	0x0801d6e9
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801d6e8:	687b      	ldr	r3, [r7, #4]
 801d6ea:	7a5b      	ldrb	r3, [r3, #9]
 801d6ec:	2bf1      	cmp	r3, #241	@ 0xf1
 801d6ee:	d10a      	bne.n	801d706 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801d6f0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801d6f4:	f7ff faaa 	bl	801cc4c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801d6f8:	f248 0005 	movw	r0, #32773	@ 0x8005
 801d6fc:	f7ff fac6 	bl	801cc8c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801d700:	2302      	movs	r3, #2
 801d702:	75bb      	strb	r3, [r7, #22]
 801d704:	e011      	b.n	801d72a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801d706:	687b      	ldr	r3, [r7, #4]
 801d708:	7a5b      	ldrb	r3, [r3, #9]
 801d70a:	2bf2      	cmp	r3, #242	@ 0xf2
 801d70c:	d10a      	bne.n	801d724 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801d70e:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801d712:	f7ff fa9b 	bl	801cc4c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801d716:	f241 0021 	movw	r0, #4129	@ 0x1021
 801d71a:	f7ff fab7 	bl	801cc8c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801d71e:	2306      	movs	r3, #6
 801d720:	75bb      	strb	r3, [r7, #22]
 801d722:	e002      	b.n	801d72a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801d724:	687b      	ldr	r3, [r7, #4]
 801d726:	7a5b      	ldrb	r3, [r3, #9]
 801d728:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801d72a:	2309      	movs	r3, #9
 801d72c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	885b      	ldrh	r3, [r3, #2]
 801d732:	0a1b      	lsrs	r3, r3, #8
 801d734:	b29b      	uxth	r3, r3
 801d736:	b2db      	uxtb	r3, r3
 801d738:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801d73a:	687b      	ldr	r3, [r7, #4]
 801d73c:	885b      	ldrh	r3, [r3, #2]
 801d73e:	b2db      	uxtb	r3, r3
 801d740:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801d742:	687b      	ldr	r3, [r7, #4]
 801d744:	791b      	ldrb	r3, [r3, #4]
 801d746:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801d748:	687b      	ldr	r3, [r7, #4]
 801d74a:	795b      	ldrb	r3, [r3, #5]
 801d74c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801d74e:	687b      	ldr	r3, [r7, #4]
 801d750:	799b      	ldrb	r3, [r3, #6]
 801d752:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801d754:	687b      	ldr	r3, [r7, #4]
 801d756:	79db      	ldrb	r3, [r3, #7]
 801d758:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801d75a:	687b      	ldr	r3, [r7, #4]
 801d75c:	7a1b      	ldrb	r3, [r3, #8]
 801d75e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801d760:	7dbb      	ldrb	r3, [r7, #22]
 801d762:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801d764:	687b      	ldr	r3, [r7, #4]
 801d766:	7a9b      	ldrb	r3, [r3, #10]
 801d768:	753b      	strb	r3, [r7, #20]
        break;
 801d76a:	e022      	b.n	801d7b2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801d76c:	2301      	movs	r3, #1
 801d76e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801d770:	687b      	ldr	r3, [r7, #4]
 801d772:	7b1b      	ldrb	r3, [r3, #12]
 801d774:	733b      	strb	r3, [r7, #12]
        break;
 801d776:	e01c      	b.n	801d7b2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801d778:	2306      	movs	r3, #6
 801d77a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801d77c:	687b      	ldr	r3, [r7, #4]
 801d77e:	89db      	ldrh	r3, [r3, #14]
 801d780:	0a1b      	lsrs	r3, r3, #8
 801d782:	b29b      	uxth	r3, r3
 801d784:	b2db      	uxtb	r3, r3
 801d786:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801d788:	687b      	ldr	r3, [r7, #4]
 801d78a:	89db      	ldrh	r3, [r3, #14]
 801d78c:	b2db      	uxtb	r3, r3
 801d78e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801d790:	687b      	ldr	r3, [r7, #4]
 801d792:	7c1a      	ldrb	r2, [r3, #16]
 801d794:	4b0f      	ldr	r3, [pc, #60]	@ (801d7d4 <SUBGRF_SetPacketParams+0x138>)
 801d796:	4611      	mov	r1, r2
 801d798:	7019      	strb	r1, [r3, #0]
 801d79a:	4613      	mov	r3, r2
 801d79c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	7c5b      	ldrb	r3, [r3, #17]
 801d7a2:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801d7a4:	687b      	ldr	r3, [r7, #4]
 801d7a6:	7c9b      	ldrb	r3, [r3, #18]
 801d7a8:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	7cdb      	ldrb	r3, [r3, #19]
 801d7ae:	747b      	strb	r3, [r7, #17]
        break;
 801d7b0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801d7b2:	7dfb      	ldrb	r3, [r7, #23]
 801d7b4:	b29a      	uxth	r2, r3
 801d7b6:	f107 030c 	add.w	r3, r7, #12
 801d7ba:	4619      	mov	r1, r3
 801d7bc:	208c      	movs	r0, #140	@ 0x8c
 801d7be:	f000 f97f 	bl	801dac0 <SUBGRF_WriteCommand>
 801d7c2:	e000      	b.n	801d7c6 <SUBGRF_SetPacketParams+0x12a>
        return;
 801d7c4:	bf00      	nop
}
 801d7c6:	3718      	adds	r7, #24
 801d7c8:	46bd      	mov	sp, r7
 801d7ca:	bd80      	pop	{r7, pc}
 801d7cc:	08022d04 	.word	0x08022d04
 801d7d0:	20002141 	.word	0x20002141
 801d7d4:	20002142 	.word	0x20002142

0801d7d8 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801d7d8:	b580      	push	{r7, lr}
 801d7da:	b084      	sub	sp, #16
 801d7dc:	af00      	add	r7, sp, #0
 801d7de:	4603      	mov	r3, r0
 801d7e0:	460a      	mov	r2, r1
 801d7e2:	71fb      	strb	r3, [r7, #7]
 801d7e4:	4613      	mov	r3, r2
 801d7e6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801d7e8:	79fb      	ldrb	r3, [r7, #7]
 801d7ea:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801d7ec:	79bb      	ldrb	r3, [r7, #6]
 801d7ee:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801d7f0:	f107 030c 	add.w	r3, r7, #12
 801d7f4:	2202      	movs	r2, #2
 801d7f6:	4619      	mov	r1, r3
 801d7f8:	208f      	movs	r0, #143	@ 0x8f
 801d7fa:	f000 f961 	bl	801dac0 <SUBGRF_WriteCommand>
}
 801d7fe:	bf00      	nop
 801d800:	3710      	adds	r7, #16
 801d802:	46bd      	mov	sp, r7
 801d804:	bd80      	pop	{r7, pc}

0801d806 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801d806:	b580      	push	{r7, lr}
 801d808:	b082      	sub	sp, #8
 801d80a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801d80c:	2300      	movs	r3, #0
 801d80e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801d810:	1d3b      	adds	r3, r7, #4
 801d812:	2201      	movs	r2, #1
 801d814:	4619      	mov	r1, r3
 801d816:	2015      	movs	r0, #21
 801d818:	f000 f974 	bl	801db04 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801d81c:	793b      	ldrb	r3, [r7, #4]
 801d81e:	425b      	negs	r3, r3
 801d820:	105b      	asrs	r3, r3, #1
 801d822:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801d824:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801d828:	4618      	mov	r0, r3
 801d82a:	3708      	adds	r7, #8
 801d82c:	46bd      	mov	sp, r7
 801d82e:	bd80      	pop	{r7, pc}

0801d830 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801d830:	b580      	push	{r7, lr}
 801d832:	b084      	sub	sp, #16
 801d834:	af00      	add	r7, sp, #0
 801d836:	6078      	str	r0, [r7, #4]
 801d838:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801d83a:	f107 030c 	add.w	r3, r7, #12
 801d83e:	2202      	movs	r2, #2
 801d840:	4619      	mov	r1, r3
 801d842:	2013      	movs	r0, #19
 801d844:	f000 f95e 	bl	801db04 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801d848:	f7ff fd7e 	bl	801d348 <SUBGRF_GetPacketType>
 801d84c:	4603      	mov	r3, r0
 801d84e:	2b01      	cmp	r3, #1
 801d850:	d10d      	bne.n	801d86e <SUBGRF_GetRxBufferStatus+0x3e>
 801d852:	4b0c      	ldr	r3, [pc, #48]	@ (801d884 <SUBGRF_GetRxBufferStatus+0x54>)
 801d854:	781b      	ldrb	r3, [r3, #0]
 801d856:	b2db      	uxtb	r3, r3
 801d858:	2b01      	cmp	r3, #1
 801d85a:	d108      	bne.n	801d86e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801d85c:	f240 7002 	movw	r0, #1794	@ 0x702
 801d860:	f000 f886 	bl	801d970 <SUBGRF_ReadRegister>
 801d864:	4603      	mov	r3, r0
 801d866:	461a      	mov	r2, r3
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	701a      	strb	r2, [r3, #0]
 801d86c:	e002      	b.n	801d874 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801d86e:	7b3a      	ldrb	r2, [r7, #12]
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801d874:	7b7a      	ldrb	r2, [r7, #13]
 801d876:	683b      	ldr	r3, [r7, #0]
 801d878:	701a      	strb	r2, [r3, #0]
}
 801d87a:	bf00      	nop
 801d87c:	3710      	adds	r7, #16
 801d87e:	46bd      	mov	sp, r7
 801d880:	bd80      	pop	{r7, pc}
 801d882:	bf00      	nop
 801d884:	20002142 	.word	0x20002142

0801d888 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801d888:	b580      	push	{r7, lr}
 801d88a:	b084      	sub	sp, #16
 801d88c:	af00      	add	r7, sp, #0
 801d88e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801d890:	f107 030c 	add.w	r3, r7, #12
 801d894:	2203      	movs	r2, #3
 801d896:	4619      	mov	r1, r3
 801d898:	2014      	movs	r0, #20
 801d89a:	f000 f933 	bl	801db04 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801d89e:	f7ff fd53 	bl	801d348 <SUBGRF_GetPacketType>
 801d8a2:	4603      	mov	r3, r0
 801d8a4:	461a      	mov	r2, r3
 801d8a6:	687b      	ldr	r3, [r7, #4]
 801d8a8:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	781b      	ldrb	r3, [r3, #0]
 801d8ae:	2b00      	cmp	r3, #0
 801d8b0:	d002      	beq.n	801d8b8 <SUBGRF_GetPacketStatus+0x30>
 801d8b2:	2b01      	cmp	r3, #1
 801d8b4:	d013      	beq.n	801d8de <SUBGRF_GetPacketStatus+0x56>
 801d8b6:	e02a      	b.n	801d90e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801d8b8:	7b3a      	ldrb	r2, [r7, #12]
 801d8ba:	687b      	ldr	r3, [r7, #4]
 801d8bc:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801d8be:	7b7b      	ldrb	r3, [r7, #13]
 801d8c0:	425b      	negs	r3, r3
 801d8c2:	105b      	asrs	r3, r3, #1
 801d8c4:	b25a      	sxtb	r2, r3
 801d8c6:	687b      	ldr	r3, [r7, #4]
 801d8c8:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801d8ca:	7bbb      	ldrb	r3, [r7, #14]
 801d8cc:	425b      	negs	r3, r3
 801d8ce:	105b      	asrs	r3, r3, #1
 801d8d0:	b25a      	sxtb	r2, r3
 801d8d2:	687b      	ldr	r3, [r7, #4]
 801d8d4:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801d8d6:	687b      	ldr	r3, [r7, #4]
 801d8d8:	2200      	movs	r2, #0
 801d8da:	609a      	str	r2, [r3, #8]
            break;
 801d8dc:	e020      	b.n	801d920 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801d8de:	7b3b      	ldrb	r3, [r7, #12]
 801d8e0:	425b      	negs	r3, r3
 801d8e2:	105b      	asrs	r3, r3, #1
 801d8e4:	b25a      	sxtb	r2, r3
 801d8e6:	687b      	ldr	r3, [r7, #4]
 801d8e8:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801d8ea:	7b7b      	ldrb	r3, [r7, #13]
 801d8ec:	b25b      	sxtb	r3, r3
 801d8ee:	3302      	adds	r3, #2
 801d8f0:	109b      	asrs	r3, r3, #2
 801d8f2:	b25a      	sxtb	r2, r3
 801d8f4:	687b      	ldr	r3, [r7, #4]
 801d8f6:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801d8f8:	7bbb      	ldrb	r3, [r7, #14]
 801d8fa:	425b      	negs	r3, r3
 801d8fc:	105b      	asrs	r3, r3, #1
 801d8fe:	b25a      	sxtb	r2, r3
 801d900:	687b      	ldr	r3, [r7, #4]
 801d902:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801d904:	4b08      	ldr	r3, [pc, #32]	@ (801d928 <SUBGRF_GetPacketStatus+0xa0>)
 801d906:	681a      	ldr	r2, [r3, #0]
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	611a      	str	r2, [r3, #16]
            break;
 801d90c:	e008      	b.n	801d920 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801d90e:	2214      	movs	r2, #20
 801d910:	2100      	movs	r1, #0
 801d912:	6878      	ldr	r0, [r7, #4]
 801d914:	f000 fc1d 	bl	801e152 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	220f      	movs	r2, #15
 801d91c:	701a      	strb	r2, [r3, #0]
            break;
 801d91e:	bf00      	nop
    }
}
 801d920:	bf00      	nop
 801d922:	3710      	adds	r7, #16
 801d924:	46bd      	mov	sp, r7
 801d926:	bd80      	pop	{r7, pc}
 801d928:	20002144 	.word	0x20002144

0801d92c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801d92c:	b580      	push	{r7, lr}
 801d92e:	b086      	sub	sp, #24
 801d930:	af00      	add	r7, sp, #0
 801d932:	4603      	mov	r3, r0
 801d934:	460a      	mov	r2, r1
 801d936:	80fb      	strh	r3, [r7, #6]
 801d938:	4613      	mov	r3, r2
 801d93a:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d93c:	f3ef 8310 	mrs	r3, PRIMASK
 801d940:	60fb      	str	r3, [r7, #12]
  return(result);
 801d942:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d944:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d946:	b672      	cpsid	i
}
 801d948:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801d94a:	1d7a      	adds	r2, r7, #5
 801d94c:	88f9      	ldrh	r1, [r7, #6]
 801d94e:	2301      	movs	r3, #1
 801d950:	4806      	ldr	r0, [pc, #24]	@ (801d96c <SUBGRF_WriteRegister+0x40>)
 801d952:	f7ea f8b9 	bl	8007ac8 <HAL_SUBGHZ_WriteRegisters>
 801d956:	697b      	ldr	r3, [r7, #20]
 801d958:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d95a:	693b      	ldr	r3, [r7, #16]
 801d95c:	f383 8810 	msr	PRIMASK, r3
}
 801d960:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d962:	bf00      	nop
 801d964:	3718      	adds	r7, #24
 801d966:	46bd      	mov	sp, r7
 801d968:	bd80      	pop	{r7, pc}
 801d96a:	bf00      	nop
 801d96c:	200003fc 	.word	0x200003fc

0801d970 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801d970:	b580      	push	{r7, lr}
 801d972:	b086      	sub	sp, #24
 801d974:	af00      	add	r7, sp, #0
 801d976:	4603      	mov	r3, r0
 801d978:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d97a:	f3ef 8310 	mrs	r3, PRIMASK
 801d97e:	60fb      	str	r3, [r7, #12]
  return(result);
 801d980:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801d982:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d984:	b672      	cpsid	i
}
 801d986:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801d988:	f107 020b 	add.w	r2, r7, #11
 801d98c:	88f9      	ldrh	r1, [r7, #6]
 801d98e:	2301      	movs	r3, #1
 801d990:	4806      	ldr	r0, [pc, #24]	@ (801d9ac <SUBGRF_ReadRegister+0x3c>)
 801d992:	f7ea f8f8 	bl	8007b86 <HAL_SUBGHZ_ReadRegisters>
 801d996:	697b      	ldr	r3, [r7, #20]
 801d998:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d99a:	693b      	ldr	r3, [r7, #16]
 801d99c:	f383 8810 	msr	PRIMASK, r3
}
 801d9a0:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801d9a2:	7afb      	ldrb	r3, [r7, #11]
}
 801d9a4:	4618      	mov	r0, r3
 801d9a6:	3718      	adds	r7, #24
 801d9a8:	46bd      	mov	sp, r7
 801d9aa:	bd80      	pop	{r7, pc}
 801d9ac:	200003fc 	.word	0x200003fc

0801d9b0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801d9b0:	b580      	push	{r7, lr}
 801d9b2:	b086      	sub	sp, #24
 801d9b4:	af00      	add	r7, sp, #0
 801d9b6:	4603      	mov	r3, r0
 801d9b8:	6039      	str	r1, [r7, #0]
 801d9ba:	80fb      	strh	r3, [r7, #6]
 801d9bc:	4613      	mov	r3, r2
 801d9be:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d9c0:	f3ef 8310 	mrs	r3, PRIMASK
 801d9c4:	60fb      	str	r3, [r7, #12]
  return(result);
 801d9c6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d9c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d9ca:	b672      	cpsid	i
}
 801d9cc:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801d9ce:	88bb      	ldrh	r3, [r7, #4]
 801d9d0:	88f9      	ldrh	r1, [r7, #6]
 801d9d2:	683a      	ldr	r2, [r7, #0]
 801d9d4:	4806      	ldr	r0, [pc, #24]	@ (801d9f0 <SUBGRF_WriteRegisters+0x40>)
 801d9d6:	f7ea f877 	bl	8007ac8 <HAL_SUBGHZ_WriteRegisters>
 801d9da:	697b      	ldr	r3, [r7, #20]
 801d9dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d9de:	693b      	ldr	r3, [r7, #16]
 801d9e0:	f383 8810 	msr	PRIMASK, r3
}
 801d9e4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d9e6:	bf00      	nop
 801d9e8:	3718      	adds	r7, #24
 801d9ea:	46bd      	mov	sp, r7
 801d9ec:	bd80      	pop	{r7, pc}
 801d9ee:	bf00      	nop
 801d9f0:	200003fc 	.word	0x200003fc

0801d9f4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801d9f4:	b580      	push	{r7, lr}
 801d9f6:	b086      	sub	sp, #24
 801d9f8:	af00      	add	r7, sp, #0
 801d9fa:	4603      	mov	r3, r0
 801d9fc:	6039      	str	r1, [r7, #0]
 801d9fe:	80fb      	strh	r3, [r7, #6]
 801da00:	4613      	mov	r3, r2
 801da02:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da04:	f3ef 8310 	mrs	r3, PRIMASK
 801da08:	60fb      	str	r3, [r7, #12]
  return(result);
 801da0a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801da0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da0e:	b672      	cpsid	i
}
 801da10:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801da12:	88bb      	ldrh	r3, [r7, #4]
 801da14:	88f9      	ldrh	r1, [r7, #6]
 801da16:	683a      	ldr	r2, [r7, #0]
 801da18:	4806      	ldr	r0, [pc, #24]	@ (801da34 <SUBGRF_ReadRegisters+0x40>)
 801da1a:	f7ea f8b4 	bl	8007b86 <HAL_SUBGHZ_ReadRegisters>
 801da1e:	697b      	ldr	r3, [r7, #20]
 801da20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da22:	693b      	ldr	r3, [r7, #16]
 801da24:	f383 8810 	msr	PRIMASK, r3
}
 801da28:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801da2a:	bf00      	nop
 801da2c:	3718      	adds	r7, #24
 801da2e:	46bd      	mov	sp, r7
 801da30:	bd80      	pop	{r7, pc}
 801da32:	bf00      	nop
 801da34:	200003fc 	.word	0x200003fc

0801da38 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801da38:	b580      	push	{r7, lr}
 801da3a:	b086      	sub	sp, #24
 801da3c:	af00      	add	r7, sp, #0
 801da3e:	4603      	mov	r3, r0
 801da40:	6039      	str	r1, [r7, #0]
 801da42:	71fb      	strb	r3, [r7, #7]
 801da44:	4613      	mov	r3, r2
 801da46:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da48:	f3ef 8310 	mrs	r3, PRIMASK
 801da4c:	60fb      	str	r3, [r7, #12]
  return(result);
 801da4e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801da50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da52:	b672      	cpsid	i
}
 801da54:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801da56:	79bb      	ldrb	r3, [r7, #6]
 801da58:	b29b      	uxth	r3, r3
 801da5a:	79f9      	ldrb	r1, [r7, #7]
 801da5c:	683a      	ldr	r2, [r7, #0]
 801da5e:	4806      	ldr	r0, [pc, #24]	@ (801da78 <SUBGRF_WriteBuffer+0x40>)
 801da60:	f7ea f9a5 	bl	8007dae <HAL_SUBGHZ_WriteBuffer>
 801da64:	697b      	ldr	r3, [r7, #20]
 801da66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da68:	693b      	ldr	r3, [r7, #16]
 801da6a:	f383 8810 	msr	PRIMASK, r3
}
 801da6e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801da70:	bf00      	nop
 801da72:	3718      	adds	r7, #24
 801da74:	46bd      	mov	sp, r7
 801da76:	bd80      	pop	{r7, pc}
 801da78:	200003fc 	.word	0x200003fc

0801da7c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801da7c:	b580      	push	{r7, lr}
 801da7e:	b086      	sub	sp, #24
 801da80:	af00      	add	r7, sp, #0
 801da82:	4603      	mov	r3, r0
 801da84:	6039      	str	r1, [r7, #0]
 801da86:	71fb      	strb	r3, [r7, #7]
 801da88:	4613      	mov	r3, r2
 801da8a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da8c:	f3ef 8310 	mrs	r3, PRIMASK
 801da90:	60fb      	str	r3, [r7, #12]
  return(result);
 801da92:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801da94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da96:	b672      	cpsid	i
}
 801da98:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801da9a:	79bb      	ldrb	r3, [r7, #6]
 801da9c:	b29b      	uxth	r3, r3
 801da9e:	79f9      	ldrb	r1, [r7, #7]
 801daa0:	683a      	ldr	r2, [r7, #0]
 801daa2:	4806      	ldr	r0, [pc, #24]	@ (801dabc <SUBGRF_ReadBuffer+0x40>)
 801daa4:	f7ea f9d6 	bl	8007e54 <HAL_SUBGHZ_ReadBuffer>
 801daa8:	697b      	ldr	r3, [r7, #20]
 801daaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801daac:	693b      	ldr	r3, [r7, #16]
 801daae:	f383 8810 	msr	PRIMASK, r3
}
 801dab2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dab4:	bf00      	nop
 801dab6:	3718      	adds	r7, #24
 801dab8:	46bd      	mov	sp, r7
 801daba:	bd80      	pop	{r7, pc}
 801dabc:	200003fc 	.word	0x200003fc

0801dac0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801dac0:	b580      	push	{r7, lr}
 801dac2:	b086      	sub	sp, #24
 801dac4:	af00      	add	r7, sp, #0
 801dac6:	4603      	mov	r3, r0
 801dac8:	6039      	str	r1, [r7, #0]
 801daca:	71fb      	strb	r3, [r7, #7]
 801dacc:	4613      	mov	r3, r2
 801dace:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dad0:	f3ef 8310 	mrs	r3, PRIMASK
 801dad4:	60fb      	str	r3, [r7, #12]
  return(result);
 801dad6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dad8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dada:	b672      	cpsid	i
}
 801dadc:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801dade:	88bb      	ldrh	r3, [r7, #4]
 801dae0:	79f9      	ldrb	r1, [r7, #7]
 801dae2:	683a      	ldr	r2, [r7, #0]
 801dae4:	4806      	ldr	r0, [pc, #24]	@ (801db00 <SUBGRF_WriteCommand+0x40>)
 801dae6:	f7ea f8af 	bl	8007c48 <HAL_SUBGHZ_ExecSetCmd>
 801daea:	697b      	ldr	r3, [r7, #20]
 801daec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801daee:	693b      	ldr	r3, [r7, #16]
 801daf0:	f383 8810 	msr	PRIMASK, r3
}
 801daf4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801daf6:	bf00      	nop
 801daf8:	3718      	adds	r7, #24
 801dafa:	46bd      	mov	sp, r7
 801dafc:	bd80      	pop	{r7, pc}
 801dafe:	bf00      	nop
 801db00:	200003fc 	.word	0x200003fc

0801db04 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801db04:	b580      	push	{r7, lr}
 801db06:	b086      	sub	sp, #24
 801db08:	af00      	add	r7, sp, #0
 801db0a:	4603      	mov	r3, r0
 801db0c:	6039      	str	r1, [r7, #0]
 801db0e:	71fb      	strb	r3, [r7, #7]
 801db10:	4613      	mov	r3, r2
 801db12:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801db14:	f3ef 8310 	mrs	r3, PRIMASK
 801db18:	60fb      	str	r3, [r7, #12]
  return(result);
 801db1a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801db1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801db1e:	b672      	cpsid	i
}
 801db20:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801db22:	88bb      	ldrh	r3, [r7, #4]
 801db24:	79f9      	ldrb	r1, [r7, #7]
 801db26:	683a      	ldr	r2, [r7, #0]
 801db28:	4806      	ldr	r0, [pc, #24]	@ (801db44 <SUBGRF_ReadCommand+0x40>)
 801db2a:	f7ea f8ec 	bl	8007d06 <HAL_SUBGHZ_ExecGetCmd>
 801db2e:	697b      	ldr	r3, [r7, #20]
 801db30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801db32:	693b      	ldr	r3, [r7, #16]
 801db34:	f383 8810 	msr	PRIMASK, r3
}
 801db38:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801db3a:	bf00      	nop
 801db3c:	3718      	adds	r7, #24
 801db3e:	46bd      	mov	sp, r7
 801db40:	bd80      	pop	{r7, pc}
 801db42:	bf00      	nop
 801db44:	200003fc 	.word	0x200003fc

0801db48 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801db48:	b580      	push	{r7, lr}
 801db4a:	b084      	sub	sp, #16
 801db4c:	af00      	add	r7, sp, #0
 801db4e:	4603      	mov	r3, r0
 801db50:	460a      	mov	r2, r1
 801db52:	71fb      	strb	r3, [r7, #7]
 801db54:	4613      	mov	r3, r2
 801db56:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801db58:	2301      	movs	r3, #1
 801db5a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801db5c:	79bb      	ldrb	r3, [r7, #6]
 801db5e:	2b01      	cmp	r3, #1
 801db60:	d10d      	bne.n	801db7e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801db62:	79fb      	ldrb	r3, [r7, #7]
 801db64:	2b01      	cmp	r3, #1
 801db66:	d104      	bne.n	801db72 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801db68:	2302      	movs	r3, #2
 801db6a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801db6c:	2004      	movs	r0, #4
 801db6e:	f000 f8ef 	bl	801dd50 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801db72:	79fb      	ldrb	r3, [r7, #7]
 801db74:	2b02      	cmp	r3, #2
 801db76:	d107      	bne.n	801db88 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801db78:	2303      	movs	r3, #3
 801db7a:	73fb      	strb	r3, [r7, #15]
 801db7c:	e004      	b.n	801db88 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801db7e:	79bb      	ldrb	r3, [r7, #6]
 801db80:	2b00      	cmp	r3, #0
 801db82:	d101      	bne.n	801db88 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801db84:	2301      	movs	r3, #1
 801db86:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801db88:	7bfb      	ldrb	r3, [r7, #15]
 801db8a:	4618      	mov	r0, r3
 801db8c:	f7ed fc67 	bl	800b45e <RBI_ConfigRFSwitch>
}
 801db90:	bf00      	nop
 801db92:	3710      	adds	r7, #16
 801db94:	46bd      	mov	sp, r7
 801db96:	bd80      	pop	{r7, pc}

0801db98 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801db98:	b580      	push	{r7, lr}
 801db9a:	b084      	sub	sp, #16
 801db9c:	af00      	add	r7, sp, #0
 801db9e:	4603      	mov	r3, r0
 801dba0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801dba2:	2301      	movs	r3, #1
 801dba4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801dba6:	f7ed fc68 	bl	800b47a <RBI_GetTxConfig>
 801dbaa:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801dbac:	68bb      	ldr	r3, [r7, #8]
 801dbae:	2b02      	cmp	r3, #2
 801dbb0:	d016      	beq.n	801dbe0 <SUBGRF_SetRfTxPower+0x48>
 801dbb2:	68bb      	ldr	r3, [r7, #8]
 801dbb4:	2b02      	cmp	r3, #2
 801dbb6:	dc16      	bgt.n	801dbe6 <SUBGRF_SetRfTxPower+0x4e>
 801dbb8:	68bb      	ldr	r3, [r7, #8]
 801dbba:	2b00      	cmp	r3, #0
 801dbbc:	d003      	beq.n	801dbc6 <SUBGRF_SetRfTxPower+0x2e>
 801dbbe:	68bb      	ldr	r3, [r7, #8]
 801dbc0:	2b01      	cmp	r3, #1
 801dbc2:	d00a      	beq.n	801dbda <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801dbc4:	e00f      	b.n	801dbe6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801dbc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801dbca:	2b0f      	cmp	r3, #15
 801dbcc:	dd02      	ble.n	801dbd4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801dbce:	2302      	movs	r3, #2
 801dbd0:	73fb      	strb	r3, [r7, #15]
            break;
 801dbd2:	e009      	b.n	801dbe8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801dbd4:	2301      	movs	r3, #1
 801dbd6:	73fb      	strb	r3, [r7, #15]
            break;
 801dbd8:	e006      	b.n	801dbe8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801dbda:	2301      	movs	r3, #1
 801dbdc:	73fb      	strb	r3, [r7, #15]
            break;
 801dbde:	e003      	b.n	801dbe8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801dbe0:	2302      	movs	r3, #2
 801dbe2:	73fb      	strb	r3, [r7, #15]
            break;
 801dbe4:	e000      	b.n	801dbe8 <SUBGRF_SetRfTxPower+0x50>
            break;
 801dbe6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801dbe8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801dbec:	7bfb      	ldrb	r3, [r7, #15]
 801dbee:	2202      	movs	r2, #2
 801dbf0:	4618      	mov	r0, r3
 801dbf2:	f7ff fbb3 	bl	801d35c <SUBGRF_SetTxParams>

    return paSelect;
 801dbf6:	7bfb      	ldrb	r3, [r7, #15]
}
 801dbf8:	4618      	mov	r0, r3
 801dbfa:	3710      	adds	r7, #16
 801dbfc:	46bd      	mov	sp, r7
 801dbfe:	bd80      	pop	{r7, pc}

0801dc00 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801dc00:	b480      	push	{r7}
 801dc02:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801dc04:	2301      	movs	r3, #1
}
 801dc06:	4618      	mov	r0, r3
 801dc08:	46bd      	mov	sp, r7
 801dc0a:	bc80      	pop	{r7}
 801dc0c:	4770      	bx	lr
	...

0801dc10 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dc10:	b580      	push	{r7, lr}
 801dc12:	b082      	sub	sp, #8
 801dc14:	af00      	add	r7, sp, #0
 801dc16:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801dc18:	4b03      	ldr	r3, [pc, #12]	@ (801dc28 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801dc1a:	681b      	ldr	r3, [r3, #0]
 801dc1c:	2001      	movs	r0, #1
 801dc1e:	4798      	blx	r3
}
 801dc20:	bf00      	nop
 801dc22:	3708      	adds	r7, #8
 801dc24:	46bd      	mov	sp, r7
 801dc26:	bd80      	pop	{r7, pc}
 801dc28:	2000214c 	.word	0x2000214c

0801dc2c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dc2c:	b580      	push	{r7, lr}
 801dc2e:	b082      	sub	sp, #8
 801dc30:	af00      	add	r7, sp, #0
 801dc32:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801dc34:	4b03      	ldr	r3, [pc, #12]	@ (801dc44 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801dc36:	681b      	ldr	r3, [r3, #0]
 801dc38:	2002      	movs	r0, #2
 801dc3a:	4798      	blx	r3
}
 801dc3c:	bf00      	nop
 801dc3e:	3708      	adds	r7, #8
 801dc40:	46bd      	mov	sp, r7
 801dc42:	bd80      	pop	{r7, pc}
 801dc44:	2000214c 	.word	0x2000214c

0801dc48 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801dc48:	b580      	push	{r7, lr}
 801dc4a:	b082      	sub	sp, #8
 801dc4c:	af00      	add	r7, sp, #0
 801dc4e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801dc50:	4b03      	ldr	r3, [pc, #12]	@ (801dc60 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801dc52:	681b      	ldr	r3, [r3, #0]
 801dc54:	2040      	movs	r0, #64	@ 0x40
 801dc56:	4798      	blx	r3
}
 801dc58:	bf00      	nop
 801dc5a:	3708      	adds	r7, #8
 801dc5c:	46bd      	mov	sp, r7
 801dc5e:	bd80      	pop	{r7, pc}
 801dc60:	2000214c 	.word	0x2000214c

0801dc64 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801dc64:	b580      	push	{r7, lr}
 801dc66:	b082      	sub	sp, #8
 801dc68:	af00      	add	r7, sp, #0
 801dc6a:	6078      	str	r0, [r7, #4]
 801dc6c:	460b      	mov	r3, r1
 801dc6e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801dc70:	78fb      	ldrb	r3, [r7, #3]
 801dc72:	2b00      	cmp	r3, #0
 801dc74:	d002      	beq.n	801dc7c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801dc76:	2b01      	cmp	r3, #1
 801dc78:	d005      	beq.n	801dc86 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801dc7a:	e00a      	b.n	801dc92 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801dc7c:	4b07      	ldr	r3, [pc, #28]	@ (801dc9c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801dc7e:	681b      	ldr	r3, [r3, #0]
 801dc80:	2080      	movs	r0, #128	@ 0x80
 801dc82:	4798      	blx	r3
            break;
 801dc84:	e005      	b.n	801dc92 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801dc86:	4b05      	ldr	r3, [pc, #20]	@ (801dc9c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801dc88:	681b      	ldr	r3, [r3, #0]
 801dc8a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801dc8e:	4798      	blx	r3
            break;
 801dc90:	bf00      	nop
    }
}
 801dc92:	bf00      	nop
 801dc94:	3708      	adds	r7, #8
 801dc96:	46bd      	mov	sp, r7
 801dc98:	bd80      	pop	{r7, pc}
 801dc9a:	bf00      	nop
 801dc9c:	2000214c 	.word	0x2000214c

0801dca0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dca0:	b580      	push	{r7, lr}
 801dca2:	b082      	sub	sp, #8
 801dca4:	af00      	add	r7, sp, #0
 801dca6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801dca8:	4b04      	ldr	r3, [pc, #16]	@ (801dcbc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801dcaa:	681b      	ldr	r3, [r3, #0]
 801dcac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801dcb0:	4798      	blx	r3
}
 801dcb2:	bf00      	nop
 801dcb4:	3708      	adds	r7, #8
 801dcb6:	46bd      	mov	sp, r7
 801dcb8:	bd80      	pop	{r7, pc}
 801dcba:	bf00      	nop
 801dcbc:	2000214c 	.word	0x2000214c

0801dcc0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dcc0:	b580      	push	{r7, lr}
 801dcc2:	b082      	sub	sp, #8
 801dcc4:	af00      	add	r7, sp, #0
 801dcc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801dcc8:	4b03      	ldr	r3, [pc, #12]	@ (801dcd8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801dcca:	681b      	ldr	r3, [r3, #0]
 801dccc:	2020      	movs	r0, #32
 801dcce:	4798      	blx	r3
}
 801dcd0:	bf00      	nop
 801dcd2:	3708      	adds	r7, #8
 801dcd4:	46bd      	mov	sp, r7
 801dcd6:	bd80      	pop	{r7, pc}
 801dcd8:	2000214c 	.word	0x2000214c

0801dcdc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dcdc:	b580      	push	{r7, lr}
 801dcde:	b082      	sub	sp, #8
 801dce0:	af00      	add	r7, sp, #0
 801dce2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801dce4:	4b03      	ldr	r3, [pc, #12]	@ (801dcf4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801dce6:	681b      	ldr	r3, [r3, #0]
 801dce8:	2004      	movs	r0, #4
 801dcea:	4798      	blx	r3
}
 801dcec:	bf00      	nop
 801dcee:	3708      	adds	r7, #8
 801dcf0:	46bd      	mov	sp, r7
 801dcf2:	bd80      	pop	{r7, pc}
 801dcf4:	2000214c 	.word	0x2000214c

0801dcf8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dcf8:	b580      	push	{r7, lr}
 801dcfa:	b082      	sub	sp, #8
 801dcfc:	af00      	add	r7, sp, #0
 801dcfe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801dd00:	4b03      	ldr	r3, [pc, #12]	@ (801dd10 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801dd02:	681b      	ldr	r3, [r3, #0]
 801dd04:	2008      	movs	r0, #8
 801dd06:	4798      	blx	r3
}
 801dd08:	bf00      	nop
 801dd0a:	3708      	adds	r7, #8
 801dd0c:	46bd      	mov	sp, r7
 801dd0e:	bd80      	pop	{r7, pc}
 801dd10:	2000214c 	.word	0x2000214c

0801dd14 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd14:	b580      	push	{r7, lr}
 801dd16:	b082      	sub	sp, #8
 801dd18:	af00      	add	r7, sp, #0
 801dd1a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801dd1c:	4b03      	ldr	r3, [pc, #12]	@ (801dd2c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801dd1e:	681b      	ldr	r3, [r3, #0]
 801dd20:	2010      	movs	r0, #16
 801dd22:	4798      	blx	r3
}
 801dd24:	bf00      	nop
 801dd26:	3708      	adds	r7, #8
 801dd28:	46bd      	mov	sp, r7
 801dd2a:	bd80      	pop	{r7, pc}
 801dd2c:	2000214c 	.word	0x2000214c

0801dd30 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801dd30:	b580      	push	{r7, lr}
 801dd32:	b082      	sub	sp, #8
 801dd34:	af00      	add	r7, sp, #0
 801dd36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801dd38:	4b04      	ldr	r3, [pc, #16]	@ (801dd4c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801dd3a:	681b      	ldr	r3, [r3, #0]
 801dd3c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801dd40:	4798      	blx	r3
}
 801dd42:	bf00      	nop
 801dd44:	3708      	adds	r7, #8
 801dd46:	46bd      	mov	sp, r7
 801dd48:	bd80      	pop	{r7, pc}
 801dd4a:	bf00      	nop
 801dd4c:	2000214c 	.word	0x2000214c

0801dd50 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801dd50:	b580      	push	{r7, lr}
 801dd52:	b084      	sub	sp, #16
 801dd54:	af00      	add	r7, sp, #0
 801dd56:	4603      	mov	r3, r0
 801dd58:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801dd5a:	f7ed fb9c 	bl	800b496 <RBI_IsDCDC>
 801dd5e:	4603      	mov	r3, r0
 801dd60:	2b01      	cmp	r3, #1
 801dd62:	d112      	bne.n	801dd8a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801dd64:	f640 1023 	movw	r0, #2339	@ 0x923
 801dd68:	f7ff fe02 	bl	801d970 <SUBGRF_ReadRegister>
 801dd6c:	4603      	mov	r3, r0
 801dd6e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801dd70:	7bfb      	ldrb	r3, [r7, #15]
 801dd72:	f023 0306 	bic.w	r3, r3, #6
 801dd76:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801dd78:	7bfa      	ldrb	r2, [r7, #15]
 801dd7a:	79fb      	ldrb	r3, [r7, #7]
 801dd7c:	4313      	orrs	r3, r2
 801dd7e:	b2db      	uxtb	r3, r3
 801dd80:	4619      	mov	r1, r3
 801dd82:	f640 1023 	movw	r0, #2339	@ 0x923
 801dd86:	f7ff fdd1 	bl	801d92c <SUBGRF_WriteRegister>
  }
}
 801dd8a:	bf00      	nop
 801dd8c:	3710      	adds	r7, #16
 801dd8e:	46bd      	mov	sp, r7
 801dd90:	bd80      	pop	{r7, pc}
	...

0801dd94 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801dd94:	b480      	push	{r7}
 801dd96:	b085      	sub	sp, #20
 801dd98:	af00      	add	r7, sp, #0
 801dd9a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801dd9c:	687b      	ldr	r3, [r7, #4]
 801dd9e:	2b00      	cmp	r3, #0
 801dda0:	d101      	bne.n	801dda6 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801dda2:	231f      	movs	r3, #31
 801dda4:	e017      	b.n	801ddd6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801dda6:	2300      	movs	r3, #0
 801dda8:	73fb      	strb	r3, [r7, #15]
 801ddaa:	e00f      	b.n	801ddcc <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801ddac:	7bfb      	ldrb	r3, [r7, #15]
 801ddae:	4a0c      	ldr	r2, [pc, #48]	@ (801dde0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801ddb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801ddb4:	687a      	ldr	r2, [r7, #4]
 801ddb6:	429a      	cmp	r2, r3
 801ddb8:	d205      	bcs.n	801ddc6 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801ddba:	7bfb      	ldrb	r3, [r7, #15]
 801ddbc:	4a08      	ldr	r2, [pc, #32]	@ (801dde0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801ddbe:	00db      	lsls	r3, r3, #3
 801ddc0:	4413      	add	r3, r2
 801ddc2:	791b      	ldrb	r3, [r3, #4]
 801ddc4:	e007      	b.n	801ddd6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ddc6:	7bfb      	ldrb	r3, [r7, #15]
 801ddc8:	3301      	adds	r3, #1
 801ddca:	73fb      	strb	r3, [r7, #15]
 801ddcc:	7bfb      	ldrb	r3, [r7, #15]
 801ddce:	2b15      	cmp	r3, #21
 801ddd0:	d9ec      	bls.n	801ddac <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801ddd2:	bf00      	nop
 801ddd4:	e7fd      	b.n	801ddd2 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801ddd6:	4618      	mov	r0, r3
 801ddd8:	3714      	adds	r7, #20
 801ddda:	46bd      	mov	sp, r7
 801dddc:	bc80      	pop	{r7}
 801ddde:	4770      	bx	lr
 801dde0:	08023434 	.word	0x08023434

0801dde4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801dde4:	b580      	push	{r7, lr}
 801dde6:	b08a      	sub	sp, #40	@ 0x28
 801dde8:	af00      	add	r7, sp, #0
 801ddea:	6078      	str	r0, [r7, #4]
 801ddec:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801ddee:	4b35      	ldr	r3, [pc, #212]	@ (801dec4 <SUBGRF_GetCFO+0xe0>)
 801ddf0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801ddf2:	f640 0007 	movw	r0, #2055	@ 0x807
 801ddf6:	f7ff fdbb 	bl	801d970 <SUBGRF_ReadRegister>
 801ddfa:	4603      	mov	r3, r0
 801ddfc:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801ddfe:	7ffb      	ldrb	r3, [r7, #31]
 801de00:	08db      	lsrs	r3, r3, #3
 801de02:	b2db      	uxtb	r3, r3
 801de04:	f003 0303 	and.w	r3, r3, #3
 801de08:	3328      	adds	r3, #40	@ 0x28
 801de0a:	443b      	add	r3, r7
 801de0c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801de10:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801de12:	7ffb      	ldrb	r3, [r7, #31]
 801de14:	f003 0307 	and.w	r3, r3, #7
 801de18:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801de1a:	7fba      	ldrb	r2, [r7, #30]
 801de1c:	7f7b      	ldrb	r3, [r7, #29]
 801de1e:	3301      	adds	r3, #1
 801de20:	fa02 f303 	lsl.w	r3, r2, r3
 801de24:	461a      	mov	r2, r3
 801de26:	4b28      	ldr	r3, [pc, #160]	@ (801dec8 <SUBGRF_GetCFO+0xe4>)
 801de28:	fbb3 f3f2 	udiv	r3, r3, r2
 801de2c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801de2e:	69ba      	ldr	r2, [r7, #24]
 801de30:	687b      	ldr	r3, [r7, #4]
 801de32:	fbb2 f3f3 	udiv	r3, r2, r3
 801de36:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801de38:	2301      	movs	r3, #1
 801de3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801de3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801de42:	697a      	ldr	r2, [r7, #20]
 801de44:	fb02 f303 	mul.w	r3, r2, r3
 801de48:	2b07      	cmp	r3, #7
 801de4a:	d802      	bhi.n	801de52 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801de4c:	2302      	movs	r3, #2
 801de4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801de52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801de56:	697a      	ldr	r2, [r7, #20]
 801de58:	fb02 f303 	mul.w	r3, r2, r3
 801de5c:	2b03      	cmp	r3, #3
 801de5e:	d802      	bhi.n	801de66 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801de60:	2304      	movs	r3, #4
 801de62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801de66:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801de6a:	69bb      	ldr	r3, [r7, #24]
 801de6c:	fb02 f303 	mul.w	r3, r2, r3
 801de70:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801de72:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801de76:	f7ff fd7b 	bl	801d970 <SUBGRF_ReadRegister>
 801de7a:	4603      	mov	r3, r0
 801de7c:	021b      	lsls	r3, r3, #8
 801de7e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801de82:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801de84:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801de88:	f7ff fd72 	bl	801d970 <SUBGRF_ReadRegister>
 801de8c:	4603      	mov	r3, r0
 801de8e:	461a      	mov	r2, r3
 801de90:	6a3b      	ldr	r3, [r7, #32]
 801de92:	4313      	orrs	r3, r2
 801de94:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801de96:	6a3b      	ldr	r3, [r7, #32]
 801de98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801de9c:	2b00      	cmp	r3, #0
 801de9e:	d005      	beq.n	801deac <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801dea0:	6a3b      	ldr	r3, [r7, #32]
 801dea2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801dea6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801deaa:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801deac:	693b      	ldr	r3, [r7, #16]
 801deae:	095b      	lsrs	r3, r3, #5
 801deb0:	6a3a      	ldr	r2, [r7, #32]
 801deb2:	fb02 f303 	mul.w	r3, r2, r3
 801deb6:	11da      	asrs	r2, r3, #7
 801deb8:	683b      	ldr	r3, [r7, #0]
 801deba:	601a      	str	r2, [r3, #0]
}
 801debc:	bf00      	nop
 801debe:	3728      	adds	r7, #40	@ 0x28
 801dec0:	46bd      	mov	sp, r7
 801dec2:	bd80      	pop	{r7, pc}
 801dec4:	0c0a0804 	.word	0x0c0a0804
 801dec8:	01e84800 	.word	0x01e84800

0801decc <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801decc:	b480      	push	{r7}
 801dece:	b087      	sub	sp, #28
 801ded0:	af00      	add	r7, sp, #0
 801ded2:	4603      	mov	r3, r0
 801ded4:	60b9      	str	r1, [r7, #8]
 801ded6:	607a      	str	r2, [r7, #4]
 801ded8:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801deda:	2300      	movs	r3, #0
 801dedc:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801dede:	f04f 33ff 	mov.w	r3, #4294967295
 801dee2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801dee4:	697b      	ldr	r3, [r7, #20]
}
 801dee6:	4618      	mov	r0, r3
 801dee8:	371c      	adds	r7, #28
 801deea:	46bd      	mov	sp, r7
 801deec:	bc80      	pop	{r7}
 801deee:	4770      	bx	lr

0801def0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801def0:	b480      	push	{r7}
 801def2:	b087      	sub	sp, #28
 801def4:	af00      	add	r7, sp, #0
 801def6:	4603      	mov	r3, r0
 801def8:	60b9      	str	r1, [r7, #8]
 801defa:	607a      	str	r2, [r7, #4]
 801defc:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801defe:	2300      	movs	r3, #0
 801df00:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801df02:	f04f 33ff 	mov.w	r3, #4294967295
 801df06:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801df08:	697b      	ldr	r3, [r7, #20]
}
 801df0a:	4618      	mov	r0, r3
 801df0c:	371c      	adds	r7, #28
 801df0e:	46bd      	mov	sp, r7
 801df10:	bc80      	pop	{r7}
 801df12:	4770      	bx	lr

0801df14 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801df14:	b480      	push	{r7}
 801df16:	b085      	sub	sp, #20
 801df18:	af00      	add	r7, sp, #0
 801df1a:	60f8      	str	r0, [r7, #12]
 801df1c:	60b9      	str	r1, [r7, #8]
 801df1e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801df20:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801df24:	4618      	mov	r0, r3
 801df26:	3714      	adds	r7, #20
 801df28:	46bd      	mov	sp, r7
 801df2a:	bc80      	pop	{r7}
 801df2c:	4770      	bx	lr

0801df2e <RFW_DeInit>:

void RFW_DeInit( void )
{
 801df2e:	b480      	push	{r7}
 801df30:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801df32:	bf00      	nop
 801df34:	46bd      	mov	sp, r7
 801df36:	bc80      	pop	{r7}
 801df38:	4770      	bx	lr

0801df3a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801df3a:	b480      	push	{r7}
 801df3c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801df3e:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801df40:	4618      	mov	r0, r3
 801df42:	46bd      	mov	sp, r7
 801df44:	bc80      	pop	{r7}
 801df46:	4770      	bx	lr

0801df48 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801df48:	b480      	push	{r7}
 801df4a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801df4c:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801df4e:	4618      	mov	r0, r3
 801df50:	46bd      	mov	sp, r7
 801df52:	bc80      	pop	{r7}
 801df54:	4770      	bx	lr

0801df56 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801df56:	b480      	push	{r7}
 801df58:	b083      	sub	sp, #12
 801df5a:	af00      	add	r7, sp, #0
 801df5c:	4603      	mov	r3, r0
 801df5e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801df60:	bf00      	nop
 801df62:	370c      	adds	r7, #12
 801df64:	46bd      	mov	sp, r7
 801df66:	bc80      	pop	{r7}
 801df68:	4770      	bx	lr

0801df6a <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801df6a:	b480      	push	{r7}
 801df6c:	b087      	sub	sp, #28
 801df6e:	af00      	add	r7, sp, #0
 801df70:	60f8      	str	r0, [r7, #12]
 801df72:	460b      	mov	r3, r1
 801df74:	607a      	str	r2, [r7, #4]
 801df76:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801df78:	f04f 33ff 	mov.w	r3, #4294967295
 801df7c:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801df7e:	697b      	ldr	r3, [r7, #20]
}
 801df80:	4618      	mov	r0, r3
 801df82:	371c      	adds	r7, #28
 801df84:	46bd      	mov	sp, r7
 801df86:	bc80      	pop	{r7}
 801df88:	4770      	bx	lr

0801df8a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801df8a:	b480      	push	{r7}
 801df8c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801df8e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801df92:	4618      	mov	r0, r3
 801df94:	46bd      	mov	sp, r7
 801df96:	bc80      	pop	{r7}
 801df98:	4770      	bx	lr

0801df9a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801df9a:	b480      	push	{r7}
 801df9c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801df9e:	bf00      	nop
 801dfa0:	46bd      	mov	sp, r7
 801dfa2:	bc80      	pop	{r7}
 801dfa4:	4770      	bx	lr

0801dfa6 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801dfa6:	b480      	push	{r7}
 801dfa8:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801dfaa:	bf00      	nop
 801dfac:	46bd      	mov	sp, r7
 801dfae:	bc80      	pop	{r7}
 801dfb0:	4770      	bx	lr

0801dfb2 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801dfb2:	b480      	push	{r7}
 801dfb4:	b083      	sub	sp, #12
 801dfb6:	af00      	add	r7, sp, #0
 801dfb8:	4603      	mov	r3, r0
 801dfba:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801dfbc:	bf00      	nop
 801dfbe:	370c      	adds	r7, #12
 801dfc0:	46bd      	mov	sp, r7
 801dfc2:	bc80      	pop	{r7}
 801dfc4:	4770      	bx	lr
	...

0801dfc8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801dfc8:	b480      	push	{r7}
 801dfca:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801dfcc:	4b04      	ldr	r3, [pc, #16]	@ (801dfe0 <UTIL_LPM_Init+0x18>)
 801dfce:	2200      	movs	r2, #0
 801dfd0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801dfd2:	4b04      	ldr	r3, [pc, #16]	@ (801dfe4 <UTIL_LPM_Init+0x1c>)
 801dfd4:	2200      	movs	r2, #0
 801dfd6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801dfd8:	bf00      	nop
 801dfda:	46bd      	mov	sp, r7
 801dfdc:	bc80      	pop	{r7}
 801dfde:	4770      	bx	lr
 801dfe0:	20002150 	.word	0x20002150
 801dfe4:	20002154 	.word	0x20002154

0801dfe8 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801dfe8:	b480      	push	{r7}
 801dfea:	b087      	sub	sp, #28
 801dfec:	af00      	add	r7, sp, #0
 801dfee:	6078      	str	r0, [r7, #4]
 801dff0:	460b      	mov	r3, r1
 801dff2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dff4:	f3ef 8310 	mrs	r3, PRIMASK
 801dff8:	613b      	str	r3, [r7, #16]
  return(result);
 801dffa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801dffc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dffe:	b672      	cpsid	i
}
 801e000:	bf00      	nop
  
  switch( state )
 801e002:	78fb      	ldrb	r3, [r7, #3]
 801e004:	2b00      	cmp	r3, #0
 801e006:	d008      	beq.n	801e01a <UTIL_LPM_SetStopMode+0x32>
 801e008:	2b01      	cmp	r3, #1
 801e00a:	d10e      	bne.n	801e02a <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801e00c:	4b0d      	ldr	r3, [pc, #52]	@ (801e044 <UTIL_LPM_SetStopMode+0x5c>)
 801e00e:	681a      	ldr	r2, [r3, #0]
 801e010:	687b      	ldr	r3, [r7, #4]
 801e012:	4313      	orrs	r3, r2
 801e014:	4a0b      	ldr	r2, [pc, #44]	@ (801e044 <UTIL_LPM_SetStopMode+0x5c>)
 801e016:	6013      	str	r3, [r2, #0]
      break;
 801e018:	e008      	b.n	801e02c <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801e01a:	687b      	ldr	r3, [r7, #4]
 801e01c:	43da      	mvns	r2, r3
 801e01e:	4b09      	ldr	r3, [pc, #36]	@ (801e044 <UTIL_LPM_SetStopMode+0x5c>)
 801e020:	681b      	ldr	r3, [r3, #0]
 801e022:	4013      	ands	r3, r2
 801e024:	4a07      	ldr	r2, [pc, #28]	@ (801e044 <UTIL_LPM_SetStopMode+0x5c>)
 801e026:	6013      	str	r3, [r2, #0]
      break;
 801e028:	e000      	b.n	801e02c <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801e02a:	bf00      	nop
 801e02c:	697b      	ldr	r3, [r7, #20]
 801e02e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e030:	68fb      	ldr	r3, [r7, #12]
 801e032:	f383 8810 	msr	PRIMASK, r3
}
 801e036:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e038:	bf00      	nop
 801e03a:	371c      	adds	r7, #28
 801e03c:	46bd      	mov	sp, r7
 801e03e:	bc80      	pop	{r7}
 801e040:	4770      	bx	lr
 801e042:	bf00      	nop
 801e044:	20002150 	.word	0x20002150

0801e048 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e048:	b480      	push	{r7}
 801e04a:	b087      	sub	sp, #28
 801e04c:	af00      	add	r7, sp, #0
 801e04e:	6078      	str	r0, [r7, #4]
 801e050:	460b      	mov	r3, r1
 801e052:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e054:	f3ef 8310 	mrs	r3, PRIMASK
 801e058:	613b      	str	r3, [r7, #16]
  return(result);
 801e05a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e05c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e05e:	b672      	cpsid	i
}
 801e060:	bf00      	nop
  
  switch(state)
 801e062:	78fb      	ldrb	r3, [r7, #3]
 801e064:	2b00      	cmp	r3, #0
 801e066:	d008      	beq.n	801e07a <UTIL_LPM_SetOffMode+0x32>
 801e068:	2b01      	cmp	r3, #1
 801e06a:	d10e      	bne.n	801e08a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801e06c:	4b0d      	ldr	r3, [pc, #52]	@ (801e0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801e06e:	681a      	ldr	r2, [r3, #0]
 801e070:	687b      	ldr	r3, [r7, #4]
 801e072:	4313      	orrs	r3, r2
 801e074:	4a0b      	ldr	r2, [pc, #44]	@ (801e0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801e076:	6013      	str	r3, [r2, #0]
      break;
 801e078:	e008      	b.n	801e08c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801e07a:	687b      	ldr	r3, [r7, #4]
 801e07c:	43da      	mvns	r2, r3
 801e07e:	4b09      	ldr	r3, [pc, #36]	@ (801e0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801e080:	681b      	ldr	r3, [r3, #0]
 801e082:	4013      	ands	r3, r2
 801e084:	4a07      	ldr	r2, [pc, #28]	@ (801e0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801e086:	6013      	str	r3, [r2, #0]
      break;
 801e088:	e000      	b.n	801e08c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801e08a:	bf00      	nop
 801e08c:	697b      	ldr	r3, [r7, #20]
 801e08e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e090:	68fb      	ldr	r3, [r7, #12]
 801e092:	f383 8810 	msr	PRIMASK, r3
}
 801e096:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e098:	bf00      	nop
 801e09a:	371c      	adds	r7, #28
 801e09c:	46bd      	mov	sp, r7
 801e09e:	bc80      	pop	{r7}
 801e0a0:	4770      	bx	lr
 801e0a2:	bf00      	nop
 801e0a4:	20002154 	.word	0x20002154

0801e0a8 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801e0a8:	b580      	push	{r7, lr}
 801e0aa:	b084      	sub	sp, #16
 801e0ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e0ae:	f3ef 8310 	mrs	r3, PRIMASK
 801e0b2:	60bb      	str	r3, [r7, #8]
  return(result);
 801e0b4:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801e0b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801e0b8:	b672      	cpsid	i
}
 801e0ba:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801e0bc:	4b12      	ldr	r3, [pc, #72]	@ (801e108 <UTIL_LPM_EnterLowPower+0x60>)
 801e0be:	681b      	ldr	r3, [r3, #0]
 801e0c0:	2b00      	cmp	r3, #0
 801e0c2:	d006      	beq.n	801e0d2 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801e0c4:	4b11      	ldr	r3, [pc, #68]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0c6:	681b      	ldr	r3, [r3, #0]
 801e0c8:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801e0ca:	4b10      	ldr	r3, [pc, #64]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0cc:	685b      	ldr	r3, [r3, #4]
 801e0ce:	4798      	blx	r3
 801e0d0:	e010      	b.n	801e0f4 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801e0d2:	4b0f      	ldr	r3, [pc, #60]	@ (801e110 <UTIL_LPM_EnterLowPower+0x68>)
 801e0d4:	681b      	ldr	r3, [r3, #0]
 801e0d6:	2b00      	cmp	r3, #0
 801e0d8:	d006      	beq.n	801e0e8 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801e0da:	4b0c      	ldr	r3, [pc, #48]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0dc:	689b      	ldr	r3, [r3, #8]
 801e0de:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801e0e0:	4b0a      	ldr	r3, [pc, #40]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0e2:	68db      	ldr	r3, [r3, #12]
 801e0e4:	4798      	blx	r3
 801e0e6:	e005      	b.n	801e0f4 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801e0e8:	4b08      	ldr	r3, [pc, #32]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0ea:	691b      	ldr	r3, [r3, #16]
 801e0ec:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801e0ee:	4b07      	ldr	r3, [pc, #28]	@ (801e10c <UTIL_LPM_EnterLowPower+0x64>)
 801e0f0:	695b      	ldr	r3, [r3, #20]
 801e0f2:	4798      	blx	r3
 801e0f4:	68fb      	ldr	r3, [r7, #12]
 801e0f6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e0f8:	687b      	ldr	r3, [r7, #4]
 801e0fa:	f383 8810 	msr	PRIMASK, r3
}
 801e0fe:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801e100:	bf00      	nop
 801e102:	3710      	adds	r7, #16
 801e104:	46bd      	mov	sp, r7
 801e106:	bd80      	pop	{r7, pc}
 801e108:	20002150 	.word	0x20002150
 801e10c:	08022d68 	.word	0x08022d68
 801e110:	20002154 	.word	0x20002154

0801e114 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801e114:	b480      	push	{r7}
 801e116:	b087      	sub	sp, #28
 801e118:	af00      	add	r7, sp, #0
 801e11a:	60f8      	str	r0, [r7, #12]
 801e11c:	60b9      	str	r1, [r7, #8]
 801e11e:	4613      	mov	r3, r2
 801e120:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801e122:	68fb      	ldr	r3, [r7, #12]
 801e124:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801e126:	68bb      	ldr	r3, [r7, #8]
 801e128:	613b      	str	r3, [r7, #16]

  while( size-- )
 801e12a:	e007      	b.n	801e13c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801e12c:	693a      	ldr	r2, [r7, #16]
 801e12e:	1c53      	adds	r3, r2, #1
 801e130:	613b      	str	r3, [r7, #16]
 801e132:	697b      	ldr	r3, [r7, #20]
 801e134:	1c59      	adds	r1, r3, #1
 801e136:	6179      	str	r1, [r7, #20]
 801e138:	7812      	ldrb	r2, [r2, #0]
 801e13a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e13c:	88fb      	ldrh	r3, [r7, #6]
 801e13e:	1e5a      	subs	r2, r3, #1
 801e140:	80fa      	strh	r2, [r7, #6]
 801e142:	2b00      	cmp	r3, #0
 801e144:	d1f2      	bne.n	801e12c <UTIL_MEM_cpy_8+0x18>
    }
}
 801e146:	bf00      	nop
 801e148:	bf00      	nop
 801e14a:	371c      	adds	r7, #28
 801e14c:	46bd      	mov	sp, r7
 801e14e:	bc80      	pop	{r7}
 801e150:	4770      	bx	lr

0801e152 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801e152:	b480      	push	{r7}
 801e154:	b085      	sub	sp, #20
 801e156:	af00      	add	r7, sp, #0
 801e158:	6078      	str	r0, [r7, #4]
 801e15a:	460b      	mov	r3, r1
 801e15c:	70fb      	strb	r3, [r7, #3]
 801e15e:	4613      	mov	r3, r2
 801e160:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801e162:	687b      	ldr	r3, [r7, #4]
 801e164:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801e166:	e004      	b.n	801e172 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801e168:	68fb      	ldr	r3, [r7, #12]
 801e16a:	1c5a      	adds	r2, r3, #1
 801e16c:	60fa      	str	r2, [r7, #12]
 801e16e:	78fa      	ldrb	r2, [r7, #3]
 801e170:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e172:	883b      	ldrh	r3, [r7, #0]
 801e174:	1e5a      	subs	r2, r3, #1
 801e176:	803a      	strh	r2, [r7, #0]
 801e178:	2b00      	cmp	r3, #0
 801e17a:	d1f5      	bne.n	801e168 <UTIL_MEM_set_8+0x16>
  }
}
 801e17c:	bf00      	nop
 801e17e:	bf00      	nop
 801e180:	3714      	adds	r7, #20
 801e182:	46bd      	mov	sp, r7
 801e184:	bc80      	pop	{r7}
 801e186:	4770      	bx	lr

0801e188 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801e188:	b082      	sub	sp, #8
 801e18a:	b480      	push	{r7}
 801e18c:	b087      	sub	sp, #28
 801e18e:	af00      	add	r7, sp, #0
 801e190:	60f8      	str	r0, [r7, #12]
 801e192:	1d38      	adds	r0, r7, #4
 801e194:	e880 0006 	stmia.w	r0, {r1, r2}
 801e198:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801e19a:	2300      	movs	r3, #0
 801e19c:	613b      	str	r3, [r7, #16]
 801e19e:	2300      	movs	r3, #0
 801e1a0:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801e1a2:	687a      	ldr	r2, [r7, #4]
 801e1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e1a6:	4413      	add	r3, r2
 801e1a8:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801e1aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e1ae:	b29a      	uxth	r2, r3
 801e1b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e1b4:	b29b      	uxth	r3, r3
 801e1b6:	4413      	add	r3, r2
 801e1b8:	b29b      	uxth	r3, r3
 801e1ba:	b21b      	sxth	r3, r3
 801e1bc:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801e1be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e1c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801e1c6:	db0a      	blt.n	801e1de <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801e1c8:	693b      	ldr	r3, [r7, #16]
 801e1ca:	3301      	adds	r3, #1
 801e1cc:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801e1ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e1d2:	b29b      	uxth	r3, r3
 801e1d4:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801e1d8:	b29b      	uxth	r3, r3
 801e1da:	b21b      	sxth	r3, r3
 801e1dc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e1de:	68fb      	ldr	r3, [r7, #12]
 801e1e0:	461a      	mov	r2, r3
 801e1e2:	f107 0310 	add.w	r3, r7, #16
 801e1e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e1ea:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e1ee:	68f8      	ldr	r0, [r7, #12]
 801e1f0:	371c      	adds	r7, #28
 801e1f2:	46bd      	mov	sp, r7
 801e1f4:	bc80      	pop	{r7}
 801e1f6:	b002      	add	sp, #8
 801e1f8:	4770      	bx	lr

0801e1fa <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801e1fa:	b082      	sub	sp, #8
 801e1fc:	b480      	push	{r7}
 801e1fe:	b087      	sub	sp, #28
 801e200:	af00      	add	r7, sp, #0
 801e202:	60f8      	str	r0, [r7, #12]
 801e204:	1d38      	adds	r0, r7, #4
 801e206:	e880 0006 	stmia.w	r0, {r1, r2}
 801e20a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801e20c:	2300      	movs	r3, #0
 801e20e:	613b      	str	r3, [r7, #16]
 801e210:	2300      	movs	r3, #0
 801e212:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801e214:	687a      	ldr	r2, [r7, #4]
 801e216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e218:	1ad3      	subs	r3, r2, r3
 801e21a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801e21c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e220:	b29a      	uxth	r2, r3
 801e222:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e226:	b29b      	uxth	r3, r3
 801e228:	1ad3      	subs	r3, r2, r3
 801e22a:	b29b      	uxth	r3, r3
 801e22c:	b21b      	sxth	r3, r3
 801e22e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801e230:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e234:	2b00      	cmp	r3, #0
 801e236:	da0a      	bge.n	801e24e <SysTimeSub+0x54>
  {
    c.Seconds--;
 801e238:	693b      	ldr	r3, [r7, #16]
 801e23a:	3b01      	subs	r3, #1
 801e23c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801e23e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e242:	b29b      	uxth	r3, r3
 801e244:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801e248:	b29b      	uxth	r3, r3
 801e24a:	b21b      	sxth	r3, r3
 801e24c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e24e:	68fb      	ldr	r3, [r7, #12]
 801e250:	461a      	mov	r2, r3
 801e252:	f107 0310 	add.w	r3, r7, #16
 801e256:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e25a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e25e:	68f8      	ldr	r0, [r7, #12]
 801e260:	371c      	adds	r7, #28
 801e262:	46bd      	mov	sp, r7
 801e264:	bc80      	pop	{r7}
 801e266:	b002      	add	sp, #8
 801e268:	4770      	bx	lr
	...

0801e26c <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801e26c:	b580      	push	{r7, lr}
 801e26e:	b088      	sub	sp, #32
 801e270:	af02      	add	r7, sp, #8
 801e272:	463b      	mov	r3, r7
 801e274:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e278:	2300      	movs	r3, #0
 801e27a:	60bb      	str	r3, [r7, #8]
 801e27c:	2300      	movs	r3, #0
 801e27e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e280:	4b10      	ldr	r3, [pc, #64]	@ (801e2c4 <SysTimeSet+0x58>)
 801e282:	691b      	ldr	r3, [r3, #16]
 801e284:	f107 0208 	add.w	r2, r7, #8
 801e288:	3204      	adds	r2, #4
 801e28a:	4610      	mov	r0, r2
 801e28c:	4798      	blx	r3
 801e28e:	4603      	mov	r3, r0
 801e290:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801e292:	f107 0010 	add.w	r0, r7, #16
 801e296:	68fb      	ldr	r3, [r7, #12]
 801e298:	9300      	str	r3, [sp, #0]
 801e29a:	68bb      	ldr	r3, [r7, #8]
 801e29c:	463a      	mov	r2, r7
 801e29e:	ca06      	ldmia	r2, {r1, r2}
 801e2a0:	f7ff ffab 	bl	801e1fa <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801e2a4:	4b07      	ldr	r3, [pc, #28]	@ (801e2c4 <SysTimeSet+0x58>)
 801e2a6:	681b      	ldr	r3, [r3, #0]
 801e2a8:	693a      	ldr	r2, [r7, #16]
 801e2aa:	4610      	mov	r0, r2
 801e2ac:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801e2ae:	4b05      	ldr	r3, [pc, #20]	@ (801e2c4 <SysTimeSet+0x58>)
 801e2b0:	689b      	ldr	r3, [r3, #8]
 801e2b2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e2b6:	4610      	mov	r0, r2
 801e2b8:	4798      	blx	r3
}
 801e2ba:	bf00      	nop
 801e2bc:	3718      	adds	r7, #24
 801e2be:	46bd      	mov	sp, r7
 801e2c0:	bd80      	pop	{r7, pc}
 801e2c2:	bf00      	nop
 801e2c4:	08022e4c 	.word	0x08022e4c

0801e2c8 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801e2c8:	b580      	push	{r7, lr}
 801e2ca:	b08a      	sub	sp, #40	@ 0x28
 801e2cc:	af02      	add	r7, sp, #8
 801e2ce:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e2d0:	2300      	movs	r3, #0
 801e2d2:	61bb      	str	r3, [r7, #24]
 801e2d4:	2300      	movs	r3, #0
 801e2d6:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801e2d8:	2300      	movs	r3, #0
 801e2da:	613b      	str	r3, [r7, #16]
 801e2dc:	2300      	movs	r3, #0
 801e2de:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e2e0:	4b14      	ldr	r3, [pc, #80]	@ (801e334 <SysTimeGet+0x6c>)
 801e2e2:	691b      	ldr	r3, [r3, #16]
 801e2e4:	f107 0218 	add.w	r2, r7, #24
 801e2e8:	3204      	adds	r2, #4
 801e2ea:	4610      	mov	r0, r2
 801e2ec:	4798      	blx	r3
 801e2ee:	4603      	mov	r3, r0
 801e2f0:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e2f2:	4b10      	ldr	r3, [pc, #64]	@ (801e334 <SysTimeGet+0x6c>)
 801e2f4:	68db      	ldr	r3, [r3, #12]
 801e2f6:	4798      	blx	r3
 801e2f8:	4603      	mov	r3, r0
 801e2fa:	b21b      	sxth	r3, r3
 801e2fc:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e2fe:	4b0d      	ldr	r3, [pc, #52]	@ (801e334 <SysTimeGet+0x6c>)
 801e300:	685b      	ldr	r3, [r3, #4]
 801e302:	4798      	blx	r3
 801e304:	4603      	mov	r3, r0
 801e306:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801e308:	f107 0010 	add.w	r0, r7, #16
 801e30c:	69fb      	ldr	r3, [r7, #28]
 801e30e:	9300      	str	r3, [sp, #0]
 801e310:	69bb      	ldr	r3, [r7, #24]
 801e312:	f107 0208 	add.w	r2, r7, #8
 801e316:	ca06      	ldmia	r2, {r1, r2}
 801e318:	f7ff ff36 	bl	801e188 <SysTimeAdd>

  return sysTime;
 801e31c:	687b      	ldr	r3, [r7, #4]
 801e31e:	461a      	mov	r2, r3
 801e320:	f107 0310 	add.w	r3, r7, #16
 801e324:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e328:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e32c:	6878      	ldr	r0, [r7, #4]
 801e32e:	3720      	adds	r7, #32
 801e330:	46bd      	mov	sp, r7
 801e332:	bd80      	pop	{r7, pc}
 801e334:	08022e4c 	.word	0x08022e4c

0801e338 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801e338:	b580      	push	{r7, lr}
 801e33a:	b084      	sub	sp, #16
 801e33c:	af00      	add	r7, sp, #0
 801e33e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e340:	2300      	movs	r3, #0
 801e342:	60bb      	str	r3, [r7, #8]
 801e344:	2300      	movs	r3, #0
 801e346:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e348:	4b0a      	ldr	r3, [pc, #40]	@ (801e374 <SysTimeGetMcuTime+0x3c>)
 801e34a:	691b      	ldr	r3, [r3, #16]
 801e34c:	f107 0208 	add.w	r2, r7, #8
 801e350:	3204      	adds	r2, #4
 801e352:	4610      	mov	r0, r2
 801e354:	4798      	blx	r3
 801e356:	4603      	mov	r3, r0
 801e358:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801e35a:	687b      	ldr	r3, [r7, #4]
 801e35c:	461a      	mov	r2, r3
 801e35e:	f107 0308 	add.w	r3, r7, #8
 801e362:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e366:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e36a:	6878      	ldr	r0, [r7, #4]
 801e36c:	3710      	adds	r7, #16
 801e36e:	46bd      	mov	sp, r7
 801e370:	bd80      	pop	{r7, pc}
 801e372:	bf00      	nop
 801e374:	08022e4c 	.word	0x08022e4c

0801e378 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801e378:	b480      	push	{r7}
 801e37a:	b085      	sub	sp, #20
 801e37c:	af00      	add	r7, sp, #0
 801e37e:	6078      	str	r0, [r7, #4]
  int i = 0;
 801e380:	2300      	movs	r3, #0
 801e382:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801e384:	e00e      	b.n	801e3a4 <ee_skip_atoi+0x2c>
 801e386:	68fa      	ldr	r2, [r7, #12]
 801e388:	4613      	mov	r3, r2
 801e38a:	009b      	lsls	r3, r3, #2
 801e38c:	4413      	add	r3, r2
 801e38e:	005b      	lsls	r3, r3, #1
 801e390:	4618      	mov	r0, r3
 801e392:	687b      	ldr	r3, [r7, #4]
 801e394:	681b      	ldr	r3, [r3, #0]
 801e396:	1c59      	adds	r1, r3, #1
 801e398:	687a      	ldr	r2, [r7, #4]
 801e39a:	6011      	str	r1, [r2, #0]
 801e39c:	781b      	ldrb	r3, [r3, #0]
 801e39e:	4403      	add	r3, r0
 801e3a0:	3b30      	subs	r3, #48	@ 0x30
 801e3a2:	60fb      	str	r3, [r7, #12]
 801e3a4:	687b      	ldr	r3, [r7, #4]
 801e3a6:	681b      	ldr	r3, [r3, #0]
 801e3a8:	781b      	ldrb	r3, [r3, #0]
 801e3aa:	2b2f      	cmp	r3, #47	@ 0x2f
 801e3ac:	d904      	bls.n	801e3b8 <ee_skip_atoi+0x40>
 801e3ae:	687b      	ldr	r3, [r7, #4]
 801e3b0:	681b      	ldr	r3, [r3, #0]
 801e3b2:	781b      	ldrb	r3, [r3, #0]
 801e3b4:	2b39      	cmp	r3, #57	@ 0x39
 801e3b6:	d9e6      	bls.n	801e386 <ee_skip_atoi+0xe>
  return i;
 801e3b8:	68fb      	ldr	r3, [r7, #12]
}
 801e3ba:	4618      	mov	r0, r3
 801e3bc:	3714      	adds	r7, #20
 801e3be:	46bd      	mov	sp, r7
 801e3c0:	bc80      	pop	{r7}
 801e3c2:	4770      	bx	lr

0801e3c4 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801e3c4:	b480      	push	{r7}
 801e3c6:	b099      	sub	sp, #100	@ 0x64
 801e3c8:	af00      	add	r7, sp, #0
 801e3ca:	60f8      	str	r0, [r7, #12]
 801e3cc:	60b9      	str	r1, [r7, #8]
 801e3ce:	607a      	str	r2, [r7, #4]
 801e3d0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801e3d2:	4b71      	ldr	r3, [pc, #452]	@ (801e598 <ee_number+0x1d4>)
 801e3d4:	681b      	ldr	r3, [r3, #0]
 801e3d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801e3d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e3da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e3de:	2b00      	cmp	r3, #0
 801e3e0:	d002      	beq.n	801e3e8 <ee_number+0x24>
 801e3e2:	4b6e      	ldr	r3, [pc, #440]	@ (801e59c <ee_number+0x1d8>)
 801e3e4:	681b      	ldr	r3, [r3, #0]
 801e3e6:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801e3e8:	683b      	ldr	r3, [r7, #0]
 801e3ea:	2b01      	cmp	r3, #1
 801e3ec:	dd02      	ble.n	801e3f4 <ee_number+0x30>
 801e3ee:	683b      	ldr	r3, [r7, #0]
 801e3f0:	2b24      	cmp	r3, #36	@ 0x24
 801e3f2:	dd01      	ble.n	801e3f8 <ee_number+0x34>
 801e3f4:	2300      	movs	r3, #0
 801e3f6:	e0ca      	b.n	801e58e <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801e3f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e3fa:	f003 0301 	and.w	r3, r3, #1
 801e3fe:	2b00      	cmp	r3, #0
 801e400:	d001      	beq.n	801e406 <ee_number+0x42>
 801e402:	2330      	movs	r3, #48	@ 0x30
 801e404:	e000      	b.n	801e408 <ee_number+0x44>
 801e406:	2320      	movs	r3, #32
 801e408:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801e40c:	2300      	movs	r3, #0
 801e40e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801e412:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e414:	f003 0302 	and.w	r3, r3, #2
 801e418:	2b00      	cmp	r3, #0
 801e41a:	d00b      	beq.n	801e434 <ee_number+0x70>
  {
    if (num < 0)
 801e41c:	687b      	ldr	r3, [r7, #4]
 801e41e:	2b00      	cmp	r3, #0
 801e420:	da08      	bge.n	801e434 <ee_number+0x70>
    {
      sign = '-';
 801e422:	232d      	movs	r3, #45	@ 0x2d
 801e424:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801e428:	687b      	ldr	r3, [r7, #4]
 801e42a:	425b      	negs	r3, r3
 801e42c:	607b      	str	r3, [r7, #4]
      size--;
 801e42e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e430:	3b01      	subs	r3, #1
 801e432:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801e434:	2300      	movs	r3, #0
 801e436:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801e438:	687b      	ldr	r3, [r7, #4]
 801e43a:	2b00      	cmp	r3, #0
 801e43c:	d11e      	bne.n	801e47c <ee_number+0xb8>
    tmp[i++] = '0';
 801e43e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e440:	1c5a      	adds	r2, r3, #1
 801e442:	657a      	str	r2, [r7, #84]	@ 0x54
 801e444:	3360      	adds	r3, #96	@ 0x60
 801e446:	443b      	add	r3, r7
 801e448:	2230      	movs	r2, #48	@ 0x30
 801e44a:	f803 2c50 	strb.w	r2, [r3, #-80]
 801e44e:	e018      	b.n	801e482 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801e450:	687b      	ldr	r3, [r7, #4]
 801e452:	683a      	ldr	r2, [r7, #0]
 801e454:	fbb3 f1f2 	udiv	r1, r3, r2
 801e458:	fb01 f202 	mul.w	r2, r1, r2
 801e45c:	1a9b      	subs	r3, r3, r2
 801e45e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801e460:	441a      	add	r2, r3
 801e462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e464:	1c59      	adds	r1, r3, #1
 801e466:	6579      	str	r1, [r7, #84]	@ 0x54
 801e468:	7812      	ldrb	r2, [r2, #0]
 801e46a:	3360      	adds	r3, #96	@ 0x60
 801e46c:	443b      	add	r3, r7
 801e46e:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801e472:	687a      	ldr	r2, [r7, #4]
 801e474:	683b      	ldr	r3, [r7, #0]
 801e476:	fbb2 f3f3 	udiv	r3, r2, r3
 801e47a:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801e47c:	687b      	ldr	r3, [r7, #4]
 801e47e:	2b00      	cmp	r3, #0
 801e480:	d1e6      	bne.n	801e450 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801e482:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e484:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e486:	429a      	cmp	r2, r3
 801e488:	dd01      	ble.n	801e48e <ee_number+0xca>
 801e48a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e48c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801e48e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801e490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e492:	1ad3      	subs	r3, r2, r3
 801e494:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801e496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e498:	f003 0301 	and.w	r3, r3, #1
 801e49c:	2b00      	cmp	r3, #0
 801e49e:	d112      	bne.n	801e4c6 <ee_number+0x102>
 801e4a0:	e00c      	b.n	801e4bc <ee_number+0xf8>
 801e4a2:	68fb      	ldr	r3, [r7, #12]
 801e4a4:	1c5a      	adds	r2, r3, #1
 801e4a6:	60fa      	str	r2, [r7, #12]
 801e4a8:	2220      	movs	r2, #32
 801e4aa:	701a      	strb	r2, [r3, #0]
 801e4ac:	68bb      	ldr	r3, [r7, #8]
 801e4ae:	3b01      	subs	r3, #1
 801e4b0:	60bb      	str	r3, [r7, #8]
 801e4b2:	68bb      	ldr	r3, [r7, #8]
 801e4b4:	2b00      	cmp	r3, #0
 801e4b6:	d101      	bne.n	801e4bc <ee_number+0xf8>
 801e4b8:	68fb      	ldr	r3, [r7, #12]
 801e4ba:	e068      	b.n	801e58e <ee_number+0x1ca>
 801e4bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e4be:	1e5a      	subs	r2, r3, #1
 801e4c0:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e4c2:	2b00      	cmp	r3, #0
 801e4c4:	dced      	bgt.n	801e4a2 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801e4c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801e4ca:	2b00      	cmp	r3, #0
 801e4cc:	d01b      	beq.n	801e506 <ee_number+0x142>
 801e4ce:	68fb      	ldr	r3, [r7, #12]
 801e4d0:	1c5a      	adds	r2, r3, #1
 801e4d2:	60fa      	str	r2, [r7, #12]
 801e4d4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801e4d8:	701a      	strb	r2, [r3, #0]
 801e4da:	68bb      	ldr	r3, [r7, #8]
 801e4dc:	3b01      	subs	r3, #1
 801e4de:	60bb      	str	r3, [r7, #8]
 801e4e0:	68bb      	ldr	r3, [r7, #8]
 801e4e2:	2b00      	cmp	r3, #0
 801e4e4:	d10f      	bne.n	801e506 <ee_number+0x142>
 801e4e6:	68fb      	ldr	r3, [r7, #12]
 801e4e8:	e051      	b.n	801e58e <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801e4ea:	68fb      	ldr	r3, [r7, #12]
 801e4ec:	1c5a      	adds	r2, r3, #1
 801e4ee:	60fa      	str	r2, [r7, #12]
 801e4f0:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801e4f4:	701a      	strb	r2, [r3, #0]
 801e4f6:	68bb      	ldr	r3, [r7, #8]
 801e4f8:	3b01      	subs	r3, #1
 801e4fa:	60bb      	str	r3, [r7, #8]
 801e4fc:	68bb      	ldr	r3, [r7, #8]
 801e4fe:	2b00      	cmp	r3, #0
 801e500:	d101      	bne.n	801e506 <ee_number+0x142>
 801e502:	68fb      	ldr	r3, [r7, #12]
 801e504:	e043      	b.n	801e58e <ee_number+0x1ca>
 801e506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e508:	1e5a      	subs	r2, r3, #1
 801e50a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e50c:	2b00      	cmp	r3, #0
 801e50e:	dcec      	bgt.n	801e4ea <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801e510:	e00c      	b.n	801e52c <ee_number+0x168>
 801e512:	68fb      	ldr	r3, [r7, #12]
 801e514:	1c5a      	adds	r2, r3, #1
 801e516:	60fa      	str	r2, [r7, #12]
 801e518:	2230      	movs	r2, #48	@ 0x30
 801e51a:	701a      	strb	r2, [r3, #0]
 801e51c:	68bb      	ldr	r3, [r7, #8]
 801e51e:	3b01      	subs	r3, #1
 801e520:	60bb      	str	r3, [r7, #8]
 801e522:	68bb      	ldr	r3, [r7, #8]
 801e524:	2b00      	cmp	r3, #0
 801e526:	d101      	bne.n	801e52c <ee_number+0x168>
 801e528:	68fb      	ldr	r3, [r7, #12]
 801e52a:	e030      	b.n	801e58e <ee_number+0x1ca>
 801e52c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e52e:	1e5a      	subs	r2, r3, #1
 801e530:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801e532:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e534:	429a      	cmp	r2, r3
 801e536:	dbec      	blt.n	801e512 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801e538:	e010      	b.n	801e55c <ee_number+0x198>
 801e53a:	68fb      	ldr	r3, [r7, #12]
 801e53c:	1c5a      	adds	r2, r3, #1
 801e53e:	60fa      	str	r2, [r7, #12]
 801e540:	f107 0110 	add.w	r1, r7, #16
 801e544:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e546:	440a      	add	r2, r1
 801e548:	7812      	ldrb	r2, [r2, #0]
 801e54a:	701a      	strb	r2, [r3, #0]
 801e54c:	68bb      	ldr	r3, [r7, #8]
 801e54e:	3b01      	subs	r3, #1
 801e550:	60bb      	str	r3, [r7, #8]
 801e552:	68bb      	ldr	r3, [r7, #8]
 801e554:	2b00      	cmp	r3, #0
 801e556:	d101      	bne.n	801e55c <ee_number+0x198>
 801e558:	68fb      	ldr	r3, [r7, #12]
 801e55a:	e018      	b.n	801e58e <ee_number+0x1ca>
 801e55c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e55e:	1e5a      	subs	r2, r3, #1
 801e560:	657a      	str	r2, [r7, #84]	@ 0x54
 801e562:	2b00      	cmp	r3, #0
 801e564:	dce9      	bgt.n	801e53a <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801e566:	e00c      	b.n	801e582 <ee_number+0x1be>
 801e568:	68fb      	ldr	r3, [r7, #12]
 801e56a:	1c5a      	adds	r2, r3, #1
 801e56c:	60fa      	str	r2, [r7, #12]
 801e56e:	2220      	movs	r2, #32
 801e570:	701a      	strb	r2, [r3, #0]
 801e572:	68bb      	ldr	r3, [r7, #8]
 801e574:	3b01      	subs	r3, #1
 801e576:	60bb      	str	r3, [r7, #8]
 801e578:	68bb      	ldr	r3, [r7, #8]
 801e57a:	2b00      	cmp	r3, #0
 801e57c:	d101      	bne.n	801e582 <ee_number+0x1be>
 801e57e:	68fb      	ldr	r3, [r7, #12]
 801e580:	e005      	b.n	801e58e <ee_number+0x1ca>
 801e582:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e584:	1e5a      	subs	r2, r3, #1
 801e586:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e588:	2b00      	cmp	r3, #0
 801e58a:	dced      	bgt.n	801e568 <ee_number+0x1a4>

  return str;
 801e58c:	68fb      	ldr	r3, [r7, #12]
}
 801e58e:	4618      	mov	r0, r3
 801e590:	3764      	adds	r7, #100	@ 0x64
 801e592:	46bd      	mov	sp, r7
 801e594:	bc80      	pop	{r7}
 801e596:	4770      	bx	lr
 801e598:	2000014c 	.word	0x2000014c
 801e59c:	20000150 	.word	0x20000150

0801e5a0 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801e5a0:	b580      	push	{r7, lr}
 801e5a2:	b092      	sub	sp, #72	@ 0x48
 801e5a4:	af04      	add	r7, sp, #16
 801e5a6:	60f8      	str	r0, [r7, #12]
 801e5a8:	60b9      	str	r1, [r7, #8]
 801e5aa:	607a      	str	r2, [r7, #4]
 801e5ac:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801e5ae:	68bb      	ldr	r3, [r7, #8]
 801e5b0:	2b00      	cmp	r3, #0
 801e5b2:	dc01      	bgt.n	801e5b8 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801e5b4:	2300      	movs	r3, #0
 801e5b6:	e13e      	b.n	801e836 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801e5b8:	68fb      	ldr	r3, [r7, #12]
 801e5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e5bc:	e128      	b.n	801e810 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801e5be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e5c0:	68fb      	ldr	r3, [r7, #12]
 801e5c2:	1ad2      	subs	r2, r2, r3
 801e5c4:	68bb      	ldr	r3, [r7, #8]
 801e5c6:	3b01      	subs	r3, #1
 801e5c8:	429a      	cmp	r2, r3
 801e5ca:	f280 812e 	bge.w	801e82a <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801e5ce:	687b      	ldr	r3, [r7, #4]
 801e5d0:	781b      	ldrb	r3, [r3, #0]
 801e5d2:	2b25      	cmp	r3, #37	@ 0x25
 801e5d4:	d006      	beq.n	801e5e4 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801e5d6:	687a      	ldr	r2, [r7, #4]
 801e5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e5da:	1c59      	adds	r1, r3, #1
 801e5dc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e5de:	7812      	ldrb	r2, [r2, #0]
 801e5e0:	701a      	strb	r2, [r3, #0]
      continue;
 801e5e2:	e112      	b.n	801e80a <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801e5e4:	2300      	movs	r3, #0
 801e5e6:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801e5e8:	687b      	ldr	r3, [r7, #4]
 801e5ea:	3301      	adds	r3, #1
 801e5ec:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801e5ee:	687b      	ldr	r3, [r7, #4]
 801e5f0:	781b      	ldrb	r3, [r3, #0]
 801e5f2:	2b30      	cmp	r3, #48	@ 0x30
 801e5f4:	d103      	bne.n	801e5fe <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801e5f6:	6a3b      	ldr	r3, [r7, #32]
 801e5f8:	f043 0301 	orr.w	r3, r3, #1
 801e5fc:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801e5fe:	f04f 33ff 	mov.w	r3, #4294967295
 801e602:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801e604:	687b      	ldr	r3, [r7, #4]
 801e606:	781b      	ldrb	r3, [r3, #0]
 801e608:	2b2f      	cmp	r3, #47	@ 0x2f
 801e60a:	d908      	bls.n	801e61e <tiny_vsnprintf_like+0x7e>
 801e60c:	687b      	ldr	r3, [r7, #4]
 801e60e:	781b      	ldrb	r3, [r3, #0]
 801e610:	2b39      	cmp	r3, #57	@ 0x39
 801e612:	d804      	bhi.n	801e61e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801e614:	1d3b      	adds	r3, r7, #4
 801e616:	4618      	mov	r0, r3
 801e618:	f7ff feae 	bl	801e378 <ee_skip_atoi>
 801e61c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801e61e:	f04f 33ff 	mov.w	r3, #4294967295
 801e622:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801e624:	f04f 33ff 	mov.w	r3, #4294967295
 801e628:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801e62a:	230a      	movs	r3, #10
 801e62c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801e62e:	687b      	ldr	r3, [r7, #4]
 801e630:	781b      	ldrb	r3, [r3, #0]
 801e632:	3b58      	subs	r3, #88	@ 0x58
 801e634:	2b20      	cmp	r3, #32
 801e636:	f200 8094 	bhi.w	801e762 <tiny_vsnprintf_like+0x1c2>
 801e63a:	a201      	add	r2, pc, #4	@ (adr r2, 801e640 <tiny_vsnprintf_like+0xa0>)
 801e63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e640:	0801e74b 	.word	0x0801e74b
 801e644:	0801e763 	.word	0x0801e763
 801e648:	0801e763 	.word	0x0801e763
 801e64c:	0801e763 	.word	0x0801e763
 801e650:	0801e763 	.word	0x0801e763
 801e654:	0801e763 	.word	0x0801e763
 801e658:	0801e763 	.word	0x0801e763
 801e65c:	0801e763 	.word	0x0801e763
 801e660:	0801e763 	.word	0x0801e763
 801e664:	0801e763 	.word	0x0801e763
 801e668:	0801e763 	.word	0x0801e763
 801e66c:	0801e6cf 	.word	0x0801e6cf
 801e670:	0801e759 	.word	0x0801e759
 801e674:	0801e763 	.word	0x0801e763
 801e678:	0801e763 	.word	0x0801e763
 801e67c:	0801e763 	.word	0x0801e763
 801e680:	0801e763 	.word	0x0801e763
 801e684:	0801e759 	.word	0x0801e759
 801e688:	0801e763 	.word	0x0801e763
 801e68c:	0801e763 	.word	0x0801e763
 801e690:	0801e763 	.word	0x0801e763
 801e694:	0801e763 	.word	0x0801e763
 801e698:	0801e763 	.word	0x0801e763
 801e69c:	0801e763 	.word	0x0801e763
 801e6a0:	0801e763 	.word	0x0801e763
 801e6a4:	0801e763 	.word	0x0801e763
 801e6a8:	0801e763 	.word	0x0801e763
 801e6ac:	0801e6ef 	.word	0x0801e6ef
 801e6b0:	0801e763 	.word	0x0801e763
 801e6b4:	0801e7af 	.word	0x0801e7af
 801e6b8:	0801e763 	.word	0x0801e763
 801e6bc:	0801e763 	.word	0x0801e763
 801e6c0:	0801e753 	.word	0x0801e753
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801e6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e6c6:	1c5a      	adds	r2, r3, #1
 801e6c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e6ca:	2220      	movs	r2, #32
 801e6cc:	701a      	strb	r2, [r3, #0]
 801e6ce:	69fb      	ldr	r3, [r7, #28]
 801e6d0:	3b01      	subs	r3, #1
 801e6d2:	61fb      	str	r3, [r7, #28]
 801e6d4:	69fb      	ldr	r3, [r7, #28]
 801e6d6:	2b00      	cmp	r3, #0
 801e6d8:	dcf4      	bgt.n	801e6c4 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801e6da:	683b      	ldr	r3, [r7, #0]
 801e6dc:	1d1a      	adds	r2, r3, #4
 801e6de:	603a      	str	r2, [r7, #0]
 801e6e0:	6819      	ldr	r1, [r3, #0]
 801e6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e6e4:	1c5a      	adds	r2, r3, #1
 801e6e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e6e8:	b2ca      	uxtb	r2, r1
 801e6ea:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801e6ec:	e08d      	b.n	801e80a <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801e6ee:	683b      	ldr	r3, [r7, #0]
 801e6f0:	1d1a      	adds	r2, r3, #4
 801e6f2:	603a      	str	r2, [r7, #0]
 801e6f4:	681b      	ldr	r3, [r3, #0]
 801e6f6:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801e6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6fa:	2b00      	cmp	r3, #0
 801e6fc:	d101      	bne.n	801e702 <tiny_vsnprintf_like+0x162>
 801e6fe:	4b50      	ldr	r3, [pc, #320]	@ (801e840 <tiny_vsnprintf_like+0x2a0>)
 801e700:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801e702:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e704:	f7e1 fd3c 	bl	8000180 <strlen>
 801e708:	4603      	mov	r3, r0
 801e70a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801e70c:	e004      	b.n	801e718 <tiny_vsnprintf_like+0x178>
 801e70e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e710:	1c5a      	adds	r2, r3, #1
 801e712:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e714:	2220      	movs	r2, #32
 801e716:	701a      	strb	r2, [r3, #0]
 801e718:	69fb      	ldr	r3, [r7, #28]
 801e71a:	1e5a      	subs	r2, r3, #1
 801e71c:	61fa      	str	r2, [r7, #28]
 801e71e:	693a      	ldr	r2, [r7, #16]
 801e720:	429a      	cmp	r2, r3
 801e722:	dbf4      	blt.n	801e70e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801e724:	2300      	movs	r3, #0
 801e726:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e728:	e00a      	b.n	801e740 <tiny_vsnprintf_like+0x1a0>
 801e72a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e72c:	1c53      	adds	r3, r2, #1
 801e72e:	627b      	str	r3, [r7, #36]	@ 0x24
 801e730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e732:	1c59      	adds	r1, r3, #1
 801e734:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e736:	7812      	ldrb	r2, [r2, #0]
 801e738:	701a      	strb	r2, [r3, #0]
 801e73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e73c:	3301      	adds	r3, #1
 801e73e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e740:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801e742:	693b      	ldr	r3, [r7, #16]
 801e744:	429a      	cmp	r2, r3
 801e746:	dbf0      	blt.n	801e72a <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801e748:	e05f      	b.n	801e80a <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801e74a:	6a3b      	ldr	r3, [r7, #32]
 801e74c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e750:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801e752:	2310      	movs	r3, #16
 801e754:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801e756:	e02b      	b.n	801e7b0 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801e758:	6a3b      	ldr	r3, [r7, #32]
 801e75a:	f043 0302 	orr.w	r3, r3, #2
 801e75e:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801e760:	e025      	b.n	801e7ae <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801e762:	687b      	ldr	r3, [r7, #4]
 801e764:	781b      	ldrb	r3, [r3, #0]
 801e766:	2b25      	cmp	r3, #37	@ 0x25
 801e768:	d004      	beq.n	801e774 <tiny_vsnprintf_like+0x1d4>
 801e76a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e76c:	1c5a      	adds	r2, r3, #1
 801e76e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e770:	2225      	movs	r2, #37	@ 0x25
 801e772:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801e774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e776:	68fb      	ldr	r3, [r7, #12]
 801e778:	1ad2      	subs	r2, r2, r3
 801e77a:	68bb      	ldr	r3, [r7, #8]
 801e77c:	3b01      	subs	r3, #1
 801e77e:	429a      	cmp	r2, r3
 801e780:	da16      	bge.n	801e7b0 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801e782:	687b      	ldr	r3, [r7, #4]
 801e784:	781b      	ldrb	r3, [r3, #0]
 801e786:	2b00      	cmp	r3, #0
 801e788:	d006      	beq.n	801e798 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801e78a:	687a      	ldr	r2, [r7, #4]
 801e78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e78e:	1c59      	adds	r1, r3, #1
 801e790:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e792:	7812      	ldrb	r2, [r2, #0]
 801e794:	701a      	strb	r2, [r3, #0]
 801e796:	e002      	b.n	801e79e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801e798:	687b      	ldr	r3, [r7, #4]
 801e79a:	3b01      	subs	r3, #1
 801e79c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801e79e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e7a0:	68fb      	ldr	r3, [r7, #12]
 801e7a2:	1ad2      	subs	r2, r2, r3
 801e7a4:	68bb      	ldr	r3, [r7, #8]
 801e7a6:	3b01      	subs	r3, #1
 801e7a8:	429a      	cmp	r2, r3
 801e7aa:	db2d      	blt.n	801e808 <tiny_vsnprintf_like+0x268>
 801e7ac:	e000      	b.n	801e7b0 <tiny_vsnprintf_like+0x210>
        break;
 801e7ae:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801e7b0:	697b      	ldr	r3, [r7, #20]
 801e7b2:	2b6c      	cmp	r3, #108	@ 0x6c
 801e7b4:	d105      	bne.n	801e7c2 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801e7b6:	683b      	ldr	r3, [r7, #0]
 801e7b8:	1d1a      	adds	r2, r3, #4
 801e7ba:	603a      	str	r2, [r7, #0]
 801e7bc:	681b      	ldr	r3, [r3, #0]
 801e7be:	637b      	str	r3, [r7, #52]	@ 0x34
 801e7c0:	e00f      	b.n	801e7e2 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801e7c2:	6a3b      	ldr	r3, [r7, #32]
 801e7c4:	f003 0302 	and.w	r3, r3, #2
 801e7c8:	2b00      	cmp	r3, #0
 801e7ca:	d005      	beq.n	801e7d8 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801e7cc:	683b      	ldr	r3, [r7, #0]
 801e7ce:	1d1a      	adds	r2, r3, #4
 801e7d0:	603a      	str	r2, [r7, #0]
 801e7d2:	681b      	ldr	r3, [r3, #0]
 801e7d4:	637b      	str	r3, [r7, #52]	@ 0x34
 801e7d6:	e004      	b.n	801e7e2 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801e7d8:	683b      	ldr	r3, [r7, #0]
 801e7da:	1d1a      	adds	r2, r3, #4
 801e7dc:	603a      	str	r2, [r7, #0]
 801e7de:	681b      	ldr	r3, [r3, #0]
 801e7e0:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801e7e2:	68bb      	ldr	r3, [r7, #8]
 801e7e4:	1e5a      	subs	r2, r3, #1
 801e7e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e7e8:	68fb      	ldr	r3, [r7, #12]
 801e7ea:	1acb      	subs	r3, r1, r3
 801e7ec:	1ad1      	subs	r1, r2, r3
 801e7ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801e7f0:	6a3b      	ldr	r3, [r7, #32]
 801e7f2:	9302      	str	r3, [sp, #8]
 801e7f4:	69bb      	ldr	r3, [r7, #24]
 801e7f6:	9301      	str	r3, [sp, #4]
 801e7f8:	69fb      	ldr	r3, [r7, #28]
 801e7fa:	9300      	str	r3, [sp, #0]
 801e7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e7fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801e800:	f7ff fde0 	bl	801e3c4 <ee_number>
 801e804:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801e806:	e000      	b.n	801e80a <tiny_vsnprintf_like+0x26a>
        continue;
 801e808:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801e80a:	687b      	ldr	r3, [r7, #4]
 801e80c:	3301      	adds	r3, #1
 801e80e:	607b      	str	r3, [r7, #4]
 801e810:	687b      	ldr	r3, [r7, #4]
 801e812:	781b      	ldrb	r3, [r3, #0]
 801e814:	2b00      	cmp	r3, #0
 801e816:	f47f aed2 	bne.w	801e5be <tiny_vsnprintf_like+0x1e>
 801e81a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e81c:	68fb      	ldr	r3, [r7, #12]
 801e81e:	1ad2      	subs	r2, r2, r3
 801e820:	68bb      	ldr	r3, [r7, #8]
 801e822:	3b01      	subs	r3, #1
 801e824:	429a      	cmp	r2, r3
 801e826:	f6bf aeca 	bge.w	801e5be <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801e82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e82c:	2200      	movs	r2, #0
 801e82e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801e830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e832:	68fb      	ldr	r3, [r7, #12]
 801e834:	1ad3      	subs	r3, r2, r3
}
 801e836:	4618      	mov	r0, r3
 801e838:	3738      	adds	r7, #56	@ 0x38
 801e83a:	46bd      	mov	sp, r7
 801e83c:	bd80      	pop	{r7, pc}
 801e83e:	bf00      	nop
 801e840:	08022d60 	.word	0x08022d60

0801e844 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801e844:	b580      	push	{r7, lr}
 801e846:	b090      	sub	sp, #64	@ 0x40
 801e848:	af00      	add	r7, sp, #0
 801e84a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801e84c:	4b73      	ldr	r3, [pc, #460]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e84e:	681b      	ldr	r3, [r3, #0]
 801e850:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801e852:	4b72      	ldr	r3, [pc, #456]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e854:	681a      	ldr	r2, [r3, #0]
 801e856:	687b      	ldr	r3, [r7, #4]
 801e858:	4013      	ands	r3, r2
 801e85a:	4a70      	ldr	r2, [pc, #448]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e85c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801e85e:	4b70      	ldr	r3, [pc, #448]	@ (801ea20 <UTIL_SEQ_Run+0x1dc>)
 801e860:	681b      	ldr	r3, [r3, #0]
 801e862:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801e864:	4b6f      	ldr	r3, [pc, #444]	@ (801ea24 <UTIL_SEQ_Run+0x1e0>)
 801e866:	681b      	ldr	r3, [r3, #0]
 801e868:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801e86a:	4b6f      	ldr	r3, [pc, #444]	@ (801ea28 <UTIL_SEQ_Run+0x1e4>)
 801e86c:	681b      	ldr	r3, [r3, #0]
 801e86e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801e870:	4b6e      	ldr	r3, [pc, #440]	@ (801ea2c <UTIL_SEQ_Run+0x1e8>)
 801e872:	681b      	ldr	r3, [r3, #0]
 801e874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801e876:	e08d      	b.n	801e994 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801e878:	2300      	movs	r3, #0
 801e87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e87c:	e002      	b.n	801e884 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801e87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e880:	3301      	adds	r3, #1
 801e882:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e884:	4a6a      	ldr	r2, [pc, #424]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e888:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e88e:	401a      	ands	r2, r3
 801e890:	4b62      	ldr	r3, [pc, #392]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e892:	681b      	ldr	r3, [r3, #0]
 801e894:	4013      	ands	r3, r2
 801e896:	2b00      	cmp	r3, #0
 801e898:	d0f1      	beq.n	801e87e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801e89a:	4a65      	ldr	r2, [pc, #404]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e89c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e89e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e8a4:	401a      	ands	r2, r3
 801e8a6:	4b5d      	ldr	r3, [pc, #372]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e8a8:	681b      	ldr	r3, [r3, #0]
 801e8aa:	4013      	ands	r3, r2
 801e8ac:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801e8ae:	4a60      	ldr	r2, [pc, #384]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e8b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e8b2:	00db      	lsls	r3, r3, #3
 801e8b4:	4413      	add	r3, r2
 801e8b6:	685a      	ldr	r2, [r3, #4]
 801e8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e8ba:	4013      	ands	r3, r2
 801e8bc:	2b00      	cmp	r3, #0
 801e8be:	d106      	bne.n	801e8ce <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801e8c0:	4a5b      	ldr	r2, [pc, #364]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e8c4:	00db      	lsls	r3, r3, #3
 801e8c6:	4413      	add	r3, r2
 801e8c8:	f04f 32ff 	mov.w	r2, #4294967295
 801e8cc:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801e8ce:	4a58      	ldr	r2, [pc, #352]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e8d2:	00db      	lsls	r3, r3, #3
 801e8d4:	4413      	add	r3, r2
 801e8d6:	685a      	ldr	r2, [r3, #4]
 801e8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e8da:	4013      	ands	r3, r2
 801e8dc:	4618      	mov	r0, r3
 801e8de:	f000 f907 	bl	801eaf0 <SEQ_BitPosition>
 801e8e2:	4603      	mov	r3, r0
 801e8e4:	461a      	mov	r2, r3
 801e8e6:	4b53      	ldr	r3, [pc, #332]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e8e8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801e8ea:	4a51      	ldr	r2, [pc, #324]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e8ee:	00db      	lsls	r3, r3, #3
 801e8f0:	4413      	add	r3, r2
 801e8f2:	685a      	ldr	r2, [r3, #4]
 801e8f4:	4b4f      	ldr	r3, [pc, #316]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e8f6:	681b      	ldr	r3, [r3, #0]
 801e8f8:	2101      	movs	r1, #1
 801e8fa:	fa01 f303 	lsl.w	r3, r1, r3
 801e8fe:	43db      	mvns	r3, r3
 801e900:	401a      	ands	r2, r3
 801e902:	494b      	ldr	r1, [pc, #300]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e906:	00db      	lsls	r3, r3, #3
 801e908:	440b      	add	r3, r1
 801e90a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e90c:	f3ef 8310 	mrs	r3, PRIMASK
 801e910:	61bb      	str	r3, [r7, #24]
  return(result);
 801e912:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801e914:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801e916:	b672      	cpsid	i
}
 801e918:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801e91a:	4b46      	ldr	r3, [pc, #280]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e91c:	681b      	ldr	r3, [r3, #0]
 801e91e:	2201      	movs	r2, #1
 801e920:	fa02 f303 	lsl.w	r3, r2, r3
 801e924:	43da      	mvns	r2, r3
 801e926:	4b3e      	ldr	r3, [pc, #248]	@ (801ea20 <UTIL_SEQ_Run+0x1dc>)
 801e928:	681b      	ldr	r3, [r3, #0]
 801e92a:	4013      	ands	r3, r2
 801e92c:	4a3c      	ldr	r2, [pc, #240]	@ (801ea20 <UTIL_SEQ_Run+0x1dc>)
 801e92e:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801e930:	2301      	movs	r3, #1
 801e932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e934:	e013      	b.n	801e95e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801e936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e938:	3b01      	subs	r3, #1
 801e93a:	4a3d      	ldr	r2, [pc, #244]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e93c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801e940:	4b3c      	ldr	r3, [pc, #240]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e942:	681b      	ldr	r3, [r3, #0]
 801e944:	2201      	movs	r2, #1
 801e946:	fa02 f303 	lsl.w	r3, r2, r3
 801e94a:	43da      	mvns	r2, r3
 801e94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e94e:	3b01      	subs	r3, #1
 801e950:	400a      	ands	r2, r1
 801e952:	4937      	ldr	r1, [pc, #220]	@ (801ea30 <UTIL_SEQ_Run+0x1ec>)
 801e954:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801e958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e95a:	3b01      	subs	r3, #1
 801e95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e95e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e960:	2b00      	cmp	r3, #0
 801e962:	d1e8      	bne.n	801e936 <UTIL_SEQ_Run+0xf2>
 801e964:	6a3b      	ldr	r3, [r7, #32]
 801e966:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e968:	697b      	ldr	r3, [r7, #20]
 801e96a:	f383 8810 	msr	PRIMASK, r3
}
 801e96e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801e970:	4b30      	ldr	r3, [pc, #192]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e972:	681b      	ldr	r3, [r3, #0]
 801e974:	4a30      	ldr	r2, [pc, #192]	@ (801ea38 <UTIL_SEQ_Run+0x1f4>)
 801e976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e97a:	4798      	blx	r3

    local_taskset = TaskSet;
 801e97c:	4b28      	ldr	r3, [pc, #160]	@ (801ea20 <UTIL_SEQ_Run+0x1dc>)
 801e97e:	681b      	ldr	r3, [r3, #0]
 801e980:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801e982:	4b28      	ldr	r3, [pc, #160]	@ (801ea24 <UTIL_SEQ_Run+0x1e0>)
 801e984:	681b      	ldr	r3, [r3, #0]
 801e986:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801e988:	4b27      	ldr	r3, [pc, #156]	@ (801ea28 <UTIL_SEQ_Run+0x1e4>)
 801e98a:	681b      	ldr	r3, [r3, #0]
 801e98c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801e98e:	4b27      	ldr	r3, [pc, #156]	@ (801ea2c <UTIL_SEQ_Run+0x1e8>)
 801e990:	681b      	ldr	r3, [r3, #0]
 801e992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801e994:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801e996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e998:	401a      	ands	r2, r3
 801e99a:	4b20      	ldr	r3, [pc, #128]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e99c:	681b      	ldr	r3, [r3, #0]
 801e99e:	4013      	ands	r3, r2
 801e9a0:	2b00      	cmp	r3, #0
 801e9a2:	d005      	beq.n	801e9b0 <UTIL_SEQ_Run+0x16c>
 801e9a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801e9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e9a8:	4013      	ands	r3, r2
 801e9aa:	2b00      	cmp	r3, #0
 801e9ac:	f43f af64 	beq.w	801e878 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801e9b0:	4b20      	ldr	r3, [pc, #128]	@ (801ea34 <UTIL_SEQ_Run+0x1f0>)
 801e9b2:	f04f 32ff 	mov.w	r2, #4294967295
 801e9b6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801e9b8:	f000 f88e 	bl	801ead8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e9bc:	f3ef 8310 	mrs	r3, PRIMASK
 801e9c0:	613b      	str	r3, [r7, #16]
  return(result);
 801e9c2:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801e9c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801e9c6:	b672      	cpsid	i
}
 801e9c8:	bf00      	nop
  local_taskset = TaskSet;
 801e9ca:	4b15      	ldr	r3, [pc, #84]	@ (801ea20 <UTIL_SEQ_Run+0x1dc>)
 801e9cc:	681b      	ldr	r3, [r3, #0]
 801e9ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801e9d0:	4b14      	ldr	r3, [pc, #80]	@ (801ea24 <UTIL_SEQ_Run+0x1e0>)
 801e9d2:	681b      	ldr	r3, [r3, #0]
 801e9d4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801e9d6:	4b14      	ldr	r3, [pc, #80]	@ (801ea28 <UTIL_SEQ_Run+0x1e4>)
 801e9d8:	681b      	ldr	r3, [r3, #0]
 801e9da:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801e9dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801e9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9e0:	401a      	ands	r2, r3
 801e9e2:	4b0e      	ldr	r3, [pc, #56]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801e9e4:	681b      	ldr	r3, [r3, #0]
 801e9e6:	4013      	ands	r3, r2
 801e9e8:	2b00      	cmp	r3, #0
 801e9ea:	d107      	bne.n	801e9fc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801e9ec:	4b0f      	ldr	r3, [pc, #60]	@ (801ea2c <UTIL_SEQ_Run+0x1e8>)
 801e9ee:	681a      	ldr	r2, [r3, #0]
 801e9f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e9f2:	4013      	ands	r3, r2
 801e9f4:	2b00      	cmp	r3, #0
 801e9f6:	d101      	bne.n	801e9fc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801e9f8:	f7e3 fcac 	bl	8002354 <UTIL_SEQ_Idle>
 801e9fc:	69fb      	ldr	r3, [r7, #28]
 801e9fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea00:	68fb      	ldr	r3, [r7, #12]
 801ea02:	f383 8810 	msr	PRIMASK, r3
}
 801ea06:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801ea08:	f000 f86c 	bl	801eae4 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801ea0c:	4a03      	ldr	r2, [pc, #12]	@ (801ea1c <UTIL_SEQ_Run+0x1d8>)
 801ea0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ea10:	6013      	str	r3, [r2, #0]

  return;
 801ea12:	bf00      	nop
}
 801ea14:	3740      	adds	r7, #64	@ 0x40
 801ea16:	46bd      	mov	sp, r7
 801ea18:	bd80      	pop	{r7, pc}
 801ea1a:	bf00      	nop
 801ea1c:	20000158 	.word	0x20000158
 801ea20:	20002158 	.word	0x20002158
 801ea24:	2000215c 	.word	0x2000215c
 801ea28:	20000154 	.word	0x20000154
 801ea2c:	20002160 	.word	0x20002160
 801ea30:	20002178 	.word	0x20002178
 801ea34:	20002164 	.word	0x20002164
 801ea38:	20002168 	.word	0x20002168

0801ea3c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801ea3c:	b580      	push	{r7, lr}
 801ea3e:	b088      	sub	sp, #32
 801ea40:	af00      	add	r7, sp, #0
 801ea42:	60f8      	str	r0, [r7, #12]
 801ea44:	60b9      	str	r1, [r7, #8]
 801ea46:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ea48:	f3ef 8310 	mrs	r3, PRIMASK
 801ea4c:	617b      	str	r3, [r7, #20]
  return(result);
 801ea4e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801ea50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ea52:	b672      	cpsid	i
}
 801ea54:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801ea56:	68f8      	ldr	r0, [r7, #12]
 801ea58:	f000 f84a 	bl	801eaf0 <SEQ_BitPosition>
 801ea5c:	4603      	mov	r3, r0
 801ea5e:	4619      	mov	r1, r3
 801ea60:	4a06      	ldr	r2, [pc, #24]	@ (801ea7c <UTIL_SEQ_RegTask+0x40>)
 801ea62:	687b      	ldr	r3, [r7, #4]
 801ea64:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ea68:	69fb      	ldr	r3, [r7, #28]
 801ea6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea6c:	69bb      	ldr	r3, [r7, #24]
 801ea6e:	f383 8810 	msr	PRIMASK, r3
}
 801ea72:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801ea74:	bf00      	nop
}
 801ea76:	3720      	adds	r7, #32
 801ea78:	46bd      	mov	sp, r7
 801ea7a:	bd80      	pop	{r7, pc}
 801ea7c:	20002168 	.word	0x20002168

0801ea80 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801ea80:	b480      	push	{r7}
 801ea82:	b087      	sub	sp, #28
 801ea84:	af00      	add	r7, sp, #0
 801ea86:	6078      	str	r0, [r7, #4]
 801ea88:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ea8a:	f3ef 8310 	mrs	r3, PRIMASK
 801ea8e:	60fb      	str	r3, [r7, #12]
  return(result);
 801ea90:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ea92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ea94:	b672      	cpsid	i
}
 801ea96:	bf00      	nop

  TaskSet |= TaskId_bm;
 801ea98:	4b0d      	ldr	r3, [pc, #52]	@ (801ead0 <UTIL_SEQ_SetTask+0x50>)
 801ea9a:	681a      	ldr	r2, [r3, #0]
 801ea9c:	687b      	ldr	r3, [r7, #4]
 801ea9e:	4313      	orrs	r3, r2
 801eaa0:	4a0b      	ldr	r2, [pc, #44]	@ (801ead0 <UTIL_SEQ_SetTask+0x50>)
 801eaa2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801eaa4:	4a0b      	ldr	r2, [pc, #44]	@ (801ead4 <UTIL_SEQ_SetTask+0x54>)
 801eaa6:	683b      	ldr	r3, [r7, #0]
 801eaa8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801eaac:	687b      	ldr	r3, [r7, #4]
 801eaae:	431a      	orrs	r2, r3
 801eab0:	4908      	ldr	r1, [pc, #32]	@ (801ead4 <UTIL_SEQ_SetTask+0x54>)
 801eab2:	683b      	ldr	r3, [r7, #0]
 801eab4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801eab8:	697b      	ldr	r3, [r7, #20]
 801eaba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eabc:	693b      	ldr	r3, [r7, #16]
 801eabe:	f383 8810 	msr	PRIMASK, r3
}
 801eac2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801eac4:	bf00      	nop
}
 801eac6:	371c      	adds	r7, #28
 801eac8:	46bd      	mov	sp, r7
 801eaca:	bc80      	pop	{r7}
 801eacc:	4770      	bx	lr
 801eace:	bf00      	nop
 801ead0:	20002158 	.word	0x20002158
 801ead4:	20002178 	.word	0x20002178

0801ead8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801ead8:	b480      	push	{r7}
 801eada:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801eadc:	bf00      	nop
}
 801eade:	46bd      	mov	sp, r7
 801eae0:	bc80      	pop	{r7}
 801eae2:	4770      	bx	lr

0801eae4 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801eae4:	b480      	push	{r7}
 801eae6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801eae8:	bf00      	nop
}
 801eaea:	46bd      	mov	sp, r7
 801eaec:	bc80      	pop	{r7}
 801eaee:	4770      	bx	lr

0801eaf0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801eaf0:	b480      	push	{r7}
 801eaf2:	b085      	sub	sp, #20
 801eaf4:	af00      	add	r7, sp, #0
 801eaf6:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801eaf8:	2300      	movs	r3, #0
 801eafa:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801eafc:	687b      	ldr	r3, [r7, #4]
 801eafe:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801eb00:	68bb      	ldr	r3, [r7, #8]
 801eb02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801eb06:	d204      	bcs.n	801eb12 <SEQ_BitPosition+0x22>
 801eb08:	2310      	movs	r3, #16
 801eb0a:	73fb      	strb	r3, [r7, #15]
 801eb0c:	68bb      	ldr	r3, [r7, #8]
 801eb0e:	041b      	lsls	r3, r3, #16
 801eb10:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801eb12:	68bb      	ldr	r3, [r7, #8]
 801eb14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801eb18:	d205      	bcs.n	801eb26 <SEQ_BitPosition+0x36>
 801eb1a:	7bfb      	ldrb	r3, [r7, #15]
 801eb1c:	3308      	adds	r3, #8
 801eb1e:	73fb      	strb	r3, [r7, #15]
 801eb20:	68bb      	ldr	r3, [r7, #8]
 801eb22:	021b      	lsls	r3, r3, #8
 801eb24:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801eb26:	68bb      	ldr	r3, [r7, #8]
 801eb28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801eb2c:	d205      	bcs.n	801eb3a <SEQ_BitPosition+0x4a>
 801eb2e:	7bfb      	ldrb	r3, [r7, #15]
 801eb30:	3304      	adds	r3, #4
 801eb32:	73fb      	strb	r3, [r7, #15]
 801eb34:	68bb      	ldr	r3, [r7, #8]
 801eb36:	011b      	lsls	r3, r3, #4
 801eb38:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801eb3a:	68bb      	ldr	r3, [r7, #8]
 801eb3c:	0f1b      	lsrs	r3, r3, #28
 801eb3e:	4a07      	ldr	r2, [pc, #28]	@ (801eb5c <SEQ_BitPosition+0x6c>)
 801eb40:	5cd2      	ldrb	r2, [r2, r3]
 801eb42:	7bfb      	ldrb	r3, [r7, #15]
 801eb44:	4413      	add	r3, r2
 801eb46:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801eb48:	7bfb      	ldrb	r3, [r7, #15]
 801eb4a:	f1c3 031f 	rsb	r3, r3, #31
 801eb4e:	b2db      	uxtb	r3, r3
}
 801eb50:	4618      	mov	r0, r3
 801eb52:	3714      	adds	r7, #20
 801eb54:	46bd      	mov	sp, r7
 801eb56:	bc80      	pop	{r7}
 801eb58:	4770      	bx	lr
 801eb5a:	bf00      	nop
 801eb5c:	080234e4 	.word	0x080234e4

0801eb60 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801eb60:	b580      	push	{r7, lr}
 801eb62:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801eb64:	4b04      	ldr	r3, [pc, #16]	@ (801eb78 <UTIL_TIMER_Init+0x18>)
 801eb66:	2200      	movs	r2, #0
 801eb68:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801eb6a:	4b04      	ldr	r3, [pc, #16]	@ (801eb7c <UTIL_TIMER_Init+0x1c>)
 801eb6c:	681b      	ldr	r3, [r3, #0]
 801eb6e:	4798      	blx	r3
 801eb70:	4603      	mov	r3, r0
}
 801eb72:	4618      	mov	r0, r3
 801eb74:	bd80      	pop	{r7, pc}
 801eb76:	bf00      	nop
 801eb78:	20002180 	.word	0x20002180
 801eb7c:	08022e20 	.word	0x08022e20

0801eb80 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801eb80:	b580      	push	{r7, lr}
 801eb82:	b084      	sub	sp, #16
 801eb84:	af00      	add	r7, sp, #0
 801eb86:	60f8      	str	r0, [r7, #12]
 801eb88:	60b9      	str	r1, [r7, #8]
 801eb8a:	603b      	str	r3, [r7, #0]
 801eb8c:	4613      	mov	r3, r2
 801eb8e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801eb90:	68fb      	ldr	r3, [r7, #12]
 801eb92:	2b00      	cmp	r3, #0
 801eb94:	d023      	beq.n	801ebde <UTIL_TIMER_Create+0x5e>
 801eb96:	683b      	ldr	r3, [r7, #0]
 801eb98:	2b00      	cmp	r3, #0
 801eb9a:	d020      	beq.n	801ebde <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801eb9c:	68fb      	ldr	r3, [r7, #12]
 801eb9e:	2200      	movs	r2, #0
 801eba0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801eba2:	4b11      	ldr	r3, [pc, #68]	@ (801ebe8 <UTIL_TIMER_Create+0x68>)
 801eba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801eba6:	68b8      	ldr	r0, [r7, #8]
 801eba8:	4798      	blx	r3
 801ebaa:	4602      	mov	r2, r0
 801ebac:	68fb      	ldr	r3, [r7, #12]
 801ebae:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801ebb0:	68fb      	ldr	r3, [r7, #12]
 801ebb2:	2200      	movs	r2, #0
 801ebb4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801ebb6:	68fb      	ldr	r3, [r7, #12]
 801ebb8:	2200      	movs	r2, #0
 801ebba:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ebbc:	68fb      	ldr	r3, [r7, #12]
 801ebbe:	2200      	movs	r2, #0
 801ebc0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801ebc2:	68fb      	ldr	r3, [r7, #12]
 801ebc4:	683a      	ldr	r2, [r7, #0]
 801ebc6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801ebc8:	68fb      	ldr	r3, [r7, #12]
 801ebca:	69ba      	ldr	r2, [r7, #24]
 801ebcc:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801ebce:	68fb      	ldr	r3, [r7, #12]
 801ebd0:	79fa      	ldrb	r2, [r7, #7]
 801ebd2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801ebd4:	68fb      	ldr	r3, [r7, #12]
 801ebd6:	2200      	movs	r2, #0
 801ebd8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801ebda:	2300      	movs	r3, #0
 801ebdc:	e000      	b.n	801ebe0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801ebde:	2301      	movs	r3, #1
  }
}
 801ebe0:	4618      	mov	r0, r3
 801ebe2:	3710      	adds	r7, #16
 801ebe4:	46bd      	mov	sp, r7
 801ebe6:	bd80      	pop	{r7, pc}
 801ebe8:	08022e20 	.word	0x08022e20

0801ebec <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801ebec:	b580      	push	{r7, lr}
 801ebee:	b08a      	sub	sp, #40	@ 0x28
 801ebf0:	af00      	add	r7, sp, #0
 801ebf2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ebf4:	2300      	movs	r3, #0
 801ebf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801ebfa:	687b      	ldr	r3, [r7, #4]
 801ebfc:	2b00      	cmp	r3, #0
 801ebfe:	d056      	beq.n	801ecae <UTIL_TIMER_Start+0xc2>
 801ec00:	6878      	ldr	r0, [r7, #4]
 801ec02:	f000 f9a9 	bl	801ef58 <TimerExists>
 801ec06:	4603      	mov	r3, r0
 801ec08:	f083 0301 	eor.w	r3, r3, #1
 801ec0c:	b2db      	uxtb	r3, r3
 801ec0e:	2b00      	cmp	r3, #0
 801ec10:	d04d      	beq.n	801ecae <UTIL_TIMER_Start+0xc2>
 801ec12:	687b      	ldr	r3, [r7, #4]
 801ec14:	7a5b      	ldrb	r3, [r3, #9]
 801ec16:	2b00      	cmp	r3, #0
 801ec18:	d149      	bne.n	801ecae <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ec1a:	f3ef 8310 	mrs	r3, PRIMASK
 801ec1e:	613b      	str	r3, [r7, #16]
  return(result);
 801ec20:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ec22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ec24:	b672      	cpsid	i
}
 801ec26:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801ec28:	687b      	ldr	r3, [r7, #4]
 801ec2a:	685b      	ldr	r3, [r3, #4]
 801ec2c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801ec2e:	4b24      	ldr	r3, [pc, #144]	@ (801ecc0 <UTIL_TIMER_Start+0xd4>)
 801ec30:	6a1b      	ldr	r3, [r3, #32]
 801ec32:	4798      	blx	r3
 801ec34:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801ec36:	6a3a      	ldr	r2, [r7, #32]
 801ec38:	69bb      	ldr	r3, [r7, #24]
 801ec3a:	429a      	cmp	r2, r3
 801ec3c:	d201      	bcs.n	801ec42 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801ec3e:	69bb      	ldr	r3, [r7, #24]
 801ec40:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801ec42:	687b      	ldr	r3, [r7, #4]
 801ec44:	6a3a      	ldr	r2, [r7, #32]
 801ec46:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801ec48:	687b      	ldr	r3, [r7, #4]
 801ec4a:	2200      	movs	r2, #0
 801ec4c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801ec4e:	687b      	ldr	r3, [r7, #4]
 801ec50:	2201      	movs	r2, #1
 801ec52:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ec54:	687b      	ldr	r3, [r7, #4]
 801ec56:	2200      	movs	r2, #0
 801ec58:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801ec5a:	4b1a      	ldr	r3, [pc, #104]	@ (801ecc4 <UTIL_TIMER_Start+0xd8>)
 801ec5c:	681b      	ldr	r3, [r3, #0]
 801ec5e:	2b00      	cmp	r3, #0
 801ec60:	d106      	bne.n	801ec70 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801ec62:	4b17      	ldr	r3, [pc, #92]	@ (801ecc0 <UTIL_TIMER_Start+0xd4>)
 801ec64:	691b      	ldr	r3, [r3, #16]
 801ec66:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801ec68:	6878      	ldr	r0, [r7, #4]
 801ec6a:	f000 f9eb 	bl	801f044 <TimerInsertNewHeadTimer>
 801ec6e:	e017      	b.n	801eca0 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801ec70:	4b13      	ldr	r3, [pc, #76]	@ (801ecc0 <UTIL_TIMER_Start+0xd4>)
 801ec72:	699b      	ldr	r3, [r3, #24]
 801ec74:	4798      	blx	r3
 801ec76:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801ec78:	687b      	ldr	r3, [r7, #4]
 801ec7a:	681a      	ldr	r2, [r3, #0]
 801ec7c:	697b      	ldr	r3, [r7, #20]
 801ec7e:	441a      	add	r2, r3
 801ec80:	687b      	ldr	r3, [r7, #4]
 801ec82:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801ec84:	687b      	ldr	r3, [r7, #4]
 801ec86:	681a      	ldr	r2, [r3, #0]
 801ec88:	4b0e      	ldr	r3, [pc, #56]	@ (801ecc4 <UTIL_TIMER_Start+0xd8>)
 801ec8a:	681b      	ldr	r3, [r3, #0]
 801ec8c:	681b      	ldr	r3, [r3, #0]
 801ec8e:	429a      	cmp	r2, r3
 801ec90:	d203      	bcs.n	801ec9a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801ec92:	6878      	ldr	r0, [r7, #4]
 801ec94:	f000 f9d6 	bl	801f044 <TimerInsertNewHeadTimer>
 801ec98:	e002      	b.n	801eca0 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801ec9a:	6878      	ldr	r0, [r7, #4]
 801ec9c:	f000 f9a2 	bl	801efe4 <TimerInsertTimer>
 801eca0:	69fb      	ldr	r3, [r7, #28]
 801eca2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eca4:	68fb      	ldr	r3, [r7, #12]
 801eca6:	f383 8810 	msr	PRIMASK, r3
}
 801ecaa:	bf00      	nop
  {
 801ecac:	e002      	b.n	801ecb4 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801ecae:	2301      	movs	r3, #1
 801ecb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801ecb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801ecb8:	4618      	mov	r0, r3
 801ecba:	3728      	adds	r7, #40	@ 0x28
 801ecbc:	46bd      	mov	sp, r7
 801ecbe:	bd80      	pop	{r7, pc}
 801ecc0:	08022e20 	.word	0x08022e20
 801ecc4:	20002180 	.word	0x20002180

0801ecc8 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801ecc8:	b580      	push	{r7, lr}
 801ecca:	b088      	sub	sp, #32
 801eccc:	af00      	add	r7, sp, #0
 801ecce:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ecd0:	2300      	movs	r3, #0
 801ecd2:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801ecd4:	687b      	ldr	r3, [r7, #4]
 801ecd6:	2b00      	cmp	r3, #0
 801ecd8:	d05b      	beq.n	801ed92 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ecda:	f3ef 8310 	mrs	r3, PRIMASK
 801ecde:	60fb      	str	r3, [r7, #12]
  return(result);
 801ece0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ece2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ece4:	b672      	cpsid	i
}
 801ece6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801ece8:	4b2d      	ldr	r3, [pc, #180]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ecea:	681b      	ldr	r3, [r3, #0]
 801ecec:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801ecee:	4b2c      	ldr	r3, [pc, #176]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ecf0:	681b      	ldr	r3, [r3, #0]
 801ecf2:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801ecf4:	687b      	ldr	r3, [r7, #4]
 801ecf6:	2201      	movs	r2, #1
 801ecf8:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801ecfa:	4b29      	ldr	r3, [pc, #164]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ecfc:	681b      	ldr	r3, [r3, #0]
 801ecfe:	2b00      	cmp	r3, #0
 801ed00:	d041      	beq.n	801ed86 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801ed02:	687b      	ldr	r3, [r7, #4]
 801ed04:	2200      	movs	r2, #0
 801ed06:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801ed08:	4b25      	ldr	r3, [pc, #148]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed0a:	681b      	ldr	r3, [r3, #0]
 801ed0c:	687a      	ldr	r2, [r7, #4]
 801ed0e:	429a      	cmp	r2, r3
 801ed10:	d134      	bne.n	801ed7c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801ed12:	4b23      	ldr	r3, [pc, #140]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed14:	681b      	ldr	r3, [r3, #0]
 801ed16:	2200      	movs	r2, #0
 801ed18:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801ed1a:	4b21      	ldr	r3, [pc, #132]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed1c:	681b      	ldr	r3, [r3, #0]
 801ed1e:	695b      	ldr	r3, [r3, #20]
 801ed20:	2b00      	cmp	r3, #0
 801ed22:	d00a      	beq.n	801ed3a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801ed24:	4b1e      	ldr	r3, [pc, #120]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed26:	681b      	ldr	r3, [r3, #0]
 801ed28:	695b      	ldr	r3, [r3, #20]
 801ed2a:	4a1d      	ldr	r2, [pc, #116]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed2c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801ed2e:	4b1c      	ldr	r3, [pc, #112]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed30:	681b      	ldr	r3, [r3, #0]
 801ed32:	4618      	mov	r0, r3
 801ed34:	f000 f92c 	bl	801ef90 <TimerSetTimeout>
 801ed38:	e023      	b.n	801ed82 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801ed3a:	4b1a      	ldr	r3, [pc, #104]	@ (801eda4 <UTIL_TIMER_Stop+0xdc>)
 801ed3c:	68db      	ldr	r3, [r3, #12]
 801ed3e:	4798      	blx	r3
            TimerListHead = NULL;
 801ed40:	4b17      	ldr	r3, [pc, #92]	@ (801eda0 <UTIL_TIMER_Stop+0xd8>)
 801ed42:	2200      	movs	r2, #0
 801ed44:	601a      	str	r2, [r3, #0]
 801ed46:	e01c      	b.n	801ed82 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801ed48:	697a      	ldr	r2, [r7, #20]
 801ed4a:	687b      	ldr	r3, [r7, #4]
 801ed4c:	429a      	cmp	r2, r3
 801ed4e:	d110      	bne.n	801ed72 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801ed50:	697b      	ldr	r3, [r7, #20]
 801ed52:	695b      	ldr	r3, [r3, #20]
 801ed54:	2b00      	cmp	r3, #0
 801ed56:	d006      	beq.n	801ed66 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801ed58:	697b      	ldr	r3, [r7, #20]
 801ed5a:	695b      	ldr	r3, [r3, #20]
 801ed5c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ed5e:	69bb      	ldr	r3, [r7, #24]
 801ed60:	697a      	ldr	r2, [r7, #20]
 801ed62:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801ed64:	e00d      	b.n	801ed82 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801ed66:	2300      	movs	r3, #0
 801ed68:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801ed6a:	69bb      	ldr	r3, [r7, #24]
 801ed6c:	697a      	ldr	r2, [r7, #20]
 801ed6e:	615a      	str	r2, [r3, #20]
            break;
 801ed70:	e007      	b.n	801ed82 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801ed72:	697b      	ldr	r3, [r7, #20]
 801ed74:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801ed76:	697b      	ldr	r3, [r7, #20]
 801ed78:	695b      	ldr	r3, [r3, #20]
 801ed7a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801ed7c:	697b      	ldr	r3, [r7, #20]
 801ed7e:	2b00      	cmp	r3, #0
 801ed80:	d1e2      	bne.n	801ed48 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801ed82:	2300      	movs	r3, #0
 801ed84:	77fb      	strb	r3, [r7, #31]
 801ed86:	693b      	ldr	r3, [r7, #16]
 801ed88:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ed8a:	68bb      	ldr	r3, [r7, #8]
 801ed8c:	f383 8810 	msr	PRIMASK, r3
}
 801ed90:	e001      	b.n	801ed96 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801ed92:	2301      	movs	r3, #1
 801ed94:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801ed96:	7ffb      	ldrb	r3, [r7, #31]
}
 801ed98:	4618      	mov	r0, r3
 801ed9a:	3720      	adds	r7, #32
 801ed9c:	46bd      	mov	sp, r7
 801ed9e:	bd80      	pop	{r7, pc}
 801eda0:	20002180 	.word	0x20002180
 801eda4:	08022e20 	.word	0x08022e20

0801eda8 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801eda8:	b580      	push	{r7, lr}
 801edaa:	b084      	sub	sp, #16
 801edac:	af00      	add	r7, sp, #0
 801edae:	6078      	str	r0, [r7, #4]
 801edb0:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801edb2:	2300      	movs	r3, #0
 801edb4:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801edb6:	687b      	ldr	r3, [r7, #4]
 801edb8:	2b00      	cmp	r3, #0
 801edba:	d102      	bne.n	801edc2 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801edbc:	2301      	movs	r3, #1
 801edbe:	73fb      	strb	r3, [r7, #15]
 801edc0:	e014      	b.n	801edec <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801edc2:	4b0d      	ldr	r3, [pc, #52]	@ (801edf8 <UTIL_TIMER_SetPeriod+0x50>)
 801edc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801edc6:	6838      	ldr	r0, [r7, #0]
 801edc8:	4798      	blx	r3
 801edca:	4602      	mov	r2, r0
 801edcc:	687b      	ldr	r3, [r7, #4]
 801edce:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801edd0:	6878      	ldr	r0, [r7, #4]
 801edd2:	f000 f8c1 	bl	801ef58 <TimerExists>
 801edd6:	4603      	mov	r3, r0
 801edd8:	2b00      	cmp	r3, #0
 801edda:	d007      	beq.n	801edec <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801eddc:	6878      	ldr	r0, [r7, #4]
 801edde:	f7ff ff73 	bl	801ecc8 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801ede2:	6878      	ldr	r0, [r7, #4]
 801ede4:	f7ff ff02 	bl	801ebec <UTIL_TIMER_Start>
 801ede8:	4603      	mov	r3, r0
 801edea:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801edec:	7bfb      	ldrb	r3, [r7, #15]
}
 801edee:	4618      	mov	r0, r3
 801edf0:	3710      	adds	r7, #16
 801edf2:	46bd      	mov	sp, r7
 801edf4:	bd80      	pop	{r7, pc}
 801edf6:	bf00      	nop
 801edf8:	08022e20 	.word	0x08022e20

0801edfc <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801edfc:	b590      	push	{r4, r7, lr}
 801edfe:	b089      	sub	sp, #36	@ 0x24
 801ee00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ee02:	f3ef 8310 	mrs	r3, PRIMASK
 801ee06:	60bb      	str	r3, [r7, #8]
  return(result);
 801ee08:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ee0a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801ee0c:	b672      	cpsid	i
}
 801ee0e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801ee10:	4b38      	ldr	r3, [pc, #224]	@ (801eef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ee12:	695b      	ldr	r3, [r3, #20]
 801ee14:	4798      	blx	r3
 801ee16:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801ee18:	4b36      	ldr	r3, [pc, #216]	@ (801eef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ee1a:	691b      	ldr	r3, [r3, #16]
 801ee1c:	4798      	blx	r3
 801ee1e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801ee20:	693a      	ldr	r2, [r7, #16]
 801ee22:	697b      	ldr	r3, [r7, #20]
 801ee24:	1ad3      	subs	r3, r2, r3
 801ee26:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801ee28:	4b33      	ldr	r3, [pc, #204]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ee2a:	681b      	ldr	r3, [r3, #0]
 801ee2c:	2b00      	cmp	r3, #0
 801ee2e:	d037      	beq.n	801eea0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801ee30:	4b31      	ldr	r3, [pc, #196]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ee32:	681b      	ldr	r3, [r3, #0]
 801ee34:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801ee36:	69fb      	ldr	r3, [r7, #28]
 801ee38:	681b      	ldr	r3, [r3, #0]
 801ee3a:	68fa      	ldr	r2, [r7, #12]
 801ee3c:	429a      	cmp	r2, r3
 801ee3e:	d206      	bcs.n	801ee4e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801ee40:	69fb      	ldr	r3, [r7, #28]
 801ee42:	681a      	ldr	r2, [r3, #0]
 801ee44:	68fb      	ldr	r3, [r7, #12]
 801ee46:	1ad2      	subs	r2, r2, r3
 801ee48:	69fb      	ldr	r3, [r7, #28]
 801ee4a:	601a      	str	r2, [r3, #0]
 801ee4c:	e002      	b.n	801ee54 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801ee4e:	69fb      	ldr	r3, [r7, #28]
 801ee50:	2200      	movs	r2, #0
 801ee52:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801ee54:	69fb      	ldr	r3, [r7, #28]
 801ee56:	695b      	ldr	r3, [r3, #20]
 801ee58:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801ee5a:	69fb      	ldr	r3, [r7, #28]
 801ee5c:	2b00      	cmp	r3, #0
 801ee5e:	d1ea      	bne.n	801ee36 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801ee60:	e01e      	b.n	801eea0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801ee62:	4b25      	ldr	r3, [pc, #148]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ee64:	681b      	ldr	r3, [r3, #0]
 801ee66:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801ee68:	4b23      	ldr	r3, [pc, #140]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ee6a:	681b      	ldr	r3, [r3, #0]
 801ee6c:	695b      	ldr	r3, [r3, #20]
 801ee6e:	4a22      	ldr	r2, [pc, #136]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ee70:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801ee72:	69fb      	ldr	r3, [r7, #28]
 801ee74:	2200      	movs	r2, #0
 801ee76:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801ee78:	69fb      	ldr	r3, [r7, #28]
 801ee7a:	2200      	movs	r2, #0
 801ee7c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801ee7e:	69fb      	ldr	r3, [r7, #28]
 801ee80:	68db      	ldr	r3, [r3, #12]
 801ee82:	69fa      	ldr	r2, [r7, #28]
 801ee84:	6912      	ldr	r2, [r2, #16]
 801ee86:	4610      	mov	r0, r2
 801ee88:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801ee8a:	69fb      	ldr	r3, [r7, #28]
 801ee8c:	7adb      	ldrb	r3, [r3, #11]
 801ee8e:	2b01      	cmp	r3, #1
 801ee90:	d106      	bne.n	801eea0 <UTIL_TIMER_IRQ_Handler+0xa4>
 801ee92:	69fb      	ldr	r3, [r7, #28]
 801ee94:	7a9b      	ldrb	r3, [r3, #10]
 801ee96:	2b00      	cmp	r3, #0
 801ee98:	d102      	bne.n	801eea0 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801ee9a:	69f8      	ldr	r0, [r7, #28]
 801ee9c:	f7ff fea6 	bl	801ebec <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801eea0:	4b15      	ldr	r3, [pc, #84]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eea2:	681b      	ldr	r3, [r3, #0]
 801eea4:	2b00      	cmp	r3, #0
 801eea6:	d00d      	beq.n	801eec4 <UTIL_TIMER_IRQ_Handler+0xc8>
 801eea8:	4b13      	ldr	r3, [pc, #76]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eeaa:	681b      	ldr	r3, [r3, #0]
 801eeac:	681b      	ldr	r3, [r3, #0]
 801eeae:	2b00      	cmp	r3, #0
 801eeb0:	d0d7      	beq.n	801ee62 <UTIL_TIMER_IRQ_Handler+0x66>
 801eeb2:	4b11      	ldr	r3, [pc, #68]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eeb4:	681b      	ldr	r3, [r3, #0]
 801eeb6:	681c      	ldr	r4, [r3, #0]
 801eeb8:	4b0e      	ldr	r3, [pc, #56]	@ (801eef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801eeba:	699b      	ldr	r3, [r3, #24]
 801eebc:	4798      	blx	r3
 801eebe:	4603      	mov	r3, r0
 801eec0:	429c      	cmp	r4, r3
 801eec2:	d3ce      	bcc.n	801ee62 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801eec4:	4b0c      	ldr	r3, [pc, #48]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eec6:	681b      	ldr	r3, [r3, #0]
 801eec8:	2b00      	cmp	r3, #0
 801eeca:	d009      	beq.n	801eee0 <UTIL_TIMER_IRQ_Handler+0xe4>
 801eecc:	4b0a      	ldr	r3, [pc, #40]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eece:	681b      	ldr	r3, [r3, #0]
 801eed0:	7a1b      	ldrb	r3, [r3, #8]
 801eed2:	2b00      	cmp	r3, #0
 801eed4:	d104      	bne.n	801eee0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801eed6:	4b08      	ldr	r3, [pc, #32]	@ (801eef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801eed8:	681b      	ldr	r3, [r3, #0]
 801eeda:	4618      	mov	r0, r3
 801eedc:	f000 f858 	bl	801ef90 <TimerSetTimeout>
 801eee0:	69bb      	ldr	r3, [r7, #24]
 801eee2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eee4:	687b      	ldr	r3, [r7, #4]
 801eee6:	f383 8810 	msr	PRIMASK, r3
}
 801eeea:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801eeec:	bf00      	nop
 801eeee:	3724      	adds	r7, #36	@ 0x24
 801eef0:	46bd      	mov	sp, r7
 801eef2:	bd90      	pop	{r4, r7, pc}
 801eef4:	08022e20 	.word	0x08022e20
 801eef8:	20002180 	.word	0x20002180

0801eefc <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801eefc:	b580      	push	{r7, lr}
 801eefe:	b082      	sub	sp, #8
 801ef00:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801ef02:	4b06      	ldr	r3, [pc, #24]	@ (801ef1c <UTIL_TIMER_GetCurrentTime+0x20>)
 801ef04:	69db      	ldr	r3, [r3, #28]
 801ef06:	4798      	blx	r3
 801ef08:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801ef0a:	4b04      	ldr	r3, [pc, #16]	@ (801ef1c <UTIL_TIMER_GetCurrentTime+0x20>)
 801ef0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ef0e:	6878      	ldr	r0, [r7, #4]
 801ef10:	4798      	blx	r3
 801ef12:	4603      	mov	r3, r0
}
 801ef14:	4618      	mov	r0, r3
 801ef16:	3708      	adds	r7, #8
 801ef18:	46bd      	mov	sp, r7
 801ef1a:	bd80      	pop	{r7, pc}
 801ef1c:	08022e20 	.word	0x08022e20

0801ef20 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801ef20:	b580      	push	{r7, lr}
 801ef22:	b084      	sub	sp, #16
 801ef24:	af00      	add	r7, sp, #0
 801ef26:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801ef28:	4b0a      	ldr	r3, [pc, #40]	@ (801ef54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801ef2a:	69db      	ldr	r3, [r3, #28]
 801ef2c:	4798      	blx	r3
 801ef2e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801ef30:	4b08      	ldr	r3, [pc, #32]	@ (801ef54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801ef32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ef34:	6878      	ldr	r0, [r7, #4]
 801ef36:	4798      	blx	r3
 801ef38:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801ef3a:	4b06      	ldr	r3, [pc, #24]	@ (801ef54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801ef3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ef3e:	68f9      	ldr	r1, [r7, #12]
 801ef40:	68ba      	ldr	r2, [r7, #8]
 801ef42:	1a8a      	subs	r2, r1, r2
 801ef44:	4610      	mov	r0, r2
 801ef46:	4798      	blx	r3
 801ef48:	4603      	mov	r3, r0
}
 801ef4a:	4618      	mov	r0, r3
 801ef4c:	3710      	adds	r7, #16
 801ef4e:	46bd      	mov	sp, r7
 801ef50:	bd80      	pop	{r7, pc}
 801ef52:	bf00      	nop
 801ef54:	08022e20 	.word	0x08022e20

0801ef58 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801ef58:	b480      	push	{r7}
 801ef5a:	b085      	sub	sp, #20
 801ef5c:	af00      	add	r7, sp, #0
 801ef5e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ef60:	4b0a      	ldr	r3, [pc, #40]	@ (801ef8c <TimerExists+0x34>)
 801ef62:	681b      	ldr	r3, [r3, #0]
 801ef64:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801ef66:	e008      	b.n	801ef7a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801ef68:	68fa      	ldr	r2, [r7, #12]
 801ef6a:	687b      	ldr	r3, [r7, #4]
 801ef6c:	429a      	cmp	r2, r3
 801ef6e:	d101      	bne.n	801ef74 <TimerExists+0x1c>
    {
      return true;
 801ef70:	2301      	movs	r3, #1
 801ef72:	e006      	b.n	801ef82 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801ef74:	68fb      	ldr	r3, [r7, #12]
 801ef76:	695b      	ldr	r3, [r3, #20]
 801ef78:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801ef7a:	68fb      	ldr	r3, [r7, #12]
 801ef7c:	2b00      	cmp	r3, #0
 801ef7e:	d1f3      	bne.n	801ef68 <TimerExists+0x10>
  }
  return false;
 801ef80:	2300      	movs	r3, #0
}
 801ef82:	4618      	mov	r0, r3
 801ef84:	3714      	adds	r7, #20
 801ef86:	46bd      	mov	sp, r7
 801ef88:	bc80      	pop	{r7}
 801ef8a:	4770      	bx	lr
 801ef8c:	20002180 	.word	0x20002180

0801ef90 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801ef90:	b590      	push	{r4, r7, lr}
 801ef92:	b085      	sub	sp, #20
 801ef94:	af00      	add	r7, sp, #0
 801ef96:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801ef98:	4b11      	ldr	r3, [pc, #68]	@ (801efe0 <TimerSetTimeout+0x50>)
 801ef9a:	6a1b      	ldr	r3, [r3, #32]
 801ef9c:	4798      	blx	r3
 801ef9e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801efa0:	687b      	ldr	r3, [r7, #4]
 801efa2:	2201      	movs	r2, #1
 801efa4:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801efa6:	687b      	ldr	r3, [r7, #4]
 801efa8:	681c      	ldr	r4, [r3, #0]
 801efaa:	4b0d      	ldr	r3, [pc, #52]	@ (801efe0 <TimerSetTimeout+0x50>)
 801efac:	699b      	ldr	r3, [r3, #24]
 801efae:	4798      	blx	r3
 801efb0:	4602      	mov	r2, r0
 801efb2:	68fb      	ldr	r3, [r7, #12]
 801efb4:	4413      	add	r3, r2
 801efb6:	429c      	cmp	r4, r3
 801efb8:	d207      	bcs.n	801efca <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801efba:	4b09      	ldr	r3, [pc, #36]	@ (801efe0 <TimerSetTimeout+0x50>)
 801efbc:	699b      	ldr	r3, [r3, #24]
 801efbe:	4798      	blx	r3
 801efc0:	4602      	mov	r2, r0
 801efc2:	68fb      	ldr	r3, [r7, #12]
 801efc4:	441a      	add	r2, r3
 801efc6:	687b      	ldr	r3, [r7, #4]
 801efc8:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801efca:	4b05      	ldr	r3, [pc, #20]	@ (801efe0 <TimerSetTimeout+0x50>)
 801efcc:	689b      	ldr	r3, [r3, #8]
 801efce:	687a      	ldr	r2, [r7, #4]
 801efd0:	6812      	ldr	r2, [r2, #0]
 801efd2:	4610      	mov	r0, r2
 801efd4:	4798      	blx	r3
}
 801efd6:	bf00      	nop
 801efd8:	3714      	adds	r7, #20
 801efda:	46bd      	mov	sp, r7
 801efdc:	bd90      	pop	{r4, r7, pc}
 801efde:	bf00      	nop
 801efe0:	08022e20 	.word	0x08022e20

0801efe4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801efe4:	b480      	push	{r7}
 801efe6:	b085      	sub	sp, #20
 801efe8:	af00      	add	r7, sp, #0
 801efea:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801efec:	4b14      	ldr	r3, [pc, #80]	@ (801f040 <TimerInsertTimer+0x5c>)
 801efee:	681b      	ldr	r3, [r3, #0]
 801eff0:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801eff2:	4b13      	ldr	r3, [pc, #76]	@ (801f040 <TimerInsertTimer+0x5c>)
 801eff4:	681b      	ldr	r3, [r3, #0]
 801eff6:	695b      	ldr	r3, [r3, #20]
 801eff8:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801effa:	e012      	b.n	801f022 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801effc:	687b      	ldr	r3, [r7, #4]
 801effe:	681a      	ldr	r2, [r3, #0]
 801f000:	68bb      	ldr	r3, [r7, #8]
 801f002:	681b      	ldr	r3, [r3, #0]
 801f004:	429a      	cmp	r2, r3
 801f006:	d905      	bls.n	801f014 <TimerInsertTimer+0x30>
    {
        cur = next;
 801f008:	68bb      	ldr	r3, [r7, #8]
 801f00a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801f00c:	68bb      	ldr	r3, [r7, #8]
 801f00e:	695b      	ldr	r3, [r3, #20]
 801f010:	60bb      	str	r3, [r7, #8]
 801f012:	e006      	b.n	801f022 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801f014:	68fb      	ldr	r3, [r7, #12]
 801f016:	687a      	ldr	r2, [r7, #4]
 801f018:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801f01a:	687b      	ldr	r3, [r7, #4]
 801f01c:	68ba      	ldr	r2, [r7, #8]
 801f01e:	615a      	str	r2, [r3, #20]
        return;
 801f020:	e009      	b.n	801f036 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801f022:	68fb      	ldr	r3, [r7, #12]
 801f024:	695b      	ldr	r3, [r3, #20]
 801f026:	2b00      	cmp	r3, #0
 801f028:	d1e8      	bne.n	801effc <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801f02a:	68fb      	ldr	r3, [r7, #12]
 801f02c:	687a      	ldr	r2, [r7, #4]
 801f02e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801f030:	687b      	ldr	r3, [r7, #4]
 801f032:	2200      	movs	r2, #0
 801f034:	615a      	str	r2, [r3, #20]
}
 801f036:	3714      	adds	r7, #20
 801f038:	46bd      	mov	sp, r7
 801f03a:	bc80      	pop	{r7}
 801f03c:	4770      	bx	lr
 801f03e:	bf00      	nop
 801f040:	20002180 	.word	0x20002180

0801f044 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801f044:	b580      	push	{r7, lr}
 801f046:	b084      	sub	sp, #16
 801f048:	af00      	add	r7, sp, #0
 801f04a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f04c:	4b0b      	ldr	r3, [pc, #44]	@ (801f07c <TimerInsertNewHeadTimer+0x38>)
 801f04e:	681b      	ldr	r3, [r3, #0]
 801f050:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801f052:	68fb      	ldr	r3, [r7, #12]
 801f054:	2b00      	cmp	r3, #0
 801f056:	d002      	beq.n	801f05e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801f058:	68fb      	ldr	r3, [r7, #12]
 801f05a:	2200      	movs	r2, #0
 801f05c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801f05e:	687b      	ldr	r3, [r7, #4]
 801f060:	68fa      	ldr	r2, [r7, #12]
 801f062:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801f064:	4a05      	ldr	r2, [pc, #20]	@ (801f07c <TimerInsertNewHeadTimer+0x38>)
 801f066:	687b      	ldr	r3, [r7, #4]
 801f068:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801f06a:	4b04      	ldr	r3, [pc, #16]	@ (801f07c <TimerInsertNewHeadTimer+0x38>)
 801f06c:	681b      	ldr	r3, [r3, #0]
 801f06e:	4618      	mov	r0, r3
 801f070:	f7ff ff8e 	bl	801ef90 <TimerSetTimeout>
}
 801f074:	bf00      	nop
 801f076:	3710      	adds	r7, #16
 801f078:	46bd      	mov	sp, r7
 801f07a:	bd80      	pop	{r7, pc}
 801f07c:	20002180 	.word	0x20002180

0801f080 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801f080:	b580      	push	{r7, lr}
 801f082:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801f084:	2218      	movs	r2, #24
 801f086:	2100      	movs	r1, #0
 801f088:	4807      	ldr	r0, [pc, #28]	@ (801f0a8 <UTIL_ADV_TRACE_Init+0x28>)
 801f08a:	f7ff f862 	bl	801e152 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801f08e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801f092:	2100      	movs	r1, #0
 801f094:	4805      	ldr	r0, [pc, #20]	@ (801f0ac <UTIL_ADV_TRACE_Init+0x2c>)
 801f096:	f7ff f85c 	bl	801e152 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801f09a:	4b05      	ldr	r3, [pc, #20]	@ (801f0b0 <UTIL_ADV_TRACE_Init+0x30>)
 801f09c:	681b      	ldr	r3, [r3, #0]
 801f09e:	4805      	ldr	r0, [pc, #20]	@ (801f0b4 <UTIL_ADV_TRACE_Init+0x34>)
 801f0a0:	4798      	blx	r3
 801f0a2:	4603      	mov	r3, r0
}
 801f0a4:	4618      	mov	r0, r3
 801f0a6:	bd80      	pop	{r7, pc}
 801f0a8:	20002184 	.word	0x20002184
 801f0ac:	2000219c 	.word	0x2000219c
 801f0b0:	08022e60 	.word	0x08022e60
 801f0b4:	0801f321 	.word	0x0801f321

0801f0b8 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801f0b8:	b480      	push	{r7}
 801f0ba:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f0bc:	4b06      	ldr	r3, [pc, #24]	@ (801f0d8 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f0be:	8a5a      	ldrh	r2, [r3, #18]
 801f0c0:	4b05      	ldr	r3, [pc, #20]	@ (801f0d8 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f0c2:	8a1b      	ldrh	r3, [r3, #16]
 801f0c4:	429a      	cmp	r2, r3
 801f0c6:	d101      	bne.n	801f0cc <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801f0c8:	2301      	movs	r3, #1
 801f0ca:	e000      	b.n	801f0ce <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801f0cc:	2300      	movs	r3, #0
}
 801f0ce:	4618      	mov	r0, r3
 801f0d0:	46bd      	mov	sp, r7
 801f0d2:	bc80      	pop	{r7}
 801f0d4:	4770      	bx	lr
 801f0d6:	bf00      	nop
 801f0d8:	20002184 	.word	0x20002184

0801f0dc <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801f0dc:	b408      	push	{r3}
 801f0de:	b580      	push	{r7, lr}
 801f0e0:	b08d      	sub	sp, #52	@ 0x34
 801f0e2:	af00      	add	r7, sp, #0
 801f0e4:	60f8      	str	r0, [r7, #12]
 801f0e6:	60b9      	str	r1, [r7, #8]
 801f0e8:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801f0ea:	2300      	movs	r3, #0
 801f0ec:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801f0ee:	2300      	movs	r3, #0
 801f0f0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801f0f2:	4b37      	ldr	r3, [pc, #220]	@ (801f1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f0f4:	7a1b      	ldrb	r3, [r3, #8]
 801f0f6:	461a      	mov	r2, r3
 801f0f8:	68fb      	ldr	r3, [r7, #12]
 801f0fa:	4293      	cmp	r3, r2
 801f0fc:	d902      	bls.n	801f104 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801f0fe:	f06f 0304 	mvn.w	r3, #4
 801f102:	e05e      	b.n	801f1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801f104:	4b32      	ldr	r3, [pc, #200]	@ (801f1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f106:	68da      	ldr	r2, [r3, #12]
 801f108:	68bb      	ldr	r3, [r7, #8]
 801f10a:	4013      	ands	r3, r2
 801f10c:	68ba      	ldr	r2, [r7, #8]
 801f10e:	429a      	cmp	r2, r3
 801f110:	d002      	beq.n	801f118 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801f112:	f06f 0305 	mvn.w	r3, #5
 801f116:	e054      	b.n	801f1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801f118:	4b2d      	ldr	r3, [pc, #180]	@ (801f1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f11a:	685b      	ldr	r3, [r3, #4]
 801f11c:	2b00      	cmp	r3, #0
 801f11e:	d00a      	beq.n	801f136 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801f120:	687b      	ldr	r3, [r7, #4]
 801f122:	2b00      	cmp	r3, #0
 801f124:	d007      	beq.n	801f136 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801f126:	4b2a      	ldr	r3, [pc, #168]	@ (801f1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f128:	685b      	ldr	r3, [r3, #4]
 801f12a:	f107 0116 	add.w	r1, r7, #22
 801f12e:	f107 0218 	add.w	r2, r7, #24
 801f132:	4610      	mov	r0, r2
 801f134:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801f136:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801f13a:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f13e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f140:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f144:	4823      	ldr	r0, [pc, #140]	@ (801f1d4 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801f146:	f7ff fa2b 	bl	801e5a0 <tiny_vsnprintf_like>
 801f14a:	4603      	mov	r3, r0
 801f14c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801f14e:	f000 f9f1 	bl	801f534 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801f152:	8afa      	ldrh	r2, [r7, #22]
 801f154:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801f156:	4413      	add	r3, r2
 801f158:	b29b      	uxth	r3, r3
 801f15a:	f107 0214 	add.w	r2, r7, #20
 801f15e:	4611      	mov	r1, r2
 801f160:	4618      	mov	r0, r3
 801f162:	f000 f969 	bl	801f438 <TRACE_AllocateBufer>
 801f166:	4603      	mov	r3, r0
 801f168:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f16c:	d025      	beq.n	801f1ba <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801f16e:	2300      	movs	r3, #0
 801f170:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f172:	e00e      	b.n	801f192 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801f174:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f176:	8aba      	ldrh	r2, [r7, #20]
 801f178:	3330      	adds	r3, #48	@ 0x30
 801f17a:	443b      	add	r3, r7
 801f17c:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801f180:	4b15      	ldr	r3, [pc, #84]	@ (801f1d8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f182:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801f184:	8abb      	ldrh	r3, [r7, #20]
 801f186:	3301      	adds	r3, #1
 801f188:	b29b      	uxth	r3, r3
 801f18a:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801f18c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f18e:	3301      	adds	r3, #1
 801f190:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f192:	8afb      	ldrh	r3, [r7, #22]
 801f194:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801f196:	429a      	cmp	r2, r3
 801f198:	d3ec      	bcc.n	801f174 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f19a:	8abb      	ldrh	r3, [r7, #20]
 801f19c:	461a      	mov	r2, r3
 801f19e:	4b0e      	ldr	r3, [pc, #56]	@ (801f1d8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f1a0:	18d0      	adds	r0, r2, r3
 801f1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f1a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f1a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f1aa:	f7ff f9f9 	bl	801e5a0 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801f1ae:	f000 f9df 	bl	801f570 <TRACE_UnLock>

    return TRACE_Send();
 801f1b2:	f000 f831 	bl	801f218 <TRACE_Send>
 801f1b6:	4603      	mov	r3, r0
 801f1b8:	e003      	b.n	801f1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801f1ba:	f000 f9d9 	bl	801f570 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801f1be:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801f1c2:	4618      	mov	r0, r3
 801f1c4:	3734      	adds	r7, #52	@ 0x34
 801f1c6:	46bd      	mov	sp, r7
 801f1c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801f1cc:	b001      	add	sp, #4
 801f1ce:	4770      	bx	lr
 801f1d0:	20002184 	.word	0x20002184
 801f1d4:	2000259c 	.word	0x2000259c
 801f1d8:	2000219c 	.word	0x2000219c

0801f1dc <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801f1dc:	b480      	push	{r7}
 801f1de:	b083      	sub	sp, #12
 801f1e0:	af00      	add	r7, sp, #0
 801f1e2:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801f1e4:	4a03      	ldr	r2, [pc, #12]	@ (801f1f4 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801f1e6:	687b      	ldr	r3, [r7, #4]
 801f1e8:	6053      	str	r3, [r2, #4]
}
 801f1ea:	bf00      	nop
 801f1ec:	370c      	adds	r7, #12
 801f1ee:	46bd      	mov	sp, r7
 801f1f0:	bc80      	pop	{r7}
 801f1f2:	4770      	bx	lr
 801f1f4:	20002184 	.word	0x20002184

0801f1f8 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801f1f8:	b480      	push	{r7}
 801f1fa:	b083      	sub	sp, #12
 801f1fc:	af00      	add	r7, sp, #0
 801f1fe:	4603      	mov	r3, r0
 801f200:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801f202:	4a04      	ldr	r2, [pc, #16]	@ (801f214 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801f204:	79fb      	ldrb	r3, [r7, #7]
 801f206:	7213      	strb	r3, [r2, #8]
}
 801f208:	bf00      	nop
 801f20a:	370c      	adds	r7, #12
 801f20c:	46bd      	mov	sp, r7
 801f20e:	bc80      	pop	{r7}
 801f210:	4770      	bx	lr
 801f212:	bf00      	nop
 801f214:	20002184 	.word	0x20002184

0801f218 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801f218:	b580      	push	{r7, lr}
 801f21a:	b088      	sub	sp, #32
 801f21c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801f21e:	2300      	movs	r3, #0
 801f220:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801f222:	2300      	movs	r3, #0
 801f224:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f226:	f3ef 8310 	mrs	r3, PRIMASK
 801f22a:	613b      	str	r3, [r7, #16]
  return(result);
 801f22c:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f22e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f230:	b672      	cpsid	i
}
 801f232:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801f234:	f000 f9ba 	bl	801f5ac <TRACE_IsLocked>
 801f238:	4603      	mov	r3, r0
 801f23a:	2b00      	cmp	r3, #0
 801f23c:	d15d      	bne.n	801f2fa <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801f23e:	f000 f979 	bl	801f534 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801f242:	4b34      	ldr	r3, [pc, #208]	@ (801f314 <TRACE_Send+0xfc>)
 801f244:	8a1a      	ldrh	r2, [r3, #16]
 801f246:	4b33      	ldr	r3, [pc, #204]	@ (801f314 <TRACE_Send+0xfc>)
 801f248:	8a5b      	ldrh	r3, [r3, #18]
 801f24a:	429a      	cmp	r2, r3
 801f24c:	d04d      	beq.n	801f2ea <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f24e:	4b31      	ldr	r3, [pc, #196]	@ (801f314 <TRACE_Send+0xfc>)
 801f250:	789b      	ldrb	r3, [r3, #2]
 801f252:	2b01      	cmp	r3, #1
 801f254:	d117      	bne.n	801f286 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801f256:	4b2f      	ldr	r3, [pc, #188]	@ (801f314 <TRACE_Send+0xfc>)
 801f258:	881a      	ldrh	r2, [r3, #0]
 801f25a:	4b2e      	ldr	r3, [pc, #184]	@ (801f314 <TRACE_Send+0xfc>)
 801f25c:	8a1b      	ldrh	r3, [r3, #16]
 801f25e:	1ad3      	subs	r3, r2, r3
 801f260:	b29a      	uxth	r2, r3
 801f262:	4b2c      	ldr	r3, [pc, #176]	@ (801f314 <TRACE_Send+0xfc>)
 801f264:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f266:	4b2b      	ldr	r3, [pc, #172]	@ (801f314 <TRACE_Send+0xfc>)
 801f268:	2202      	movs	r2, #2
 801f26a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f26c:	4b29      	ldr	r3, [pc, #164]	@ (801f314 <TRACE_Send+0xfc>)
 801f26e:	2200      	movs	r2, #0
 801f270:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f272:	4b28      	ldr	r3, [pc, #160]	@ (801f314 <TRACE_Send+0xfc>)
 801f274:	8a9b      	ldrh	r3, [r3, #20]
 801f276:	2b00      	cmp	r3, #0
 801f278:	d105      	bne.n	801f286 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f27a:	4b26      	ldr	r3, [pc, #152]	@ (801f314 <TRACE_Send+0xfc>)
 801f27c:	2200      	movs	r2, #0
 801f27e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f280:	4b24      	ldr	r3, [pc, #144]	@ (801f314 <TRACE_Send+0xfc>)
 801f282:	2200      	movs	r2, #0
 801f284:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f286:	4b23      	ldr	r3, [pc, #140]	@ (801f314 <TRACE_Send+0xfc>)
 801f288:	789b      	ldrb	r3, [r3, #2]
 801f28a:	2b00      	cmp	r3, #0
 801f28c:	d115      	bne.n	801f2ba <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f28e:	4b21      	ldr	r3, [pc, #132]	@ (801f314 <TRACE_Send+0xfc>)
 801f290:	8a5a      	ldrh	r2, [r3, #18]
 801f292:	4b20      	ldr	r3, [pc, #128]	@ (801f314 <TRACE_Send+0xfc>)
 801f294:	8a1b      	ldrh	r3, [r3, #16]
 801f296:	429a      	cmp	r2, r3
 801f298:	d908      	bls.n	801f2ac <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f29a:	4b1e      	ldr	r3, [pc, #120]	@ (801f314 <TRACE_Send+0xfc>)
 801f29c:	8a5a      	ldrh	r2, [r3, #18]
 801f29e:	4b1d      	ldr	r3, [pc, #116]	@ (801f314 <TRACE_Send+0xfc>)
 801f2a0:	8a1b      	ldrh	r3, [r3, #16]
 801f2a2:	1ad3      	subs	r3, r2, r3
 801f2a4:	b29a      	uxth	r2, r3
 801f2a6:	4b1b      	ldr	r3, [pc, #108]	@ (801f314 <TRACE_Send+0xfc>)
 801f2a8:	829a      	strh	r2, [r3, #20]
 801f2aa:	e006      	b.n	801f2ba <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f2ac:	4b19      	ldr	r3, [pc, #100]	@ (801f314 <TRACE_Send+0xfc>)
 801f2ae:	8a1b      	ldrh	r3, [r3, #16]
 801f2b0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f2b4:	b29a      	uxth	r2, r3
 801f2b6:	4b17      	ldr	r3, [pc, #92]	@ (801f314 <TRACE_Send+0xfc>)
 801f2b8:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f2ba:	4b16      	ldr	r3, [pc, #88]	@ (801f314 <TRACE_Send+0xfc>)
 801f2bc:	8a1b      	ldrh	r3, [r3, #16]
 801f2be:	461a      	mov	r2, r3
 801f2c0:	4b15      	ldr	r3, [pc, #84]	@ (801f318 <TRACE_Send+0x100>)
 801f2c2:	4413      	add	r3, r2
 801f2c4:	61bb      	str	r3, [r7, #24]
 801f2c6:	697b      	ldr	r3, [r7, #20]
 801f2c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f2ca:	68fb      	ldr	r3, [r7, #12]
 801f2cc:	f383 8810 	msr	PRIMASK, r3
}
 801f2d0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801f2d2:	f7e3 f945 	bl	8002560 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f2d6:	4b11      	ldr	r3, [pc, #68]	@ (801f31c <TRACE_Send+0x104>)
 801f2d8:	68db      	ldr	r3, [r3, #12]
 801f2da:	4a0e      	ldr	r2, [pc, #56]	@ (801f314 <TRACE_Send+0xfc>)
 801f2dc:	8a92      	ldrh	r2, [r2, #20]
 801f2de:	4611      	mov	r1, r2
 801f2e0:	69b8      	ldr	r0, [r7, #24]
 801f2e2:	4798      	blx	r3
 801f2e4:	4603      	mov	r3, r0
 801f2e6:	77fb      	strb	r3, [r7, #31]
 801f2e8:	e00d      	b.n	801f306 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801f2ea:	f000 f941 	bl	801f570 <TRACE_UnLock>
 801f2ee:	697b      	ldr	r3, [r7, #20]
 801f2f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f2f2:	68bb      	ldr	r3, [r7, #8]
 801f2f4:	f383 8810 	msr	PRIMASK, r3
}
 801f2f8:	e005      	b.n	801f306 <TRACE_Send+0xee>
 801f2fa:	697b      	ldr	r3, [r7, #20]
 801f2fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f2fe:	687b      	ldr	r3, [r7, #4]
 801f300:	f383 8810 	msr	PRIMASK, r3
}
 801f304:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801f306:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801f30a:	4618      	mov	r0, r3
 801f30c:	3720      	adds	r7, #32
 801f30e:	46bd      	mov	sp, r7
 801f310:	bd80      	pop	{r7, pc}
 801f312:	bf00      	nop
 801f314:	20002184 	.word	0x20002184
 801f318:	2000219c 	.word	0x2000219c
 801f31c:	08022e60 	.word	0x08022e60

0801f320 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801f320:	b580      	push	{r7, lr}
 801f322:	b088      	sub	sp, #32
 801f324:	af00      	add	r7, sp, #0
 801f326:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801f328:	2300      	movs	r3, #0
 801f32a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f32c:	f3ef 8310 	mrs	r3, PRIMASK
 801f330:	617b      	str	r3, [r7, #20]
  return(result);
 801f332:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f334:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f336:	b672      	cpsid	i
}
 801f338:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801f33a:	4b3c      	ldr	r3, [pc, #240]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f33c:	789b      	ldrb	r3, [r3, #2]
 801f33e:	2b02      	cmp	r3, #2
 801f340:	d106      	bne.n	801f350 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f342:	4b3a      	ldr	r3, [pc, #232]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f344:	2200      	movs	r2, #0
 801f346:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f348:	4b38      	ldr	r3, [pc, #224]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f34a:	2200      	movs	r2, #0
 801f34c:	821a      	strh	r2, [r3, #16]
 801f34e:	e00a      	b.n	801f366 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f350:	4b36      	ldr	r3, [pc, #216]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f352:	8a1a      	ldrh	r2, [r3, #16]
 801f354:	4b35      	ldr	r3, [pc, #212]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f356:	8a9b      	ldrh	r3, [r3, #20]
 801f358:	4413      	add	r3, r2
 801f35a:	b29b      	uxth	r3, r3
 801f35c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f360:	b29a      	uxth	r2, r3
 801f362:	4b32      	ldr	r3, [pc, #200]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f364:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801f366:	4b31      	ldr	r3, [pc, #196]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f368:	8a1a      	ldrh	r2, [r3, #16]
 801f36a:	4b30      	ldr	r3, [pc, #192]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f36c:	8a5b      	ldrh	r3, [r3, #18]
 801f36e:	429a      	cmp	r2, r3
 801f370:	d04d      	beq.n	801f40e <TRACE_TxCpltCallback+0xee>
 801f372:	4b2e      	ldr	r3, [pc, #184]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f374:	8adb      	ldrh	r3, [r3, #22]
 801f376:	2b01      	cmp	r3, #1
 801f378:	d149      	bne.n	801f40e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f37a:	4b2c      	ldr	r3, [pc, #176]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f37c:	789b      	ldrb	r3, [r3, #2]
 801f37e:	2b01      	cmp	r3, #1
 801f380:	d117      	bne.n	801f3b2 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801f382:	4b2a      	ldr	r3, [pc, #168]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f384:	881a      	ldrh	r2, [r3, #0]
 801f386:	4b29      	ldr	r3, [pc, #164]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f388:	8a1b      	ldrh	r3, [r3, #16]
 801f38a:	1ad3      	subs	r3, r2, r3
 801f38c:	b29a      	uxth	r2, r3
 801f38e:	4b27      	ldr	r3, [pc, #156]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f390:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f392:	4b26      	ldr	r3, [pc, #152]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f394:	2202      	movs	r2, #2
 801f396:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f398:	4b24      	ldr	r3, [pc, #144]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f39a:	2200      	movs	r2, #0
 801f39c:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f39e:	4b23      	ldr	r3, [pc, #140]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3a0:	8a9b      	ldrh	r3, [r3, #20]
 801f3a2:	2b00      	cmp	r3, #0
 801f3a4:	d105      	bne.n	801f3b2 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f3a6:	4b21      	ldr	r3, [pc, #132]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3a8:	2200      	movs	r2, #0
 801f3aa:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f3ac:	4b1f      	ldr	r3, [pc, #124]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3ae:	2200      	movs	r2, #0
 801f3b0:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f3b2:	4b1e      	ldr	r3, [pc, #120]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3b4:	789b      	ldrb	r3, [r3, #2]
 801f3b6:	2b00      	cmp	r3, #0
 801f3b8:	d115      	bne.n	801f3e6 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f3ba:	4b1c      	ldr	r3, [pc, #112]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3bc:	8a5a      	ldrh	r2, [r3, #18]
 801f3be:	4b1b      	ldr	r3, [pc, #108]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3c0:	8a1b      	ldrh	r3, [r3, #16]
 801f3c2:	429a      	cmp	r2, r3
 801f3c4:	d908      	bls.n	801f3d8 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f3c6:	4b19      	ldr	r3, [pc, #100]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3c8:	8a5a      	ldrh	r2, [r3, #18]
 801f3ca:	4b18      	ldr	r3, [pc, #96]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3cc:	8a1b      	ldrh	r3, [r3, #16]
 801f3ce:	1ad3      	subs	r3, r2, r3
 801f3d0:	b29a      	uxth	r2, r3
 801f3d2:	4b16      	ldr	r3, [pc, #88]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3d4:	829a      	strh	r2, [r3, #20]
 801f3d6:	e006      	b.n	801f3e6 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f3d8:	4b14      	ldr	r3, [pc, #80]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3da:	8a1b      	ldrh	r3, [r3, #16]
 801f3dc:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f3e0:	b29a      	uxth	r2, r3
 801f3e2:	4b12      	ldr	r3, [pc, #72]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3e4:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f3e6:	4b11      	ldr	r3, [pc, #68]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f3e8:	8a1b      	ldrh	r3, [r3, #16]
 801f3ea:	461a      	mov	r2, r3
 801f3ec:	4b10      	ldr	r3, [pc, #64]	@ (801f430 <TRACE_TxCpltCallback+0x110>)
 801f3ee:	4413      	add	r3, r2
 801f3f0:	61fb      	str	r3, [r7, #28]
 801f3f2:	69bb      	ldr	r3, [r7, #24]
 801f3f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f3f6:	693b      	ldr	r3, [r7, #16]
 801f3f8:	f383 8810 	msr	PRIMASK, r3
}
 801f3fc:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f3fe:	4b0d      	ldr	r3, [pc, #52]	@ (801f434 <TRACE_TxCpltCallback+0x114>)
 801f400:	68db      	ldr	r3, [r3, #12]
 801f402:	4a0a      	ldr	r2, [pc, #40]	@ (801f42c <TRACE_TxCpltCallback+0x10c>)
 801f404:	8a92      	ldrh	r2, [r2, #20]
 801f406:	4611      	mov	r1, r2
 801f408:	69f8      	ldr	r0, [r7, #28]
 801f40a:	4798      	blx	r3
 801f40c:	e00a      	b.n	801f424 <TRACE_TxCpltCallback+0x104>
 801f40e:	69bb      	ldr	r3, [r7, #24]
 801f410:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f412:	68fb      	ldr	r3, [r7, #12]
 801f414:	f383 8810 	msr	PRIMASK, r3
}
 801f418:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801f41a:	f7e3 f8a9 	bl	8002570 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801f41e:	f000 f8a7 	bl	801f570 <TRACE_UnLock>
  }
}
 801f422:	bf00      	nop
 801f424:	bf00      	nop
 801f426:	3720      	adds	r7, #32
 801f428:	46bd      	mov	sp, r7
 801f42a:	bd80      	pop	{r7, pc}
 801f42c:	20002184 	.word	0x20002184
 801f430:	2000219c 	.word	0x2000219c
 801f434:	08022e60 	.word	0x08022e60

0801f438 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801f438:	b480      	push	{r7}
 801f43a:	b087      	sub	sp, #28
 801f43c:	af00      	add	r7, sp, #0
 801f43e:	4603      	mov	r3, r0
 801f440:	6039      	str	r1, [r7, #0]
 801f442:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801f444:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f448:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f44a:	f3ef 8310 	mrs	r3, PRIMASK
 801f44e:	60fb      	str	r3, [r7, #12]
  return(result);
 801f450:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f452:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f454:	b672      	cpsid	i
}
 801f456:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f458:	4b35      	ldr	r3, [pc, #212]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f45a:	8a5a      	ldrh	r2, [r3, #18]
 801f45c:	4b34      	ldr	r3, [pc, #208]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f45e:	8a1b      	ldrh	r3, [r3, #16]
 801f460:	429a      	cmp	r2, r3
 801f462:	d11b      	bne.n	801f49c <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801f464:	4b32      	ldr	r3, [pc, #200]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f466:	8a5b      	ldrh	r3, [r3, #18]
 801f468:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f46c:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801f46e:	88fa      	ldrh	r2, [r7, #6]
 801f470:	8afb      	ldrh	r3, [r7, #22]
 801f472:	429a      	cmp	r2, r3
 801f474:	d33a      	bcc.n	801f4ec <TRACE_AllocateBufer+0xb4>
 801f476:	4b2e      	ldr	r3, [pc, #184]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f478:	8a1b      	ldrh	r3, [r3, #16]
 801f47a:	88fa      	ldrh	r2, [r7, #6]
 801f47c:	429a      	cmp	r2, r3
 801f47e:	d235      	bcs.n	801f4ec <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801f480:	4b2b      	ldr	r3, [pc, #172]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f482:	2201      	movs	r2, #1
 801f484:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801f486:	4b2a      	ldr	r3, [pc, #168]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f488:	8a5a      	ldrh	r2, [r3, #18]
 801f48a:	4b29      	ldr	r3, [pc, #164]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f48c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801f48e:	4b28      	ldr	r3, [pc, #160]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f490:	8a1b      	ldrh	r3, [r3, #16]
 801f492:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801f494:	4b26      	ldr	r3, [pc, #152]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f496:	2200      	movs	r2, #0
 801f498:	825a      	strh	r2, [r3, #18]
 801f49a:	e027      	b.n	801f4ec <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f49c:	4b24      	ldr	r3, [pc, #144]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f49e:	8a5a      	ldrh	r2, [r3, #18]
 801f4a0:	4b23      	ldr	r3, [pc, #140]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4a2:	8a1b      	ldrh	r3, [r3, #16]
 801f4a4:	429a      	cmp	r2, r3
 801f4a6:	d91b      	bls.n	801f4e0 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801f4a8:	4b21      	ldr	r3, [pc, #132]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4aa:	8a5b      	ldrh	r3, [r3, #18]
 801f4ac:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f4b0:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801f4b2:	88fa      	ldrh	r2, [r7, #6]
 801f4b4:	8afb      	ldrh	r3, [r7, #22]
 801f4b6:	429a      	cmp	r2, r3
 801f4b8:	d318      	bcc.n	801f4ec <TRACE_AllocateBufer+0xb4>
 801f4ba:	4b1d      	ldr	r3, [pc, #116]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4bc:	8a1b      	ldrh	r3, [r3, #16]
 801f4be:	88fa      	ldrh	r2, [r7, #6]
 801f4c0:	429a      	cmp	r2, r3
 801f4c2:	d213      	bcs.n	801f4ec <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801f4c4:	4b1a      	ldr	r3, [pc, #104]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4c6:	2201      	movs	r2, #1
 801f4c8:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801f4ca:	4b19      	ldr	r3, [pc, #100]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4cc:	8a5a      	ldrh	r2, [r3, #18]
 801f4ce:	4b18      	ldr	r3, [pc, #96]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4d0:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801f4d2:	4b17      	ldr	r3, [pc, #92]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4d4:	8a1b      	ldrh	r3, [r3, #16]
 801f4d6:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801f4d8:	4b15      	ldr	r3, [pc, #84]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4da:	2200      	movs	r2, #0
 801f4dc:	825a      	strh	r2, [r3, #18]
 801f4de:	e005      	b.n	801f4ec <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801f4e0:	4b13      	ldr	r3, [pc, #76]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4e2:	8a1a      	ldrh	r2, [r3, #16]
 801f4e4:	4b12      	ldr	r3, [pc, #72]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4e6:	8a5b      	ldrh	r3, [r3, #18]
 801f4e8:	1ad3      	subs	r3, r2, r3
 801f4ea:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801f4ec:	8afa      	ldrh	r2, [r7, #22]
 801f4ee:	88fb      	ldrh	r3, [r7, #6]
 801f4f0:	429a      	cmp	r2, r3
 801f4f2:	d90f      	bls.n	801f514 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801f4f4:	4b0e      	ldr	r3, [pc, #56]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4f6:	8a5a      	ldrh	r2, [r3, #18]
 801f4f8:	683b      	ldr	r3, [r7, #0]
 801f4fa:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f4fc:	4b0c      	ldr	r3, [pc, #48]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f4fe:	8a5a      	ldrh	r2, [r3, #18]
 801f500:	88fb      	ldrh	r3, [r7, #6]
 801f502:	4413      	add	r3, r2
 801f504:	b29b      	uxth	r3, r3
 801f506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f50a:	b29a      	uxth	r2, r3
 801f50c:	4b08      	ldr	r3, [pc, #32]	@ (801f530 <TRACE_AllocateBufer+0xf8>)
 801f50e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801f510:	2300      	movs	r3, #0
 801f512:	82bb      	strh	r3, [r7, #20]
 801f514:	693b      	ldr	r3, [r7, #16]
 801f516:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f518:	68bb      	ldr	r3, [r7, #8]
 801f51a:	f383 8810 	msr	PRIMASK, r3
}
 801f51e:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801f520:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801f524:	4618      	mov	r0, r3
 801f526:	371c      	adds	r7, #28
 801f528:	46bd      	mov	sp, r7
 801f52a:	bc80      	pop	{r7}
 801f52c:	4770      	bx	lr
 801f52e:	bf00      	nop
 801f530:	20002184 	.word	0x20002184

0801f534 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801f534:	b480      	push	{r7}
 801f536:	b085      	sub	sp, #20
 801f538:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f53a:	f3ef 8310 	mrs	r3, PRIMASK
 801f53e:	607b      	str	r3, [r7, #4]
  return(result);
 801f540:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f542:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f544:	b672      	cpsid	i
}
 801f546:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801f548:	4b08      	ldr	r3, [pc, #32]	@ (801f56c <TRACE_Lock+0x38>)
 801f54a:	8adb      	ldrh	r3, [r3, #22]
 801f54c:	3301      	adds	r3, #1
 801f54e:	b29a      	uxth	r2, r3
 801f550:	4b06      	ldr	r3, [pc, #24]	@ (801f56c <TRACE_Lock+0x38>)
 801f552:	82da      	strh	r2, [r3, #22]
 801f554:	68fb      	ldr	r3, [r7, #12]
 801f556:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f558:	68bb      	ldr	r3, [r7, #8]
 801f55a:	f383 8810 	msr	PRIMASK, r3
}
 801f55e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801f560:	bf00      	nop
 801f562:	3714      	adds	r7, #20
 801f564:	46bd      	mov	sp, r7
 801f566:	bc80      	pop	{r7}
 801f568:	4770      	bx	lr
 801f56a:	bf00      	nop
 801f56c:	20002184 	.word	0x20002184

0801f570 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801f570:	b480      	push	{r7}
 801f572:	b085      	sub	sp, #20
 801f574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f576:	f3ef 8310 	mrs	r3, PRIMASK
 801f57a:	607b      	str	r3, [r7, #4]
  return(result);
 801f57c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f57e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f580:	b672      	cpsid	i
}
 801f582:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801f584:	4b08      	ldr	r3, [pc, #32]	@ (801f5a8 <TRACE_UnLock+0x38>)
 801f586:	8adb      	ldrh	r3, [r3, #22]
 801f588:	3b01      	subs	r3, #1
 801f58a:	b29a      	uxth	r2, r3
 801f58c:	4b06      	ldr	r3, [pc, #24]	@ (801f5a8 <TRACE_UnLock+0x38>)
 801f58e:	82da      	strh	r2, [r3, #22]
 801f590:	68fb      	ldr	r3, [r7, #12]
 801f592:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f594:	68bb      	ldr	r3, [r7, #8]
 801f596:	f383 8810 	msr	PRIMASK, r3
}
 801f59a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801f59c:	bf00      	nop
 801f59e:	3714      	adds	r7, #20
 801f5a0:	46bd      	mov	sp, r7
 801f5a2:	bc80      	pop	{r7}
 801f5a4:	4770      	bx	lr
 801f5a6:	bf00      	nop
 801f5a8:	20002184 	.word	0x20002184

0801f5ac <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801f5ac:	b480      	push	{r7}
 801f5ae:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801f5b0:	4b05      	ldr	r3, [pc, #20]	@ (801f5c8 <TRACE_IsLocked+0x1c>)
 801f5b2:	8adb      	ldrh	r3, [r3, #22]
 801f5b4:	2b00      	cmp	r3, #0
 801f5b6:	bf14      	ite	ne
 801f5b8:	2301      	movne	r3, #1
 801f5ba:	2300      	moveq	r3, #0
 801f5bc:	b2db      	uxtb	r3, r3
}
 801f5be:	4618      	mov	r0, r3
 801f5c0:	46bd      	mov	sp, r7
 801f5c2:	bc80      	pop	{r7}
 801f5c4:	4770      	bx	lr
 801f5c6:	bf00      	nop
 801f5c8:	20002184 	.word	0x20002184

0801f5cc <atof>:
 801f5cc:	2100      	movs	r1, #0
 801f5ce:	f000 bdfb 	b.w	80201c8 <strtod>

0801f5d2 <atol>:
 801f5d2:	220a      	movs	r2, #10
 801f5d4:	2100      	movs	r1, #0
 801f5d6:	f000 be7d 	b.w	80202d4 <strtol>

0801f5da <sulp>:
 801f5da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f5de:	460f      	mov	r7, r1
 801f5e0:	4690      	mov	r8, r2
 801f5e2:	f001 fff5 	bl	80215d0 <__ulp>
 801f5e6:	4604      	mov	r4, r0
 801f5e8:	460d      	mov	r5, r1
 801f5ea:	f1b8 0f00 	cmp.w	r8, #0
 801f5ee:	d011      	beq.n	801f614 <sulp+0x3a>
 801f5f0:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801f5f4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801f5f8:	2b00      	cmp	r3, #0
 801f5fa:	dd0b      	ble.n	801f614 <sulp+0x3a>
 801f5fc:	051b      	lsls	r3, r3, #20
 801f5fe:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801f602:	2400      	movs	r4, #0
 801f604:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801f608:	4622      	mov	r2, r4
 801f60a:	462b      	mov	r3, r5
 801f60c:	f7e1 f880 	bl	8000710 <__aeabi_dmul>
 801f610:	4604      	mov	r4, r0
 801f612:	460d      	mov	r5, r1
 801f614:	4620      	mov	r0, r4
 801f616:	4629      	mov	r1, r5
 801f618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f61c:	0000      	movs	r0, r0
	...

0801f620 <_strtod_l>:
 801f620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f624:	b09f      	sub	sp, #124	@ 0x7c
 801f626:	460c      	mov	r4, r1
 801f628:	9217      	str	r2, [sp, #92]	@ 0x5c
 801f62a:	2200      	movs	r2, #0
 801f62c:	921a      	str	r2, [sp, #104]	@ 0x68
 801f62e:	9005      	str	r0, [sp, #20]
 801f630:	f04f 0a00 	mov.w	sl, #0
 801f634:	f04f 0b00 	mov.w	fp, #0
 801f638:	460a      	mov	r2, r1
 801f63a:	9219      	str	r2, [sp, #100]	@ 0x64
 801f63c:	7811      	ldrb	r1, [r2, #0]
 801f63e:	292b      	cmp	r1, #43	@ 0x2b
 801f640:	d048      	beq.n	801f6d4 <_strtod_l+0xb4>
 801f642:	d836      	bhi.n	801f6b2 <_strtod_l+0x92>
 801f644:	290d      	cmp	r1, #13
 801f646:	d830      	bhi.n	801f6aa <_strtod_l+0x8a>
 801f648:	2908      	cmp	r1, #8
 801f64a:	d830      	bhi.n	801f6ae <_strtod_l+0x8e>
 801f64c:	2900      	cmp	r1, #0
 801f64e:	d039      	beq.n	801f6c4 <_strtod_l+0xa4>
 801f650:	2200      	movs	r2, #0
 801f652:	920b      	str	r2, [sp, #44]	@ 0x2c
 801f654:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801f656:	782a      	ldrb	r2, [r5, #0]
 801f658:	2a30      	cmp	r2, #48	@ 0x30
 801f65a:	f040 80b1 	bne.w	801f7c0 <_strtod_l+0x1a0>
 801f65e:	786a      	ldrb	r2, [r5, #1]
 801f660:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801f664:	2a58      	cmp	r2, #88	@ 0x58
 801f666:	d16c      	bne.n	801f742 <_strtod_l+0x122>
 801f668:	9302      	str	r3, [sp, #8]
 801f66a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f66c:	9301      	str	r3, [sp, #4]
 801f66e:	ab1a      	add	r3, sp, #104	@ 0x68
 801f670:	9300      	str	r3, [sp, #0]
 801f672:	4a8d      	ldr	r2, [pc, #564]	@ (801f8a8 <_strtod_l+0x288>)
 801f674:	9805      	ldr	r0, [sp, #20]
 801f676:	ab1b      	add	r3, sp, #108	@ 0x6c
 801f678:	a919      	add	r1, sp, #100	@ 0x64
 801f67a:	f001 f8a5 	bl	80207c8 <__gethex>
 801f67e:	f010 060f 	ands.w	r6, r0, #15
 801f682:	4604      	mov	r4, r0
 801f684:	d005      	beq.n	801f692 <_strtod_l+0x72>
 801f686:	2e06      	cmp	r6, #6
 801f688:	d126      	bne.n	801f6d8 <_strtod_l+0xb8>
 801f68a:	3501      	adds	r5, #1
 801f68c:	2300      	movs	r3, #0
 801f68e:	9519      	str	r5, [sp, #100]	@ 0x64
 801f690:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f692:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f694:	2b00      	cmp	r3, #0
 801f696:	f040 857e 	bne.w	8020196 <_strtod_l+0xb76>
 801f69a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f69c:	b1bb      	cbz	r3, 801f6ce <_strtod_l+0xae>
 801f69e:	4650      	mov	r0, sl
 801f6a0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801f6a4:	b01f      	add	sp, #124	@ 0x7c
 801f6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f6aa:	2920      	cmp	r1, #32
 801f6ac:	d1d0      	bne.n	801f650 <_strtod_l+0x30>
 801f6ae:	3201      	adds	r2, #1
 801f6b0:	e7c3      	b.n	801f63a <_strtod_l+0x1a>
 801f6b2:	292d      	cmp	r1, #45	@ 0x2d
 801f6b4:	d1cc      	bne.n	801f650 <_strtod_l+0x30>
 801f6b6:	2101      	movs	r1, #1
 801f6b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 801f6ba:	1c51      	adds	r1, r2, #1
 801f6bc:	9119      	str	r1, [sp, #100]	@ 0x64
 801f6be:	7852      	ldrb	r2, [r2, #1]
 801f6c0:	2a00      	cmp	r2, #0
 801f6c2:	d1c7      	bne.n	801f654 <_strtod_l+0x34>
 801f6c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f6c6:	9419      	str	r4, [sp, #100]	@ 0x64
 801f6c8:	2b00      	cmp	r3, #0
 801f6ca:	f040 8562 	bne.w	8020192 <_strtod_l+0xb72>
 801f6ce:	4650      	mov	r0, sl
 801f6d0:	4659      	mov	r1, fp
 801f6d2:	e7e7      	b.n	801f6a4 <_strtod_l+0x84>
 801f6d4:	2100      	movs	r1, #0
 801f6d6:	e7ef      	b.n	801f6b8 <_strtod_l+0x98>
 801f6d8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801f6da:	b13a      	cbz	r2, 801f6ec <_strtod_l+0xcc>
 801f6dc:	2135      	movs	r1, #53	@ 0x35
 801f6de:	a81c      	add	r0, sp, #112	@ 0x70
 801f6e0:	f002 f868 	bl	80217b4 <__copybits>
 801f6e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801f6e6:	9805      	ldr	r0, [sp, #20]
 801f6e8:	f001 fc40 	bl	8020f6c <_Bfree>
 801f6ec:	3e01      	subs	r6, #1
 801f6ee:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801f6f0:	2e04      	cmp	r6, #4
 801f6f2:	d806      	bhi.n	801f702 <_strtod_l+0xe2>
 801f6f4:	e8df f006 	tbb	[pc, r6]
 801f6f8:	201d0314 	.word	0x201d0314
 801f6fc:	14          	.byte	0x14
 801f6fd:	00          	.byte	0x00
 801f6fe:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801f702:	05e1      	lsls	r1, r4, #23
 801f704:	bf48      	it	mi
 801f706:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801f70a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801f70e:	0d1b      	lsrs	r3, r3, #20
 801f710:	051b      	lsls	r3, r3, #20
 801f712:	2b00      	cmp	r3, #0
 801f714:	d1bd      	bne.n	801f692 <_strtod_l+0x72>
 801f716:	f000 ff63 	bl	80205e0 <__errno>
 801f71a:	2322      	movs	r3, #34	@ 0x22
 801f71c:	6003      	str	r3, [r0, #0]
 801f71e:	e7b8      	b.n	801f692 <_strtod_l+0x72>
 801f720:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801f724:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801f728:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801f72c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801f730:	e7e7      	b.n	801f702 <_strtod_l+0xe2>
 801f732:	f8df b178 	ldr.w	fp, [pc, #376]	@ 801f8ac <_strtod_l+0x28c>
 801f736:	e7e4      	b.n	801f702 <_strtod_l+0xe2>
 801f738:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801f73c:	f04f 3aff 	mov.w	sl, #4294967295
 801f740:	e7df      	b.n	801f702 <_strtod_l+0xe2>
 801f742:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f744:	1c5a      	adds	r2, r3, #1
 801f746:	9219      	str	r2, [sp, #100]	@ 0x64
 801f748:	785b      	ldrb	r3, [r3, #1]
 801f74a:	2b30      	cmp	r3, #48	@ 0x30
 801f74c:	d0f9      	beq.n	801f742 <_strtod_l+0x122>
 801f74e:	2b00      	cmp	r3, #0
 801f750:	d09f      	beq.n	801f692 <_strtod_l+0x72>
 801f752:	2301      	movs	r3, #1
 801f754:	9309      	str	r3, [sp, #36]	@ 0x24
 801f756:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f758:	930c      	str	r3, [sp, #48]	@ 0x30
 801f75a:	2300      	movs	r3, #0
 801f75c:	9308      	str	r3, [sp, #32]
 801f75e:	930a      	str	r3, [sp, #40]	@ 0x28
 801f760:	461f      	mov	r7, r3
 801f762:	220a      	movs	r2, #10
 801f764:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801f766:	7805      	ldrb	r5, [r0, #0]
 801f768:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801f76c:	b2d9      	uxtb	r1, r3
 801f76e:	2909      	cmp	r1, #9
 801f770:	d928      	bls.n	801f7c4 <_strtod_l+0x1a4>
 801f772:	494f      	ldr	r1, [pc, #316]	@ (801f8b0 <_strtod_l+0x290>)
 801f774:	2201      	movs	r2, #1
 801f776:	f000 fec4 	bl	8020502 <strncmp>
 801f77a:	2800      	cmp	r0, #0
 801f77c:	d032      	beq.n	801f7e4 <_strtod_l+0x1c4>
 801f77e:	2000      	movs	r0, #0
 801f780:	462a      	mov	r2, r5
 801f782:	4681      	mov	r9, r0
 801f784:	463d      	mov	r5, r7
 801f786:	4603      	mov	r3, r0
 801f788:	2a65      	cmp	r2, #101	@ 0x65
 801f78a:	d001      	beq.n	801f790 <_strtod_l+0x170>
 801f78c:	2a45      	cmp	r2, #69	@ 0x45
 801f78e:	d114      	bne.n	801f7ba <_strtod_l+0x19a>
 801f790:	b91d      	cbnz	r5, 801f79a <_strtod_l+0x17a>
 801f792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f794:	4302      	orrs	r2, r0
 801f796:	d095      	beq.n	801f6c4 <_strtod_l+0xa4>
 801f798:	2500      	movs	r5, #0
 801f79a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801f79c:	1c62      	adds	r2, r4, #1
 801f79e:	9219      	str	r2, [sp, #100]	@ 0x64
 801f7a0:	7862      	ldrb	r2, [r4, #1]
 801f7a2:	2a2b      	cmp	r2, #43	@ 0x2b
 801f7a4:	d077      	beq.n	801f896 <_strtod_l+0x276>
 801f7a6:	2a2d      	cmp	r2, #45	@ 0x2d
 801f7a8:	d07b      	beq.n	801f8a2 <_strtod_l+0x282>
 801f7aa:	f04f 0c00 	mov.w	ip, #0
 801f7ae:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801f7b2:	2909      	cmp	r1, #9
 801f7b4:	f240 8082 	bls.w	801f8bc <_strtod_l+0x29c>
 801f7b8:	9419      	str	r4, [sp, #100]	@ 0x64
 801f7ba:	f04f 0800 	mov.w	r8, #0
 801f7be:	e0a2      	b.n	801f906 <_strtod_l+0x2e6>
 801f7c0:	2300      	movs	r3, #0
 801f7c2:	e7c7      	b.n	801f754 <_strtod_l+0x134>
 801f7c4:	2f08      	cmp	r7, #8
 801f7c6:	bfd5      	itete	le
 801f7c8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801f7ca:	9908      	ldrgt	r1, [sp, #32]
 801f7cc:	fb02 3301 	mlale	r3, r2, r1, r3
 801f7d0:	fb02 3301 	mlagt	r3, r2, r1, r3
 801f7d4:	f100 0001 	add.w	r0, r0, #1
 801f7d8:	bfd4      	ite	le
 801f7da:	930a      	strle	r3, [sp, #40]	@ 0x28
 801f7dc:	9308      	strgt	r3, [sp, #32]
 801f7de:	3701      	adds	r7, #1
 801f7e0:	9019      	str	r0, [sp, #100]	@ 0x64
 801f7e2:	e7bf      	b.n	801f764 <_strtod_l+0x144>
 801f7e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f7e6:	1c5a      	adds	r2, r3, #1
 801f7e8:	9219      	str	r2, [sp, #100]	@ 0x64
 801f7ea:	785a      	ldrb	r2, [r3, #1]
 801f7ec:	b37f      	cbz	r7, 801f84e <_strtod_l+0x22e>
 801f7ee:	4681      	mov	r9, r0
 801f7f0:	463d      	mov	r5, r7
 801f7f2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801f7f6:	2b09      	cmp	r3, #9
 801f7f8:	d912      	bls.n	801f820 <_strtod_l+0x200>
 801f7fa:	2301      	movs	r3, #1
 801f7fc:	e7c4      	b.n	801f788 <_strtod_l+0x168>
 801f7fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f800:	1c5a      	adds	r2, r3, #1
 801f802:	9219      	str	r2, [sp, #100]	@ 0x64
 801f804:	785a      	ldrb	r2, [r3, #1]
 801f806:	3001      	adds	r0, #1
 801f808:	2a30      	cmp	r2, #48	@ 0x30
 801f80a:	d0f8      	beq.n	801f7fe <_strtod_l+0x1de>
 801f80c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801f810:	2b08      	cmp	r3, #8
 801f812:	f200 84c5 	bhi.w	80201a0 <_strtod_l+0xb80>
 801f816:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f818:	930c      	str	r3, [sp, #48]	@ 0x30
 801f81a:	4681      	mov	r9, r0
 801f81c:	2000      	movs	r0, #0
 801f81e:	4605      	mov	r5, r0
 801f820:	3a30      	subs	r2, #48	@ 0x30
 801f822:	f100 0301 	add.w	r3, r0, #1
 801f826:	d02a      	beq.n	801f87e <_strtod_l+0x25e>
 801f828:	4499      	add	r9, r3
 801f82a:	eb00 0c05 	add.w	ip, r0, r5
 801f82e:	462b      	mov	r3, r5
 801f830:	210a      	movs	r1, #10
 801f832:	4563      	cmp	r3, ip
 801f834:	d10d      	bne.n	801f852 <_strtod_l+0x232>
 801f836:	1c69      	adds	r1, r5, #1
 801f838:	4401      	add	r1, r0
 801f83a:	4428      	add	r0, r5
 801f83c:	2808      	cmp	r0, #8
 801f83e:	dc16      	bgt.n	801f86e <_strtod_l+0x24e>
 801f840:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801f842:	230a      	movs	r3, #10
 801f844:	fb03 2300 	mla	r3, r3, r0, r2
 801f848:	930a      	str	r3, [sp, #40]	@ 0x28
 801f84a:	2300      	movs	r3, #0
 801f84c:	e018      	b.n	801f880 <_strtod_l+0x260>
 801f84e:	4638      	mov	r0, r7
 801f850:	e7da      	b.n	801f808 <_strtod_l+0x1e8>
 801f852:	2b08      	cmp	r3, #8
 801f854:	f103 0301 	add.w	r3, r3, #1
 801f858:	dc03      	bgt.n	801f862 <_strtod_l+0x242>
 801f85a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801f85c:	434e      	muls	r6, r1
 801f85e:	960a      	str	r6, [sp, #40]	@ 0x28
 801f860:	e7e7      	b.n	801f832 <_strtod_l+0x212>
 801f862:	2b10      	cmp	r3, #16
 801f864:	bfde      	ittt	le
 801f866:	9e08      	ldrle	r6, [sp, #32]
 801f868:	434e      	mulle	r6, r1
 801f86a:	9608      	strle	r6, [sp, #32]
 801f86c:	e7e1      	b.n	801f832 <_strtod_l+0x212>
 801f86e:	280f      	cmp	r0, #15
 801f870:	dceb      	bgt.n	801f84a <_strtod_l+0x22a>
 801f872:	9808      	ldr	r0, [sp, #32]
 801f874:	230a      	movs	r3, #10
 801f876:	fb03 2300 	mla	r3, r3, r0, r2
 801f87a:	9308      	str	r3, [sp, #32]
 801f87c:	e7e5      	b.n	801f84a <_strtod_l+0x22a>
 801f87e:	4629      	mov	r1, r5
 801f880:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801f882:	1c50      	adds	r0, r2, #1
 801f884:	9019      	str	r0, [sp, #100]	@ 0x64
 801f886:	7852      	ldrb	r2, [r2, #1]
 801f888:	4618      	mov	r0, r3
 801f88a:	460d      	mov	r5, r1
 801f88c:	e7b1      	b.n	801f7f2 <_strtod_l+0x1d2>
 801f88e:	f04f 0900 	mov.w	r9, #0
 801f892:	2301      	movs	r3, #1
 801f894:	e77d      	b.n	801f792 <_strtod_l+0x172>
 801f896:	f04f 0c00 	mov.w	ip, #0
 801f89a:	1ca2      	adds	r2, r4, #2
 801f89c:	9219      	str	r2, [sp, #100]	@ 0x64
 801f89e:	78a2      	ldrb	r2, [r4, #2]
 801f8a0:	e785      	b.n	801f7ae <_strtod_l+0x18e>
 801f8a2:	f04f 0c01 	mov.w	ip, #1
 801f8a6:	e7f8      	b.n	801f89a <_strtod_l+0x27a>
 801f8a8:	08023518 	.word	0x08023518
 801f8ac:	7ff00000 	.word	0x7ff00000
 801f8b0:	080234f4 	.word	0x080234f4
 801f8b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801f8b6:	1c51      	adds	r1, r2, #1
 801f8b8:	9119      	str	r1, [sp, #100]	@ 0x64
 801f8ba:	7852      	ldrb	r2, [r2, #1]
 801f8bc:	2a30      	cmp	r2, #48	@ 0x30
 801f8be:	d0f9      	beq.n	801f8b4 <_strtod_l+0x294>
 801f8c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801f8c4:	2908      	cmp	r1, #8
 801f8c6:	f63f af78 	bhi.w	801f7ba <_strtod_l+0x19a>
 801f8ca:	3a30      	subs	r2, #48	@ 0x30
 801f8cc:	920e      	str	r2, [sp, #56]	@ 0x38
 801f8ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801f8d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 801f8d2:	f04f 080a 	mov.w	r8, #10
 801f8d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801f8d8:	1c56      	adds	r6, r2, #1
 801f8da:	9619      	str	r6, [sp, #100]	@ 0x64
 801f8dc:	7852      	ldrb	r2, [r2, #1]
 801f8de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801f8e2:	f1be 0f09 	cmp.w	lr, #9
 801f8e6:	d939      	bls.n	801f95c <_strtod_l+0x33c>
 801f8e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801f8ea:	1a76      	subs	r6, r6, r1
 801f8ec:	2e08      	cmp	r6, #8
 801f8ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801f8f2:	dc03      	bgt.n	801f8fc <_strtod_l+0x2dc>
 801f8f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801f8f6:	4588      	cmp	r8, r1
 801f8f8:	bfa8      	it	ge
 801f8fa:	4688      	movge	r8, r1
 801f8fc:	f1bc 0f00 	cmp.w	ip, #0
 801f900:	d001      	beq.n	801f906 <_strtod_l+0x2e6>
 801f902:	f1c8 0800 	rsb	r8, r8, #0
 801f906:	2d00      	cmp	r5, #0
 801f908:	d14e      	bne.n	801f9a8 <_strtod_l+0x388>
 801f90a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801f90c:	4308      	orrs	r0, r1
 801f90e:	f47f aec0 	bne.w	801f692 <_strtod_l+0x72>
 801f912:	2b00      	cmp	r3, #0
 801f914:	f47f aed6 	bne.w	801f6c4 <_strtod_l+0xa4>
 801f918:	2a69      	cmp	r2, #105	@ 0x69
 801f91a:	d028      	beq.n	801f96e <_strtod_l+0x34e>
 801f91c:	dc25      	bgt.n	801f96a <_strtod_l+0x34a>
 801f91e:	2a49      	cmp	r2, #73	@ 0x49
 801f920:	d025      	beq.n	801f96e <_strtod_l+0x34e>
 801f922:	2a4e      	cmp	r2, #78	@ 0x4e
 801f924:	f47f aece 	bne.w	801f6c4 <_strtod_l+0xa4>
 801f928:	499a      	ldr	r1, [pc, #616]	@ (801fb94 <_strtod_l+0x574>)
 801f92a:	a819      	add	r0, sp, #100	@ 0x64
 801f92c:	f001 f96e 	bl	8020c0c <__match>
 801f930:	2800      	cmp	r0, #0
 801f932:	f43f aec7 	beq.w	801f6c4 <_strtod_l+0xa4>
 801f936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f938:	781b      	ldrb	r3, [r3, #0]
 801f93a:	2b28      	cmp	r3, #40	@ 0x28
 801f93c:	d12e      	bne.n	801f99c <_strtod_l+0x37c>
 801f93e:	4996      	ldr	r1, [pc, #600]	@ (801fb98 <_strtod_l+0x578>)
 801f940:	aa1c      	add	r2, sp, #112	@ 0x70
 801f942:	a819      	add	r0, sp, #100	@ 0x64
 801f944:	f001 f976 	bl	8020c34 <__hexnan>
 801f948:	2805      	cmp	r0, #5
 801f94a:	d127      	bne.n	801f99c <_strtod_l+0x37c>
 801f94c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f94e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801f952:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801f956:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801f95a:	e69a      	b.n	801f692 <_strtod_l+0x72>
 801f95c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801f95e:	fb08 2101 	mla	r1, r8, r1, r2
 801f962:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801f966:	920e      	str	r2, [sp, #56]	@ 0x38
 801f968:	e7b5      	b.n	801f8d6 <_strtod_l+0x2b6>
 801f96a:	2a6e      	cmp	r2, #110	@ 0x6e
 801f96c:	e7da      	b.n	801f924 <_strtod_l+0x304>
 801f96e:	498b      	ldr	r1, [pc, #556]	@ (801fb9c <_strtod_l+0x57c>)
 801f970:	a819      	add	r0, sp, #100	@ 0x64
 801f972:	f001 f94b 	bl	8020c0c <__match>
 801f976:	2800      	cmp	r0, #0
 801f978:	f43f aea4 	beq.w	801f6c4 <_strtod_l+0xa4>
 801f97c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f97e:	4988      	ldr	r1, [pc, #544]	@ (801fba0 <_strtod_l+0x580>)
 801f980:	3b01      	subs	r3, #1
 801f982:	a819      	add	r0, sp, #100	@ 0x64
 801f984:	9319      	str	r3, [sp, #100]	@ 0x64
 801f986:	f001 f941 	bl	8020c0c <__match>
 801f98a:	b910      	cbnz	r0, 801f992 <_strtod_l+0x372>
 801f98c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f98e:	3301      	adds	r3, #1
 801f990:	9319      	str	r3, [sp, #100]	@ 0x64
 801f992:	f8df b210 	ldr.w	fp, [pc, #528]	@ 801fba4 <_strtod_l+0x584>
 801f996:	f04f 0a00 	mov.w	sl, #0
 801f99a:	e67a      	b.n	801f692 <_strtod_l+0x72>
 801f99c:	4882      	ldr	r0, [pc, #520]	@ (801fba8 <_strtod_l+0x588>)
 801f99e:	f000 fe5b 	bl	8020658 <nan>
 801f9a2:	4682      	mov	sl, r0
 801f9a4:	468b      	mov	fp, r1
 801f9a6:	e674      	b.n	801f692 <_strtod_l+0x72>
 801f9a8:	eba8 0309 	sub.w	r3, r8, r9
 801f9ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801f9ae:	9309      	str	r3, [sp, #36]	@ 0x24
 801f9b0:	2f00      	cmp	r7, #0
 801f9b2:	bf08      	it	eq
 801f9b4:	462f      	moveq	r7, r5
 801f9b6:	2d10      	cmp	r5, #16
 801f9b8:	462c      	mov	r4, r5
 801f9ba:	bfa8      	it	ge
 801f9bc:	2410      	movge	r4, #16
 801f9be:	f7e0 fe2d 	bl	800061c <__aeabi_ui2d>
 801f9c2:	2d09      	cmp	r5, #9
 801f9c4:	4682      	mov	sl, r0
 801f9c6:	468b      	mov	fp, r1
 801f9c8:	dc11      	bgt.n	801f9ee <_strtod_l+0x3ce>
 801f9ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f9cc:	2b00      	cmp	r3, #0
 801f9ce:	f43f ae60 	beq.w	801f692 <_strtod_l+0x72>
 801f9d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f9d4:	dd76      	ble.n	801fac4 <_strtod_l+0x4a4>
 801f9d6:	2b16      	cmp	r3, #22
 801f9d8:	dc5d      	bgt.n	801fa96 <_strtod_l+0x476>
 801f9da:	4974      	ldr	r1, [pc, #464]	@ (801fbac <_strtod_l+0x58c>)
 801f9dc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801f9e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f9e4:	4652      	mov	r2, sl
 801f9e6:	465b      	mov	r3, fp
 801f9e8:	f7e0 fe92 	bl	8000710 <__aeabi_dmul>
 801f9ec:	e7d9      	b.n	801f9a2 <_strtod_l+0x382>
 801f9ee:	4b6f      	ldr	r3, [pc, #444]	@ (801fbac <_strtod_l+0x58c>)
 801f9f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801f9f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801f9f8:	f7e0 fe8a 	bl	8000710 <__aeabi_dmul>
 801f9fc:	4682      	mov	sl, r0
 801f9fe:	9808      	ldr	r0, [sp, #32]
 801fa00:	468b      	mov	fp, r1
 801fa02:	f7e0 fe0b 	bl	800061c <__aeabi_ui2d>
 801fa06:	4602      	mov	r2, r0
 801fa08:	460b      	mov	r3, r1
 801fa0a:	4650      	mov	r0, sl
 801fa0c:	4659      	mov	r1, fp
 801fa0e:	f7e0 fcc9 	bl	80003a4 <__adddf3>
 801fa12:	2d0f      	cmp	r5, #15
 801fa14:	4682      	mov	sl, r0
 801fa16:	468b      	mov	fp, r1
 801fa18:	ddd7      	ble.n	801f9ca <_strtod_l+0x3aa>
 801fa1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fa1c:	1b2c      	subs	r4, r5, r4
 801fa1e:	441c      	add	r4, r3
 801fa20:	2c00      	cmp	r4, #0
 801fa22:	f340 8096 	ble.w	801fb52 <_strtod_l+0x532>
 801fa26:	f014 030f 	ands.w	r3, r4, #15
 801fa2a:	d00a      	beq.n	801fa42 <_strtod_l+0x422>
 801fa2c:	495f      	ldr	r1, [pc, #380]	@ (801fbac <_strtod_l+0x58c>)
 801fa2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801fa32:	4652      	mov	r2, sl
 801fa34:	465b      	mov	r3, fp
 801fa36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fa3a:	f7e0 fe69 	bl	8000710 <__aeabi_dmul>
 801fa3e:	4682      	mov	sl, r0
 801fa40:	468b      	mov	fp, r1
 801fa42:	f034 040f 	bics.w	r4, r4, #15
 801fa46:	d073      	beq.n	801fb30 <_strtod_l+0x510>
 801fa48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801fa4c:	dd48      	ble.n	801fae0 <_strtod_l+0x4c0>
 801fa4e:	2400      	movs	r4, #0
 801fa50:	46a0      	mov	r8, r4
 801fa52:	940a      	str	r4, [sp, #40]	@ 0x28
 801fa54:	46a1      	mov	r9, r4
 801fa56:	9a05      	ldr	r2, [sp, #20]
 801fa58:	f8df b148 	ldr.w	fp, [pc, #328]	@ 801fba4 <_strtod_l+0x584>
 801fa5c:	2322      	movs	r3, #34	@ 0x22
 801fa5e:	6013      	str	r3, [r2, #0]
 801fa60:	f04f 0a00 	mov.w	sl, #0
 801fa64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fa66:	2b00      	cmp	r3, #0
 801fa68:	f43f ae13 	beq.w	801f692 <_strtod_l+0x72>
 801fa6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fa6e:	9805      	ldr	r0, [sp, #20]
 801fa70:	f001 fa7c 	bl	8020f6c <_Bfree>
 801fa74:	9805      	ldr	r0, [sp, #20]
 801fa76:	4649      	mov	r1, r9
 801fa78:	f001 fa78 	bl	8020f6c <_Bfree>
 801fa7c:	9805      	ldr	r0, [sp, #20]
 801fa7e:	4641      	mov	r1, r8
 801fa80:	f001 fa74 	bl	8020f6c <_Bfree>
 801fa84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801fa86:	9805      	ldr	r0, [sp, #20]
 801fa88:	f001 fa70 	bl	8020f6c <_Bfree>
 801fa8c:	9805      	ldr	r0, [sp, #20]
 801fa8e:	4621      	mov	r1, r4
 801fa90:	f001 fa6c 	bl	8020f6c <_Bfree>
 801fa94:	e5fd      	b.n	801f692 <_strtod_l+0x72>
 801fa96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fa98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801fa9c:	4293      	cmp	r3, r2
 801fa9e:	dbbc      	blt.n	801fa1a <_strtod_l+0x3fa>
 801faa0:	4c42      	ldr	r4, [pc, #264]	@ (801fbac <_strtod_l+0x58c>)
 801faa2:	f1c5 050f 	rsb	r5, r5, #15
 801faa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801faaa:	4652      	mov	r2, sl
 801faac:	465b      	mov	r3, fp
 801faae:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fab2:	f7e0 fe2d 	bl	8000710 <__aeabi_dmul>
 801fab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fab8:	1b5d      	subs	r5, r3, r5
 801faba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801fabe:	e9d4 2300 	ldrd	r2, r3, [r4]
 801fac2:	e791      	b.n	801f9e8 <_strtod_l+0x3c8>
 801fac4:	3316      	adds	r3, #22
 801fac6:	dba8      	blt.n	801fa1a <_strtod_l+0x3fa>
 801fac8:	4b38      	ldr	r3, [pc, #224]	@ (801fbac <_strtod_l+0x58c>)
 801faca:	eba9 0808 	sub.w	r8, r9, r8
 801face:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801fad2:	e9d8 2300 	ldrd	r2, r3, [r8]
 801fad6:	4650      	mov	r0, sl
 801fad8:	4659      	mov	r1, fp
 801fada:	f7e0 ff43 	bl	8000964 <__aeabi_ddiv>
 801fade:	e760      	b.n	801f9a2 <_strtod_l+0x382>
 801fae0:	4b33      	ldr	r3, [pc, #204]	@ (801fbb0 <_strtod_l+0x590>)
 801fae2:	9308      	str	r3, [sp, #32]
 801fae4:	2300      	movs	r3, #0
 801fae6:	1124      	asrs	r4, r4, #4
 801fae8:	4650      	mov	r0, sl
 801faea:	4659      	mov	r1, fp
 801faec:	461e      	mov	r6, r3
 801faee:	2c01      	cmp	r4, #1
 801faf0:	dc21      	bgt.n	801fb36 <_strtod_l+0x516>
 801faf2:	b10b      	cbz	r3, 801faf8 <_strtod_l+0x4d8>
 801faf4:	4682      	mov	sl, r0
 801faf6:	468b      	mov	fp, r1
 801faf8:	492d      	ldr	r1, [pc, #180]	@ (801fbb0 <_strtod_l+0x590>)
 801fafa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801fafe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801fb02:	4652      	mov	r2, sl
 801fb04:	465b      	mov	r3, fp
 801fb06:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb0a:	f7e0 fe01 	bl	8000710 <__aeabi_dmul>
 801fb0e:	4b25      	ldr	r3, [pc, #148]	@ (801fba4 <_strtod_l+0x584>)
 801fb10:	460a      	mov	r2, r1
 801fb12:	400b      	ands	r3, r1
 801fb14:	4927      	ldr	r1, [pc, #156]	@ (801fbb4 <_strtod_l+0x594>)
 801fb16:	428b      	cmp	r3, r1
 801fb18:	4682      	mov	sl, r0
 801fb1a:	d898      	bhi.n	801fa4e <_strtod_l+0x42e>
 801fb1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801fb20:	428b      	cmp	r3, r1
 801fb22:	bf86      	itte	hi
 801fb24:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 801fbb8 <_strtod_l+0x598>
 801fb28:	f04f 3aff 	movhi.w	sl, #4294967295
 801fb2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801fb30:	2300      	movs	r3, #0
 801fb32:	9308      	str	r3, [sp, #32]
 801fb34:	e07a      	b.n	801fc2c <_strtod_l+0x60c>
 801fb36:	07e2      	lsls	r2, r4, #31
 801fb38:	d505      	bpl.n	801fb46 <_strtod_l+0x526>
 801fb3a:	9b08      	ldr	r3, [sp, #32]
 801fb3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fb40:	f7e0 fde6 	bl	8000710 <__aeabi_dmul>
 801fb44:	2301      	movs	r3, #1
 801fb46:	9a08      	ldr	r2, [sp, #32]
 801fb48:	3208      	adds	r2, #8
 801fb4a:	3601      	adds	r6, #1
 801fb4c:	1064      	asrs	r4, r4, #1
 801fb4e:	9208      	str	r2, [sp, #32]
 801fb50:	e7cd      	b.n	801faee <_strtod_l+0x4ce>
 801fb52:	d0ed      	beq.n	801fb30 <_strtod_l+0x510>
 801fb54:	4264      	negs	r4, r4
 801fb56:	f014 020f 	ands.w	r2, r4, #15
 801fb5a:	d00a      	beq.n	801fb72 <_strtod_l+0x552>
 801fb5c:	4b13      	ldr	r3, [pc, #76]	@ (801fbac <_strtod_l+0x58c>)
 801fb5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801fb62:	4650      	mov	r0, sl
 801fb64:	4659      	mov	r1, fp
 801fb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fb6a:	f7e0 fefb 	bl	8000964 <__aeabi_ddiv>
 801fb6e:	4682      	mov	sl, r0
 801fb70:	468b      	mov	fp, r1
 801fb72:	1124      	asrs	r4, r4, #4
 801fb74:	d0dc      	beq.n	801fb30 <_strtod_l+0x510>
 801fb76:	2c1f      	cmp	r4, #31
 801fb78:	dd20      	ble.n	801fbbc <_strtod_l+0x59c>
 801fb7a:	2400      	movs	r4, #0
 801fb7c:	46a0      	mov	r8, r4
 801fb7e:	940a      	str	r4, [sp, #40]	@ 0x28
 801fb80:	46a1      	mov	r9, r4
 801fb82:	9a05      	ldr	r2, [sp, #20]
 801fb84:	2322      	movs	r3, #34	@ 0x22
 801fb86:	f04f 0a00 	mov.w	sl, #0
 801fb8a:	f04f 0b00 	mov.w	fp, #0
 801fb8e:	6013      	str	r3, [r2, #0]
 801fb90:	e768      	b.n	801fa64 <_strtod_l+0x444>
 801fb92:	bf00      	nop
 801fb94:	080234ff 	.word	0x080234ff
 801fb98:	08023504 	.word	0x08023504
 801fb9c:	080234f6 	.word	0x080234f6
 801fba0:	080234f9 	.word	0x080234f9
 801fba4:	7ff00000 	.word	0x7ff00000
 801fba8:	0802387b 	.word	0x0802387b
 801fbac:	08023778 	.word	0x08023778
 801fbb0:	08023750 	.word	0x08023750
 801fbb4:	7ca00000 	.word	0x7ca00000
 801fbb8:	7fefffff 	.word	0x7fefffff
 801fbbc:	f014 0310 	ands.w	r3, r4, #16
 801fbc0:	bf18      	it	ne
 801fbc2:	236a      	movne	r3, #106	@ 0x6a
 801fbc4:	4e77      	ldr	r6, [pc, #476]	@ (801fda4 <_strtod_l+0x784>)
 801fbc6:	9308      	str	r3, [sp, #32]
 801fbc8:	4650      	mov	r0, sl
 801fbca:	4659      	mov	r1, fp
 801fbcc:	2300      	movs	r3, #0
 801fbce:	07e2      	lsls	r2, r4, #31
 801fbd0:	d504      	bpl.n	801fbdc <_strtod_l+0x5bc>
 801fbd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 801fbd6:	f7e0 fd9b 	bl	8000710 <__aeabi_dmul>
 801fbda:	2301      	movs	r3, #1
 801fbdc:	1064      	asrs	r4, r4, #1
 801fbde:	f106 0608 	add.w	r6, r6, #8
 801fbe2:	d1f4      	bne.n	801fbce <_strtod_l+0x5ae>
 801fbe4:	b10b      	cbz	r3, 801fbea <_strtod_l+0x5ca>
 801fbe6:	4682      	mov	sl, r0
 801fbe8:	468b      	mov	fp, r1
 801fbea:	9b08      	ldr	r3, [sp, #32]
 801fbec:	b1b3      	cbz	r3, 801fc1c <_strtod_l+0x5fc>
 801fbee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801fbf2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801fbf6:	2b00      	cmp	r3, #0
 801fbf8:	4659      	mov	r1, fp
 801fbfa:	dd0f      	ble.n	801fc1c <_strtod_l+0x5fc>
 801fbfc:	2b1f      	cmp	r3, #31
 801fbfe:	dd57      	ble.n	801fcb0 <_strtod_l+0x690>
 801fc00:	2b34      	cmp	r3, #52	@ 0x34
 801fc02:	bfde      	ittt	le
 801fc04:	f04f 33ff 	movle.w	r3, #4294967295
 801fc08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801fc0c:	4093      	lslle	r3, r2
 801fc0e:	f04f 0a00 	mov.w	sl, #0
 801fc12:	bfcc      	ite	gt
 801fc14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801fc18:	ea03 0b01 	andle.w	fp, r3, r1
 801fc1c:	2200      	movs	r2, #0
 801fc1e:	2300      	movs	r3, #0
 801fc20:	4650      	mov	r0, sl
 801fc22:	4659      	mov	r1, fp
 801fc24:	f7e0 ffdc 	bl	8000be0 <__aeabi_dcmpeq>
 801fc28:	2800      	cmp	r0, #0
 801fc2a:	d1a6      	bne.n	801fb7a <_strtod_l+0x55a>
 801fc2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fc2e:	9300      	str	r3, [sp, #0]
 801fc30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801fc32:	9805      	ldr	r0, [sp, #20]
 801fc34:	462b      	mov	r3, r5
 801fc36:	463a      	mov	r2, r7
 801fc38:	f001 fa00 	bl	802103c <__s2b>
 801fc3c:	900a      	str	r0, [sp, #40]	@ 0x28
 801fc3e:	2800      	cmp	r0, #0
 801fc40:	f43f af05 	beq.w	801fa4e <_strtod_l+0x42e>
 801fc44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fc46:	2a00      	cmp	r2, #0
 801fc48:	eba9 0308 	sub.w	r3, r9, r8
 801fc4c:	bfa8      	it	ge
 801fc4e:	2300      	movge	r3, #0
 801fc50:	9312      	str	r3, [sp, #72]	@ 0x48
 801fc52:	2400      	movs	r4, #0
 801fc54:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801fc58:	9316      	str	r3, [sp, #88]	@ 0x58
 801fc5a:	46a0      	mov	r8, r4
 801fc5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fc5e:	9805      	ldr	r0, [sp, #20]
 801fc60:	6859      	ldr	r1, [r3, #4]
 801fc62:	f001 f943 	bl	8020eec <_Balloc>
 801fc66:	4681      	mov	r9, r0
 801fc68:	2800      	cmp	r0, #0
 801fc6a:	f43f aef4 	beq.w	801fa56 <_strtod_l+0x436>
 801fc6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fc70:	691a      	ldr	r2, [r3, #16]
 801fc72:	3202      	adds	r2, #2
 801fc74:	f103 010c 	add.w	r1, r3, #12
 801fc78:	0092      	lsls	r2, r2, #2
 801fc7a:	300c      	adds	r0, #12
 801fc7c:	f000 fcdd 	bl	802063a <memcpy>
 801fc80:	ab1c      	add	r3, sp, #112	@ 0x70
 801fc82:	9301      	str	r3, [sp, #4]
 801fc84:	ab1b      	add	r3, sp, #108	@ 0x6c
 801fc86:	9300      	str	r3, [sp, #0]
 801fc88:	9805      	ldr	r0, [sp, #20]
 801fc8a:	4652      	mov	r2, sl
 801fc8c:	465b      	mov	r3, fp
 801fc8e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801fc92:	f001 fd07 	bl	80216a4 <__d2b>
 801fc96:	901a      	str	r0, [sp, #104]	@ 0x68
 801fc98:	2800      	cmp	r0, #0
 801fc9a:	f43f aedc 	beq.w	801fa56 <_strtod_l+0x436>
 801fc9e:	9805      	ldr	r0, [sp, #20]
 801fca0:	2101      	movs	r1, #1
 801fca2:	f001 fa61 	bl	8021168 <__i2b>
 801fca6:	4680      	mov	r8, r0
 801fca8:	b948      	cbnz	r0, 801fcbe <_strtod_l+0x69e>
 801fcaa:	f04f 0800 	mov.w	r8, #0
 801fcae:	e6d2      	b.n	801fa56 <_strtod_l+0x436>
 801fcb0:	f04f 32ff 	mov.w	r2, #4294967295
 801fcb4:	fa02 f303 	lsl.w	r3, r2, r3
 801fcb8:	ea03 0a0a 	and.w	sl, r3, sl
 801fcbc:	e7ae      	b.n	801fc1c <_strtod_l+0x5fc>
 801fcbe:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801fcc0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801fcc2:	2d00      	cmp	r5, #0
 801fcc4:	bfab      	itete	ge
 801fcc6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801fcc8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801fcca:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801fccc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801fcce:	bfac      	ite	ge
 801fcd0:	18ef      	addge	r7, r5, r3
 801fcd2:	1b5e      	sublt	r6, r3, r5
 801fcd4:	9b08      	ldr	r3, [sp, #32]
 801fcd6:	1aed      	subs	r5, r5, r3
 801fcd8:	4415      	add	r5, r2
 801fcda:	4b33      	ldr	r3, [pc, #204]	@ (801fda8 <_strtod_l+0x788>)
 801fcdc:	3d01      	subs	r5, #1
 801fcde:	429d      	cmp	r5, r3
 801fce0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801fce4:	da50      	bge.n	801fd88 <_strtod_l+0x768>
 801fce6:	1b5b      	subs	r3, r3, r5
 801fce8:	2b1f      	cmp	r3, #31
 801fcea:	eba2 0203 	sub.w	r2, r2, r3
 801fcee:	f04f 0101 	mov.w	r1, #1
 801fcf2:	dc3d      	bgt.n	801fd70 <_strtod_l+0x750>
 801fcf4:	fa01 f303 	lsl.w	r3, r1, r3
 801fcf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 801fcfa:	2300      	movs	r3, #0
 801fcfc:	9310      	str	r3, [sp, #64]	@ 0x40
 801fcfe:	18bd      	adds	r5, r7, r2
 801fd00:	9b08      	ldr	r3, [sp, #32]
 801fd02:	42af      	cmp	r7, r5
 801fd04:	4416      	add	r6, r2
 801fd06:	441e      	add	r6, r3
 801fd08:	463b      	mov	r3, r7
 801fd0a:	bfa8      	it	ge
 801fd0c:	462b      	movge	r3, r5
 801fd0e:	42b3      	cmp	r3, r6
 801fd10:	bfa8      	it	ge
 801fd12:	4633      	movge	r3, r6
 801fd14:	2b00      	cmp	r3, #0
 801fd16:	bfc2      	ittt	gt
 801fd18:	1aed      	subgt	r5, r5, r3
 801fd1a:	1af6      	subgt	r6, r6, r3
 801fd1c:	1aff      	subgt	r7, r7, r3
 801fd1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801fd20:	2b00      	cmp	r3, #0
 801fd22:	dd16      	ble.n	801fd52 <_strtod_l+0x732>
 801fd24:	4641      	mov	r1, r8
 801fd26:	9805      	ldr	r0, [sp, #20]
 801fd28:	461a      	mov	r2, r3
 801fd2a:	f001 fadd 	bl	80212e8 <__pow5mult>
 801fd2e:	4680      	mov	r8, r0
 801fd30:	2800      	cmp	r0, #0
 801fd32:	d0ba      	beq.n	801fcaa <_strtod_l+0x68a>
 801fd34:	4601      	mov	r1, r0
 801fd36:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801fd38:	9805      	ldr	r0, [sp, #20]
 801fd3a:	f001 fa2b 	bl	8021194 <__multiply>
 801fd3e:	900e      	str	r0, [sp, #56]	@ 0x38
 801fd40:	2800      	cmp	r0, #0
 801fd42:	f43f ae88 	beq.w	801fa56 <_strtod_l+0x436>
 801fd46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fd48:	9805      	ldr	r0, [sp, #20]
 801fd4a:	f001 f90f 	bl	8020f6c <_Bfree>
 801fd4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801fd50:	931a      	str	r3, [sp, #104]	@ 0x68
 801fd52:	2d00      	cmp	r5, #0
 801fd54:	dc1d      	bgt.n	801fd92 <_strtod_l+0x772>
 801fd56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fd58:	2b00      	cmp	r3, #0
 801fd5a:	dd27      	ble.n	801fdac <_strtod_l+0x78c>
 801fd5c:	4649      	mov	r1, r9
 801fd5e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801fd60:	9805      	ldr	r0, [sp, #20]
 801fd62:	f001 fac1 	bl	80212e8 <__pow5mult>
 801fd66:	4681      	mov	r9, r0
 801fd68:	bb00      	cbnz	r0, 801fdac <_strtod_l+0x78c>
 801fd6a:	f04f 0900 	mov.w	r9, #0
 801fd6e:	e672      	b.n	801fa56 <_strtod_l+0x436>
 801fd70:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801fd74:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801fd78:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801fd7c:	35e2      	adds	r5, #226	@ 0xe2
 801fd7e:	fa01 f305 	lsl.w	r3, r1, r5
 801fd82:	9310      	str	r3, [sp, #64]	@ 0x40
 801fd84:	9113      	str	r1, [sp, #76]	@ 0x4c
 801fd86:	e7ba      	b.n	801fcfe <_strtod_l+0x6de>
 801fd88:	2300      	movs	r3, #0
 801fd8a:	9310      	str	r3, [sp, #64]	@ 0x40
 801fd8c:	2301      	movs	r3, #1
 801fd8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 801fd90:	e7b5      	b.n	801fcfe <_strtod_l+0x6de>
 801fd92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fd94:	9805      	ldr	r0, [sp, #20]
 801fd96:	462a      	mov	r2, r5
 801fd98:	f001 fb00 	bl	802139c <__lshift>
 801fd9c:	901a      	str	r0, [sp, #104]	@ 0x68
 801fd9e:	2800      	cmp	r0, #0
 801fda0:	d1d9      	bne.n	801fd56 <_strtod_l+0x736>
 801fda2:	e658      	b.n	801fa56 <_strtod_l+0x436>
 801fda4:	08023530 	.word	0x08023530
 801fda8:	fffffc02 	.word	0xfffffc02
 801fdac:	2e00      	cmp	r6, #0
 801fdae:	dd07      	ble.n	801fdc0 <_strtod_l+0x7a0>
 801fdb0:	4649      	mov	r1, r9
 801fdb2:	9805      	ldr	r0, [sp, #20]
 801fdb4:	4632      	mov	r2, r6
 801fdb6:	f001 faf1 	bl	802139c <__lshift>
 801fdba:	4681      	mov	r9, r0
 801fdbc:	2800      	cmp	r0, #0
 801fdbe:	d0d4      	beq.n	801fd6a <_strtod_l+0x74a>
 801fdc0:	2f00      	cmp	r7, #0
 801fdc2:	dd08      	ble.n	801fdd6 <_strtod_l+0x7b6>
 801fdc4:	4641      	mov	r1, r8
 801fdc6:	9805      	ldr	r0, [sp, #20]
 801fdc8:	463a      	mov	r2, r7
 801fdca:	f001 fae7 	bl	802139c <__lshift>
 801fdce:	4680      	mov	r8, r0
 801fdd0:	2800      	cmp	r0, #0
 801fdd2:	f43f ae40 	beq.w	801fa56 <_strtod_l+0x436>
 801fdd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fdd8:	9805      	ldr	r0, [sp, #20]
 801fdda:	464a      	mov	r2, r9
 801fddc:	f001 fb66 	bl	80214ac <__mdiff>
 801fde0:	4604      	mov	r4, r0
 801fde2:	2800      	cmp	r0, #0
 801fde4:	f43f ae37 	beq.w	801fa56 <_strtod_l+0x436>
 801fde8:	68c3      	ldr	r3, [r0, #12]
 801fdea:	930f      	str	r3, [sp, #60]	@ 0x3c
 801fdec:	2300      	movs	r3, #0
 801fdee:	60c3      	str	r3, [r0, #12]
 801fdf0:	4641      	mov	r1, r8
 801fdf2:	f001 fb3f 	bl	8021474 <__mcmp>
 801fdf6:	2800      	cmp	r0, #0
 801fdf8:	da3d      	bge.n	801fe76 <_strtod_l+0x856>
 801fdfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801fdfc:	ea53 030a 	orrs.w	r3, r3, sl
 801fe00:	d163      	bne.n	801feca <_strtod_l+0x8aa>
 801fe02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801fe06:	2b00      	cmp	r3, #0
 801fe08:	d15f      	bne.n	801feca <_strtod_l+0x8aa>
 801fe0a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801fe0e:	0d1b      	lsrs	r3, r3, #20
 801fe10:	051b      	lsls	r3, r3, #20
 801fe12:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801fe16:	d958      	bls.n	801feca <_strtod_l+0x8aa>
 801fe18:	6963      	ldr	r3, [r4, #20]
 801fe1a:	b913      	cbnz	r3, 801fe22 <_strtod_l+0x802>
 801fe1c:	6923      	ldr	r3, [r4, #16]
 801fe1e:	2b01      	cmp	r3, #1
 801fe20:	dd53      	ble.n	801feca <_strtod_l+0x8aa>
 801fe22:	4621      	mov	r1, r4
 801fe24:	2201      	movs	r2, #1
 801fe26:	9805      	ldr	r0, [sp, #20]
 801fe28:	f001 fab8 	bl	802139c <__lshift>
 801fe2c:	4641      	mov	r1, r8
 801fe2e:	4604      	mov	r4, r0
 801fe30:	f001 fb20 	bl	8021474 <__mcmp>
 801fe34:	2800      	cmp	r0, #0
 801fe36:	dd48      	ble.n	801feca <_strtod_l+0x8aa>
 801fe38:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801fe3c:	9a08      	ldr	r2, [sp, #32]
 801fe3e:	0d1b      	lsrs	r3, r3, #20
 801fe40:	051b      	lsls	r3, r3, #20
 801fe42:	2a00      	cmp	r2, #0
 801fe44:	d062      	beq.n	801ff0c <_strtod_l+0x8ec>
 801fe46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801fe4a:	d85f      	bhi.n	801ff0c <_strtod_l+0x8ec>
 801fe4c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801fe50:	f67f ae97 	bls.w	801fb82 <_strtod_l+0x562>
 801fe54:	4ba4      	ldr	r3, [pc, #656]	@ (80200e8 <_strtod_l+0xac8>)
 801fe56:	4650      	mov	r0, sl
 801fe58:	4659      	mov	r1, fp
 801fe5a:	2200      	movs	r2, #0
 801fe5c:	f7e0 fc58 	bl	8000710 <__aeabi_dmul>
 801fe60:	4ba2      	ldr	r3, [pc, #648]	@ (80200ec <_strtod_l+0xacc>)
 801fe62:	400b      	ands	r3, r1
 801fe64:	4682      	mov	sl, r0
 801fe66:	468b      	mov	fp, r1
 801fe68:	2b00      	cmp	r3, #0
 801fe6a:	f47f adff 	bne.w	801fa6c <_strtod_l+0x44c>
 801fe6e:	9a05      	ldr	r2, [sp, #20]
 801fe70:	2322      	movs	r3, #34	@ 0x22
 801fe72:	6013      	str	r3, [r2, #0]
 801fe74:	e5fa      	b.n	801fa6c <_strtod_l+0x44c>
 801fe76:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 801fe7a:	d165      	bne.n	801ff48 <_strtod_l+0x928>
 801fe7c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801fe7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801fe82:	b35a      	cbz	r2, 801fedc <_strtod_l+0x8bc>
 801fe84:	4a9a      	ldr	r2, [pc, #616]	@ (80200f0 <_strtod_l+0xad0>)
 801fe86:	4293      	cmp	r3, r2
 801fe88:	d12b      	bne.n	801fee2 <_strtod_l+0x8c2>
 801fe8a:	9b08      	ldr	r3, [sp, #32]
 801fe8c:	4651      	mov	r1, sl
 801fe8e:	b303      	cbz	r3, 801fed2 <_strtod_l+0x8b2>
 801fe90:	4b96      	ldr	r3, [pc, #600]	@ (80200ec <_strtod_l+0xacc>)
 801fe92:	465a      	mov	r2, fp
 801fe94:	4013      	ands	r3, r2
 801fe96:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801fe9a:	f04f 32ff 	mov.w	r2, #4294967295
 801fe9e:	d81b      	bhi.n	801fed8 <_strtod_l+0x8b8>
 801fea0:	0d1b      	lsrs	r3, r3, #20
 801fea2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801fea6:	fa02 f303 	lsl.w	r3, r2, r3
 801feaa:	4299      	cmp	r1, r3
 801feac:	d119      	bne.n	801fee2 <_strtod_l+0x8c2>
 801feae:	4b91      	ldr	r3, [pc, #580]	@ (80200f4 <_strtod_l+0xad4>)
 801feb0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801feb2:	429a      	cmp	r2, r3
 801feb4:	d102      	bne.n	801febc <_strtod_l+0x89c>
 801feb6:	3101      	adds	r1, #1
 801feb8:	f43f adcd 	beq.w	801fa56 <_strtod_l+0x436>
 801febc:	4b8b      	ldr	r3, [pc, #556]	@ (80200ec <_strtod_l+0xacc>)
 801febe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fec0:	401a      	ands	r2, r3
 801fec2:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801fec6:	f04f 0a00 	mov.w	sl, #0
 801feca:	9b08      	ldr	r3, [sp, #32]
 801fecc:	2b00      	cmp	r3, #0
 801fece:	d1c1      	bne.n	801fe54 <_strtod_l+0x834>
 801fed0:	e5cc      	b.n	801fa6c <_strtod_l+0x44c>
 801fed2:	f04f 33ff 	mov.w	r3, #4294967295
 801fed6:	e7e8      	b.n	801feaa <_strtod_l+0x88a>
 801fed8:	4613      	mov	r3, r2
 801feda:	e7e6      	b.n	801feaa <_strtod_l+0x88a>
 801fedc:	ea53 030a 	orrs.w	r3, r3, sl
 801fee0:	d0aa      	beq.n	801fe38 <_strtod_l+0x818>
 801fee2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fee4:	b1db      	cbz	r3, 801ff1e <_strtod_l+0x8fe>
 801fee6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fee8:	4213      	tst	r3, r2
 801feea:	d0ee      	beq.n	801feca <_strtod_l+0x8aa>
 801feec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801feee:	9a08      	ldr	r2, [sp, #32]
 801fef0:	4650      	mov	r0, sl
 801fef2:	4659      	mov	r1, fp
 801fef4:	b1bb      	cbz	r3, 801ff26 <_strtod_l+0x906>
 801fef6:	f7ff fb70 	bl	801f5da <sulp>
 801fefa:	4602      	mov	r2, r0
 801fefc:	460b      	mov	r3, r1
 801fefe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ff02:	f7e0 fa4f 	bl	80003a4 <__adddf3>
 801ff06:	4682      	mov	sl, r0
 801ff08:	468b      	mov	fp, r1
 801ff0a:	e7de      	b.n	801feca <_strtod_l+0x8aa>
 801ff0c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801ff10:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801ff14:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801ff18:	f04f 3aff 	mov.w	sl, #4294967295
 801ff1c:	e7d5      	b.n	801feca <_strtod_l+0x8aa>
 801ff1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801ff20:	ea13 0f0a 	tst.w	r3, sl
 801ff24:	e7e1      	b.n	801feea <_strtod_l+0x8ca>
 801ff26:	f7ff fb58 	bl	801f5da <sulp>
 801ff2a:	4602      	mov	r2, r0
 801ff2c:	460b      	mov	r3, r1
 801ff2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ff32:	f7e0 fa35 	bl	80003a0 <__aeabi_dsub>
 801ff36:	2200      	movs	r2, #0
 801ff38:	2300      	movs	r3, #0
 801ff3a:	4682      	mov	sl, r0
 801ff3c:	468b      	mov	fp, r1
 801ff3e:	f7e0 fe4f 	bl	8000be0 <__aeabi_dcmpeq>
 801ff42:	2800      	cmp	r0, #0
 801ff44:	d0c1      	beq.n	801feca <_strtod_l+0x8aa>
 801ff46:	e61c      	b.n	801fb82 <_strtod_l+0x562>
 801ff48:	4641      	mov	r1, r8
 801ff4a:	4620      	mov	r0, r4
 801ff4c:	f001 fc02 	bl	8021754 <__ratio>
 801ff50:	2200      	movs	r2, #0
 801ff52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801ff56:	4606      	mov	r6, r0
 801ff58:	460f      	mov	r7, r1
 801ff5a:	f7e0 fe55 	bl	8000c08 <__aeabi_dcmple>
 801ff5e:	2800      	cmp	r0, #0
 801ff60:	d06d      	beq.n	802003e <_strtod_l+0xa1e>
 801ff62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ff64:	2b00      	cmp	r3, #0
 801ff66:	d178      	bne.n	802005a <_strtod_l+0xa3a>
 801ff68:	f1ba 0f00 	cmp.w	sl, #0
 801ff6c:	d156      	bne.n	802001c <_strtod_l+0x9fc>
 801ff6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ff70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ff74:	2b00      	cmp	r3, #0
 801ff76:	d158      	bne.n	802002a <_strtod_l+0xa0a>
 801ff78:	4b5f      	ldr	r3, [pc, #380]	@ (80200f8 <_strtod_l+0xad8>)
 801ff7a:	2200      	movs	r2, #0
 801ff7c:	4630      	mov	r0, r6
 801ff7e:	4639      	mov	r1, r7
 801ff80:	f7e0 fe38 	bl	8000bf4 <__aeabi_dcmplt>
 801ff84:	2800      	cmp	r0, #0
 801ff86:	d157      	bne.n	8020038 <_strtod_l+0xa18>
 801ff88:	4630      	mov	r0, r6
 801ff8a:	4639      	mov	r1, r7
 801ff8c:	4b5b      	ldr	r3, [pc, #364]	@ (80200fc <_strtod_l+0xadc>)
 801ff8e:	2200      	movs	r2, #0
 801ff90:	f7e0 fbbe 	bl	8000710 <__aeabi_dmul>
 801ff94:	4606      	mov	r6, r0
 801ff96:	460f      	mov	r7, r1
 801ff98:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801ff9c:	9606      	str	r6, [sp, #24]
 801ff9e:	9307      	str	r3, [sp, #28]
 801ffa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ffa4:	4d51      	ldr	r5, [pc, #324]	@ (80200ec <_strtod_l+0xacc>)
 801ffa6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801ffaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ffac:	401d      	ands	r5, r3
 801ffae:	4b54      	ldr	r3, [pc, #336]	@ (8020100 <_strtod_l+0xae0>)
 801ffb0:	429d      	cmp	r5, r3
 801ffb2:	f040 80ab 	bne.w	802010c <_strtod_l+0xaec>
 801ffb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ffb8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801ffbc:	4650      	mov	r0, sl
 801ffbe:	4659      	mov	r1, fp
 801ffc0:	f001 fb06 	bl	80215d0 <__ulp>
 801ffc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ffc8:	f7e0 fba2 	bl	8000710 <__aeabi_dmul>
 801ffcc:	4652      	mov	r2, sl
 801ffce:	465b      	mov	r3, fp
 801ffd0:	f7e0 f9e8 	bl	80003a4 <__adddf3>
 801ffd4:	460b      	mov	r3, r1
 801ffd6:	4945      	ldr	r1, [pc, #276]	@ (80200ec <_strtod_l+0xacc>)
 801ffd8:	4a4a      	ldr	r2, [pc, #296]	@ (8020104 <_strtod_l+0xae4>)
 801ffda:	4019      	ands	r1, r3
 801ffdc:	4291      	cmp	r1, r2
 801ffde:	4682      	mov	sl, r0
 801ffe0:	d942      	bls.n	8020068 <_strtod_l+0xa48>
 801ffe2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ffe4:	4b43      	ldr	r3, [pc, #268]	@ (80200f4 <_strtod_l+0xad4>)
 801ffe6:	429a      	cmp	r2, r3
 801ffe8:	d103      	bne.n	801fff2 <_strtod_l+0x9d2>
 801ffea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ffec:	3301      	adds	r3, #1
 801ffee:	f43f ad32 	beq.w	801fa56 <_strtod_l+0x436>
 801fff2:	f8df b100 	ldr.w	fp, [pc, #256]	@ 80200f4 <_strtod_l+0xad4>
 801fff6:	f04f 3aff 	mov.w	sl, #4294967295
 801fffa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fffc:	9805      	ldr	r0, [sp, #20]
 801fffe:	f000 ffb5 	bl	8020f6c <_Bfree>
 8020002:	9805      	ldr	r0, [sp, #20]
 8020004:	4649      	mov	r1, r9
 8020006:	f000 ffb1 	bl	8020f6c <_Bfree>
 802000a:	9805      	ldr	r0, [sp, #20]
 802000c:	4641      	mov	r1, r8
 802000e:	f000 ffad 	bl	8020f6c <_Bfree>
 8020012:	9805      	ldr	r0, [sp, #20]
 8020014:	4621      	mov	r1, r4
 8020016:	f000 ffa9 	bl	8020f6c <_Bfree>
 802001a:	e61f      	b.n	801fc5c <_strtod_l+0x63c>
 802001c:	f1ba 0f01 	cmp.w	sl, #1
 8020020:	d103      	bne.n	802002a <_strtod_l+0xa0a>
 8020022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020024:	2b00      	cmp	r3, #0
 8020026:	f43f adac 	beq.w	801fb82 <_strtod_l+0x562>
 802002a:	4b37      	ldr	r3, [pc, #220]	@ (8020108 <_strtod_l+0xae8>)
 802002c:	4f32      	ldr	r7, [pc, #200]	@ (80200f8 <_strtod_l+0xad8>)
 802002e:	2200      	movs	r2, #0
 8020030:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020034:	2600      	movs	r6, #0
 8020036:	e7b3      	b.n	801ffa0 <_strtod_l+0x980>
 8020038:	4f30      	ldr	r7, [pc, #192]	@ (80200fc <_strtod_l+0xadc>)
 802003a:	2600      	movs	r6, #0
 802003c:	e7ac      	b.n	801ff98 <_strtod_l+0x978>
 802003e:	4b2f      	ldr	r3, [pc, #188]	@ (80200fc <_strtod_l+0xadc>)
 8020040:	4630      	mov	r0, r6
 8020042:	4639      	mov	r1, r7
 8020044:	2200      	movs	r2, #0
 8020046:	f7e0 fb63 	bl	8000710 <__aeabi_dmul>
 802004a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802004c:	4606      	mov	r6, r0
 802004e:	460f      	mov	r7, r1
 8020050:	2b00      	cmp	r3, #0
 8020052:	d0a1      	beq.n	801ff98 <_strtod_l+0x978>
 8020054:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8020058:	e7a2      	b.n	801ffa0 <_strtod_l+0x980>
 802005a:	4b27      	ldr	r3, [pc, #156]	@ (80200f8 <_strtod_l+0xad8>)
 802005c:	2200      	movs	r2, #0
 802005e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020062:	4616      	mov	r6, r2
 8020064:	461f      	mov	r7, r3
 8020066:	e79b      	b.n	801ffa0 <_strtod_l+0x980>
 8020068:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 802006c:	9b08      	ldr	r3, [sp, #32]
 802006e:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8020072:	2b00      	cmp	r3, #0
 8020074:	d1c1      	bne.n	801fffa <_strtod_l+0x9da>
 8020076:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802007a:	0d1b      	lsrs	r3, r3, #20
 802007c:	051b      	lsls	r3, r3, #20
 802007e:	429d      	cmp	r5, r3
 8020080:	d1bb      	bne.n	801fffa <_strtod_l+0x9da>
 8020082:	4630      	mov	r0, r6
 8020084:	4639      	mov	r1, r7
 8020086:	f7e0 ff91 	bl	8000fac <__aeabi_d2lz>
 802008a:	f7e0 fb13 	bl	80006b4 <__aeabi_l2d>
 802008e:	4602      	mov	r2, r0
 8020090:	460b      	mov	r3, r1
 8020092:	4630      	mov	r0, r6
 8020094:	4639      	mov	r1, r7
 8020096:	f7e0 f983 	bl	80003a0 <__aeabi_dsub>
 802009a:	460b      	mov	r3, r1
 802009c:	4602      	mov	r2, r0
 802009e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80200a2:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80200a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80200a8:	ea46 060a 	orr.w	r6, r6, sl
 80200ac:	431e      	orrs	r6, r3
 80200ae:	d06a      	beq.n	8020186 <_strtod_l+0xb66>
 80200b0:	a309      	add	r3, pc, #36	@ (adr r3, 80200d8 <_strtod_l+0xab8>)
 80200b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80200b6:	f7e0 fd9d 	bl	8000bf4 <__aeabi_dcmplt>
 80200ba:	2800      	cmp	r0, #0
 80200bc:	f47f acd6 	bne.w	801fa6c <_strtod_l+0x44c>
 80200c0:	a307      	add	r3, pc, #28	@ (adr r3, 80200e0 <_strtod_l+0xac0>)
 80200c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80200c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80200ca:	f7e0 fdb1 	bl	8000c30 <__aeabi_dcmpgt>
 80200ce:	2800      	cmp	r0, #0
 80200d0:	d093      	beq.n	801fffa <_strtod_l+0x9da>
 80200d2:	e4cb      	b.n	801fa6c <_strtod_l+0x44c>
 80200d4:	f3af 8000 	nop.w
 80200d8:	94a03595 	.word	0x94a03595
 80200dc:	3fdfffff 	.word	0x3fdfffff
 80200e0:	35afe535 	.word	0x35afe535
 80200e4:	3fe00000 	.word	0x3fe00000
 80200e8:	39500000 	.word	0x39500000
 80200ec:	7ff00000 	.word	0x7ff00000
 80200f0:	000fffff 	.word	0x000fffff
 80200f4:	7fefffff 	.word	0x7fefffff
 80200f8:	3ff00000 	.word	0x3ff00000
 80200fc:	3fe00000 	.word	0x3fe00000
 8020100:	7fe00000 	.word	0x7fe00000
 8020104:	7c9fffff 	.word	0x7c9fffff
 8020108:	bff00000 	.word	0xbff00000
 802010c:	9b08      	ldr	r3, [sp, #32]
 802010e:	b323      	cbz	r3, 802015a <_strtod_l+0xb3a>
 8020110:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8020114:	d821      	bhi.n	802015a <_strtod_l+0xb3a>
 8020116:	a328      	add	r3, pc, #160	@ (adr r3, 80201b8 <_strtod_l+0xb98>)
 8020118:	e9d3 2300 	ldrd	r2, r3, [r3]
 802011c:	4630      	mov	r0, r6
 802011e:	4639      	mov	r1, r7
 8020120:	f7e0 fd72 	bl	8000c08 <__aeabi_dcmple>
 8020124:	b1a0      	cbz	r0, 8020150 <_strtod_l+0xb30>
 8020126:	4639      	mov	r1, r7
 8020128:	4630      	mov	r0, r6
 802012a:	f7e0 fdb3 	bl	8000c94 <__aeabi_d2uiz>
 802012e:	2801      	cmp	r0, #1
 8020130:	bf38      	it	cc
 8020132:	2001      	movcc	r0, #1
 8020134:	f7e0 fa72 	bl	800061c <__aeabi_ui2d>
 8020138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802013a:	4606      	mov	r6, r0
 802013c:	460f      	mov	r7, r1
 802013e:	b9fb      	cbnz	r3, 8020180 <_strtod_l+0xb60>
 8020140:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8020144:	9014      	str	r0, [sp, #80]	@ 0x50
 8020146:	9315      	str	r3, [sp, #84]	@ 0x54
 8020148:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 802014c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8020150:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020152:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8020156:	1b5b      	subs	r3, r3, r5
 8020158:	9311      	str	r3, [sp, #68]	@ 0x44
 802015a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802015e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8020162:	f001 fa35 	bl	80215d0 <__ulp>
 8020166:	4602      	mov	r2, r0
 8020168:	460b      	mov	r3, r1
 802016a:	4650      	mov	r0, sl
 802016c:	4659      	mov	r1, fp
 802016e:	f7e0 facf 	bl	8000710 <__aeabi_dmul>
 8020172:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8020176:	f7e0 f915 	bl	80003a4 <__adddf3>
 802017a:	4682      	mov	sl, r0
 802017c:	468b      	mov	fp, r1
 802017e:	e775      	b.n	802006c <_strtod_l+0xa4c>
 8020180:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8020184:	e7e0      	b.n	8020148 <_strtod_l+0xb28>
 8020186:	a30e      	add	r3, pc, #56	@ (adr r3, 80201c0 <_strtod_l+0xba0>)
 8020188:	e9d3 2300 	ldrd	r2, r3, [r3]
 802018c:	f7e0 fd32 	bl	8000bf4 <__aeabi_dcmplt>
 8020190:	e79d      	b.n	80200ce <_strtod_l+0xaae>
 8020192:	2300      	movs	r3, #0
 8020194:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020196:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8020198:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802019a:	6013      	str	r3, [r2, #0]
 802019c:	f7ff ba7d 	b.w	801f69a <_strtod_l+0x7a>
 80201a0:	2a65      	cmp	r2, #101	@ 0x65
 80201a2:	f43f ab74 	beq.w	801f88e <_strtod_l+0x26e>
 80201a6:	2a45      	cmp	r2, #69	@ 0x45
 80201a8:	f43f ab71 	beq.w	801f88e <_strtod_l+0x26e>
 80201ac:	2301      	movs	r3, #1
 80201ae:	f7ff bbac 	b.w	801f90a <_strtod_l+0x2ea>
 80201b2:	bf00      	nop
 80201b4:	f3af 8000 	nop.w
 80201b8:	ffc00000 	.word	0xffc00000
 80201bc:	41dfffff 	.word	0x41dfffff
 80201c0:	94a03595 	.word	0x94a03595
 80201c4:	3fcfffff 	.word	0x3fcfffff

080201c8 <strtod>:
 80201c8:	460a      	mov	r2, r1
 80201ca:	4601      	mov	r1, r0
 80201cc:	4802      	ldr	r0, [pc, #8]	@ (80201d8 <strtod+0x10>)
 80201ce:	4b03      	ldr	r3, [pc, #12]	@ (80201dc <strtod+0x14>)
 80201d0:	6800      	ldr	r0, [r0, #0]
 80201d2:	f7ff ba25 	b.w	801f620 <_strtod_l>
 80201d6:	bf00      	nop
 80201d8:	200002d4 	.word	0x200002d4
 80201dc:	20000168 	.word	0x20000168

080201e0 <_strtol_l.constprop.0>:
 80201e0:	2b24      	cmp	r3, #36	@ 0x24
 80201e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80201e6:	4686      	mov	lr, r0
 80201e8:	4690      	mov	r8, r2
 80201ea:	d801      	bhi.n	80201f0 <_strtol_l.constprop.0+0x10>
 80201ec:	2b01      	cmp	r3, #1
 80201ee:	d106      	bne.n	80201fe <_strtol_l.constprop.0+0x1e>
 80201f0:	f000 f9f6 	bl	80205e0 <__errno>
 80201f4:	2316      	movs	r3, #22
 80201f6:	6003      	str	r3, [r0, #0]
 80201f8:	2000      	movs	r0, #0
 80201fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80201fe:	4834      	ldr	r0, [pc, #208]	@ (80202d0 <_strtol_l.constprop.0+0xf0>)
 8020200:	460d      	mov	r5, r1
 8020202:	462a      	mov	r2, r5
 8020204:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020208:	5d06      	ldrb	r6, [r0, r4]
 802020a:	f016 0608 	ands.w	r6, r6, #8
 802020e:	d1f8      	bne.n	8020202 <_strtol_l.constprop.0+0x22>
 8020210:	2c2d      	cmp	r4, #45	@ 0x2d
 8020212:	d12d      	bne.n	8020270 <_strtol_l.constprop.0+0x90>
 8020214:	782c      	ldrb	r4, [r5, #0]
 8020216:	2601      	movs	r6, #1
 8020218:	1c95      	adds	r5, r2, #2
 802021a:	f033 0210 	bics.w	r2, r3, #16
 802021e:	d109      	bne.n	8020234 <_strtol_l.constprop.0+0x54>
 8020220:	2c30      	cmp	r4, #48	@ 0x30
 8020222:	d12a      	bne.n	802027a <_strtol_l.constprop.0+0x9a>
 8020224:	782a      	ldrb	r2, [r5, #0]
 8020226:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 802022a:	2a58      	cmp	r2, #88	@ 0x58
 802022c:	d125      	bne.n	802027a <_strtol_l.constprop.0+0x9a>
 802022e:	786c      	ldrb	r4, [r5, #1]
 8020230:	2310      	movs	r3, #16
 8020232:	3502      	adds	r5, #2
 8020234:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8020238:	f10c 3cff 	add.w	ip, ip, #4294967295
 802023c:	2200      	movs	r2, #0
 802023e:	fbbc f9f3 	udiv	r9, ip, r3
 8020242:	4610      	mov	r0, r2
 8020244:	fb03 ca19 	mls	sl, r3, r9, ip
 8020248:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 802024c:	2f09      	cmp	r7, #9
 802024e:	d81b      	bhi.n	8020288 <_strtol_l.constprop.0+0xa8>
 8020250:	463c      	mov	r4, r7
 8020252:	42a3      	cmp	r3, r4
 8020254:	dd27      	ble.n	80202a6 <_strtol_l.constprop.0+0xc6>
 8020256:	1c57      	adds	r7, r2, #1
 8020258:	d007      	beq.n	802026a <_strtol_l.constprop.0+0x8a>
 802025a:	4581      	cmp	r9, r0
 802025c:	d320      	bcc.n	80202a0 <_strtol_l.constprop.0+0xc0>
 802025e:	d101      	bne.n	8020264 <_strtol_l.constprop.0+0x84>
 8020260:	45a2      	cmp	sl, r4
 8020262:	db1d      	blt.n	80202a0 <_strtol_l.constprop.0+0xc0>
 8020264:	fb00 4003 	mla	r0, r0, r3, r4
 8020268:	2201      	movs	r2, #1
 802026a:	f815 4b01 	ldrb.w	r4, [r5], #1
 802026e:	e7eb      	b.n	8020248 <_strtol_l.constprop.0+0x68>
 8020270:	2c2b      	cmp	r4, #43	@ 0x2b
 8020272:	bf04      	itt	eq
 8020274:	782c      	ldrbeq	r4, [r5, #0]
 8020276:	1c95      	addeq	r5, r2, #2
 8020278:	e7cf      	b.n	802021a <_strtol_l.constprop.0+0x3a>
 802027a:	2b00      	cmp	r3, #0
 802027c:	d1da      	bne.n	8020234 <_strtol_l.constprop.0+0x54>
 802027e:	2c30      	cmp	r4, #48	@ 0x30
 8020280:	bf0c      	ite	eq
 8020282:	2308      	moveq	r3, #8
 8020284:	230a      	movne	r3, #10
 8020286:	e7d5      	b.n	8020234 <_strtol_l.constprop.0+0x54>
 8020288:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 802028c:	2f19      	cmp	r7, #25
 802028e:	d801      	bhi.n	8020294 <_strtol_l.constprop.0+0xb4>
 8020290:	3c37      	subs	r4, #55	@ 0x37
 8020292:	e7de      	b.n	8020252 <_strtol_l.constprop.0+0x72>
 8020294:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8020298:	2f19      	cmp	r7, #25
 802029a:	d804      	bhi.n	80202a6 <_strtol_l.constprop.0+0xc6>
 802029c:	3c57      	subs	r4, #87	@ 0x57
 802029e:	e7d8      	b.n	8020252 <_strtol_l.constprop.0+0x72>
 80202a0:	f04f 32ff 	mov.w	r2, #4294967295
 80202a4:	e7e1      	b.n	802026a <_strtol_l.constprop.0+0x8a>
 80202a6:	1c53      	adds	r3, r2, #1
 80202a8:	d108      	bne.n	80202bc <_strtol_l.constprop.0+0xdc>
 80202aa:	2322      	movs	r3, #34	@ 0x22
 80202ac:	f8ce 3000 	str.w	r3, [lr]
 80202b0:	4660      	mov	r0, ip
 80202b2:	f1b8 0f00 	cmp.w	r8, #0
 80202b6:	d0a0      	beq.n	80201fa <_strtol_l.constprop.0+0x1a>
 80202b8:	1e69      	subs	r1, r5, #1
 80202ba:	e006      	b.n	80202ca <_strtol_l.constprop.0+0xea>
 80202bc:	b106      	cbz	r6, 80202c0 <_strtol_l.constprop.0+0xe0>
 80202be:	4240      	negs	r0, r0
 80202c0:	f1b8 0f00 	cmp.w	r8, #0
 80202c4:	d099      	beq.n	80201fa <_strtol_l.constprop.0+0x1a>
 80202c6:	2a00      	cmp	r2, #0
 80202c8:	d1f6      	bne.n	80202b8 <_strtol_l.constprop.0+0xd8>
 80202ca:	f8c8 1000 	str.w	r1, [r8]
 80202ce:	e794      	b.n	80201fa <_strtol_l.constprop.0+0x1a>
 80202d0:	08023559 	.word	0x08023559

080202d4 <strtol>:
 80202d4:	4613      	mov	r3, r2
 80202d6:	460a      	mov	r2, r1
 80202d8:	4601      	mov	r1, r0
 80202da:	4802      	ldr	r0, [pc, #8]	@ (80202e4 <strtol+0x10>)
 80202dc:	6800      	ldr	r0, [r0, #0]
 80202de:	f7ff bf7f 	b.w	80201e0 <_strtol_l.constprop.0>
 80202e2:	bf00      	nop
 80202e4:	200002d4 	.word	0x200002d4

080202e8 <std>:
 80202e8:	2300      	movs	r3, #0
 80202ea:	b510      	push	{r4, lr}
 80202ec:	4604      	mov	r4, r0
 80202ee:	e9c0 3300 	strd	r3, r3, [r0]
 80202f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80202f6:	6083      	str	r3, [r0, #8]
 80202f8:	8181      	strh	r1, [r0, #12]
 80202fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80202fc:	81c2      	strh	r2, [r0, #14]
 80202fe:	6183      	str	r3, [r0, #24]
 8020300:	4619      	mov	r1, r3
 8020302:	2208      	movs	r2, #8
 8020304:	305c      	adds	r0, #92	@ 0x5c
 8020306:	f000 f8f4 	bl	80204f2 <memset>
 802030a:	4b0d      	ldr	r3, [pc, #52]	@ (8020340 <std+0x58>)
 802030c:	6263      	str	r3, [r4, #36]	@ 0x24
 802030e:	4b0d      	ldr	r3, [pc, #52]	@ (8020344 <std+0x5c>)
 8020310:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020312:	4b0d      	ldr	r3, [pc, #52]	@ (8020348 <std+0x60>)
 8020314:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020316:	4b0d      	ldr	r3, [pc, #52]	@ (802034c <std+0x64>)
 8020318:	6323      	str	r3, [r4, #48]	@ 0x30
 802031a:	4b0d      	ldr	r3, [pc, #52]	@ (8020350 <std+0x68>)
 802031c:	6224      	str	r4, [r4, #32]
 802031e:	429c      	cmp	r4, r3
 8020320:	d006      	beq.n	8020330 <std+0x48>
 8020322:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8020326:	4294      	cmp	r4, r2
 8020328:	d002      	beq.n	8020330 <std+0x48>
 802032a:	33d0      	adds	r3, #208	@ 0xd0
 802032c:	429c      	cmp	r4, r3
 802032e:	d105      	bne.n	802033c <std+0x54>
 8020330:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020338:	f000 b97c 	b.w	8020634 <__retarget_lock_init_recursive>
 802033c:	bd10      	pop	{r4, pc}
 802033e:	bf00      	nop
 8020340:	0802046d 	.word	0x0802046d
 8020344:	0802048f 	.word	0x0802048f
 8020348:	080204c7 	.word	0x080204c7
 802034c:	080204eb 	.word	0x080204eb
 8020350:	2000279c 	.word	0x2000279c

08020354 <stdio_exit_handler>:
 8020354:	4a02      	ldr	r2, [pc, #8]	@ (8020360 <stdio_exit_handler+0xc>)
 8020356:	4903      	ldr	r1, [pc, #12]	@ (8020364 <stdio_exit_handler+0x10>)
 8020358:	4803      	ldr	r0, [pc, #12]	@ (8020368 <stdio_exit_handler+0x14>)
 802035a:	f000 b869 	b.w	8020430 <_fwalk_sglue>
 802035e:	bf00      	nop
 8020360:	2000015c 	.word	0x2000015c
 8020364:	08021959 	.word	0x08021959
 8020368:	200002d8 	.word	0x200002d8

0802036c <cleanup_stdio>:
 802036c:	6841      	ldr	r1, [r0, #4]
 802036e:	4b0c      	ldr	r3, [pc, #48]	@ (80203a0 <cleanup_stdio+0x34>)
 8020370:	4299      	cmp	r1, r3
 8020372:	b510      	push	{r4, lr}
 8020374:	4604      	mov	r4, r0
 8020376:	d001      	beq.n	802037c <cleanup_stdio+0x10>
 8020378:	f001 faee 	bl	8021958 <_fflush_r>
 802037c:	68a1      	ldr	r1, [r4, #8]
 802037e:	4b09      	ldr	r3, [pc, #36]	@ (80203a4 <cleanup_stdio+0x38>)
 8020380:	4299      	cmp	r1, r3
 8020382:	d002      	beq.n	802038a <cleanup_stdio+0x1e>
 8020384:	4620      	mov	r0, r4
 8020386:	f001 fae7 	bl	8021958 <_fflush_r>
 802038a:	68e1      	ldr	r1, [r4, #12]
 802038c:	4b06      	ldr	r3, [pc, #24]	@ (80203a8 <cleanup_stdio+0x3c>)
 802038e:	4299      	cmp	r1, r3
 8020390:	d004      	beq.n	802039c <cleanup_stdio+0x30>
 8020392:	4620      	mov	r0, r4
 8020394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020398:	f001 bade 	b.w	8021958 <_fflush_r>
 802039c:	bd10      	pop	{r4, pc}
 802039e:	bf00      	nop
 80203a0:	2000279c 	.word	0x2000279c
 80203a4:	20002804 	.word	0x20002804
 80203a8:	2000286c 	.word	0x2000286c

080203ac <global_stdio_init.part.0>:
 80203ac:	b510      	push	{r4, lr}
 80203ae:	4b0b      	ldr	r3, [pc, #44]	@ (80203dc <global_stdio_init.part.0+0x30>)
 80203b0:	4c0b      	ldr	r4, [pc, #44]	@ (80203e0 <global_stdio_init.part.0+0x34>)
 80203b2:	4a0c      	ldr	r2, [pc, #48]	@ (80203e4 <global_stdio_init.part.0+0x38>)
 80203b4:	601a      	str	r2, [r3, #0]
 80203b6:	4620      	mov	r0, r4
 80203b8:	2200      	movs	r2, #0
 80203ba:	2104      	movs	r1, #4
 80203bc:	f7ff ff94 	bl	80202e8 <std>
 80203c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80203c4:	2201      	movs	r2, #1
 80203c6:	2109      	movs	r1, #9
 80203c8:	f7ff ff8e 	bl	80202e8 <std>
 80203cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80203d0:	2202      	movs	r2, #2
 80203d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80203d6:	2112      	movs	r1, #18
 80203d8:	f7ff bf86 	b.w	80202e8 <std>
 80203dc:	200028d4 	.word	0x200028d4
 80203e0:	2000279c 	.word	0x2000279c
 80203e4:	08020355 	.word	0x08020355

080203e8 <__sfp_lock_acquire>:
 80203e8:	4801      	ldr	r0, [pc, #4]	@ (80203f0 <__sfp_lock_acquire+0x8>)
 80203ea:	f000 b924 	b.w	8020636 <__retarget_lock_acquire_recursive>
 80203ee:	bf00      	nop
 80203f0:	200028dd 	.word	0x200028dd

080203f4 <__sfp_lock_release>:
 80203f4:	4801      	ldr	r0, [pc, #4]	@ (80203fc <__sfp_lock_release+0x8>)
 80203f6:	f000 b91f 	b.w	8020638 <__retarget_lock_release_recursive>
 80203fa:	bf00      	nop
 80203fc:	200028dd 	.word	0x200028dd

08020400 <__sinit>:
 8020400:	b510      	push	{r4, lr}
 8020402:	4604      	mov	r4, r0
 8020404:	f7ff fff0 	bl	80203e8 <__sfp_lock_acquire>
 8020408:	6a23      	ldr	r3, [r4, #32]
 802040a:	b11b      	cbz	r3, 8020414 <__sinit+0x14>
 802040c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020410:	f7ff bff0 	b.w	80203f4 <__sfp_lock_release>
 8020414:	4b04      	ldr	r3, [pc, #16]	@ (8020428 <__sinit+0x28>)
 8020416:	6223      	str	r3, [r4, #32]
 8020418:	4b04      	ldr	r3, [pc, #16]	@ (802042c <__sinit+0x2c>)
 802041a:	681b      	ldr	r3, [r3, #0]
 802041c:	2b00      	cmp	r3, #0
 802041e:	d1f5      	bne.n	802040c <__sinit+0xc>
 8020420:	f7ff ffc4 	bl	80203ac <global_stdio_init.part.0>
 8020424:	e7f2      	b.n	802040c <__sinit+0xc>
 8020426:	bf00      	nop
 8020428:	0802036d 	.word	0x0802036d
 802042c:	200028d4 	.word	0x200028d4

08020430 <_fwalk_sglue>:
 8020430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020434:	4607      	mov	r7, r0
 8020436:	4688      	mov	r8, r1
 8020438:	4614      	mov	r4, r2
 802043a:	2600      	movs	r6, #0
 802043c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020440:	f1b9 0901 	subs.w	r9, r9, #1
 8020444:	d505      	bpl.n	8020452 <_fwalk_sglue+0x22>
 8020446:	6824      	ldr	r4, [r4, #0]
 8020448:	2c00      	cmp	r4, #0
 802044a:	d1f7      	bne.n	802043c <_fwalk_sglue+0xc>
 802044c:	4630      	mov	r0, r6
 802044e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020452:	89ab      	ldrh	r3, [r5, #12]
 8020454:	2b01      	cmp	r3, #1
 8020456:	d907      	bls.n	8020468 <_fwalk_sglue+0x38>
 8020458:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802045c:	3301      	adds	r3, #1
 802045e:	d003      	beq.n	8020468 <_fwalk_sglue+0x38>
 8020460:	4629      	mov	r1, r5
 8020462:	4638      	mov	r0, r7
 8020464:	47c0      	blx	r8
 8020466:	4306      	orrs	r6, r0
 8020468:	3568      	adds	r5, #104	@ 0x68
 802046a:	e7e9      	b.n	8020440 <_fwalk_sglue+0x10>

0802046c <__sread>:
 802046c:	b510      	push	{r4, lr}
 802046e:	460c      	mov	r4, r1
 8020470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020474:	f000 f890 	bl	8020598 <_read_r>
 8020478:	2800      	cmp	r0, #0
 802047a:	bfab      	itete	ge
 802047c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802047e:	89a3      	ldrhlt	r3, [r4, #12]
 8020480:	181b      	addge	r3, r3, r0
 8020482:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020486:	bfac      	ite	ge
 8020488:	6563      	strge	r3, [r4, #84]	@ 0x54
 802048a:	81a3      	strhlt	r3, [r4, #12]
 802048c:	bd10      	pop	{r4, pc}

0802048e <__swrite>:
 802048e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020492:	461f      	mov	r7, r3
 8020494:	898b      	ldrh	r3, [r1, #12]
 8020496:	05db      	lsls	r3, r3, #23
 8020498:	4605      	mov	r5, r0
 802049a:	460c      	mov	r4, r1
 802049c:	4616      	mov	r6, r2
 802049e:	d505      	bpl.n	80204ac <__swrite+0x1e>
 80204a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80204a4:	2302      	movs	r3, #2
 80204a6:	2200      	movs	r2, #0
 80204a8:	f000 f864 	bl	8020574 <_lseek_r>
 80204ac:	89a3      	ldrh	r3, [r4, #12]
 80204ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80204b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80204b6:	81a3      	strh	r3, [r4, #12]
 80204b8:	4632      	mov	r2, r6
 80204ba:	463b      	mov	r3, r7
 80204bc:	4628      	mov	r0, r5
 80204be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80204c2:	f000 b87b 	b.w	80205bc <_write_r>

080204c6 <__sseek>:
 80204c6:	b510      	push	{r4, lr}
 80204c8:	460c      	mov	r4, r1
 80204ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80204ce:	f000 f851 	bl	8020574 <_lseek_r>
 80204d2:	1c43      	adds	r3, r0, #1
 80204d4:	89a3      	ldrh	r3, [r4, #12]
 80204d6:	bf15      	itete	ne
 80204d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80204da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80204de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80204e2:	81a3      	strheq	r3, [r4, #12]
 80204e4:	bf18      	it	ne
 80204e6:	81a3      	strhne	r3, [r4, #12]
 80204e8:	bd10      	pop	{r4, pc}

080204ea <__sclose>:
 80204ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80204ee:	f000 b831 	b.w	8020554 <_close_r>

080204f2 <memset>:
 80204f2:	4402      	add	r2, r0
 80204f4:	4603      	mov	r3, r0
 80204f6:	4293      	cmp	r3, r2
 80204f8:	d100      	bne.n	80204fc <memset+0xa>
 80204fa:	4770      	bx	lr
 80204fc:	f803 1b01 	strb.w	r1, [r3], #1
 8020500:	e7f9      	b.n	80204f6 <memset+0x4>

08020502 <strncmp>:
 8020502:	b510      	push	{r4, lr}
 8020504:	b16a      	cbz	r2, 8020522 <strncmp+0x20>
 8020506:	3901      	subs	r1, #1
 8020508:	1884      	adds	r4, r0, r2
 802050a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802050e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020512:	429a      	cmp	r2, r3
 8020514:	d103      	bne.n	802051e <strncmp+0x1c>
 8020516:	42a0      	cmp	r0, r4
 8020518:	d001      	beq.n	802051e <strncmp+0x1c>
 802051a:	2a00      	cmp	r2, #0
 802051c:	d1f5      	bne.n	802050a <strncmp+0x8>
 802051e:	1ad0      	subs	r0, r2, r3
 8020520:	bd10      	pop	{r4, pc}
 8020522:	4610      	mov	r0, r2
 8020524:	e7fc      	b.n	8020520 <strncmp+0x1e>

08020526 <strstr>:
 8020526:	780a      	ldrb	r2, [r1, #0]
 8020528:	b570      	push	{r4, r5, r6, lr}
 802052a:	b96a      	cbnz	r2, 8020548 <strstr+0x22>
 802052c:	bd70      	pop	{r4, r5, r6, pc}
 802052e:	429a      	cmp	r2, r3
 8020530:	d109      	bne.n	8020546 <strstr+0x20>
 8020532:	460c      	mov	r4, r1
 8020534:	4605      	mov	r5, r0
 8020536:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 802053a:	2b00      	cmp	r3, #0
 802053c:	d0f6      	beq.n	802052c <strstr+0x6>
 802053e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8020542:	429e      	cmp	r6, r3
 8020544:	d0f7      	beq.n	8020536 <strstr+0x10>
 8020546:	3001      	adds	r0, #1
 8020548:	7803      	ldrb	r3, [r0, #0]
 802054a:	2b00      	cmp	r3, #0
 802054c:	d1ef      	bne.n	802052e <strstr+0x8>
 802054e:	4618      	mov	r0, r3
 8020550:	e7ec      	b.n	802052c <strstr+0x6>
	...

08020554 <_close_r>:
 8020554:	b538      	push	{r3, r4, r5, lr}
 8020556:	4d06      	ldr	r5, [pc, #24]	@ (8020570 <_close_r+0x1c>)
 8020558:	2300      	movs	r3, #0
 802055a:	4604      	mov	r4, r0
 802055c:	4608      	mov	r0, r1
 802055e:	602b      	str	r3, [r5, #0]
 8020560:	f7e2 f8e8 	bl	8002734 <_close>
 8020564:	1c43      	adds	r3, r0, #1
 8020566:	d102      	bne.n	802056e <_close_r+0x1a>
 8020568:	682b      	ldr	r3, [r5, #0]
 802056a:	b103      	cbz	r3, 802056e <_close_r+0x1a>
 802056c:	6023      	str	r3, [r4, #0]
 802056e:	bd38      	pop	{r3, r4, r5, pc}
 8020570:	200028d8 	.word	0x200028d8

08020574 <_lseek_r>:
 8020574:	b538      	push	{r3, r4, r5, lr}
 8020576:	4d07      	ldr	r5, [pc, #28]	@ (8020594 <_lseek_r+0x20>)
 8020578:	4604      	mov	r4, r0
 802057a:	4608      	mov	r0, r1
 802057c:	4611      	mov	r1, r2
 802057e:	2200      	movs	r2, #0
 8020580:	602a      	str	r2, [r5, #0]
 8020582:	461a      	mov	r2, r3
 8020584:	f7e2 f8fa 	bl	800277c <_lseek>
 8020588:	1c43      	adds	r3, r0, #1
 802058a:	d102      	bne.n	8020592 <_lseek_r+0x1e>
 802058c:	682b      	ldr	r3, [r5, #0]
 802058e:	b103      	cbz	r3, 8020592 <_lseek_r+0x1e>
 8020590:	6023      	str	r3, [r4, #0]
 8020592:	bd38      	pop	{r3, r4, r5, pc}
 8020594:	200028d8 	.word	0x200028d8

08020598 <_read_r>:
 8020598:	b538      	push	{r3, r4, r5, lr}
 802059a:	4d07      	ldr	r5, [pc, #28]	@ (80205b8 <_read_r+0x20>)
 802059c:	4604      	mov	r4, r0
 802059e:	4608      	mov	r0, r1
 80205a0:	4611      	mov	r1, r2
 80205a2:	2200      	movs	r2, #0
 80205a4:	602a      	str	r2, [r5, #0]
 80205a6:	461a      	mov	r2, r3
 80205a8:	f7e2 f88b 	bl	80026c2 <_read>
 80205ac:	1c43      	adds	r3, r0, #1
 80205ae:	d102      	bne.n	80205b6 <_read_r+0x1e>
 80205b0:	682b      	ldr	r3, [r5, #0]
 80205b2:	b103      	cbz	r3, 80205b6 <_read_r+0x1e>
 80205b4:	6023      	str	r3, [r4, #0]
 80205b6:	bd38      	pop	{r3, r4, r5, pc}
 80205b8:	200028d8 	.word	0x200028d8

080205bc <_write_r>:
 80205bc:	b538      	push	{r3, r4, r5, lr}
 80205be:	4d07      	ldr	r5, [pc, #28]	@ (80205dc <_write_r+0x20>)
 80205c0:	4604      	mov	r4, r0
 80205c2:	4608      	mov	r0, r1
 80205c4:	4611      	mov	r1, r2
 80205c6:	2200      	movs	r2, #0
 80205c8:	602a      	str	r2, [r5, #0]
 80205ca:	461a      	mov	r2, r3
 80205cc:	f7e2 f896 	bl	80026fc <_write>
 80205d0:	1c43      	adds	r3, r0, #1
 80205d2:	d102      	bne.n	80205da <_write_r+0x1e>
 80205d4:	682b      	ldr	r3, [r5, #0]
 80205d6:	b103      	cbz	r3, 80205da <_write_r+0x1e>
 80205d8:	6023      	str	r3, [r4, #0]
 80205da:	bd38      	pop	{r3, r4, r5, pc}
 80205dc:	200028d8 	.word	0x200028d8

080205e0 <__errno>:
 80205e0:	4b01      	ldr	r3, [pc, #4]	@ (80205e8 <__errno+0x8>)
 80205e2:	6818      	ldr	r0, [r3, #0]
 80205e4:	4770      	bx	lr
 80205e6:	bf00      	nop
 80205e8:	200002d4 	.word	0x200002d4

080205ec <__libc_init_array>:
 80205ec:	b570      	push	{r4, r5, r6, lr}
 80205ee:	4d0d      	ldr	r5, [pc, #52]	@ (8020624 <__libc_init_array+0x38>)
 80205f0:	4c0d      	ldr	r4, [pc, #52]	@ (8020628 <__libc_init_array+0x3c>)
 80205f2:	1b64      	subs	r4, r4, r5
 80205f4:	10a4      	asrs	r4, r4, #2
 80205f6:	2600      	movs	r6, #0
 80205f8:	42a6      	cmp	r6, r4
 80205fa:	d109      	bne.n	8020610 <__libc_init_array+0x24>
 80205fc:	4d0b      	ldr	r5, [pc, #44]	@ (802062c <__libc_init_array+0x40>)
 80205fe:	4c0c      	ldr	r4, [pc, #48]	@ (8020630 <__libc_init_array+0x44>)
 8020600:	f001 fede 	bl	80223c0 <_init>
 8020604:	1b64      	subs	r4, r4, r5
 8020606:	10a4      	asrs	r4, r4, #2
 8020608:	2600      	movs	r6, #0
 802060a:	42a6      	cmp	r6, r4
 802060c:	d105      	bne.n	802061a <__libc_init_array+0x2e>
 802060e:	bd70      	pop	{r4, r5, r6, pc}
 8020610:	f855 3b04 	ldr.w	r3, [r5], #4
 8020614:	4798      	blx	r3
 8020616:	3601      	adds	r6, #1
 8020618:	e7ee      	b.n	80205f8 <__libc_init_array+0xc>
 802061a:	f855 3b04 	ldr.w	r3, [r5], #4
 802061e:	4798      	blx	r3
 8020620:	3601      	adds	r6, #1
 8020622:	e7f2      	b.n	802060a <__libc_init_array+0x1e>
 8020624:	08023990 	.word	0x08023990
 8020628:	08023990 	.word	0x08023990
 802062c:	08023990 	.word	0x08023990
 8020630:	08023994 	.word	0x08023994

08020634 <__retarget_lock_init_recursive>:
 8020634:	4770      	bx	lr

08020636 <__retarget_lock_acquire_recursive>:
 8020636:	4770      	bx	lr

08020638 <__retarget_lock_release_recursive>:
 8020638:	4770      	bx	lr

0802063a <memcpy>:
 802063a:	440a      	add	r2, r1
 802063c:	4291      	cmp	r1, r2
 802063e:	f100 33ff 	add.w	r3, r0, #4294967295
 8020642:	d100      	bne.n	8020646 <memcpy+0xc>
 8020644:	4770      	bx	lr
 8020646:	b510      	push	{r4, lr}
 8020648:	f811 4b01 	ldrb.w	r4, [r1], #1
 802064c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020650:	4291      	cmp	r1, r2
 8020652:	d1f9      	bne.n	8020648 <memcpy+0xe>
 8020654:	bd10      	pop	{r4, pc}
	...

08020658 <nan>:
 8020658:	4901      	ldr	r1, [pc, #4]	@ (8020660 <nan+0x8>)
 802065a:	2000      	movs	r0, #0
 802065c:	4770      	bx	lr
 802065e:	bf00      	nop
 8020660:	7ff80000 	.word	0x7ff80000

08020664 <_free_r>:
 8020664:	b538      	push	{r3, r4, r5, lr}
 8020666:	4605      	mov	r5, r0
 8020668:	2900      	cmp	r1, #0
 802066a:	d041      	beq.n	80206f0 <_free_r+0x8c>
 802066c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020670:	1f0c      	subs	r4, r1, #4
 8020672:	2b00      	cmp	r3, #0
 8020674:	bfb8      	it	lt
 8020676:	18e4      	addlt	r4, r4, r3
 8020678:	f000 fc2c 	bl	8020ed4 <__malloc_lock>
 802067c:	4a1d      	ldr	r2, [pc, #116]	@ (80206f4 <_free_r+0x90>)
 802067e:	6813      	ldr	r3, [r2, #0]
 8020680:	b933      	cbnz	r3, 8020690 <_free_r+0x2c>
 8020682:	6063      	str	r3, [r4, #4]
 8020684:	6014      	str	r4, [r2, #0]
 8020686:	4628      	mov	r0, r5
 8020688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802068c:	f000 bc28 	b.w	8020ee0 <__malloc_unlock>
 8020690:	42a3      	cmp	r3, r4
 8020692:	d908      	bls.n	80206a6 <_free_r+0x42>
 8020694:	6820      	ldr	r0, [r4, #0]
 8020696:	1821      	adds	r1, r4, r0
 8020698:	428b      	cmp	r3, r1
 802069a:	bf01      	itttt	eq
 802069c:	6819      	ldreq	r1, [r3, #0]
 802069e:	685b      	ldreq	r3, [r3, #4]
 80206a0:	1809      	addeq	r1, r1, r0
 80206a2:	6021      	streq	r1, [r4, #0]
 80206a4:	e7ed      	b.n	8020682 <_free_r+0x1e>
 80206a6:	461a      	mov	r2, r3
 80206a8:	685b      	ldr	r3, [r3, #4]
 80206aa:	b10b      	cbz	r3, 80206b0 <_free_r+0x4c>
 80206ac:	42a3      	cmp	r3, r4
 80206ae:	d9fa      	bls.n	80206a6 <_free_r+0x42>
 80206b0:	6811      	ldr	r1, [r2, #0]
 80206b2:	1850      	adds	r0, r2, r1
 80206b4:	42a0      	cmp	r0, r4
 80206b6:	d10b      	bne.n	80206d0 <_free_r+0x6c>
 80206b8:	6820      	ldr	r0, [r4, #0]
 80206ba:	4401      	add	r1, r0
 80206bc:	1850      	adds	r0, r2, r1
 80206be:	4283      	cmp	r3, r0
 80206c0:	6011      	str	r1, [r2, #0]
 80206c2:	d1e0      	bne.n	8020686 <_free_r+0x22>
 80206c4:	6818      	ldr	r0, [r3, #0]
 80206c6:	685b      	ldr	r3, [r3, #4]
 80206c8:	6053      	str	r3, [r2, #4]
 80206ca:	4408      	add	r0, r1
 80206cc:	6010      	str	r0, [r2, #0]
 80206ce:	e7da      	b.n	8020686 <_free_r+0x22>
 80206d0:	d902      	bls.n	80206d8 <_free_r+0x74>
 80206d2:	230c      	movs	r3, #12
 80206d4:	602b      	str	r3, [r5, #0]
 80206d6:	e7d6      	b.n	8020686 <_free_r+0x22>
 80206d8:	6820      	ldr	r0, [r4, #0]
 80206da:	1821      	adds	r1, r4, r0
 80206dc:	428b      	cmp	r3, r1
 80206de:	bf04      	itt	eq
 80206e0:	6819      	ldreq	r1, [r3, #0]
 80206e2:	685b      	ldreq	r3, [r3, #4]
 80206e4:	6063      	str	r3, [r4, #4]
 80206e6:	bf04      	itt	eq
 80206e8:	1809      	addeq	r1, r1, r0
 80206ea:	6021      	streq	r1, [r4, #0]
 80206ec:	6054      	str	r4, [r2, #4]
 80206ee:	e7ca      	b.n	8020686 <_free_r+0x22>
 80206f0:	bd38      	pop	{r3, r4, r5, pc}
 80206f2:	bf00      	nop
 80206f4:	200028e4 	.word	0x200028e4

080206f8 <rshift>:
 80206f8:	6903      	ldr	r3, [r0, #16]
 80206fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80206fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020702:	ea4f 1261 	mov.w	r2, r1, asr #5
 8020706:	f100 0414 	add.w	r4, r0, #20
 802070a:	dd45      	ble.n	8020798 <rshift+0xa0>
 802070c:	f011 011f 	ands.w	r1, r1, #31
 8020710:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8020714:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8020718:	d10c      	bne.n	8020734 <rshift+0x3c>
 802071a:	f100 0710 	add.w	r7, r0, #16
 802071e:	4629      	mov	r1, r5
 8020720:	42b1      	cmp	r1, r6
 8020722:	d334      	bcc.n	802078e <rshift+0x96>
 8020724:	1a9b      	subs	r3, r3, r2
 8020726:	009b      	lsls	r3, r3, #2
 8020728:	1eea      	subs	r2, r5, #3
 802072a:	4296      	cmp	r6, r2
 802072c:	bf38      	it	cc
 802072e:	2300      	movcc	r3, #0
 8020730:	4423      	add	r3, r4
 8020732:	e015      	b.n	8020760 <rshift+0x68>
 8020734:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8020738:	f1c1 0820 	rsb	r8, r1, #32
 802073c:	40cf      	lsrs	r7, r1
 802073e:	f105 0e04 	add.w	lr, r5, #4
 8020742:	46a1      	mov	r9, r4
 8020744:	4576      	cmp	r6, lr
 8020746:	46f4      	mov	ip, lr
 8020748:	d815      	bhi.n	8020776 <rshift+0x7e>
 802074a:	1a9a      	subs	r2, r3, r2
 802074c:	0092      	lsls	r2, r2, #2
 802074e:	3a04      	subs	r2, #4
 8020750:	3501      	adds	r5, #1
 8020752:	42ae      	cmp	r6, r5
 8020754:	bf38      	it	cc
 8020756:	2200      	movcc	r2, #0
 8020758:	18a3      	adds	r3, r4, r2
 802075a:	50a7      	str	r7, [r4, r2]
 802075c:	b107      	cbz	r7, 8020760 <rshift+0x68>
 802075e:	3304      	adds	r3, #4
 8020760:	1b1a      	subs	r2, r3, r4
 8020762:	42a3      	cmp	r3, r4
 8020764:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8020768:	bf08      	it	eq
 802076a:	2300      	moveq	r3, #0
 802076c:	6102      	str	r2, [r0, #16]
 802076e:	bf08      	it	eq
 8020770:	6143      	streq	r3, [r0, #20]
 8020772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020776:	f8dc c000 	ldr.w	ip, [ip]
 802077a:	fa0c fc08 	lsl.w	ip, ip, r8
 802077e:	ea4c 0707 	orr.w	r7, ip, r7
 8020782:	f849 7b04 	str.w	r7, [r9], #4
 8020786:	f85e 7b04 	ldr.w	r7, [lr], #4
 802078a:	40cf      	lsrs	r7, r1
 802078c:	e7da      	b.n	8020744 <rshift+0x4c>
 802078e:	f851 cb04 	ldr.w	ip, [r1], #4
 8020792:	f847 cf04 	str.w	ip, [r7, #4]!
 8020796:	e7c3      	b.n	8020720 <rshift+0x28>
 8020798:	4623      	mov	r3, r4
 802079a:	e7e1      	b.n	8020760 <rshift+0x68>

0802079c <__hexdig_fun>:
 802079c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80207a0:	2b09      	cmp	r3, #9
 80207a2:	d802      	bhi.n	80207aa <__hexdig_fun+0xe>
 80207a4:	3820      	subs	r0, #32
 80207a6:	b2c0      	uxtb	r0, r0
 80207a8:	4770      	bx	lr
 80207aa:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80207ae:	2b05      	cmp	r3, #5
 80207b0:	d801      	bhi.n	80207b6 <__hexdig_fun+0x1a>
 80207b2:	3847      	subs	r0, #71	@ 0x47
 80207b4:	e7f7      	b.n	80207a6 <__hexdig_fun+0xa>
 80207b6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80207ba:	2b05      	cmp	r3, #5
 80207bc:	d801      	bhi.n	80207c2 <__hexdig_fun+0x26>
 80207be:	3827      	subs	r0, #39	@ 0x27
 80207c0:	e7f1      	b.n	80207a6 <__hexdig_fun+0xa>
 80207c2:	2000      	movs	r0, #0
 80207c4:	4770      	bx	lr
	...

080207c8 <__gethex>:
 80207c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80207cc:	b085      	sub	sp, #20
 80207ce:	468a      	mov	sl, r1
 80207d0:	9302      	str	r3, [sp, #8]
 80207d2:	680b      	ldr	r3, [r1, #0]
 80207d4:	9001      	str	r0, [sp, #4]
 80207d6:	4690      	mov	r8, r2
 80207d8:	1c9c      	adds	r4, r3, #2
 80207da:	46a1      	mov	r9, r4
 80207dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80207e0:	2830      	cmp	r0, #48	@ 0x30
 80207e2:	d0fa      	beq.n	80207da <__gethex+0x12>
 80207e4:	eba9 0303 	sub.w	r3, r9, r3
 80207e8:	f1a3 0b02 	sub.w	fp, r3, #2
 80207ec:	f7ff ffd6 	bl	802079c <__hexdig_fun>
 80207f0:	4605      	mov	r5, r0
 80207f2:	2800      	cmp	r0, #0
 80207f4:	d168      	bne.n	80208c8 <__gethex+0x100>
 80207f6:	49a0      	ldr	r1, [pc, #640]	@ (8020a78 <__gethex+0x2b0>)
 80207f8:	2201      	movs	r2, #1
 80207fa:	4648      	mov	r0, r9
 80207fc:	f7ff fe81 	bl	8020502 <strncmp>
 8020800:	4607      	mov	r7, r0
 8020802:	2800      	cmp	r0, #0
 8020804:	d167      	bne.n	80208d6 <__gethex+0x10e>
 8020806:	f899 0001 	ldrb.w	r0, [r9, #1]
 802080a:	4626      	mov	r6, r4
 802080c:	f7ff ffc6 	bl	802079c <__hexdig_fun>
 8020810:	2800      	cmp	r0, #0
 8020812:	d062      	beq.n	80208da <__gethex+0x112>
 8020814:	4623      	mov	r3, r4
 8020816:	7818      	ldrb	r0, [r3, #0]
 8020818:	2830      	cmp	r0, #48	@ 0x30
 802081a:	4699      	mov	r9, r3
 802081c:	f103 0301 	add.w	r3, r3, #1
 8020820:	d0f9      	beq.n	8020816 <__gethex+0x4e>
 8020822:	f7ff ffbb 	bl	802079c <__hexdig_fun>
 8020826:	fab0 f580 	clz	r5, r0
 802082a:	096d      	lsrs	r5, r5, #5
 802082c:	f04f 0b01 	mov.w	fp, #1
 8020830:	464a      	mov	r2, r9
 8020832:	4616      	mov	r6, r2
 8020834:	3201      	adds	r2, #1
 8020836:	7830      	ldrb	r0, [r6, #0]
 8020838:	f7ff ffb0 	bl	802079c <__hexdig_fun>
 802083c:	2800      	cmp	r0, #0
 802083e:	d1f8      	bne.n	8020832 <__gethex+0x6a>
 8020840:	498d      	ldr	r1, [pc, #564]	@ (8020a78 <__gethex+0x2b0>)
 8020842:	2201      	movs	r2, #1
 8020844:	4630      	mov	r0, r6
 8020846:	f7ff fe5c 	bl	8020502 <strncmp>
 802084a:	2800      	cmp	r0, #0
 802084c:	d13f      	bne.n	80208ce <__gethex+0x106>
 802084e:	b944      	cbnz	r4, 8020862 <__gethex+0x9a>
 8020850:	1c74      	adds	r4, r6, #1
 8020852:	4622      	mov	r2, r4
 8020854:	4616      	mov	r6, r2
 8020856:	3201      	adds	r2, #1
 8020858:	7830      	ldrb	r0, [r6, #0]
 802085a:	f7ff ff9f 	bl	802079c <__hexdig_fun>
 802085e:	2800      	cmp	r0, #0
 8020860:	d1f8      	bne.n	8020854 <__gethex+0x8c>
 8020862:	1ba4      	subs	r4, r4, r6
 8020864:	00a7      	lsls	r7, r4, #2
 8020866:	7833      	ldrb	r3, [r6, #0]
 8020868:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 802086c:	2b50      	cmp	r3, #80	@ 0x50
 802086e:	d13e      	bne.n	80208ee <__gethex+0x126>
 8020870:	7873      	ldrb	r3, [r6, #1]
 8020872:	2b2b      	cmp	r3, #43	@ 0x2b
 8020874:	d033      	beq.n	80208de <__gethex+0x116>
 8020876:	2b2d      	cmp	r3, #45	@ 0x2d
 8020878:	d034      	beq.n	80208e4 <__gethex+0x11c>
 802087a:	1c71      	adds	r1, r6, #1
 802087c:	2400      	movs	r4, #0
 802087e:	7808      	ldrb	r0, [r1, #0]
 8020880:	f7ff ff8c 	bl	802079c <__hexdig_fun>
 8020884:	1e43      	subs	r3, r0, #1
 8020886:	b2db      	uxtb	r3, r3
 8020888:	2b18      	cmp	r3, #24
 802088a:	d830      	bhi.n	80208ee <__gethex+0x126>
 802088c:	f1a0 0210 	sub.w	r2, r0, #16
 8020890:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8020894:	f7ff ff82 	bl	802079c <__hexdig_fun>
 8020898:	f100 3cff 	add.w	ip, r0, #4294967295
 802089c:	fa5f fc8c 	uxtb.w	ip, ip
 80208a0:	f1bc 0f18 	cmp.w	ip, #24
 80208a4:	f04f 030a 	mov.w	r3, #10
 80208a8:	d91e      	bls.n	80208e8 <__gethex+0x120>
 80208aa:	b104      	cbz	r4, 80208ae <__gethex+0xe6>
 80208ac:	4252      	negs	r2, r2
 80208ae:	4417      	add	r7, r2
 80208b0:	f8ca 1000 	str.w	r1, [sl]
 80208b4:	b1ed      	cbz	r5, 80208f2 <__gethex+0x12a>
 80208b6:	f1bb 0f00 	cmp.w	fp, #0
 80208ba:	bf0c      	ite	eq
 80208bc:	2506      	moveq	r5, #6
 80208be:	2500      	movne	r5, #0
 80208c0:	4628      	mov	r0, r5
 80208c2:	b005      	add	sp, #20
 80208c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80208c8:	2500      	movs	r5, #0
 80208ca:	462c      	mov	r4, r5
 80208cc:	e7b0      	b.n	8020830 <__gethex+0x68>
 80208ce:	2c00      	cmp	r4, #0
 80208d0:	d1c7      	bne.n	8020862 <__gethex+0x9a>
 80208d2:	4627      	mov	r7, r4
 80208d4:	e7c7      	b.n	8020866 <__gethex+0x9e>
 80208d6:	464e      	mov	r6, r9
 80208d8:	462f      	mov	r7, r5
 80208da:	2501      	movs	r5, #1
 80208dc:	e7c3      	b.n	8020866 <__gethex+0x9e>
 80208de:	2400      	movs	r4, #0
 80208e0:	1cb1      	adds	r1, r6, #2
 80208e2:	e7cc      	b.n	802087e <__gethex+0xb6>
 80208e4:	2401      	movs	r4, #1
 80208e6:	e7fb      	b.n	80208e0 <__gethex+0x118>
 80208e8:	fb03 0002 	mla	r0, r3, r2, r0
 80208ec:	e7ce      	b.n	802088c <__gethex+0xc4>
 80208ee:	4631      	mov	r1, r6
 80208f0:	e7de      	b.n	80208b0 <__gethex+0xe8>
 80208f2:	eba6 0309 	sub.w	r3, r6, r9
 80208f6:	3b01      	subs	r3, #1
 80208f8:	4629      	mov	r1, r5
 80208fa:	2b07      	cmp	r3, #7
 80208fc:	dc0a      	bgt.n	8020914 <__gethex+0x14c>
 80208fe:	9801      	ldr	r0, [sp, #4]
 8020900:	f000 faf4 	bl	8020eec <_Balloc>
 8020904:	4604      	mov	r4, r0
 8020906:	b940      	cbnz	r0, 802091a <__gethex+0x152>
 8020908:	4b5c      	ldr	r3, [pc, #368]	@ (8020a7c <__gethex+0x2b4>)
 802090a:	4602      	mov	r2, r0
 802090c:	21e4      	movs	r1, #228	@ 0xe4
 802090e:	485c      	ldr	r0, [pc, #368]	@ (8020a80 <__gethex+0x2b8>)
 8020910:	f001 f85a 	bl	80219c8 <__assert_func>
 8020914:	3101      	adds	r1, #1
 8020916:	105b      	asrs	r3, r3, #1
 8020918:	e7ef      	b.n	80208fa <__gethex+0x132>
 802091a:	f100 0a14 	add.w	sl, r0, #20
 802091e:	2300      	movs	r3, #0
 8020920:	4655      	mov	r5, sl
 8020922:	469b      	mov	fp, r3
 8020924:	45b1      	cmp	r9, r6
 8020926:	d337      	bcc.n	8020998 <__gethex+0x1d0>
 8020928:	f845 bb04 	str.w	fp, [r5], #4
 802092c:	eba5 050a 	sub.w	r5, r5, sl
 8020930:	10ad      	asrs	r5, r5, #2
 8020932:	6125      	str	r5, [r4, #16]
 8020934:	4658      	mov	r0, fp
 8020936:	f000 fbcb 	bl	80210d0 <__hi0bits>
 802093a:	016d      	lsls	r5, r5, #5
 802093c:	f8d8 6000 	ldr.w	r6, [r8]
 8020940:	1a2d      	subs	r5, r5, r0
 8020942:	42b5      	cmp	r5, r6
 8020944:	dd54      	ble.n	80209f0 <__gethex+0x228>
 8020946:	1bad      	subs	r5, r5, r6
 8020948:	4629      	mov	r1, r5
 802094a:	4620      	mov	r0, r4
 802094c:	f000 ff55 	bl	80217fa <__any_on>
 8020950:	4681      	mov	r9, r0
 8020952:	b178      	cbz	r0, 8020974 <__gethex+0x1ac>
 8020954:	1e6b      	subs	r3, r5, #1
 8020956:	1159      	asrs	r1, r3, #5
 8020958:	f003 021f 	and.w	r2, r3, #31
 802095c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8020960:	f04f 0901 	mov.w	r9, #1
 8020964:	fa09 f202 	lsl.w	r2, r9, r2
 8020968:	420a      	tst	r2, r1
 802096a:	d003      	beq.n	8020974 <__gethex+0x1ac>
 802096c:	454b      	cmp	r3, r9
 802096e:	dc36      	bgt.n	80209de <__gethex+0x216>
 8020970:	f04f 0902 	mov.w	r9, #2
 8020974:	4629      	mov	r1, r5
 8020976:	4620      	mov	r0, r4
 8020978:	f7ff febe 	bl	80206f8 <rshift>
 802097c:	442f      	add	r7, r5
 802097e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8020982:	42bb      	cmp	r3, r7
 8020984:	da42      	bge.n	8020a0c <__gethex+0x244>
 8020986:	9801      	ldr	r0, [sp, #4]
 8020988:	4621      	mov	r1, r4
 802098a:	f000 faef 	bl	8020f6c <_Bfree>
 802098e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020990:	2300      	movs	r3, #0
 8020992:	6013      	str	r3, [r2, #0]
 8020994:	25a3      	movs	r5, #163	@ 0xa3
 8020996:	e793      	b.n	80208c0 <__gethex+0xf8>
 8020998:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 802099c:	2a2e      	cmp	r2, #46	@ 0x2e
 802099e:	d012      	beq.n	80209c6 <__gethex+0x1fe>
 80209a0:	2b20      	cmp	r3, #32
 80209a2:	d104      	bne.n	80209ae <__gethex+0x1e6>
 80209a4:	f845 bb04 	str.w	fp, [r5], #4
 80209a8:	f04f 0b00 	mov.w	fp, #0
 80209ac:	465b      	mov	r3, fp
 80209ae:	7830      	ldrb	r0, [r6, #0]
 80209b0:	9303      	str	r3, [sp, #12]
 80209b2:	f7ff fef3 	bl	802079c <__hexdig_fun>
 80209b6:	9b03      	ldr	r3, [sp, #12]
 80209b8:	f000 000f 	and.w	r0, r0, #15
 80209bc:	4098      	lsls	r0, r3
 80209be:	ea4b 0b00 	orr.w	fp, fp, r0
 80209c2:	3304      	adds	r3, #4
 80209c4:	e7ae      	b.n	8020924 <__gethex+0x15c>
 80209c6:	45b1      	cmp	r9, r6
 80209c8:	d8ea      	bhi.n	80209a0 <__gethex+0x1d8>
 80209ca:	492b      	ldr	r1, [pc, #172]	@ (8020a78 <__gethex+0x2b0>)
 80209cc:	9303      	str	r3, [sp, #12]
 80209ce:	2201      	movs	r2, #1
 80209d0:	4630      	mov	r0, r6
 80209d2:	f7ff fd96 	bl	8020502 <strncmp>
 80209d6:	9b03      	ldr	r3, [sp, #12]
 80209d8:	2800      	cmp	r0, #0
 80209da:	d1e1      	bne.n	80209a0 <__gethex+0x1d8>
 80209dc:	e7a2      	b.n	8020924 <__gethex+0x15c>
 80209de:	1ea9      	subs	r1, r5, #2
 80209e0:	4620      	mov	r0, r4
 80209e2:	f000 ff0a 	bl	80217fa <__any_on>
 80209e6:	2800      	cmp	r0, #0
 80209e8:	d0c2      	beq.n	8020970 <__gethex+0x1a8>
 80209ea:	f04f 0903 	mov.w	r9, #3
 80209ee:	e7c1      	b.n	8020974 <__gethex+0x1ac>
 80209f0:	da09      	bge.n	8020a06 <__gethex+0x23e>
 80209f2:	1b75      	subs	r5, r6, r5
 80209f4:	4621      	mov	r1, r4
 80209f6:	9801      	ldr	r0, [sp, #4]
 80209f8:	462a      	mov	r2, r5
 80209fa:	f000 fccf 	bl	802139c <__lshift>
 80209fe:	1b7f      	subs	r7, r7, r5
 8020a00:	4604      	mov	r4, r0
 8020a02:	f100 0a14 	add.w	sl, r0, #20
 8020a06:	f04f 0900 	mov.w	r9, #0
 8020a0a:	e7b8      	b.n	802097e <__gethex+0x1b6>
 8020a0c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8020a10:	42bd      	cmp	r5, r7
 8020a12:	dd6f      	ble.n	8020af4 <__gethex+0x32c>
 8020a14:	1bed      	subs	r5, r5, r7
 8020a16:	42ae      	cmp	r6, r5
 8020a18:	dc34      	bgt.n	8020a84 <__gethex+0x2bc>
 8020a1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8020a1e:	2b02      	cmp	r3, #2
 8020a20:	d022      	beq.n	8020a68 <__gethex+0x2a0>
 8020a22:	2b03      	cmp	r3, #3
 8020a24:	d024      	beq.n	8020a70 <__gethex+0x2a8>
 8020a26:	2b01      	cmp	r3, #1
 8020a28:	d115      	bne.n	8020a56 <__gethex+0x28e>
 8020a2a:	42ae      	cmp	r6, r5
 8020a2c:	d113      	bne.n	8020a56 <__gethex+0x28e>
 8020a2e:	2e01      	cmp	r6, #1
 8020a30:	d10b      	bne.n	8020a4a <__gethex+0x282>
 8020a32:	9a02      	ldr	r2, [sp, #8]
 8020a34:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8020a38:	6013      	str	r3, [r2, #0]
 8020a3a:	2301      	movs	r3, #1
 8020a3c:	6123      	str	r3, [r4, #16]
 8020a3e:	f8ca 3000 	str.w	r3, [sl]
 8020a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020a44:	2562      	movs	r5, #98	@ 0x62
 8020a46:	601c      	str	r4, [r3, #0]
 8020a48:	e73a      	b.n	80208c0 <__gethex+0xf8>
 8020a4a:	1e71      	subs	r1, r6, #1
 8020a4c:	4620      	mov	r0, r4
 8020a4e:	f000 fed4 	bl	80217fa <__any_on>
 8020a52:	2800      	cmp	r0, #0
 8020a54:	d1ed      	bne.n	8020a32 <__gethex+0x26a>
 8020a56:	9801      	ldr	r0, [sp, #4]
 8020a58:	4621      	mov	r1, r4
 8020a5a:	f000 fa87 	bl	8020f6c <_Bfree>
 8020a5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020a60:	2300      	movs	r3, #0
 8020a62:	6013      	str	r3, [r2, #0]
 8020a64:	2550      	movs	r5, #80	@ 0x50
 8020a66:	e72b      	b.n	80208c0 <__gethex+0xf8>
 8020a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020a6a:	2b00      	cmp	r3, #0
 8020a6c:	d1f3      	bne.n	8020a56 <__gethex+0x28e>
 8020a6e:	e7e0      	b.n	8020a32 <__gethex+0x26a>
 8020a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020a72:	2b00      	cmp	r3, #0
 8020a74:	d1dd      	bne.n	8020a32 <__gethex+0x26a>
 8020a76:	e7ee      	b.n	8020a56 <__gethex+0x28e>
 8020a78:	080234f4 	.word	0x080234f4
 8020a7c:	08023661 	.word	0x08023661
 8020a80:	08023672 	.word	0x08023672
 8020a84:	1e6f      	subs	r7, r5, #1
 8020a86:	f1b9 0f00 	cmp.w	r9, #0
 8020a8a:	d130      	bne.n	8020aee <__gethex+0x326>
 8020a8c:	b127      	cbz	r7, 8020a98 <__gethex+0x2d0>
 8020a8e:	4639      	mov	r1, r7
 8020a90:	4620      	mov	r0, r4
 8020a92:	f000 feb2 	bl	80217fa <__any_on>
 8020a96:	4681      	mov	r9, r0
 8020a98:	117a      	asrs	r2, r7, #5
 8020a9a:	2301      	movs	r3, #1
 8020a9c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8020aa0:	f007 071f 	and.w	r7, r7, #31
 8020aa4:	40bb      	lsls	r3, r7
 8020aa6:	4213      	tst	r3, r2
 8020aa8:	4629      	mov	r1, r5
 8020aaa:	4620      	mov	r0, r4
 8020aac:	bf18      	it	ne
 8020aae:	f049 0902 	orrne.w	r9, r9, #2
 8020ab2:	f7ff fe21 	bl	80206f8 <rshift>
 8020ab6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8020aba:	1b76      	subs	r6, r6, r5
 8020abc:	2502      	movs	r5, #2
 8020abe:	f1b9 0f00 	cmp.w	r9, #0
 8020ac2:	d047      	beq.n	8020b54 <__gethex+0x38c>
 8020ac4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8020ac8:	2b02      	cmp	r3, #2
 8020aca:	d015      	beq.n	8020af8 <__gethex+0x330>
 8020acc:	2b03      	cmp	r3, #3
 8020ace:	d017      	beq.n	8020b00 <__gethex+0x338>
 8020ad0:	2b01      	cmp	r3, #1
 8020ad2:	d109      	bne.n	8020ae8 <__gethex+0x320>
 8020ad4:	f019 0f02 	tst.w	r9, #2
 8020ad8:	d006      	beq.n	8020ae8 <__gethex+0x320>
 8020ada:	f8da 3000 	ldr.w	r3, [sl]
 8020ade:	ea49 0903 	orr.w	r9, r9, r3
 8020ae2:	f019 0f01 	tst.w	r9, #1
 8020ae6:	d10e      	bne.n	8020b06 <__gethex+0x33e>
 8020ae8:	f045 0510 	orr.w	r5, r5, #16
 8020aec:	e032      	b.n	8020b54 <__gethex+0x38c>
 8020aee:	f04f 0901 	mov.w	r9, #1
 8020af2:	e7d1      	b.n	8020a98 <__gethex+0x2d0>
 8020af4:	2501      	movs	r5, #1
 8020af6:	e7e2      	b.n	8020abe <__gethex+0x2f6>
 8020af8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020afa:	f1c3 0301 	rsb	r3, r3, #1
 8020afe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8020b00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020b02:	2b00      	cmp	r3, #0
 8020b04:	d0f0      	beq.n	8020ae8 <__gethex+0x320>
 8020b06:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8020b0a:	f104 0314 	add.w	r3, r4, #20
 8020b0e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8020b12:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8020b16:	f04f 0c00 	mov.w	ip, #0
 8020b1a:	4618      	mov	r0, r3
 8020b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8020b20:	f1b2 3fff 	cmp.w	r2, #4294967295
 8020b24:	d01b      	beq.n	8020b5e <__gethex+0x396>
 8020b26:	3201      	adds	r2, #1
 8020b28:	6002      	str	r2, [r0, #0]
 8020b2a:	2d02      	cmp	r5, #2
 8020b2c:	f104 0314 	add.w	r3, r4, #20
 8020b30:	d13c      	bne.n	8020bac <__gethex+0x3e4>
 8020b32:	f8d8 2000 	ldr.w	r2, [r8]
 8020b36:	3a01      	subs	r2, #1
 8020b38:	42b2      	cmp	r2, r6
 8020b3a:	d109      	bne.n	8020b50 <__gethex+0x388>
 8020b3c:	1171      	asrs	r1, r6, #5
 8020b3e:	2201      	movs	r2, #1
 8020b40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8020b44:	f006 061f 	and.w	r6, r6, #31
 8020b48:	fa02 f606 	lsl.w	r6, r2, r6
 8020b4c:	421e      	tst	r6, r3
 8020b4e:	d13a      	bne.n	8020bc6 <__gethex+0x3fe>
 8020b50:	f045 0520 	orr.w	r5, r5, #32
 8020b54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020b56:	601c      	str	r4, [r3, #0]
 8020b58:	9b02      	ldr	r3, [sp, #8]
 8020b5a:	601f      	str	r7, [r3, #0]
 8020b5c:	e6b0      	b.n	80208c0 <__gethex+0xf8>
 8020b5e:	4299      	cmp	r1, r3
 8020b60:	f843 cc04 	str.w	ip, [r3, #-4]
 8020b64:	d8d9      	bhi.n	8020b1a <__gethex+0x352>
 8020b66:	68a3      	ldr	r3, [r4, #8]
 8020b68:	459b      	cmp	fp, r3
 8020b6a:	db17      	blt.n	8020b9c <__gethex+0x3d4>
 8020b6c:	6861      	ldr	r1, [r4, #4]
 8020b6e:	9801      	ldr	r0, [sp, #4]
 8020b70:	3101      	adds	r1, #1
 8020b72:	f000 f9bb 	bl	8020eec <_Balloc>
 8020b76:	4681      	mov	r9, r0
 8020b78:	b918      	cbnz	r0, 8020b82 <__gethex+0x3ba>
 8020b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8020be4 <__gethex+0x41c>)
 8020b7c:	4602      	mov	r2, r0
 8020b7e:	2184      	movs	r1, #132	@ 0x84
 8020b80:	e6c5      	b.n	802090e <__gethex+0x146>
 8020b82:	6922      	ldr	r2, [r4, #16]
 8020b84:	3202      	adds	r2, #2
 8020b86:	f104 010c 	add.w	r1, r4, #12
 8020b8a:	0092      	lsls	r2, r2, #2
 8020b8c:	300c      	adds	r0, #12
 8020b8e:	f7ff fd54 	bl	802063a <memcpy>
 8020b92:	4621      	mov	r1, r4
 8020b94:	9801      	ldr	r0, [sp, #4]
 8020b96:	f000 f9e9 	bl	8020f6c <_Bfree>
 8020b9a:	464c      	mov	r4, r9
 8020b9c:	6923      	ldr	r3, [r4, #16]
 8020b9e:	1c5a      	adds	r2, r3, #1
 8020ba0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8020ba4:	6122      	str	r2, [r4, #16]
 8020ba6:	2201      	movs	r2, #1
 8020ba8:	615a      	str	r2, [r3, #20]
 8020baa:	e7be      	b.n	8020b2a <__gethex+0x362>
 8020bac:	6922      	ldr	r2, [r4, #16]
 8020bae:	455a      	cmp	r2, fp
 8020bb0:	dd0b      	ble.n	8020bca <__gethex+0x402>
 8020bb2:	2101      	movs	r1, #1
 8020bb4:	4620      	mov	r0, r4
 8020bb6:	f7ff fd9f 	bl	80206f8 <rshift>
 8020bba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8020bbe:	3701      	adds	r7, #1
 8020bc0:	42bb      	cmp	r3, r7
 8020bc2:	f6ff aee0 	blt.w	8020986 <__gethex+0x1be>
 8020bc6:	2501      	movs	r5, #1
 8020bc8:	e7c2      	b.n	8020b50 <__gethex+0x388>
 8020bca:	f016 061f 	ands.w	r6, r6, #31
 8020bce:	d0fa      	beq.n	8020bc6 <__gethex+0x3fe>
 8020bd0:	4453      	add	r3, sl
 8020bd2:	f1c6 0620 	rsb	r6, r6, #32
 8020bd6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8020bda:	f000 fa79 	bl	80210d0 <__hi0bits>
 8020bde:	42b0      	cmp	r0, r6
 8020be0:	dbe7      	blt.n	8020bb2 <__gethex+0x3ea>
 8020be2:	e7f0      	b.n	8020bc6 <__gethex+0x3fe>
 8020be4:	08023661 	.word	0x08023661

08020be8 <L_shift>:
 8020be8:	f1c2 0208 	rsb	r2, r2, #8
 8020bec:	0092      	lsls	r2, r2, #2
 8020bee:	b570      	push	{r4, r5, r6, lr}
 8020bf0:	f1c2 0620 	rsb	r6, r2, #32
 8020bf4:	6843      	ldr	r3, [r0, #4]
 8020bf6:	6804      	ldr	r4, [r0, #0]
 8020bf8:	fa03 f506 	lsl.w	r5, r3, r6
 8020bfc:	432c      	orrs	r4, r5
 8020bfe:	40d3      	lsrs	r3, r2
 8020c00:	6004      	str	r4, [r0, #0]
 8020c02:	f840 3f04 	str.w	r3, [r0, #4]!
 8020c06:	4288      	cmp	r0, r1
 8020c08:	d3f4      	bcc.n	8020bf4 <L_shift+0xc>
 8020c0a:	bd70      	pop	{r4, r5, r6, pc}

08020c0c <__match>:
 8020c0c:	b530      	push	{r4, r5, lr}
 8020c0e:	6803      	ldr	r3, [r0, #0]
 8020c10:	3301      	adds	r3, #1
 8020c12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020c16:	b914      	cbnz	r4, 8020c1e <__match+0x12>
 8020c18:	6003      	str	r3, [r0, #0]
 8020c1a:	2001      	movs	r0, #1
 8020c1c:	bd30      	pop	{r4, r5, pc}
 8020c1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020c22:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8020c26:	2d19      	cmp	r5, #25
 8020c28:	bf98      	it	ls
 8020c2a:	3220      	addls	r2, #32
 8020c2c:	42a2      	cmp	r2, r4
 8020c2e:	d0f0      	beq.n	8020c12 <__match+0x6>
 8020c30:	2000      	movs	r0, #0
 8020c32:	e7f3      	b.n	8020c1c <__match+0x10>

08020c34 <__hexnan>:
 8020c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c38:	680b      	ldr	r3, [r1, #0]
 8020c3a:	6801      	ldr	r1, [r0, #0]
 8020c3c:	115e      	asrs	r6, r3, #5
 8020c3e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8020c42:	f013 031f 	ands.w	r3, r3, #31
 8020c46:	b087      	sub	sp, #28
 8020c48:	bf18      	it	ne
 8020c4a:	3604      	addne	r6, #4
 8020c4c:	2500      	movs	r5, #0
 8020c4e:	1f37      	subs	r7, r6, #4
 8020c50:	4682      	mov	sl, r0
 8020c52:	4690      	mov	r8, r2
 8020c54:	9301      	str	r3, [sp, #4]
 8020c56:	f846 5c04 	str.w	r5, [r6, #-4]
 8020c5a:	46b9      	mov	r9, r7
 8020c5c:	463c      	mov	r4, r7
 8020c5e:	9502      	str	r5, [sp, #8]
 8020c60:	46ab      	mov	fp, r5
 8020c62:	784a      	ldrb	r2, [r1, #1]
 8020c64:	1c4b      	adds	r3, r1, #1
 8020c66:	9303      	str	r3, [sp, #12]
 8020c68:	b342      	cbz	r2, 8020cbc <__hexnan+0x88>
 8020c6a:	4610      	mov	r0, r2
 8020c6c:	9105      	str	r1, [sp, #20]
 8020c6e:	9204      	str	r2, [sp, #16]
 8020c70:	f7ff fd94 	bl	802079c <__hexdig_fun>
 8020c74:	2800      	cmp	r0, #0
 8020c76:	d151      	bne.n	8020d1c <__hexnan+0xe8>
 8020c78:	9a04      	ldr	r2, [sp, #16]
 8020c7a:	9905      	ldr	r1, [sp, #20]
 8020c7c:	2a20      	cmp	r2, #32
 8020c7e:	d818      	bhi.n	8020cb2 <__hexnan+0x7e>
 8020c80:	9b02      	ldr	r3, [sp, #8]
 8020c82:	459b      	cmp	fp, r3
 8020c84:	dd13      	ble.n	8020cae <__hexnan+0x7a>
 8020c86:	454c      	cmp	r4, r9
 8020c88:	d206      	bcs.n	8020c98 <__hexnan+0x64>
 8020c8a:	2d07      	cmp	r5, #7
 8020c8c:	dc04      	bgt.n	8020c98 <__hexnan+0x64>
 8020c8e:	462a      	mov	r2, r5
 8020c90:	4649      	mov	r1, r9
 8020c92:	4620      	mov	r0, r4
 8020c94:	f7ff ffa8 	bl	8020be8 <L_shift>
 8020c98:	4544      	cmp	r4, r8
 8020c9a:	d952      	bls.n	8020d42 <__hexnan+0x10e>
 8020c9c:	2300      	movs	r3, #0
 8020c9e:	f1a4 0904 	sub.w	r9, r4, #4
 8020ca2:	f844 3c04 	str.w	r3, [r4, #-4]
 8020ca6:	f8cd b008 	str.w	fp, [sp, #8]
 8020caa:	464c      	mov	r4, r9
 8020cac:	461d      	mov	r5, r3
 8020cae:	9903      	ldr	r1, [sp, #12]
 8020cb0:	e7d7      	b.n	8020c62 <__hexnan+0x2e>
 8020cb2:	2a29      	cmp	r2, #41	@ 0x29
 8020cb4:	d157      	bne.n	8020d66 <__hexnan+0x132>
 8020cb6:	3102      	adds	r1, #2
 8020cb8:	f8ca 1000 	str.w	r1, [sl]
 8020cbc:	f1bb 0f00 	cmp.w	fp, #0
 8020cc0:	d051      	beq.n	8020d66 <__hexnan+0x132>
 8020cc2:	454c      	cmp	r4, r9
 8020cc4:	d206      	bcs.n	8020cd4 <__hexnan+0xa0>
 8020cc6:	2d07      	cmp	r5, #7
 8020cc8:	dc04      	bgt.n	8020cd4 <__hexnan+0xa0>
 8020cca:	462a      	mov	r2, r5
 8020ccc:	4649      	mov	r1, r9
 8020cce:	4620      	mov	r0, r4
 8020cd0:	f7ff ff8a 	bl	8020be8 <L_shift>
 8020cd4:	4544      	cmp	r4, r8
 8020cd6:	d936      	bls.n	8020d46 <__hexnan+0x112>
 8020cd8:	f1a8 0204 	sub.w	r2, r8, #4
 8020cdc:	4623      	mov	r3, r4
 8020cde:	f853 1b04 	ldr.w	r1, [r3], #4
 8020ce2:	f842 1f04 	str.w	r1, [r2, #4]!
 8020ce6:	429f      	cmp	r7, r3
 8020ce8:	d2f9      	bcs.n	8020cde <__hexnan+0xaa>
 8020cea:	1b3b      	subs	r3, r7, r4
 8020cec:	f023 0303 	bic.w	r3, r3, #3
 8020cf0:	3304      	adds	r3, #4
 8020cf2:	3401      	adds	r4, #1
 8020cf4:	3e03      	subs	r6, #3
 8020cf6:	42b4      	cmp	r4, r6
 8020cf8:	bf88      	it	hi
 8020cfa:	2304      	movhi	r3, #4
 8020cfc:	4443      	add	r3, r8
 8020cfe:	2200      	movs	r2, #0
 8020d00:	f843 2b04 	str.w	r2, [r3], #4
 8020d04:	429f      	cmp	r7, r3
 8020d06:	d2fb      	bcs.n	8020d00 <__hexnan+0xcc>
 8020d08:	683b      	ldr	r3, [r7, #0]
 8020d0a:	b91b      	cbnz	r3, 8020d14 <__hexnan+0xe0>
 8020d0c:	4547      	cmp	r7, r8
 8020d0e:	d128      	bne.n	8020d62 <__hexnan+0x12e>
 8020d10:	2301      	movs	r3, #1
 8020d12:	603b      	str	r3, [r7, #0]
 8020d14:	2005      	movs	r0, #5
 8020d16:	b007      	add	sp, #28
 8020d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020d1c:	3501      	adds	r5, #1
 8020d1e:	2d08      	cmp	r5, #8
 8020d20:	f10b 0b01 	add.w	fp, fp, #1
 8020d24:	dd06      	ble.n	8020d34 <__hexnan+0x100>
 8020d26:	4544      	cmp	r4, r8
 8020d28:	d9c1      	bls.n	8020cae <__hexnan+0x7a>
 8020d2a:	2300      	movs	r3, #0
 8020d2c:	f844 3c04 	str.w	r3, [r4, #-4]
 8020d30:	2501      	movs	r5, #1
 8020d32:	3c04      	subs	r4, #4
 8020d34:	6822      	ldr	r2, [r4, #0]
 8020d36:	f000 000f 	and.w	r0, r0, #15
 8020d3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8020d3e:	6020      	str	r0, [r4, #0]
 8020d40:	e7b5      	b.n	8020cae <__hexnan+0x7a>
 8020d42:	2508      	movs	r5, #8
 8020d44:	e7b3      	b.n	8020cae <__hexnan+0x7a>
 8020d46:	9b01      	ldr	r3, [sp, #4]
 8020d48:	2b00      	cmp	r3, #0
 8020d4a:	d0dd      	beq.n	8020d08 <__hexnan+0xd4>
 8020d4c:	f1c3 0320 	rsb	r3, r3, #32
 8020d50:	f04f 32ff 	mov.w	r2, #4294967295
 8020d54:	40da      	lsrs	r2, r3
 8020d56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8020d5a:	4013      	ands	r3, r2
 8020d5c:	f846 3c04 	str.w	r3, [r6, #-4]
 8020d60:	e7d2      	b.n	8020d08 <__hexnan+0xd4>
 8020d62:	3f04      	subs	r7, #4
 8020d64:	e7d0      	b.n	8020d08 <__hexnan+0xd4>
 8020d66:	2004      	movs	r0, #4
 8020d68:	e7d5      	b.n	8020d16 <__hexnan+0xe2>
	...

08020d6c <sbrk_aligned>:
 8020d6c:	b570      	push	{r4, r5, r6, lr}
 8020d6e:	4e0f      	ldr	r6, [pc, #60]	@ (8020dac <sbrk_aligned+0x40>)
 8020d70:	460c      	mov	r4, r1
 8020d72:	6831      	ldr	r1, [r6, #0]
 8020d74:	4605      	mov	r5, r0
 8020d76:	b911      	cbnz	r1, 8020d7e <sbrk_aligned+0x12>
 8020d78:	f000 fe16 	bl	80219a8 <_sbrk_r>
 8020d7c:	6030      	str	r0, [r6, #0]
 8020d7e:	4621      	mov	r1, r4
 8020d80:	4628      	mov	r0, r5
 8020d82:	f000 fe11 	bl	80219a8 <_sbrk_r>
 8020d86:	1c43      	adds	r3, r0, #1
 8020d88:	d103      	bne.n	8020d92 <sbrk_aligned+0x26>
 8020d8a:	f04f 34ff 	mov.w	r4, #4294967295
 8020d8e:	4620      	mov	r0, r4
 8020d90:	bd70      	pop	{r4, r5, r6, pc}
 8020d92:	1cc4      	adds	r4, r0, #3
 8020d94:	f024 0403 	bic.w	r4, r4, #3
 8020d98:	42a0      	cmp	r0, r4
 8020d9a:	d0f8      	beq.n	8020d8e <sbrk_aligned+0x22>
 8020d9c:	1a21      	subs	r1, r4, r0
 8020d9e:	4628      	mov	r0, r5
 8020da0:	f000 fe02 	bl	80219a8 <_sbrk_r>
 8020da4:	3001      	adds	r0, #1
 8020da6:	d1f2      	bne.n	8020d8e <sbrk_aligned+0x22>
 8020da8:	e7ef      	b.n	8020d8a <sbrk_aligned+0x1e>
 8020daa:	bf00      	nop
 8020dac:	200028e0 	.word	0x200028e0

08020db0 <_malloc_r>:
 8020db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020db4:	1ccd      	adds	r5, r1, #3
 8020db6:	f025 0503 	bic.w	r5, r5, #3
 8020dba:	3508      	adds	r5, #8
 8020dbc:	2d0c      	cmp	r5, #12
 8020dbe:	bf38      	it	cc
 8020dc0:	250c      	movcc	r5, #12
 8020dc2:	2d00      	cmp	r5, #0
 8020dc4:	4606      	mov	r6, r0
 8020dc6:	db01      	blt.n	8020dcc <_malloc_r+0x1c>
 8020dc8:	42a9      	cmp	r1, r5
 8020dca:	d904      	bls.n	8020dd6 <_malloc_r+0x26>
 8020dcc:	230c      	movs	r3, #12
 8020dce:	6033      	str	r3, [r6, #0]
 8020dd0:	2000      	movs	r0, #0
 8020dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020dd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8020eac <_malloc_r+0xfc>
 8020dda:	f000 f87b 	bl	8020ed4 <__malloc_lock>
 8020dde:	f8d8 3000 	ldr.w	r3, [r8]
 8020de2:	461c      	mov	r4, r3
 8020de4:	bb44      	cbnz	r4, 8020e38 <_malloc_r+0x88>
 8020de6:	4629      	mov	r1, r5
 8020de8:	4630      	mov	r0, r6
 8020dea:	f7ff ffbf 	bl	8020d6c <sbrk_aligned>
 8020dee:	1c43      	adds	r3, r0, #1
 8020df0:	4604      	mov	r4, r0
 8020df2:	d158      	bne.n	8020ea6 <_malloc_r+0xf6>
 8020df4:	f8d8 4000 	ldr.w	r4, [r8]
 8020df8:	4627      	mov	r7, r4
 8020dfa:	2f00      	cmp	r7, #0
 8020dfc:	d143      	bne.n	8020e86 <_malloc_r+0xd6>
 8020dfe:	2c00      	cmp	r4, #0
 8020e00:	d04b      	beq.n	8020e9a <_malloc_r+0xea>
 8020e02:	6823      	ldr	r3, [r4, #0]
 8020e04:	4639      	mov	r1, r7
 8020e06:	4630      	mov	r0, r6
 8020e08:	eb04 0903 	add.w	r9, r4, r3
 8020e0c:	f000 fdcc 	bl	80219a8 <_sbrk_r>
 8020e10:	4581      	cmp	r9, r0
 8020e12:	d142      	bne.n	8020e9a <_malloc_r+0xea>
 8020e14:	6821      	ldr	r1, [r4, #0]
 8020e16:	1a6d      	subs	r5, r5, r1
 8020e18:	4629      	mov	r1, r5
 8020e1a:	4630      	mov	r0, r6
 8020e1c:	f7ff ffa6 	bl	8020d6c <sbrk_aligned>
 8020e20:	3001      	adds	r0, #1
 8020e22:	d03a      	beq.n	8020e9a <_malloc_r+0xea>
 8020e24:	6823      	ldr	r3, [r4, #0]
 8020e26:	442b      	add	r3, r5
 8020e28:	6023      	str	r3, [r4, #0]
 8020e2a:	f8d8 3000 	ldr.w	r3, [r8]
 8020e2e:	685a      	ldr	r2, [r3, #4]
 8020e30:	bb62      	cbnz	r2, 8020e8c <_malloc_r+0xdc>
 8020e32:	f8c8 7000 	str.w	r7, [r8]
 8020e36:	e00f      	b.n	8020e58 <_malloc_r+0xa8>
 8020e38:	6822      	ldr	r2, [r4, #0]
 8020e3a:	1b52      	subs	r2, r2, r5
 8020e3c:	d420      	bmi.n	8020e80 <_malloc_r+0xd0>
 8020e3e:	2a0b      	cmp	r2, #11
 8020e40:	d917      	bls.n	8020e72 <_malloc_r+0xc2>
 8020e42:	1961      	adds	r1, r4, r5
 8020e44:	42a3      	cmp	r3, r4
 8020e46:	6025      	str	r5, [r4, #0]
 8020e48:	bf18      	it	ne
 8020e4a:	6059      	strne	r1, [r3, #4]
 8020e4c:	6863      	ldr	r3, [r4, #4]
 8020e4e:	bf08      	it	eq
 8020e50:	f8c8 1000 	streq.w	r1, [r8]
 8020e54:	5162      	str	r2, [r4, r5]
 8020e56:	604b      	str	r3, [r1, #4]
 8020e58:	4630      	mov	r0, r6
 8020e5a:	f000 f841 	bl	8020ee0 <__malloc_unlock>
 8020e5e:	f104 000b 	add.w	r0, r4, #11
 8020e62:	1d23      	adds	r3, r4, #4
 8020e64:	f020 0007 	bic.w	r0, r0, #7
 8020e68:	1ac2      	subs	r2, r0, r3
 8020e6a:	bf1c      	itt	ne
 8020e6c:	1a1b      	subne	r3, r3, r0
 8020e6e:	50a3      	strne	r3, [r4, r2]
 8020e70:	e7af      	b.n	8020dd2 <_malloc_r+0x22>
 8020e72:	6862      	ldr	r2, [r4, #4]
 8020e74:	42a3      	cmp	r3, r4
 8020e76:	bf0c      	ite	eq
 8020e78:	f8c8 2000 	streq.w	r2, [r8]
 8020e7c:	605a      	strne	r2, [r3, #4]
 8020e7e:	e7eb      	b.n	8020e58 <_malloc_r+0xa8>
 8020e80:	4623      	mov	r3, r4
 8020e82:	6864      	ldr	r4, [r4, #4]
 8020e84:	e7ae      	b.n	8020de4 <_malloc_r+0x34>
 8020e86:	463c      	mov	r4, r7
 8020e88:	687f      	ldr	r7, [r7, #4]
 8020e8a:	e7b6      	b.n	8020dfa <_malloc_r+0x4a>
 8020e8c:	461a      	mov	r2, r3
 8020e8e:	685b      	ldr	r3, [r3, #4]
 8020e90:	42a3      	cmp	r3, r4
 8020e92:	d1fb      	bne.n	8020e8c <_malloc_r+0xdc>
 8020e94:	2300      	movs	r3, #0
 8020e96:	6053      	str	r3, [r2, #4]
 8020e98:	e7de      	b.n	8020e58 <_malloc_r+0xa8>
 8020e9a:	230c      	movs	r3, #12
 8020e9c:	6033      	str	r3, [r6, #0]
 8020e9e:	4630      	mov	r0, r6
 8020ea0:	f000 f81e 	bl	8020ee0 <__malloc_unlock>
 8020ea4:	e794      	b.n	8020dd0 <_malloc_r+0x20>
 8020ea6:	6005      	str	r5, [r0, #0]
 8020ea8:	e7d6      	b.n	8020e58 <_malloc_r+0xa8>
 8020eaa:	bf00      	nop
 8020eac:	200028e4 	.word	0x200028e4

08020eb0 <__ascii_mbtowc>:
 8020eb0:	b082      	sub	sp, #8
 8020eb2:	b901      	cbnz	r1, 8020eb6 <__ascii_mbtowc+0x6>
 8020eb4:	a901      	add	r1, sp, #4
 8020eb6:	b142      	cbz	r2, 8020eca <__ascii_mbtowc+0x1a>
 8020eb8:	b14b      	cbz	r3, 8020ece <__ascii_mbtowc+0x1e>
 8020eba:	7813      	ldrb	r3, [r2, #0]
 8020ebc:	600b      	str	r3, [r1, #0]
 8020ebe:	7812      	ldrb	r2, [r2, #0]
 8020ec0:	1e10      	subs	r0, r2, #0
 8020ec2:	bf18      	it	ne
 8020ec4:	2001      	movne	r0, #1
 8020ec6:	b002      	add	sp, #8
 8020ec8:	4770      	bx	lr
 8020eca:	4610      	mov	r0, r2
 8020ecc:	e7fb      	b.n	8020ec6 <__ascii_mbtowc+0x16>
 8020ece:	f06f 0001 	mvn.w	r0, #1
 8020ed2:	e7f8      	b.n	8020ec6 <__ascii_mbtowc+0x16>

08020ed4 <__malloc_lock>:
 8020ed4:	4801      	ldr	r0, [pc, #4]	@ (8020edc <__malloc_lock+0x8>)
 8020ed6:	f7ff bbae 	b.w	8020636 <__retarget_lock_acquire_recursive>
 8020eda:	bf00      	nop
 8020edc:	200028dc 	.word	0x200028dc

08020ee0 <__malloc_unlock>:
 8020ee0:	4801      	ldr	r0, [pc, #4]	@ (8020ee8 <__malloc_unlock+0x8>)
 8020ee2:	f7ff bba9 	b.w	8020638 <__retarget_lock_release_recursive>
 8020ee6:	bf00      	nop
 8020ee8:	200028dc 	.word	0x200028dc

08020eec <_Balloc>:
 8020eec:	b570      	push	{r4, r5, r6, lr}
 8020eee:	69c6      	ldr	r6, [r0, #28]
 8020ef0:	4604      	mov	r4, r0
 8020ef2:	460d      	mov	r5, r1
 8020ef4:	b976      	cbnz	r6, 8020f14 <_Balloc+0x28>
 8020ef6:	2010      	movs	r0, #16
 8020ef8:	f000 fd98 	bl	8021a2c <malloc>
 8020efc:	4602      	mov	r2, r0
 8020efe:	61e0      	str	r0, [r4, #28]
 8020f00:	b920      	cbnz	r0, 8020f0c <_Balloc+0x20>
 8020f02:	4b18      	ldr	r3, [pc, #96]	@ (8020f64 <_Balloc+0x78>)
 8020f04:	4818      	ldr	r0, [pc, #96]	@ (8020f68 <_Balloc+0x7c>)
 8020f06:	216b      	movs	r1, #107	@ 0x6b
 8020f08:	f000 fd5e 	bl	80219c8 <__assert_func>
 8020f0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020f10:	6006      	str	r6, [r0, #0]
 8020f12:	60c6      	str	r6, [r0, #12]
 8020f14:	69e6      	ldr	r6, [r4, #28]
 8020f16:	68f3      	ldr	r3, [r6, #12]
 8020f18:	b183      	cbz	r3, 8020f3c <_Balloc+0x50>
 8020f1a:	69e3      	ldr	r3, [r4, #28]
 8020f1c:	68db      	ldr	r3, [r3, #12]
 8020f1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8020f22:	b9b8      	cbnz	r0, 8020f54 <_Balloc+0x68>
 8020f24:	2101      	movs	r1, #1
 8020f26:	fa01 f605 	lsl.w	r6, r1, r5
 8020f2a:	1d72      	adds	r2, r6, #5
 8020f2c:	0092      	lsls	r2, r2, #2
 8020f2e:	4620      	mov	r0, r4
 8020f30:	f000 fd68 	bl	8021a04 <_calloc_r>
 8020f34:	b160      	cbz	r0, 8020f50 <_Balloc+0x64>
 8020f36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8020f3a:	e00e      	b.n	8020f5a <_Balloc+0x6e>
 8020f3c:	2221      	movs	r2, #33	@ 0x21
 8020f3e:	2104      	movs	r1, #4
 8020f40:	4620      	mov	r0, r4
 8020f42:	f000 fd5f 	bl	8021a04 <_calloc_r>
 8020f46:	69e3      	ldr	r3, [r4, #28]
 8020f48:	60f0      	str	r0, [r6, #12]
 8020f4a:	68db      	ldr	r3, [r3, #12]
 8020f4c:	2b00      	cmp	r3, #0
 8020f4e:	d1e4      	bne.n	8020f1a <_Balloc+0x2e>
 8020f50:	2000      	movs	r0, #0
 8020f52:	bd70      	pop	{r4, r5, r6, pc}
 8020f54:	6802      	ldr	r2, [r0, #0]
 8020f56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8020f5a:	2300      	movs	r3, #0
 8020f5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8020f60:	e7f7      	b.n	8020f52 <_Balloc+0x66>
 8020f62:	bf00      	nop
 8020f64:	080236d2 	.word	0x080236d2
 8020f68:	080236e9 	.word	0x080236e9

08020f6c <_Bfree>:
 8020f6c:	b570      	push	{r4, r5, r6, lr}
 8020f6e:	69c6      	ldr	r6, [r0, #28]
 8020f70:	4605      	mov	r5, r0
 8020f72:	460c      	mov	r4, r1
 8020f74:	b976      	cbnz	r6, 8020f94 <_Bfree+0x28>
 8020f76:	2010      	movs	r0, #16
 8020f78:	f000 fd58 	bl	8021a2c <malloc>
 8020f7c:	4602      	mov	r2, r0
 8020f7e:	61e8      	str	r0, [r5, #28]
 8020f80:	b920      	cbnz	r0, 8020f8c <_Bfree+0x20>
 8020f82:	4b09      	ldr	r3, [pc, #36]	@ (8020fa8 <_Bfree+0x3c>)
 8020f84:	4809      	ldr	r0, [pc, #36]	@ (8020fac <_Bfree+0x40>)
 8020f86:	218f      	movs	r1, #143	@ 0x8f
 8020f88:	f000 fd1e 	bl	80219c8 <__assert_func>
 8020f8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020f90:	6006      	str	r6, [r0, #0]
 8020f92:	60c6      	str	r6, [r0, #12]
 8020f94:	b13c      	cbz	r4, 8020fa6 <_Bfree+0x3a>
 8020f96:	69eb      	ldr	r3, [r5, #28]
 8020f98:	6862      	ldr	r2, [r4, #4]
 8020f9a:	68db      	ldr	r3, [r3, #12]
 8020f9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8020fa0:	6021      	str	r1, [r4, #0]
 8020fa2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8020fa6:	bd70      	pop	{r4, r5, r6, pc}
 8020fa8:	080236d2 	.word	0x080236d2
 8020fac:	080236e9 	.word	0x080236e9

08020fb0 <__multadd>:
 8020fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020fb4:	690d      	ldr	r5, [r1, #16]
 8020fb6:	4607      	mov	r7, r0
 8020fb8:	460c      	mov	r4, r1
 8020fba:	461e      	mov	r6, r3
 8020fbc:	f101 0c14 	add.w	ip, r1, #20
 8020fc0:	2000      	movs	r0, #0
 8020fc2:	f8dc 3000 	ldr.w	r3, [ip]
 8020fc6:	b299      	uxth	r1, r3
 8020fc8:	fb02 6101 	mla	r1, r2, r1, r6
 8020fcc:	0c1e      	lsrs	r6, r3, #16
 8020fce:	0c0b      	lsrs	r3, r1, #16
 8020fd0:	fb02 3306 	mla	r3, r2, r6, r3
 8020fd4:	b289      	uxth	r1, r1
 8020fd6:	3001      	adds	r0, #1
 8020fd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8020fdc:	4285      	cmp	r5, r0
 8020fde:	f84c 1b04 	str.w	r1, [ip], #4
 8020fe2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8020fe6:	dcec      	bgt.n	8020fc2 <__multadd+0x12>
 8020fe8:	b30e      	cbz	r6, 802102e <__multadd+0x7e>
 8020fea:	68a3      	ldr	r3, [r4, #8]
 8020fec:	42ab      	cmp	r3, r5
 8020fee:	dc19      	bgt.n	8021024 <__multadd+0x74>
 8020ff0:	6861      	ldr	r1, [r4, #4]
 8020ff2:	4638      	mov	r0, r7
 8020ff4:	3101      	adds	r1, #1
 8020ff6:	f7ff ff79 	bl	8020eec <_Balloc>
 8020ffa:	4680      	mov	r8, r0
 8020ffc:	b928      	cbnz	r0, 802100a <__multadd+0x5a>
 8020ffe:	4602      	mov	r2, r0
 8021000:	4b0c      	ldr	r3, [pc, #48]	@ (8021034 <__multadd+0x84>)
 8021002:	480d      	ldr	r0, [pc, #52]	@ (8021038 <__multadd+0x88>)
 8021004:	21ba      	movs	r1, #186	@ 0xba
 8021006:	f000 fcdf 	bl	80219c8 <__assert_func>
 802100a:	6922      	ldr	r2, [r4, #16]
 802100c:	3202      	adds	r2, #2
 802100e:	f104 010c 	add.w	r1, r4, #12
 8021012:	0092      	lsls	r2, r2, #2
 8021014:	300c      	adds	r0, #12
 8021016:	f7ff fb10 	bl	802063a <memcpy>
 802101a:	4621      	mov	r1, r4
 802101c:	4638      	mov	r0, r7
 802101e:	f7ff ffa5 	bl	8020f6c <_Bfree>
 8021022:	4644      	mov	r4, r8
 8021024:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8021028:	3501      	adds	r5, #1
 802102a:	615e      	str	r6, [r3, #20]
 802102c:	6125      	str	r5, [r4, #16]
 802102e:	4620      	mov	r0, r4
 8021030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021034:	08023661 	.word	0x08023661
 8021038:	080236e9 	.word	0x080236e9

0802103c <__s2b>:
 802103c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021040:	460c      	mov	r4, r1
 8021042:	4615      	mov	r5, r2
 8021044:	461f      	mov	r7, r3
 8021046:	2209      	movs	r2, #9
 8021048:	3308      	adds	r3, #8
 802104a:	4606      	mov	r6, r0
 802104c:	fb93 f3f2 	sdiv	r3, r3, r2
 8021050:	2100      	movs	r1, #0
 8021052:	2201      	movs	r2, #1
 8021054:	429a      	cmp	r2, r3
 8021056:	db09      	blt.n	802106c <__s2b+0x30>
 8021058:	4630      	mov	r0, r6
 802105a:	f7ff ff47 	bl	8020eec <_Balloc>
 802105e:	b940      	cbnz	r0, 8021072 <__s2b+0x36>
 8021060:	4602      	mov	r2, r0
 8021062:	4b19      	ldr	r3, [pc, #100]	@ (80210c8 <__s2b+0x8c>)
 8021064:	4819      	ldr	r0, [pc, #100]	@ (80210cc <__s2b+0x90>)
 8021066:	21d3      	movs	r1, #211	@ 0xd3
 8021068:	f000 fcae 	bl	80219c8 <__assert_func>
 802106c:	0052      	lsls	r2, r2, #1
 802106e:	3101      	adds	r1, #1
 8021070:	e7f0      	b.n	8021054 <__s2b+0x18>
 8021072:	9b08      	ldr	r3, [sp, #32]
 8021074:	6143      	str	r3, [r0, #20]
 8021076:	2d09      	cmp	r5, #9
 8021078:	f04f 0301 	mov.w	r3, #1
 802107c:	6103      	str	r3, [r0, #16]
 802107e:	dd16      	ble.n	80210ae <__s2b+0x72>
 8021080:	f104 0909 	add.w	r9, r4, #9
 8021084:	46c8      	mov	r8, r9
 8021086:	442c      	add	r4, r5
 8021088:	f818 3b01 	ldrb.w	r3, [r8], #1
 802108c:	4601      	mov	r1, r0
 802108e:	3b30      	subs	r3, #48	@ 0x30
 8021090:	220a      	movs	r2, #10
 8021092:	4630      	mov	r0, r6
 8021094:	f7ff ff8c 	bl	8020fb0 <__multadd>
 8021098:	45a0      	cmp	r8, r4
 802109a:	d1f5      	bne.n	8021088 <__s2b+0x4c>
 802109c:	f1a5 0408 	sub.w	r4, r5, #8
 80210a0:	444c      	add	r4, r9
 80210a2:	1b2d      	subs	r5, r5, r4
 80210a4:	1963      	adds	r3, r4, r5
 80210a6:	42bb      	cmp	r3, r7
 80210a8:	db04      	blt.n	80210b4 <__s2b+0x78>
 80210aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80210ae:	340a      	adds	r4, #10
 80210b0:	2509      	movs	r5, #9
 80210b2:	e7f6      	b.n	80210a2 <__s2b+0x66>
 80210b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80210b8:	4601      	mov	r1, r0
 80210ba:	3b30      	subs	r3, #48	@ 0x30
 80210bc:	220a      	movs	r2, #10
 80210be:	4630      	mov	r0, r6
 80210c0:	f7ff ff76 	bl	8020fb0 <__multadd>
 80210c4:	e7ee      	b.n	80210a4 <__s2b+0x68>
 80210c6:	bf00      	nop
 80210c8:	08023661 	.word	0x08023661
 80210cc:	080236e9 	.word	0x080236e9

080210d0 <__hi0bits>:
 80210d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80210d4:	4603      	mov	r3, r0
 80210d6:	bf36      	itet	cc
 80210d8:	0403      	lslcc	r3, r0, #16
 80210da:	2000      	movcs	r0, #0
 80210dc:	2010      	movcc	r0, #16
 80210de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80210e2:	bf3c      	itt	cc
 80210e4:	021b      	lslcc	r3, r3, #8
 80210e6:	3008      	addcc	r0, #8
 80210e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80210ec:	bf3c      	itt	cc
 80210ee:	011b      	lslcc	r3, r3, #4
 80210f0:	3004      	addcc	r0, #4
 80210f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80210f6:	bf3c      	itt	cc
 80210f8:	009b      	lslcc	r3, r3, #2
 80210fa:	3002      	addcc	r0, #2
 80210fc:	2b00      	cmp	r3, #0
 80210fe:	db05      	blt.n	802110c <__hi0bits+0x3c>
 8021100:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8021104:	f100 0001 	add.w	r0, r0, #1
 8021108:	bf08      	it	eq
 802110a:	2020      	moveq	r0, #32
 802110c:	4770      	bx	lr

0802110e <__lo0bits>:
 802110e:	6803      	ldr	r3, [r0, #0]
 8021110:	4602      	mov	r2, r0
 8021112:	f013 0007 	ands.w	r0, r3, #7
 8021116:	d00b      	beq.n	8021130 <__lo0bits+0x22>
 8021118:	07d9      	lsls	r1, r3, #31
 802111a:	d421      	bmi.n	8021160 <__lo0bits+0x52>
 802111c:	0798      	lsls	r0, r3, #30
 802111e:	bf49      	itett	mi
 8021120:	085b      	lsrmi	r3, r3, #1
 8021122:	089b      	lsrpl	r3, r3, #2
 8021124:	2001      	movmi	r0, #1
 8021126:	6013      	strmi	r3, [r2, #0]
 8021128:	bf5c      	itt	pl
 802112a:	6013      	strpl	r3, [r2, #0]
 802112c:	2002      	movpl	r0, #2
 802112e:	4770      	bx	lr
 8021130:	b299      	uxth	r1, r3
 8021132:	b909      	cbnz	r1, 8021138 <__lo0bits+0x2a>
 8021134:	0c1b      	lsrs	r3, r3, #16
 8021136:	2010      	movs	r0, #16
 8021138:	b2d9      	uxtb	r1, r3
 802113a:	b909      	cbnz	r1, 8021140 <__lo0bits+0x32>
 802113c:	3008      	adds	r0, #8
 802113e:	0a1b      	lsrs	r3, r3, #8
 8021140:	0719      	lsls	r1, r3, #28
 8021142:	bf04      	itt	eq
 8021144:	091b      	lsreq	r3, r3, #4
 8021146:	3004      	addeq	r0, #4
 8021148:	0799      	lsls	r1, r3, #30
 802114a:	bf04      	itt	eq
 802114c:	089b      	lsreq	r3, r3, #2
 802114e:	3002      	addeq	r0, #2
 8021150:	07d9      	lsls	r1, r3, #31
 8021152:	d403      	bmi.n	802115c <__lo0bits+0x4e>
 8021154:	085b      	lsrs	r3, r3, #1
 8021156:	f100 0001 	add.w	r0, r0, #1
 802115a:	d003      	beq.n	8021164 <__lo0bits+0x56>
 802115c:	6013      	str	r3, [r2, #0]
 802115e:	4770      	bx	lr
 8021160:	2000      	movs	r0, #0
 8021162:	4770      	bx	lr
 8021164:	2020      	movs	r0, #32
 8021166:	4770      	bx	lr

08021168 <__i2b>:
 8021168:	b510      	push	{r4, lr}
 802116a:	460c      	mov	r4, r1
 802116c:	2101      	movs	r1, #1
 802116e:	f7ff febd 	bl	8020eec <_Balloc>
 8021172:	4602      	mov	r2, r0
 8021174:	b928      	cbnz	r0, 8021182 <__i2b+0x1a>
 8021176:	4b05      	ldr	r3, [pc, #20]	@ (802118c <__i2b+0x24>)
 8021178:	4805      	ldr	r0, [pc, #20]	@ (8021190 <__i2b+0x28>)
 802117a:	f240 1145 	movw	r1, #325	@ 0x145
 802117e:	f000 fc23 	bl	80219c8 <__assert_func>
 8021182:	2301      	movs	r3, #1
 8021184:	6144      	str	r4, [r0, #20]
 8021186:	6103      	str	r3, [r0, #16]
 8021188:	bd10      	pop	{r4, pc}
 802118a:	bf00      	nop
 802118c:	08023661 	.word	0x08023661
 8021190:	080236e9 	.word	0x080236e9

08021194 <__multiply>:
 8021194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021198:	4614      	mov	r4, r2
 802119a:	690a      	ldr	r2, [r1, #16]
 802119c:	6923      	ldr	r3, [r4, #16]
 802119e:	429a      	cmp	r2, r3
 80211a0:	bfa8      	it	ge
 80211a2:	4623      	movge	r3, r4
 80211a4:	460f      	mov	r7, r1
 80211a6:	bfa4      	itt	ge
 80211a8:	460c      	movge	r4, r1
 80211aa:	461f      	movge	r7, r3
 80211ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80211b0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80211b4:	68a3      	ldr	r3, [r4, #8]
 80211b6:	6861      	ldr	r1, [r4, #4]
 80211b8:	eb0a 0609 	add.w	r6, sl, r9
 80211bc:	42b3      	cmp	r3, r6
 80211be:	b085      	sub	sp, #20
 80211c0:	bfb8      	it	lt
 80211c2:	3101      	addlt	r1, #1
 80211c4:	f7ff fe92 	bl	8020eec <_Balloc>
 80211c8:	b930      	cbnz	r0, 80211d8 <__multiply+0x44>
 80211ca:	4602      	mov	r2, r0
 80211cc:	4b44      	ldr	r3, [pc, #272]	@ (80212e0 <__multiply+0x14c>)
 80211ce:	4845      	ldr	r0, [pc, #276]	@ (80212e4 <__multiply+0x150>)
 80211d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80211d4:	f000 fbf8 	bl	80219c8 <__assert_func>
 80211d8:	f100 0514 	add.w	r5, r0, #20
 80211dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80211e0:	462b      	mov	r3, r5
 80211e2:	2200      	movs	r2, #0
 80211e4:	4543      	cmp	r3, r8
 80211e6:	d321      	bcc.n	802122c <__multiply+0x98>
 80211e8:	f107 0114 	add.w	r1, r7, #20
 80211ec:	f104 0214 	add.w	r2, r4, #20
 80211f0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80211f4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80211f8:	9302      	str	r3, [sp, #8]
 80211fa:	1b13      	subs	r3, r2, r4
 80211fc:	3b15      	subs	r3, #21
 80211fe:	f023 0303 	bic.w	r3, r3, #3
 8021202:	3304      	adds	r3, #4
 8021204:	f104 0715 	add.w	r7, r4, #21
 8021208:	42ba      	cmp	r2, r7
 802120a:	bf38      	it	cc
 802120c:	2304      	movcc	r3, #4
 802120e:	9301      	str	r3, [sp, #4]
 8021210:	9b02      	ldr	r3, [sp, #8]
 8021212:	9103      	str	r1, [sp, #12]
 8021214:	428b      	cmp	r3, r1
 8021216:	d80c      	bhi.n	8021232 <__multiply+0x9e>
 8021218:	2e00      	cmp	r6, #0
 802121a:	dd03      	ble.n	8021224 <__multiply+0x90>
 802121c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8021220:	2b00      	cmp	r3, #0
 8021222:	d05a      	beq.n	80212da <__multiply+0x146>
 8021224:	6106      	str	r6, [r0, #16]
 8021226:	b005      	add	sp, #20
 8021228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802122c:	f843 2b04 	str.w	r2, [r3], #4
 8021230:	e7d8      	b.n	80211e4 <__multiply+0x50>
 8021232:	f8b1 a000 	ldrh.w	sl, [r1]
 8021236:	f1ba 0f00 	cmp.w	sl, #0
 802123a:	d023      	beq.n	8021284 <__multiply+0xf0>
 802123c:	f104 0e14 	add.w	lr, r4, #20
 8021240:	46a9      	mov	r9, r5
 8021242:	f04f 0c00 	mov.w	ip, #0
 8021246:	f85e 7b04 	ldr.w	r7, [lr], #4
 802124a:	f8d9 3000 	ldr.w	r3, [r9]
 802124e:	fa1f fb87 	uxth.w	fp, r7
 8021252:	b29b      	uxth	r3, r3
 8021254:	fb0a 330b 	mla	r3, sl, fp, r3
 8021258:	4463      	add	r3, ip
 802125a:	f8d9 c000 	ldr.w	ip, [r9]
 802125e:	0c3f      	lsrs	r7, r7, #16
 8021260:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8021264:	fb0a c707 	mla	r7, sl, r7, ip
 8021268:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 802126c:	b29b      	uxth	r3, r3
 802126e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8021272:	4572      	cmp	r2, lr
 8021274:	f849 3b04 	str.w	r3, [r9], #4
 8021278:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 802127c:	d8e3      	bhi.n	8021246 <__multiply+0xb2>
 802127e:	9b01      	ldr	r3, [sp, #4]
 8021280:	f845 c003 	str.w	ip, [r5, r3]
 8021284:	9b03      	ldr	r3, [sp, #12]
 8021286:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 802128a:	3104      	adds	r1, #4
 802128c:	f1b9 0f00 	cmp.w	r9, #0
 8021290:	d021      	beq.n	80212d6 <__multiply+0x142>
 8021292:	682b      	ldr	r3, [r5, #0]
 8021294:	f104 0c14 	add.w	ip, r4, #20
 8021298:	46ae      	mov	lr, r5
 802129a:	f04f 0a00 	mov.w	sl, #0
 802129e:	f8bc b000 	ldrh.w	fp, [ip]
 80212a2:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80212a6:	fb09 770b 	mla	r7, r9, fp, r7
 80212aa:	4457      	add	r7, sl
 80212ac:	b29b      	uxth	r3, r3
 80212ae:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80212b2:	f84e 3b04 	str.w	r3, [lr], #4
 80212b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80212ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80212be:	f8be 3000 	ldrh.w	r3, [lr]
 80212c2:	fb09 330a 	mla	r3, r9, sl, r3
 80212c6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80212ca:	4562      	cmp	r2, ip
 80212cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80212d0:	d8e5      	bhi.n	802129e <__multiply+0x10a>
 80212d2:	9f01      	ldr	r7, [sp, #4]
 80212d4:	51eb      	str	r3, [r5, r7]
 80212d6:	3504      	adds	r5, #4
 80212d8:	e79a      	b.n	8021210 <__multiply+0x7c>
 80212da:	3e01      	subs	r6, #1
 80212dc:	e79c      	b.n	8021218 <__multiply+0x84>
 80212de:	bf00      	nop
 80212e0:	08023661 	.word	0x08023661
 80212e4:	080236e9 	.word	0x080236e9

080212e8 <__pow5mult>:
 80212e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80212ec:	4615      	mov	r5, r2
 80212ee:	f012 0203 	ands.w	r2, r2, #3
 80212f2:	4607      	mov	r7, r0
 80212f4:	460e      	mov	r6, r1
 80212f6:	d007      	beq.n	8021308 <__pow5mult+0x20>
 80212f8:	4c25      	ldr	r4, [pc, #148]	@ (8021390 <__pow5mult+0xa8>)
 80212fa:	3a01      	subs	r2, #1
 80212fc:	2300      	movs	r3, #0
 80212fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021302:	f7ff fe55 	bl	8020fb0 <__multadd>
 8021306:	4606      	mov	r6, r0
 8021308:	10ad      	asrs	r5, r5, #2
 802130a:	d03d      	beq.n	8021388 <__pow5mult+0xa0>
 802130c:	69fc      	ldr	r4, [r7, #28]
 802130e:	b97c      	cbnz	r4, 8021330 <__pow5mult+0x48>
 8021310:	2010      	movs	r0, #16
 8021312:	f000 fb8b 	bl	8021a2c <malloc>
 8021316:	4602      	mov	r2, r0
 8021318:	61f8      	str	r0, [r7, #28]
 802131a:	b928      	cbnz	r0, 8021328 <__pow5mult+0x40>
 802131c:	4b1d      	ldr	r3, [pc, #116]	@ (8021394 <__pow5mult+0xac>)
 802131e:	481e      	ldr	r0, [pc, #120]	@ (8021398 <__pow5mult+0xb0>)
 8021320:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8021324:	f000 fb50 	bl	80219c8 <__assert_func>
 8021328:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802132c:	6004      	str	r4, [r0, #0]
 802132e:	60c4      	str	r4, [r0, #12]
 8021330:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8021334:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8021338:	b94c      	cbnz	r4, 802134e <__pow5mult+0x66>
 802133a:	f240 2171 	movw	r1, #625	@ 0x271
 802133e:	4638      	mov	r0, r7
 8021340:	f7ff ff12 	bl	8021168 <__i2b>
 8021344:	2300      	movs	r3, #0
 8021346:	f8c8 0008 	str.w	r0, [r8, #8]
 802134a:	4604      	mov	r4, r0
 802134c:	6003      	str	r3, [r0, #0]
 802134e:	f04f 0900 	mov.w	r9, #0
 8021352:	07eb      	lsls	r3, r5, #31
 8021354:	d50a      	bpl.n	802136c <__pow5mult+0x84>
 8021356:	4631      	mov	r1, r6
 8021358:	4622      	mov	r2, r4
 802135a:	4638      	mov	r0, r7
 802135c:	f7ff ff1a 	bl	8021194 <__multiply>
 8021360:	4631      	mov	r1, r6
 8021362:	4680      	mov	r8, r0
 8021364:	4638      	mov	r0, r7
 8021366:	f7ff fe01 	bl	8020f6c <_Bfree>
 802136a:	4646      	mov	r6, r8
 802136c:	106d      	asrs	r5, r5, #1
 802136e:	d00b      	beq.n	8021388 <__pow5mult+0xa0>
 8021370:	6820      	ldr	r0, [r4, #0]
 8021372:	b938      	cbnz	r0, 8021384 <__pow5mult+0x9c>
 8021374:	4622      	mov	r2, r4
 8021376:	4621      	mov	r1, r4
 8021378:	4638      	mov	r0, r7
 802137a:	f7ff ff0b 	bl	8021194 <__multiply>
 802137e:	6020      	str	r0, [r4, #0]
 8021380:	f8c0 9000 	str.w	r9, [r0]
 8021384:	4604      	mov	r4, r0
 8021386:	e7e4      	b.n	8021352 <__pow5mult+0x6a>
 8021388:	4630      	mov	r0, r6
 802138a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802138e:	bf00      	nop
 8021390:	08023744 	.word	0x08023744
 8021394:	080236d2 	.word	0x080236d2
 8021398:	080236e9 	.word	0x080236e9

0802139c <__lshift>:
 802139c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80213a0:	460c      	mov	r4, r1
 80213a2:	6849      	ldr	r1, [r1, #4]
 80213a4:	6923      	ldr	r3, [r4, #16]
 80213a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80213aa:	68a3      	ldr	r3, [r4, #8]
 80213ac:	4607      	mov	r7, r0
 80213ae:	4691      	mov	r9, r2
 80213b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80213b4:	f108 0601 	add.w	r6, r8, #1
 80213b8:	42b3      	cmp	r3, r6
 80213ba:	db0b      	blt.n	80213d4 <__lshift+0x38>
 80213bc:	4638      	mov	r0, r7
 80213be:	f7ff fd95 	bl	8020eec <_Balloc>
 80213c2:	4605      	mov	r5, r0
 80213c4:	b948      	cbnz	r0, 80213da <__lshift+0x3e>
 80213c6:	4602      	mov	r2, r0
 80213c8:	4b28      	ldr	r3, [pc, #160]	@ (802146c <__lshift+0xd0>)
 80213ca:	4829      	ldr	r0, [pc, #164]	@ (8021470 <__lshift+0xd4>)
 80213cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80213d0:	f000 fafa 	bl	80219c8 <__assert_func>
 80213d4:	3101      	adds	r1, #1
 80213d6:	005b      	lsls	r3, r3, #1
 80213d8:	e7ee      	b.n	80213b8 <__lshift+0x1c>
 80213da:	2300      	movs	r3, #0
 80213dc:	f100 0114 	add.w	r1, r0, #20
 80213e0:	f100 0210 	add.w	r2, r0, #16
 80213e4:	4618      	mov	r0, r3
 80213e6:	4553      	cmp	r3, sl
 80213e8:	db33      	blt.n	8021452 <__lshift+0xb6>
 80213ea:	6920      	ldr	r0, [r4, #16]
 80213ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80213f0:	f104 0314 	add.w	r3, r4, #20
 80213f4:	f019 091f 	ands.w	r9, r9, #31
 80213f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80213fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021400:	d02b      	beq.n	802145a <__lshift+0xbe>
 8021402:	f1c9 0e20 	rsb	lr, r9, #32
 8021406:	468a      	mov	sl, r1
 8021408:	2200      	movs	r2, #0
 802140a:	6818      	ldr	r0, [r3, #0]
 802140c:	fa00 f009 	lsl.w	r0, r0, r9
 8021410:	4310      	orrs	r0, r2
 8021412:	f84a 0b04 	str.w	r0, [sl], #4
 8021416:	f853 2b04 	ldr.w	r2, [r3], #4
 802141a:	459c      	cmp	ip, r3
 802141c:	fa22 f20e 	lsr.w	r2, r2, lr
 8021420:	d8f3      	bhi.n	802140a <__lshift+0x6e>
 8021422:	ebac 0304 	sub.w	r3, ip, r4
 8021426:	3b15      	subs	r3, #21
 8021428:	f023 0303 	bic.w	r3, r3, #3
 802142c:	3304      	adds	r3, #4
 802142e:	f104 0015 	add.w	r0, r4, #21
 8021432:	4584      	cmp	ip, r0
 8021434:	bf38      	it	cc
 8021436:	2304      	movcc	r3, #4
 8021438:	50ca      	str	r2, [r1, r3]
 802143a:	b10a      	cbz	r2, 8021440 <__lshift+0xa4>
 802143c:	f108 0602 	add.w	r6, r8, #2
 8021440:	3e01      	subs	r6, #1
 8021442:	4638      	mov	r0, r7
 8021444:	612e      	str	r6, [r5, #16]
 8021446:	4621      	mov	r1, r4
 8021448:	f7ff fd90 	bl	8020f6c <_Bfree>
 802144c:	4628      	mov	r0, r5
 802144e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021452:	f842 0f04 	str.w	r0, [r2, #4]!
 8021456:	3301      	adds	r3, #1
 8021458:	e7c5      	b.n	80213e6 <__lshift+0x4a>
 802145a:	3904      	subs	r1, #4
 802145c:	f853 2b04 	ldr.w	r2, [r3], #4
 8021460:	f841 2f04 	str.w	r2, [r1, #4]!
 8021464:	459c      	cmp	ip, r3
 8021466:	d8f9      	bhi.n	802145c <__lshift+0xc0>
 8021468:	e7ea      	b.n	8021440 <__lshift+0xa4>
 802146a:	bf00      	nop
 802146c:	08023661 	.word	0x08023661
 8021470:	080236e9 	.word	0x080236e9

08021474 <__mcmp>:
 8021474:	690a      	ldr	r2, [r1, #16]
 8021476:	4603      	mov	r3, r0
 8021478:	6900      	ldr	r0, [r0, #16]
 802147a:	1a80      	subs	r0, r0, r2
 802147c:	b530      	push	{r4, r5, lr}
 802147e:	d10e      	bne.n	802149e <__mcmp+0x2a>
 8021480:	3314      	adds	r3, #20
 8021482:	3114      	adds	r1, #20
 8021484:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8021488:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 802148c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8021490:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8021494:	4295      	cmp	r5, r2
 8021496:	d003      	beq.n	80214a0 <__mcmp+0x2c>
 8021498:	d205      	bcs.n	80214a6 <__mcmp+0x32>
 802149a:	f04f 30ff 	mov.w	r0, #4294967295
 802149e:	bd30      	pop	{r4, r5, pc}
 80214a0:	42a3      	cmp	r3, r4
 80214a2:	d3f3      	bcc.n	802148c <__mcmp+0x18>
 80214a4:	e7fb      	b.n	802149e <__mcmp+0x2a>
 80214a6:	2001      	movs	r0, #1
 80214a8:	e7f9      	b.n	802149e <__mcmp+0x2a>
	...

080214ac <__mdiff>:
 80214ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80214b0:	4689      	mov	r9, r1
 80214b2:	4606      	mov	r6, r0
 80214b4:	4611      	mov	r1, r2
 80214b6:	4648      	mov	r0, r9
 80214b8:	4614      	mov	r4, r2
 80214ba:	f7ff ffdb 	bl	8021474 <__mcmp>
 80214be:	1e05      	subs	r5, r0, #0
 80214c0:	d112      	bne.n	80214e8 <__mdiff+0x3c>
 80214c2:	4629      	mov	r1, r5
 80214c4:	4630      	mov	r0, r6
 80214c6:	f7ff fd11 	bl	8020eec <_Balloc>
 80214ca:	4602      	mov	r2, r0
 80214cc:	b928      	cbnz	r0, 80214da <__mdiff+0x2e>
 80214ce:	4b3e      	ldr	r3, [pc, #248]	@ (80215c8 <__mdiff+0x11c>)
 80214d0:	f240 2137 	movw	r1, #567	@ 0x237
 80214d4:	483d      	ldr	r0, [pc, #244]	@ (80215cc <__mdiff+0x120>)
 80214d6:	f000 fa77 	bl	80219c8 <__assert_func>
 80214da:	2301      	movs	r3, #1
 80214dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80214e0:	4610      	mov	r0, r2
 80214e2:	b003      	add	sp, #12
 80214e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80214e8:	bfbc      	itt	lt
 80214ea:	464b      	movlt	r3, r9
 80214ec:	46a1      	movlt	r9, r4
 80214ee:	4630      	mov	r0, r6
 80214f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80214f4:	bfba      	itte	lt
 80214f6:	461c      	movlt	r4, r3
 80214f8:	2501      	movlt	r5, #1
 80214fa:	2500      	movge	r5, #0
 80214fc:	f7ff fcf6 	bl	8020eec <_Balloc>
 8021500:	4602      	mov	r2, r0
 8021502:	b918      	cbnz	r0, 802150c <__mdiff+0x60>
 8021504:	4b30      	ldr	r3, [pc, #192]	@ (80215c8 <__mdiff+0x11c>)
 8021506:	f240 2145 	movw	r1, #581	@ 0x245
 802150a:	e7e3      	b.n	80214d4 <__mdiff+0x28>
 802150c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8021510:	6926      	ldr	r6, [r4, #16]
 8021512:	60c5      	str	r5, [r0, #12]
 8021514:	f109 0310 	add.w	r3, r9, #16
 8021518:	f109 0514 	add.w	r5, r9, #20
 802151c:	f104 0e14 	add.w	lr, r4, #20
 8021520:	f100 0b14 	add.w	fp, r0, #20
 8021524:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8021528:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 802152c:	9301      	str	r3, [sp, #4]
 802152e:	46d9      	mov	r9, fp
 8021530:	f04f 0c00 	mov.w	ip, #0
 8021534:	9b01      	ldr	r3, [sp, #4]
 8021536:	f85e 0b04 	ldr.w	r0, [lr], #4
 802153a:	f853 af04 	ldr.w	sl, [r3, #4]!
 802153e:	9301      	str	r3, [sp, #4]
 8021540:	b281      	uxth	r1, r0
 8021542:	fa1f f38a 	uxth.w	r3, sl
 8021546:	1a5b      	subs	r3, r3, r1
 8021548:	0c00      	lsrs	r0, r0, #16
 802154a:	4463      	add	r3, ip
 802154c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8021550:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8021554:	b29b      	uxth	r3, r3
 8021556:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 802155a:	4576      	cmp	r6, lr
 802155c:	f849 3b04 	str.w	r3, [r9], #4
 8021560:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021564:	d8e6      	bhi.n	8021534 <__mdiff+0x88>
 8021566:	1b33      	subs	r3, r6, r4
 8021568:	3b15      	subs	r3, #21
 802156a:	f023 0303 	bic.w	r3, r3, #3
 802156e:	3415      	adds	r4, #21
 8021570:	3304      	adds	r3, #4
 8021572:	42a6      	cmp	r6, r4
 8021574:	bf38      	it	cc
 8021576:	2304      	movcc	r3, #4
 8021578:	441d      	add	r5, r3
 802157a:	445b      	add	r3, fp
 802157c:	461e      	mov	r6, r3
 802157e:	462c      	mov	r4, r5
 8021580:	4544      	cmp	r4, r8
 8021582:	d30e      	bcc.n	80215a2 <__mdiff+0xf6>
 8021584:	f108 0103 	add.w	r1, r8, #3
 8021588:	1b49      	subs	r1, r1, r5
 802158a:	f021 0103 	bic.w	r1, r1, #3
 802158e:	3d03      	subs	r5, #3
 8021590:	45a8      	cmp	r8, r5
 8021592:	bf38      	it	cc
 8021594:	2100      	movcc	r1, #0
 8021596:	440b      	add	r3, r1
 8021598:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802159c:	b191      	cbz	r1, 80215c4 <__mdiff+0x118>
 802159e:	6117      	str	r7, [r2, #16]
 80215a0:	e79e      	b.n	80214e0 <__mdiff+0x34>
 80215a2:	f854 1b04 	ldr.w	r1, [r4], #4
 80215a6:	46e6      	mov	lr, ip
 80215a8:	0c08      	lsrs	r0, r1, #16
 80215aa:	fa1c fc81 	uxtah	ip, ip, r1
 80215ae:	4471      	add	r1, lr
 80215b0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80215b4:	b289      	uxth	r1, r1
 80215b6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80215ba:	f846 1b04 	str.w	r1, [r6], #4
 80215be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80215c2:	e7dd      	b.n	8021580 <__mdiff+0xd4>
 80215c4:	3f01      	subs	r7, #1
 80215c6:	e7e7      	b.n	8021598 <__mdiff+0xec>
 80215c8:	08023661 	.word	0x08023661
 80215cc:	080236e9 	.word	0x080236e9

080215d0 <__ulp>:
 80215d0:	4b0e      	ldr	r3, [pc, #56]	@ (802160c <__ulp+0x3c>)
 80215d2:	400b      	ands	r3, r1
 80215d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80215d8:	2b00      	cmp	r3, #0
 80215da:	dc08      	bgt.n	80215ee <__ulp+0x1e>
 80215dc:	425b      	negs	r3, r3
 80215de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80215e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80215e6:	da04      	bge.n	80215f2 <__ulp+0x22>
 80215e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80215ec:	4113      	asrs	r3, r2
 80215ee:	2200      	movs	r2, #0
 80215f0:	e008      	b.n	8021604 <__ulp+0x34>
 80215f2:	f1a2 0314 	sub.w	r3, r2, #20
 80215f6:	2b1e      	cmp	r3, #30
 80215f8:	bfda      	itte	le
 80215fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80215fe:	40da      	lsrle	r2, r3
 8021600:	2201      	movgt	r2, #1
 8021602:	2300      	movs	r3, #0
 8021604:	4619      	mov	r1, r3
 8021606:	4610      	mov	r0, r2
 8021608:	4770      	bx	lr
 802160a:	bf00      	nop
 802160c:	7ff00000 	.word	0x7ff00000

08021610 <__b2d>:
 8021610:	6902      	ldr	r2, [r0, #16]
 8021612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021614:	f100 0614 	add.w	r6, r0, #20
 8021618:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 802161c:	4f20      	ldr	r7, [pc, #128]	@ (80216a0 <__b2d+0x90>)
 802161e:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8021622:	4620      	mov	r0, r4
 8021624:	f7ff fd54 	bl	80210d0 <__hi0bits>
 8021628:	4603      	mov	r3, r0
 802162a:	2b0a      	cmp	r3, #10
 802162c:	f1c0 0020 	rsb	r0, r0, #32
 8021630:	f1a2 0504 	sub.w	r5, r2, #4
 8021634:	6008      	str	r0, [r1, #0]
 8021636:	dc13      	bgt.n	8021660 <__b2d+0x50>
 8021638:	42ae      	cmp	r6, r5
 802163a:	bf38      	it	cc
 802163c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021640:	f1c3 0c0b 	rsb	ip, r3, #11
 8021644:	bf28      	it	cs
 8021646:	2200      	movcs	r2, #0
 8021648:	3315      	adds	r3, #21
 802164a:	fa24 fe0c 	lsr.w	lr, r4, ip
 802164e:	fa04 f303 	lsl.w	r3, r4, r3
 8021652:	fa22 f20c 	lsr.w	r2, r2, ip
 8021656:	ea4e 0107 	orr.w	r1, lr, r7
 802165a:	431a      	orrs	r2, r3
 802165c:	4610      	mov	r0, r2
 802165e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021660:	42ae      	cmp	r6, r5
 8021662:	bf36      	itet	cc
 8021664:	f1a2 0508 	subcc.w	r5, r2, #8
 8021668:	2200      	movcs	r2, #0
 802166a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 802166e:	3b0b      	subs	r3, #11
 8021670:	d012      	beq.n	8021698 <__b2d+0x88>
 8021672:	f1c3 0720 	rsb	r7, r3, #32
 8021676:	fa22 f107 	lsr.w	r1, r2, r7
 802167a:	409c      	lsls	r4, r3
 802167c:	430c      	orrs	r4, r1
 802167e:	42b5      	cmp	r5, r6
 8021680:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8021684:	bf8c      	ite	hi
 8021686:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 802168a:	2400      	movls	r4, #0
 802168c:	409a      	lsls	r2, r3
 802168e:	40fc      	lsrs	r4, r7
 8021690:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8021694:	4322      	orrs	r2, r4
 8021696:	e7e1      	b.n	802165c <__b2d+0x4c>
 8021698:	ea44 0107 	orr.w	r1, r4, r7
 802169c:	e7de      	b.n	802165c <__b2d+0x4c>
 802169e:	bf00      	nop
 80216a0:	3ff00000 	.word	0x3ff00000

080216a4 <__d2b>:
 80216a4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80216a8:	2101      	movs	r1, #1
 80216aa:	9e08      	ldr	r6, [sp, #32]
 80216ac:	4690      	mov	r8, r2
 80216ae:	4699      	mov	r9, r3
 80216b0:	f7ff fc1c 	bl	8020eec <_Balloc>
 80216b4:	4604      	mov	r4, r0
 80216b6:	b930      	cbnz	r0, 80216c6 <__d2b+0x22>
 80216b8:	4602      	mov	r2, r0
 80216ba:	4b24      	ldr	r3, [pc, #144]	@ (802174c <__d2b+0xa8>)
 80216bc:	4824      	ldr	r0, [pc, #144]	@ (8021750 <__d2b+0xac>)
 80216be:	f240 310f 	movw	r1, #783	@ 0x30f
 80216c2:	f000 f981 	bl	80219c8 <__assert_func>
 80216c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80216ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80216ce:	b10d      	cbz	r5, 80216d4 <__d2b+0x30>
 80216d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80216d4:	9301      	str	r3, [sp, #4]
 80216d6:	f1b8 0300 	subs.w	r3, r8, #0
 80216da:	d024      	beq.n	8021726 <__d2b+0x82>
 80216dc:	4668      	mov	r0, sp
 80216de:	9300      	str	r3, [sp, #0]
 80216e0:	f7ff fd15 	bl	802110e <__lo0bits>
 80216e4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80216e8:	b1d8      	cbz	r0, 8021722 <__d2b+0x7e>
 80216ea:	f1c0 0320 	rsb	r3, r0, #32
 80216ee:	fa02 f303 	lsl.w	r3, r2, r3
 80216f2:	430b      	orrs	r3, r1
 80216f4:	40c2      	lsrs	r2, r0
 80216f6:	6163      	str	r3, [r4, #20]
 80216f8:	9201      	str	r2, [sp, #4]
 80216fa:	9b01      	ldr	r3, [sp, #4]
 80216fc:	61a3      	str	r3, [r4, #24]
 80216fe:	2b00      	cmp	r3, #0
 8021700:	bf0c      	ite	eq
 8021702:	2201      	moveq	r2, #1
 8021704:	2202      	movne	r2, #2
 8021706:	6122      	str	r2, [r4, #16]
 8021708:	b1ad      	cbz	r5, 8021736 <__d2b+0x92>
 802170a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 802170e:	4405      	add	r5, r0
 8021710:	6035      	str	r5, [r6, #0]
 8021712:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8021716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021718:	6018      	str	r0, [r3, #0]
 802171a:	4620      	mov	r0, r4
 802171c:	b002      	add	sp, #8
 802171e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8021722:	6161      	str	r1, [r4, #20]
 8021724:	e7e9      	b.n	80216fa <__d2b+0x56>
 8021726:	a801      	add	r0, sp, #4
 8021728:	f7ff fcf1 	bl	802110e <__lo0bits>
 802172c:	9b01      	ldr	r3, [sp, #4]
 802172e:	6163      	str	r3, [r4, #20]
 8021730:	3020      	adds	r0, #32
 8021732:	2201      	movs	r2, #1
 8021734:	e7e7      	b.n	8021706 <__d2b+0x62>
 8021736:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802173a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802173e:	6030      	str	r0, [r6, #0]
 8021740:	6918      	ldr	r0, [r3, #16]
 8021742:	f7ff fcc5 	bl	80210d0 <__hi0bits>
 8021746:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802174a:	e7e4      	b.n	8021716 <__d2b+0x72>
 802174c:	08023661 	.word	0x08023661
 8021750:	080236e9 	.word	0x080236e9

08021754 <__ratio>:
 8021754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021758:	b085      	sub	sp, #20
 802175a:	e9cd 1000 	strd	r1, r0, [sp]
 802175e:	a902      	add	r1, sp, #8
 8021760:	f7ff ff56 	bl	8021610 <__b2d>
 8021764:	468b      	mov	fp, r1
 8021766:	4606      	mov	r6, r0
 8021768:	460f      	mov	r7, r1
 802176a:	9800      	ldr	r0, [sp, #0]
 802176c:	a903      	add	r1, sp, #12
 802176e:	f7ff ff4f 	bl	8021610 <__b2d>
 8021772:	9b01      	ldr	r3, [sp, #4]
 8021774:	4689      	mov	r9, r1
 8021776:	460d      	mov	r5, r1
 8021778:	6919      	ldr	r1, [r3, #16]
 802177a:	9b00      	ldr	r3, [sp, #0]
 802177c:	691b      	ldr	r3, [r3, #16]
 802177e:	1ac9      	subs	r1, r1, r3
 8021780:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8021784:	1a9b      	subs	r3, r3, r2
 8021786:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 802178a:	2b00      	cmp	r3, #0
 802178c:	bfcd      	iteet	gt
 802178e:	463a      	movgt	r2, r7
 8021790:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021794:	462a      	movle	r2, r5
 8021796:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 802179a:	bfd8      	it	le
 802179c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80217a0:	4604      	mov	r4, r0
 80217a2:	4622      	mov	r2, r4
 80217a4:	464b      	mov	r3, r9
 80217a6:	4630      	mov	r0, r6
 80217a8:	4659      	mov	r1, fp
 80217aa:	f7df f8db 	bl	8000964 <__aeabi_ddiv>
 80217ae:	b005      	add	sp, #20
 80217b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080217b4 <__copybits>:
 80217b4:	3901      	subs	r1, #1
 80217b6:	b570      	push	{r4, r5, r6, lr}
 80217b8:	1149      	asrs	r1, r1, #5
 80217ba:	6914      	ldr	r4, [r2, #16]
 80217bc:	3101      	adds	r1, #1
 80217be:	f102 0314 	add.w	r3, r2, #20
 80217c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80217c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80217ca:	1f05      	subs	r5, r0, #4
 80217cc:	42a3      	cmp	r3, r4
 80217ce:	d30c      	bcc.n	80217ea <__copybits+0x36>
 80217d0:	1aa3      	subs	r3, r4, r2
 80217d2:	3b11      	subs	r3, #17
 80217d4:	f023 0303 	bic.w	r3, r3, #3
 80217d8:	3211      	adds	r2, #17
 80217da:	42a2      	cmp	r2, r4
 80217dc:	bf88      	it	hi
 80217de:	2300      	movhi	r3, #0
 80217e0:	4418      	add	r0, r3
 80217e2:	2300      	movs	r3, #0
 80217e4:	4288      	cmp	r0, r1
 80217e6:	d305      	bcc.n	80217f4 <__copybits+0x40>
 80217e8:	bd70      	pop	{r4, r5, r6, pc}
 80217ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80217ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80217f2:	e7eb      	b.n	80217cc <__copybits+0x18>
 80217f4:	f840 3b04 	str.w	r3, [r0], #4
 80217f8:	e7f4      	b.n	80217e4 <__copybits+0x30>

080217fa <__any_on>:
 80217fa:	f100 0214 	add.w	r2, r0, #20
 80217fe:	6900      	ldr	r0, [r0, #16]
 8021800:	114b      	asrs	r3, r1, #5
 8021802:	4298      	cmp	r0, r3
 8021804:	b510      	push	{r4, lr}
 8021806:	db11      	blt.n	802182c <__any_on+0x32>
 8021808:	dd0a      	ble.n	8021820 <__any_on+0x26>
 802180a:	f011 011f 	ands.w	r1, r1, #31
 802180e:	d007      	beq.n	8021820 <__any_on+0x26>
 8021810:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8021814:	fa24 f001 	lsr.w	r0, r4, r1
 8021818:	fa00 f101 	lsl.w	r1, r0, r1
 802181c:	428c      	cmp	r4, r1
 802181e:	d10b      	bne.n	8021838 <__any_on+0x3e>
 8021820:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8021824:	4293      	cmp	r3, r2
 8021826:	d803      	bhi.n	8021830 <__any_on+0x36>
 8021828:	2000      	movs	r0, #0
 802182a:	bd10      	pop	{r4, pc}
 802182c:	4603      	mov	r3, r0
 802182e:	e7f7      	b.n	8021820 <__any_on+0x26>
 8021830:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021834:	2900      	cmp	r1, #0
 8021836:	d0f5      	beq.n	8021824 <__any_on+0x2a>
 8021838:	2001      	movs	r0, #1
 802183a:	e7f6      	b.n	802182a <__any_on+0x30>

0802183c <__ascii_wctomb>:
 802183c:	4603      	mov	r3, r0
 802183e:	4608      	mov	r0, r1
 8021840:	b141      	cbz	r1, 8021854 <__ascii_wctomb+0x18>
 8021842:	2aff      	cmp	r2, #255	@ 0xff
 8021844:	d904      	bls.n	8021850 <__ascii_wctomb+0x14>
 8021846:	228a      	movs	r2, #138	@ 0x8a
 8021848:	601a      	str	r2, [r3, #0]
 802184a:	f04f 30ff 	mov.w	r0, #4294967295
 802184e:	4770      	bx	lr
 8021850:	700a      	strb	r2, [r1, #0]
 8021852:	2001      	movs	r0, #1
 8021854:	4770      	bx	lr
	...

08021858 <__sflush_r>:
 8021858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802185e:	0716      	lsls	r6, r2, #28
 8021860:	4605      	mov	r5, r0
 8021862:	460c      	mov	r4, r1
 8021864:	d454      	bmi.n	8021910 <__sflush_r+0xb8>
 8021866:	684b      	ldr	r3, [r1, #4]
 8021868:	2b00      	cmp	r3, #0
 802186a:	dc02      	bgt.n	8021872 <__sflush_r+0x1a>
 802186c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802186e:	2b00      	cmp	r3, #0
 8021870:	dd48      	ble.n	8021904 <__sflush_r+0xac>
 8021872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021874:	2e00      	cmp	r6, #0
 8021876:	d045      	beq.n	8021904 <__sflush_r+0xac>
 8021878:	2300      	movs	r3, #0
 802187a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 802187e:	682f      	ldr	r7, [r5, #0]
 8021880:	6a21      	ldr	r1, [r4, #32]
 8021882:	602b      	str	r3, [r5, #0]
 8021884:	d030      	beq.n	80218e8 <__sflush_r+0x90>
 8021886:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8021888:	89a3      	ldrh	r3, [r4, #12]
 802188a:	0759      	lsls	r1, r3, #29
 802188c:	d505      	bpl.n	802189a <__sflush_r+0x42>
 802188e:	6863      	ldr	r3, [r4, #4]
 8021890:	1ad2      	subs	r2, r2, r3
 8021892:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8021894:	b10b      	cbz	r3, 802189a <__sflush_r+0x42>
 8021896:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021898:	1ad2      	subs	r2, r2, r3
 802189a:	2300      	movs	r3, #0
 802189c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802189e:	6a21      	ldr	r1, [r4, #32]
 80218a0:	4628      	mov	r0, r5
 80218a2:	47b0      	blx	r6
 80218a4:	1c43      	adds	r3, r0, #1
 80218a6:	89a3      	ldrh	r3, [r4, #12]
 80218a8:	d106      	bne.n	80218b8 <__sflush_r+0x60>
 80218aa:	6829      	ldr	r1, [r5, #0]
 80218ac:	291d      	cmp	r1, #29
 80218ae:	d82b      	bhi.n	8021908 <__sflush_r+0xb0>
 80218b0:	4a28      	ldr	r2, [pc, #160]	@ (8021954 <__sflush_r+0xfc>)
 80218b2:	410a      	asrs	r2, r1
 80218b4:	07d6      	lsls	r6, r2, #31
 80218b6:	d427      	bmi.n	8021908 <__sflush_r+0xb0>
 80218b8:	2200      	movs	r2, #0
 80218ba:	6062      	str	r2, [r4, #4]
 80218bc:	04d9      	lsls	r1, r3, #19
 80218be:	6922      	ldr	r2, [r4, #16]
 80218c0:	6022      	str	r2, [r4, #0]
 80218c2:	d504      	bpl.n	80218ce <__sflush_r+0x76>
 80218c4:	1c42      	adds	r2, r0, #1
 80218c6:	d101      	bne.n	80218cc <__sflush_r+0x74>
 80218c8:	682b      	ldr	r3, [r5, #0]
 80218ca:	b903      	cbnz	r3, 80218ce <__sflush_r+0x76>
 80218cc:	6560      	str	r0, [r4, #84]	@ 0x54
 80218ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80218d0:	602f      	str	r7, [r5, #0]
 80218d2:	b1b9      	cbz	r1, 8021904 <__sflush_r+0xac>
 80218d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80218d8:	4299      	cmp	r1, r3
 80218da:	d002      	beq.n	80218e2 <__sflush_r+0x8a>
 80218dc:	4628      	mov	r0, r5
 80218de:	f7fe fec1 	bl	8020664 <_free_r>
 80218e2:	2300      	movs	r3, #0
 80218e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80218e6:	e00d      	b.n	8021904 <__sflush_r+0xac>
 80218e8:	2301      	movs	r3, #1
 80218ea:	4628      	mov	r0, r5
 80218ec:	47b0      	blx	r6
 80218ee:	4602      	mov	r2, r0
 80218f0:	1c50      	adds	r0, r2, #1
 80218f2:	d1c9      	bne.n	8021888 <__sflush_r+0x30>
 80218f4:	682b      	ldr	r3, [r5, #0]
 80218f6:	2b00      	cmp	r3, #0
 80218f8:	d0c6      	beq.n	8021888 <__sflush_r+0x30>
 80218fa:	2b1d      	cmp	r3, #29
 80218fc:	d001      	beq.n	8021902 <__sflush_r+0xaa>
 80218fe:	2b16      	cmp	r3, #22
 8021900:	d11d      	bne.n	802193e <__sflush_r+0xe6>
 8021902:	602f      	str	r7, [r5, #0]
 8021904:	2000      	movs	r0, #0
 8021906:	e021      	b.n	802194c <__sflush_r+0xf4>
 8021908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802190c:	b21b      	sxth	r3, r3
 802190e:	e01a      	b.n	8021946 <__sflush_r+0xee>
 8021910:	690f      	ldr	r7, [r1, #16]
 8021912:	2f00      	cmp	r7, #0
 8021914:	d0f6      	beq.n	8021904 <__sflush_r+0xac>
 8021916:	0793      	lsls	r3, r2, #30
 8021918:	680e      	ldr	r6, [r1, #0]
 802191a:	bf08      	it	eq
 802191c:	694b      	ldreq	r3, [r1, #20]
 802191e:	600f      	str	r7, [r1, #0]
 8021920:	bf18      	it	ne
 8021922:	2300      	movne	r3, #0
 8021924:	1bf6      	subs	r6, r6, r7
 8021926:	608b      	str	r3, [r1, #8]
 8021928:	2e00      	cmp	r6, #0
 802192a:	ddeb      	ble.n	8021904 <__sflush_r+0xac>
 802192c:	6a21      	ldr	r1, [r4, #32]
 802192e:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8021932:	4633      	mov	r3, r6
 8021934:	463a      	mov	r2, r7
 8021936:	4628      	mov	r0, r5
 8021938:	47e0      	blx	ip
 802193a:	2800      	cmp	r0, #0
 802193c:	dc07      	bgt.n	802194e <__sflush_r+0xf6>
 802193e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021946:	81a3      	strh	r3, [r4, #12]
 8021948:	f04f 30ff 	mov.w	r0, #4294967295
 802194c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802194e:	4407      	add	r7, r0
 8021950:	1a36      	subs	r6, r6, r0
 8021952:	e7e9      	b.n	8021928 <__sflush_r+0xd0>
 8021954:	dfbffffe 	.word	0xdfbffffe

08021958 <_fflush_r>:
 8021958:	b538      	push	{r3, r4, r5, lr}
 802195a:	690b      	ldr	r3, [r1, #16]
 802195c:	4605      	mov	r5, r0
 802195e:	460c      	mov	r4, r1
 8021960:	b913      	cbnz	r3, 8021968 <_fflush_r+0x10>
 8021962:	2500      	movs	r5, #0
 8021964:	4628      	mov	r0, r5
 8021966:	bd38      	pop	{r3, r4, r5, pc}
 8021968:	b118      	cbz	r0, 8021972 <_fflush_r+0x1a>
 802196a:	6a03      	ldr	r3, [r0, #32]
 802196c:	b90b      	cbnz	r3, 8021972 <_fflush_r+0x1a>
 802196e:	f7fe fd47 	bl	8020400 <__sinit>
 8021972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021976:	2b00      	cmp	r3, #0
 8021978:	d0f3      	beq.n	8021962 <_fflush_r+0xa>
 802197a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802197c:	07d0      	lsls	r0, r2, #31
 802197e:	d404      	bmi.n	802198a <_fflush_r+0x32>
 8021980:	0599      	lsls	r1, r3, #22
 8021982:	d402      	bmi.n	802198a <_fflush_r+0x32>
 8021984:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021986:	f7fe fe56 	bl	8020636 <__retarget_lock_acquire_recursive>
 802198a:	4628      	mov	r0, r5
 802198c:	4621      	mov	r1, r4
 802198e:	f7ff ff63 	bl	8021858 <__sflush_r>
 8021992:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021994:	07da      	lsls	r2, r3, #31
 8021996:	4605      	mov	r5, r0
 8021998:	d4e4      	bmi.n	8021964 <_fflush_r+0xc>
 802199a:	89a3      	ldrh	r3, [r4, #12]
 802199c:	059b      	lsls	r3, r3, #22
 802199e:	d4e1      	bmi.n	8021964 <_fflush_r+0xc>
 80219a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80219a2:	f7fe fe49 	bl	8020638 <__retarget_lock_release_recursive>
 80219a6:	e7dd      	b.n	8021964 <_fflush_r+0xc>

080219a8 <_sbrk_r>:
 80219a8:	b538      	push	{r3, r4, r5, lr}
 80219aa:	4d06      	ldr	r5, [pc, #24]	@ (80219c4 <_sbrk_r+0x1c>)
 80219ac:	2300      	movs	r3, #0
 80219ae:	4604      	mov	r4, r0
 80219b0:	4608      	mov	r0, r1
 80219b2:	602b      	str	r3, [r5, #0]
 80219b4:	f7e0 feee 	bl	8002794 <_sbrk>
 80219b8:	1c43      	adds	r3, r0, #1
 80219ba:	d102      	bne.n	80219c2 <_sbrk_r+0x1a>
 80219bc:	682b      	ldr	r3, [r5, #0]
 80219be:	b103      	cbz	r3, 80219c2 <_sbrk_r+0x1a>
 80219c0:	6023      	str	r3, [r4, #0]
 80219c2:	bd38      	pop	{r3, r4, r5, pc}
 80219c4:	200028d8 	.word	0x200028d8

080219c8 <__assert_func>:
 80219c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80219ca:	4614      	mov	r4, r2
 80219cc:	461a      	mov	r2, r3
 80219ce:	4b09      	ldr	r3, [pc, #36]	@ (80219f4 <__assert_func+0x2c>)
 80219d0:	681b      	ldr	r3, [r3, #0]
 80219d2:	4605      	mov	r5, r0
 80219d4:	68d8      	ldr	r0, [r3, #12]
 80219d6:	b954      	cbnz	r4, 80219ee <__assert_func+0x26>
 80219d8:	4b07      	ldr	r3, [pc, #28]	@ (80219f8 <__assert_func+0x30>)
 80219da:	461c      	mov	r4, r3
 80219dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80219e0:	9100      	str	r1, [sp, #0]
 80219e2:	462b      	mov	r3, r5
 80219e4:	4905      	ldr	r1, [pc, #20]	@ (80219fc <__assert_func+0x34>)
 80219e6:	f000 f829 	bl	8021a3c <fiprintf>
 80219ea:	f000 f839 	bl	8021a60 <abort>
 80219ee:	4b04      	ldr	r3, [pc, #16]	@ (8021a00 <__assert_func+0x38>)
 80219f0:	e7f4      	b.n	80219dc <__assert_func+0x14>
 80219f2:	bf00      	nop
 80219f4:	200002d4 	.word	0x200002d4
 80219f8:	0802387b 	.word	0x0802387b
 80219fc:	0802384d 	.word	0x0802384d
 8021a00:	08023840 	.word	0x08023840

08021a04 <_calloc_r>:
 8021a04:	b570      	push	{r4, r5, r6, lr}
 8021a06:	fba1 5402 	umull	r5, r4, r1, r2
 8021a0a:	b93c      	cbnz	r4, 8021a1c <_calloc_r+0x18>
 8021a0c:	4629      	mov	r1, r5
 8021a0e:	f7ff f9cf 	bl	8020db0 <_malloc_r>
 8021a12:	4606      	mov	r6, r0
 8021a14:	b928      	cbnz	r0, 8021a22 <_calloc_r+0x1e>
 8021a16:	2600      	movs	r6, #0
 8021a18:	4630      	mov	r0, r6
 8021a1a:	bd70      	pop	{r4, r5, r6, pc}
 8021a1c:	220c      	movs	r2, #12
 8021a1e:	6002      	str	r2, [r0, #0]
 8021a20:	e7f9      	b.n	8021a16 <_calloc_r+0x12>
 8021a22:	462a      	mov	r2, r5
 8021a24:	4621      	mov	r1, r4
 8021a26:	f7fe fd64 	bl	80204f2 <memset>
 8021a2a:	e7f5      	b.n	8021a18 <_calloc_r+0x14>

08021a2c <malloc>:
 8021a2c:	4b02      	ldr	r3, [pc, #8]	@ (8021a38 <malloc+0xc>)
 8021a2e:	4601      	mov	r1, r0
 8021a30:	6818      	ldr	r0, [r3, #0]
 8021a32:	f7ff b9bd 	b.w	8020db0 <_malloc_r>
 8021a36:	bf00      	nop
 8021a38:	200002d4 	.word	0x200002d4

08021a3c <fiprintf>:
 8021a3c:	b40e      	push	{r1, r2, r3}
 8021a3e:	b503      	push	{r0, r1, lr}
 8021a40:	4601      	mov	r1, r0
 8021a42:	ab03      	add	r3, sp, #12
 8021a44:	4805      	ldr	r0, [pc, #20]	@ (8021a5c <fiprintf+0x20>)
 8021a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8021a4a:	6800      	ldr	r0, [r0, #0]
 8021a4c:	9301      	str	r3, [sp, #4]
 8021a4e:	f000 f835 	bl	8021abc <_vfiprintf_r>
 8021a52:	b002      	add	sp, #8
 8021a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8021a58:	b003      	add	sp, #12
 8021a5a:	4770      	bx	lr
 8021a5c:	200002d4 	.word	0x200002d4

08021a60 <abort>:
 8021a60:	b508      	push	{r3, lr}
 8021a62:	2006      	movs	r0, #6
 8021a64:	f000 fb8c 	bl	8022180 <raise>
 8021a68:	2001      	movs	r0, #1
 8021a6a:	f7e0 fe1f 	bl	80026ac <_exit>

08021a6e <__sfputc_r>:
 8021a6e:	6893      	ldr	r3, [r2, #8]
 8021a70:	3b01      	subs	r3, #1
 8021a72:	2b00      	cmp	r3, #0
 8021a74:	b410      	push	{r4}
 8021a76:	6093      	str	r3, [r2, #8]
 8021a78:	da07      	bge.n	8021a8a <__sfputc_r+0x1c>
 8021a7a:	6994      	ldr	r4, [r2, #24]
 8021a7c:	42a3      	cmp	r3, r4
 8021a7e:	db01      	blt.n	8021a84 <__sfputc_r+0x16>
 8021a80:	290a      	cmp	r1, #10
 8021a82:	d102      	bne.n	8021a8a <__sfputc_r+0x1c>
 8021a84:	bc10      	pop	{r4}
 8021a86:	f000 babf 	b.w	8022008 <__swbuf_r>
 8021a8a:	6813      	ldr	r3, [r2, #0]
 8021a8c:	1c58      	adds	r0, r3, #1
 8021a8e:	6010      	str	r0, [r2, #0]
 8021a90:	7019      	strb	r1, [r3, #0]
 8021a92:	4608      	mov	r0, r1
 8021a94:	bc10      	pop	{r4}
 8021a96:	4770      	bx	lr

08021a98 <__sfputs_r>:
 8021a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021a9a:	4606      	mov	r6, r0
 8021a9c:	460f      	mov	r7, r1
 8021a9e:	4614      	mov	r4, r2
 8021aa0:	18d5      	adds	r5, r2, r3
 8021aa2:	42ac      	cmp	r4, r5
 8021aa4:	d101      	bne.n	8021aaa <__sfputs_r+0x12>
 8021aa6:	2000      	movs	r0, #0
 8021aa8:	e007      	b.n	8021aba <__sfputs_r+0x22>
 8021aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021aae:	463a      	mov	r2, r7
 8021ab0:	4630      	mov	r0, r6
 8021ab2:	f7ff ffdc 	bl	8021a6e <__sfputc_r>
 8021ab6:	1c43      	adds	r3, r0, #1
 8021ab8:	d1f3      	bne.n	8021aa2 <__sfputs_r+0xa>
 8021aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08021abc <_vfiprintf_r>:
 8021abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ac0:	460d      	mov	r5, r1
 8021ac2:	b09d      	sub	sp, #116	@ 0x74
 8021ac4:	4614      	mov	r4, r2
 8021ac6:	4698      	mov	r8, r3
 8021ac8:	4606      	mov	r6, r0
 8021aca:	b118      	cbz	r0, 8021ad4 <_vfiprintf_r+0x18>
 8021acc:	6a03      	ldr	r3, [r0, #32]
 8021ace:	b90b      	cbnz	r3, 8021ad4 <_vfiprintf_r+0x18>
 8021ad0:	f7fe fc96 	bl	8020400 <__sinit>
 8021ad4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8021ad6:	07d9      	lsls	r1, r3, #31
 8021ad8:	d405      	bmi.n	8021ae6 <_vfiprintf_r+0x2a>
 8021ada:	89ab      	ldrh	r3, [r5, #12]
 8021adc:	059a      	lsls	r2, r3, #22
 8021ade:	d402      	bmi.n	8021ae6 <_vfiprintf_r+0x2a>
 8021ae0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021ae2:	f7fe fda8 	bl	8020636 <__retarget_lock_acquire_recursive>
 8021ae6:	89ab      	ldrh	r3, [r5, #12]
 8021ae8:	071b      	lsls	r3, r3, #28
 8021aea:	d501      	bpl.n	8021af0 <_vfiprintf_r+0x34>
 8021aec:	692b      	ldr	r3, [r5, #16]
 8021aee:	b99b      	cbnz	r3, 8021b18 <_vfiprintf_r+0x5c>
 8021af0:	4629      	mov	r1, r5
 8021af2:	4630      	mov	r0, r6
 8021af4:	f000 fac6 	bl	8022084 <__swsetup_r>
 8021af8:	b170      	cbz	r0, 8021b18 <_vfiprintf_r+0x5c>
 8021afa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8021afc:	07dc      	lsls	r4, r3, #31
 8021afe:	d504      	bpl.n	8021b0a <_vfiprintf_r+0x4e>
 8021b00:	f04f 30ff 	mov.w	r0, #4294967295
 8021b04:	b01d      	add	sp, #116	@ 0x74
 8021b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021b0a:	89ab      	ldrh	r3, [r5, #12]
 8021b0c:	0598      	lsls	r0, r3, #22
 8021b0e:	d4f7      	bmi.n	8021b00 <_vfiprintf_r+0x44>
 8021b10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021b12:	f7fe fd91 	bl	8020638 <__retarget_lock_release_recursive>
 8021b16:	e7f3      	b.n	8021b00 <_vfiprintf_r+0x44>
 8021b18:	2300      	movs	r3, #0
 8021b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8021b1c:	2320      	movs	r3, #32
 8021b1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021b22:	f8cd 800c 	str.w	r8, [sp, #12]
 8021b26:	2330      	movs	r3, #48	@ 0x30
 8021b28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8021cd8 <_vfiprintf_r+0x21c>
 8021b2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021b30:	f04f 0901 	mov.w	r9, #1
 8021b34:	4623      	mov	r3, r4
 8021b36:	469a      	mov	sl, r3
 8021b38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021b3c:	b10a      	cbz	r2, 8021b42 <_vfiprintf_r+0x86>
 8021b3e:	2a25      	cmp	r2, #37	@ 0x25
 8021b40:	d1f9      	bne.n	8021b36 <_vfiprintf_r+0x7a>
 8021b42:	ebba 0b04 	subs.w	fp, sl, r4
 8021b46:	d00b      	beq.n	8021b60 <_vfiprintf_r+0xa4>
 8021b48:	465b      	mov	r3, fp
 8021b4a:	4622      	mov	r2, r4
 8021b4c:	4629      	mov	r1, r5
 8021b4e:	4630      	mov	r0, r6
 8021b50:	f7ff ffa2 	bl	8021a98 <__sfputs_r>
 8021b54:	3001      	adds	r0, #1
 8021b56:	f000 80a7 	beq.w	8021ca8 <_vfiprintf_r+0x1ec>
 8021b5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021b5c:	445a      	add	r2, fp
 8021b5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8021b60:	f89a 3000 	ldrb.w	r3, [sl]
 8021b64:	2b00      	cmp	r3, #0
 8021b66:	f000 809f 	beq.w	8021ca8 <_vfiprintf_r+0x1ec>
 8021b6a:	2300      	movs	r3, #0
 8021b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8021b70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021b74:	f10a 0a01 	add.w	sl, sl, #1
 8021b78:	9304      	str	r3, [sp, #16]
 8021b7a:	9307      	str	r3, [sp, #28]
 8021b7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021b80:	931a      	str	r3, [sp, #104]	@ 0x68
 8021b82:	4654      	mov	r4, sl
 8021b84:	2205      	movs	r2, #5
 8021b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021b8a:	4853      	ldr	r0, [pc, #332]	@ (8021cd8 <_vfiprintf_r+0x21c>)
 8021b8c:	f7de fb00 	bl	8000190 <memchr>
 8021b90:	9a04      	ldr	r2, [sp, #16]
 8021b92:	b9d8      	cbnz	r0, 8021bcc <_vfiprintf_r+0x110>
 8021b94:	06d1      	lsls	r1, r2, #27
 8021b96:	bf44      	itt	mi
 8021b98:	2320      	movmi	r3, #32
 8021b9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021b9e:	0713      	lsls	r3, r2, #28
 8021ba0:	bf44      	itt	mi
 8021ba2:	232b      	movmi	r3, #43	@ 0x2b
 8021ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021ba8:	f89a 3000 	ldrb.w	r3, [sl]
 8021bac:	2b2a      	cmp	r3, #42	@ 0x2a
 8021bae:	d015      	beq.n	8021bdc <_vfiprintf_r+0x120>
 8021bb0:	9a07      	ldr	r2, [sp, #28]
 8021bb2:	4654      	mov	r4, sl
 8021bb4:	2000      	movs	r0, #0
 8021bb6:	f04f 0c0a 	mov.w	ip, #10
 8021bba:	4621      	mov	r1, r4
 8021bbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8021bc0:	3b30      	subs	r3, #48	@ 0x30
 8021bc2:	2b09      	cmp	r3, #9
 8021bc4:	d94b      	bls.n	8021c5e <_vfiprintf_r+0x1a2>
 8021bc6:	b1b0      	cbz	r0, 8021bf6 <_vfiprintf_r+0x13a>
 8021bc8:	9207      	str	r2, [sp, #28]
 8021bca:	e014      	b.n	8021bf6 <_vfiprintf_r+0x13a>
 8021bcc:	eba0 0308 	sub.w	r3, r0, r8
 8021bd0:	fa09 f303 	lsl.w	r3, r9, r3
 8021bd4:	4313      	orrs	r3, r2
 8021bd6:	9304      	str	r3, [sp, #16]
 8021bd8:	46a2      	mov	sl, r4
 8021bda:	e7d2      	b.n	8021b82 <_vfiprintf_r+0xc6>
 8021bdc:	9b03      	ldr	r3, [sp, #12]
 8021bde:	1d19      	adds	r1, r3, #4
 8021be0:	681b      	ldr	r3, [r3, #0]
 8021be2:	9103      	str	r1, [sp, #12]
 8021be4:	2b00      	cmp	r3, #0
 8021be6:	bfbb      	ittet	lt
 8021be8:	425b      	neglt	r3, r3
 8021bea:	f042 0202 	orrlt.w	r2, r2, #2
 8021bee:	9307      	strge	r3, [sp, #28]
 8021bf0:	9307      	strlt	r3, [sp, #28]
 8021bf2:	bfb8      	it	lt
 8021bf4:	9204      	strlt	r2, [sp, #16]
 8021bf6:	7823      	ldrb	r3, [r4, #0]
 8021bf8:	2b2e      	cmp	r3, #46	@ 0x2e
 8021bfa:	d10a      	bne.n	8021c12 <_vfiprintf_r+0x156>
 8021bfc:	7863      	ldrb	r3, [r4, #1]
 8021bfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8021c00:	d132      	bne.n	8021c68 <_vfiprintf_r+0x1ac>
 8021c02:	9b03      	ldr	r3, [sp, #12]
 8021c04:	1d1a      	adds	r2, r3, #4
 8021c06:	681b      	ldr	r3, [r3, #0]
 8021c08:	9203      	str	r2, [sp, #12]
 8021c0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8021c0e:	3402      	adds	r4, #2
 8021c10:	9305      	str	r3, [sp, #20]
 8021c12:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8021cdc <_vfiprintf_r+0x220>
 8021c16:	7821      	ldrb	r1, [r4, #0]
 8021c18:	2203      	movs	r2, #3
 8021c1a:	4650      	mov	r0, sl
 8021c1c:	f7de fab8 	bl	8000190 <memchr>
 8021c20:	b138      	cbz	r0, 8021c32 <_vfiprintf_r+0x176>
 8021c22:	9b04      	ldr	r3, [sp, #16]
 8021c24:	eba0 000a 	sub.w	r0, r0, sl
 8021c28:	2240      	movs	r2, #64	@ 0x40
 8021c2a:	4082      	lsls	r2, r0
 8021c2c:	4313      	orrs	r3, r2
 8021c2e:	3401      	adds	r4, #1
 8021c30:	9304      	str	r3, [sp, #16]
 8021c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021c36:	482a      	ldr	r0, [pc, #168]	@ (8021ce0 <_vfiprintf_r+0x224>)
 8021c38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8021c3c:	2206      	movs	r2, #6
 8021c3e:	f7de faa7 	bl	8000190 <memchr>
 8021c42:	2800      	cmp	r0, #0
 8021c44:	d03f      	beq.n	8021cc6 <_vfiprintf_r+0x20a>
 8021c46:	4b27      	ldr	r3, [pc, #156]	@ (8021ce4 <_vfiprintf_r+0x228>)
 8021c48:	bb1b      	cbnz	r3, 8021c92 <_vfiprintf_r+0x1d6>
 8021c4a:	9b03      	ldr	r3, [sp, #12]
 8021c4c:	3307      	adds	r3, #7
 8021c4e:	f023 0307 	bic.w	r3, r3, #7
 8021c52:	3308      	adds	r3, #8
 8021c54:	9303      	str	r3, [sp, #12]
 8021c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c58:	443b      	add	r3, r7
 8021c5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8021c5c:	e76a      	b.n	8021b34 <_vfiprintf_r+0x78>
 8021c5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8021c62:	460c      	mov	r4, r1
 8021c64:	2001      	movs	r0, #1
 8021c66:	e7a8      	b.n	8021bba <_vfiprintf_r+0xfe>
 8021c68:	2300      	movs	r3, #0
 8021c6a:	3401      	adds	r4, #1
 8021c6c:	9305      	str	r3, [sp, #20]
 8021c6e:	4619      	mov	r1, r3
 8021c70:	f04f 0c0a 	mov.w	ip, #10
 8021c74:	4620      	mov	r0, r4
 8021c76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8021c7a:	3a30      	subs	r2, #48	@ 0x30
 8021c7c:	2a09      	cmp	r2, #9
 8021c7e:	d903      	bls.n	8021c88 <_vfiprintf_r+0x1cc>
 8021c80:	2b00      	cmp	r3, #0
 8021c82:	d0c6      	beq.n	8021c12 <_vfiprintf_r+0x156>
 8021c84:	9105      	str	r1, [sp, #20]
 8021c86:	e7c4      	b.n	8021c12 <_vfiprintf_r+0x156>
 8021c88:	fb0c 2101 	mla	r1, ip, r1, r2
 8021c8c:	4604      	mov	r4, r0
 8021c8e:	2301      	movs	r3, #1
 8021c90:	e7f0      	b.n	8021c74 <_vfiprintf_r+0x1b8>
 8021c92:	ab03      	add	r3, sp, #12
 8021c94:	9300      	str	r3, [sp, #0]
 8021c96:	462a      	mov	r2, r5
 8021c98:	4b13      	ldr	r3, [pc, #76]	@ (8021ce8 <_vfiprintf_r+0x22c>)
 8021c9a:	a904      	add	r1, sp, #16
 8021c9c:	4630      	mov	r0, r6
 8021c9e:	f3af 8000 	nop.w
 8021ca2:	4607      	mov	r7, r0
 8021ca4:	1c78      	adds	r0, r7, #1
 8021ca6:	d1d6      	bne.n	8021c56 <_vfiprintf_r+0x19a>
 8021ca8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8021caa:	07d9      	lsls	r1, r3, #31
 8021cac:	d405      	bmi.n	8021cba <_vfiprintf_r+0x1fe>
 8021cae:	89ab      	ldrh	r3, [r5, #12]
 8021cb0:	059a      	lsls	r2, r3, #22
 8021cb2:	d402      	bmi.n	8021cba <_vfiprintf_r+0x1fe>
 8021cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021cb6:	f7fe fcbf 	bl	8020638 <__retarget_lock_release_recursive>
 8021cba:	89ab      	ldrh	r3, [r5, #12]
 8021cbc:	065b      	lsls	r3, r3, #25
 8021cbe:	f53f af1f 	bmi.w	8021b00 <_vfiprintf_r+0x44>
 8021cc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021cc4:	e71e      	b.n	8021b04 <_vfiprintf_r+0x48>
 8021cc6:	ab03      	add	r3, sp, #12
 8021cc8:	9300      	str	r3, [sp, #0]
 8021cca:	462a      	mov	r2, r5
 8021ccc:	4b06      	ldr	r3, [pc, #24]	@ (8021ce8 <_vfiprintf_r+0x22c>)
 8021cce:	a904      	add	r1, sp, #16
 8021cd0:	4630      	mov	r0, r6
 8021cd2:	f000 f879 	bl	8021dc8 <_printf_i>
 8021cd6:	e7e4      	b.n	8021ca2 <_vfiprintf_r+0x1e6>
 8021cd8:	0802387c 	.word	0x0802387c
 8021cdc:	08023882 	.word	0x08023882
 8021ce0:	08023886 	.word	0x08023886
 8021ce4:	00000000 	.word	0x00000000
 8021ce8:	08021a99 	.word	0x08021a99

08021cec <_printf_common>:
 8021cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021cf0:	4616      	mov	r6, r2
 8021cf2:	4698      	mov	r8, r3
 8021cf4:	688a      	ldr	r2, [r1, #8]
 8021cf6:	690b      	ldr	r3, [r1, #16]
 8021cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8021cfc:	4293      	cmp	r3, r2
 8021cfe:	bfb8      	it	lt
 8021d00:	4613      	movlt	r3, r2
 8021d02:	6033      	str	r3, [r6, #0]
 8021d04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8021d08:	4607      	mov	r7, r0
 8021d0a:	460c      	mov	r4, r1
 8021d0c:	b10a      	cbz	r2, 8021d12 <_printf_common+0x26>
 8021d0e:	3301      	adds	r3, #1
 8021d10:	6033      	str	r3, [r6, #0]
 8021d12:	6823      	ldr	r3, [r4, #0]
 8021d14:	0699      	lsls	r1, r3, #26
 8021d16:	bf42      	ittt	mi
 8021d18:	6833      	ldrmi	r3, [r6, #0]
 8021d1a:	3302      	addmi	r3, #2
 8021d1c:	6033      	strmi	r3, [r6, #0]
 8021d1e:	6825      	ldr	r5, [r4, #0]
 8021d20:	f015 0506 	ands.w	r5, r5, #6
 8021d24:	d106      	bne.n	8021d34 <_printf_common+0x48>
 8021d26:	f104 0a19 	add.w	sl, r4, #25
 8021d2a:	68e3      	ldr	r3, [r4, #12]
 8021d2c:	6832      	ldr	r2, [r6, #0]
 8021d2e:	1a9b      	subs	r3, r3, r2
 8021d30:	42ab      	cmp	r3, r5
 8021d32:	dc26      	bgt.n	8021d82 <_printf_common+0x96>
 8021d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8021d38:	6822      	ldr	r2, [r4, #0]
 8021d3a:	3b00      	subs	r3, #0
 8021d3c:	bf18      	it	ne
 8021d3e:	2301      	movne	r3, #1
 8021d40:	0692      	lsls	r2, r2, #26
 8021d42:	d42b      	bmi.n	8021d9c <_printf_common+0xb0>
 8021d44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8021d48:	4641      	mov	r1, r8
 8021d4a:	4638      	mov	r0, r7
 8021d4c:	47c8      	blx	r9
 8021d4e:	3001      	adds	r0, #1
 8021d50:	d01e      	beq.n	8021d90 <_printf_common+0xa4>
 8021d52:	6823      	ldr	r3, [r4, #0]
 8021d54:	6922      	ldr	r2, [r4, #16]
 8021d56:	f003 0306 	and.w	r3, r3, #6
 8021d5a:	2b04      	cmp	r3, #4
 8021d5c:	bf02      	ittt	eq
 8021d5e:	68e5      	ldreq	r5, [r4, #12]
 8021d60:	6833      	ldreq	r3, [r6, #0]
 8021d62:	1aed      	subeq	r5, r5, r3
 8021d64:	68a3      	ldr	r3, [r4, #8]
 8021d66:	bf0c      	ite	eq
 8021d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8021d6c:	2500      	movne	r5, #0
 8021d6e:	4293      	cmp	r3, r2
 8021d70:	bfc4      	itt	gt
 8021d72:	1a9b      	subgt	r3, r3, r2
 8021d74:	18ed      	addgt	r5, r5, r3
 8021d76:	2600      	movs	r6, #0
 8021d78:	341a      	adds	r4, #26
 8021d7a:	42b5      	cmp	r5, r6
 8021d7c:	d11a      	bne.n	8021db4 <_printf_common+0xc8>
 8021d7e:	2000      	movs	r0, #0
 8021d80:	e008      	b.n	8021d94 <_printf_common+0xa8>
 8021d82:	2301      	movs	r3, #1
 8021d84:	4652      	mov	r2, sl
 8021d86:	4641      	mov	r1, r8
 8021d88:	4638      	mov	r0, r7
 8021d8a:	47c8      	blx	r9
 8021d8c:	3001      	adds	r0, #1
 8021d8e:	d103      	bne.n	8021d98 <_printf_common+0xac>
 8021d90:	f04f 30ff 	mov.w	r0, #4294967295
 8021d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021d98:	3501      	adds	r5, #1
 8021d9a:	e7c6      	b.n	8021d2a <_printf_common+0x3e>
 8021d9c:	18e1      	adds	r1, r4, r3
 8021d9e:	1c5a      	adds	r2, r3, #1
 8021da0:	2030      	movs	r0, #48	@ 0x30
 8021da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8021da6:	4422      	add	r2, r4
 8021da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8021dac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8021db0:	3302      	adds	r3, #2
 8021db2:	e7c7      	b.n	8021d44 <_printf_common+0x58>
 8021db4:	2301      	movs	r3, #1
 8021db6:	4622      	mov	r2, r4
 8021db8:	4641      	mov	r1, r8
 8021dba:	4638      	mov	r0, r7
 8021dbc:	47c8      	blx	r9
 8021dbe:	3001      	adds	r0, #1
 8021dc0:	d0e6      	beq.n	8021d90 <_printf_common+0xa4>
 8021dc2:	3601      	adds	r6, #1
 8021dc4:	e7d9      	b.n	8021d7a <_printf_common+0x8e>
	...

08021dc8 <_printf_i>:
 8021dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8021dcc:	7e0f      	ldrb	r7, [r1, #24]
 8021dce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8021dd0:	2f78      	cmp	r7, #120	@ 0x78
 8021dd2:	4691      	mov	r9, r2
 8021dd4:	4680      	mov	r8, r0
 8021dd6:	460c      	mov	r4, r1
 8021dd8:	469a      	mov	sl, r3
 8021dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8021dde:	d807      	bhi.n	8021df0 <_printf_i+0x28>
 8021de0:	2f62      	cmp	r7, #98	@ 0x62
 8021de2:	d80a      	bhi.n	8021dfa <_printf_i+0x32>
 8021de4:	2f00      	cmp	r7, #0
 8021de6:	f000 80d2 	beq.w	8021f8e <_printf_i+0x1c6>
 8021dea:	2f58      	cmp	r7, #88	@ 0x58
 8021dec:	f000 80b9 	beq.w	8021f62 <_printf_i+0x19a>
 8021df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8021df8:	e03a      	b.n	8021e70 <_printf_i+0xa8>
 8021dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8021dfe:	2b15      	cmp	r3, #21
 8021e00:	d8f6      	bhi.n	8021df0 <_printf_i+0x28>
 8021e02:	a101      	add	r1, pc, #4	@ (adr r1, 8021e08 <_printf_i+0x40>)
 8021e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8021e08:	08021e61 	.word	0x08021e61
 8021e0c:	08021e75 	.word	0x08021e75
 8021e10:	08021df1 	.word	0x08021df1
 8021e14:	08021df1 	.word	0x08021df1
 8021e18:	08021df1 	.word	0x08021df1
 8021e1c:	08021df1 	.word	0x08021df1
 8021e20:	08021e75 	.word	0x08021e75
 8021e24:	08021df1 	.word	0x08021df1
 8021e28:	08021df1 	.word	0x08021df1
 8021e2c:	08021df1 	.word	0x08021df1
 8021e30:	08021df1 	.word	0x08021df1
 8021e34:	08021f75 	.word	0x08021f75
 8021e38:	08021e9f 	.word	0x08021e9f
 8021e3c:	08021f2f 	.word	0x08021f2f
 8021e40:	08021df1 	.word	0x08021df1
 8021e44:	08021df1 	.word	0x08021df1
 8021e48:	08021f97 	.word	0x08021f97
 8021e4c:	08021df1 	.word	0x08021df1
 8021e50:	08021e9f 	.word	0x08021e9f
 8021e54:	08021df1 	.word	0x08021df1
 8021e58:	08021df1 	.word	0x08021df1
 8021e5c:	08021f37 	.word	0x08021f37
 8021e60:	6833      	ldr	r3, [r6, #0]
 8021e62:	1d1a      	adds	r2, r3, #4
 8021e64:	681b      	ldr	r3, [r3, #0]
 8021e66:	6032      	str	r2, [r6, #0]
 8021e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8021e70:	2301      	movs	r3, #1
 8021e72:	e09d      	b.n	8021fb0 <_printf_i+0x1e8>
 8021e74:	6833      	ldr	r3, [r6, #0]
 8021e76:	6820      	ldr	r0, [r4, #0]
 8021e78:	1d19      	adds	r1, r3, #4
 8021e7a:	6031      	str	r1, [r6, #0]
 8021e7c:	0606      	lsls	r6, r0, #24
 8021e7e:	d501      	bpl.n	8021e84 <_printf_i+0xbc>
 8021e80:	681d      	ldr	r5, [r3, #0]
 8021e82:	e003      	b.n	8021e8c <_printf_i+0xc4>
 8021e84:	0645      	lsls	r5, r0, #25
 8021e86:	d5fb      	bpl.n	8021e80 <_printf_i+0xb8>
 8021e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8021e8c:	2d00      	cmp	r5, #0
 8021e8e:	da03      	bge.n	8021e98 <_printf_i+0xd0>
 8021e90:	232d      	movs	r3, #45	@ 0x2d
 8021e92:	426d      	negs	r5, r5
 8021e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021e98:	4859      	ldr	r0, [pc, #356]	@ (8022000 <_printf_i+0x238>)
 8021e9a:	230a      	movs	r3, #10
 8021e9c:	e011      	b.n	8021ec2 <_printf_i+0xfa>
 8021e9e:	6821      	ldr	r1, [r4, #0]
 8021ea0:	6833      	ldr	r3, [r6, #0]
 8021ea2:	0608      	lsls	r0, r1, #24
 8021ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8021ea8:	d402      	bmi.n	8021eb0 <_printf_i+0xe8>
 8021eaa:	0649      	lsls	r1, r1, #25
 8021eac:	bf48      	it	mi
 8021eae:	b2ad      	uxthmi	r5, r5
 8021eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8021eb2:	4853      	ldr	r0, [pc, #332]	@ (8022000 <_printf_i+0x238>)
 8021eb4:	6033      	str	r3, [r6, #0]
 8021eb6:	bf14      	ite	ne
 8021eb8:	230a      	movne	r3, #10
 8021eba:	2308      	moveq	r3, #8
 8021ebc:	2100      	movs	r1, #0
 8021ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8021ec2:	6866      	ldr	r6, [r4, #4]
 8021ec4:	60a6      	str	r6, [r4, #8]
 8021ec6:	2e00      	cmp	r6, #0
 8021ec8:	bfa2      	ittt	ge
 8021eca:	6821      	ldrge	r1, [r4, #0]
 8021ecc:	f021 0104 	bicge.w	r1, r1, #4
 8021ed0:	6021      	strge	r1, [r4, #0]
 8021ed2:	b90d      	cbnz	r5, 8021ed8 <_printf_i+0x110>
 8021ed4:	2e00      	cmp	r6, #0
 8021ed6:	d04b      	beq.n	8021f70 <_printf_i+0x1a8>
 8021ed8:	4616      	mov	r6, r2
 8021eda:	fbb5 f1f3 	udiv	r1, r5, r3
 8021ede:	fb03 5711 	mls	r7, r3, r1, r5
 8021ee2:	5dc7      	ldrb	r7, [r0, r7]
 8021ee4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8021ee8:	462f      	mov	r7, r5
 8021eea:	42bb      	cmp	r3, r7
 8021eec:	460d      	mov	r5, r1
 8021eee:	d9f4      	bls.n	8021eda <_printf_i+0x112>
 8021ef0:	2b08      	cmp	r3, #8
 8021ef2:	d10b      	bne.n	8021f0c <_printf_i+0x144>
 8021ef4:	6823      	ldr	r3, [r4, #0]
 8021ef6:	07df      	lsls	r7, r3, #31
 8021ef8:	d508      	bpl.n	8021f0c <_printf_i+0x144>
 8021efa:	6923      	ldr	r3, [r4, #16]
 8021efc:	6861      	ldr	r1, [r4, #4]
 8021efe:	4299      	cmp	r1, r3
 8021f00:	bfde      	ittt	le
 8021f02:	2330      	movle	r3, #48	@ 0x30
 8021f04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8021f08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8021f0c:	1b92      	subs	r2, r2, r6
 8021f0e:	6122      	str	r2, [r4, #16]
 8021f10:	f8cd a000 	str.w	sl, [sp]
 8021f14:	464b      	mov	r3, r9
 8021f16:	aa03      	add	r2, sp, #12
 8021f18:	4621      	mov	r1, r4
 8021f1a:	4640      	mov	r0, r8
 8021f1c:	f7ff fee6 	bl	8021cec <_printf_common>
 8021f20:	3001      	adds	r0, #1
 8021f22:	d14a      	bne.n	8021fba <_printf_i+0x1f2>
 8021f24:	f04f 30ff 	mov.w	r0, #4294967295
 8021f28:	b004      	add	sp, #16
 8021f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021f2e:	6823      	ldr	r3, [r4, #0]
 8021f30:	f043 0320 	orr.w	r3, r3, #32
 8021f34:	6023      	str	r3, [r4, #0]
 8021f36:	4833      	ldr	r0, [pc, #204]	@ (8022004 <_printf_i+0x23c>)
 8021f38:	2778      	movs	r7, #120	@ 0x78
 8021f3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8021f3e:	6823      	ldr	r3, [r4, #0]
 8021f40:	6831      	ldr	r1, [r6, #0]
 8021f42:	061f      	lsls	r7, r3, #24
 8021f44:	f851 5b04 	ldr.w	r5, [r1], #4
 8021f48:	d402      	bmi.n	8021f50 <_printf_i+0x188>
 8021f4a:	065f      	lsls	r7, r3, #25
 8021f4c:	bf48      	it	mi
 8021f4e:	b2ad      	uxthmi	r5, r5
 8021f50:	6031      	str	r1, [r6, #0]
 8021f52:	07d9      	lsls	r1, r3, #31
 8021f54:	bf44      	itt	mi
 8021f56:	f043 0320 	orrmi.w	r3, r3, #32
 8021f5a:	6023      	strmi	r3, [r4, #0]
 8021f5c:	b11d      	cbz	r5, 8021f66 <_printf_i+0x19e>
 8021f5e:	2310      	movs	r3, #16
 8021f60:	e7ac      	b.n	8021ebc <_printf_i+0xf4>
 8021f62:	4827      	ldr	r0, [pc, #156]	@ (8022000 <_printf_i+0x238>)
 8021f64:	e7e9      	b.n	8021f3a <_printf_i+0x172>
 8021f66:	6823      	ldr	r3, [r4, #0]
 8021f68:	f023 0320 	bic.w	r3, r3, #32
 8021f6c:	6023      	str	r3, [r4, #0]
 8021f6e:	e7f6      	b.n	8021f5e <_printf_i+0x196>
 8021f70:	4616      	mov	r6, r2
 8021f72:	e7bd      	b.n	8021ef0 <_printf_i+0x128>
 8021f74:	6833      	ldr	r3, [r6, #0]
 8021f76:	6825      	ldr	r5, [r4, #0]
 8021f78:	6961      	ldr	r1, [r4, #20]
 8021f7a:	1d18      	adds	r0, r3, #4
 8021f7c:	6030      	str	r0, [r6, #0]
 8021f7e:	062e      	lsls	r6, r5, #24
 8021f80:	681b      	ldr	r3, [r3, #0]
 8021f82:	d501      	bpl.n	8021f88 <_printf_i+0x1c0>
 8021f84:	6019      	str	r1, [r3, #0]
 8021f86:	e002      	b.n	8021f8e <_printf_i+0x1c6>
 8021f88:	0668      	lsls	r0, r5, #25
 8021f8a:	d5fb      	bpl.n	8021f84 <_printf_i+0x1bc>
 8021f8c:	8019      	strh	r1, [r3, #0]
 8021f8e:	2300      	movs	r3, #0
 8021f90:	6123      	str	r3, [r4, #16]
 8021f92:	4616      	mov	r6, r2
 8021f94:	e7bc      	b.n	8021f10 <_printf_i+0x148>
 8021f96:	6833      	ldr	r3, [r6, #0]
 8021f98:	1d1a      	adds	r2, r3, #4
 8021f9a:	6032      	str	r2, [r6, #0]
 8021f9c:	681e      	ldr	r6, [r3, #0]
 8021f9e:	6862      	ldr	r2, [r4, #4]
 8021fa0:	2100      	movs	r1, #0
 8021fa2:	4630      	mov	r0, r6
 8021fa4:	f7de f8f4 	bl	8000190 <memchr>
 8021fa8:	b108      	cbz	r0, 8021fae <_printf_i+0x1e6>
 8021faa:	1b80      	subs	r0, r0, r6
 8021fac:	6060      	str	r0, [r4, #4]
 8021fae:	6863      	ldr	r3, [r4, #4]
 8021fb0:	6123      	str	r3, [r4, #16]
 8021fb2:	2300      	movs	r3, #0
 8021fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021fb8:	e7aa      	b.n	8021f10 <_printf_i+0x148>
 8021fba:	6923      	ldr	r3, [r4, #16]
 8021fbc:	4632      	mov	r2, r6
 8021fbe:	4649      	mov	r1, r9
 8021fc0:	4640      	mov	r0, r8
 8021fc2:	47d0      	blx	sl
 8021fc4:	3001      	adds	r0, #1
 8021fc6:	d0ad      	beq.n	8021f24 <_printf_i+0x15c>
 8021fc8:	6823      	ldr	r3, [r4, #0]
 8021fca:	079b      	lsls	r3, r3, #30
 8021fcc:	d413      	bmi.n	8021ff6 <_printf_i+0x22e>
 8021fce:	68e0      	ldr	r0, [r4, #12]
 8021fd0:	9b03      	ldr	r3, [sp, #12]
 8021fd2:	4298      	cmp	r0, r3
 8021fd4:	bfb8      	it	lt
 8021fd6:	4618      	movlt	r0, r3
 8021fd8:	e7a6      	b.n	8021f28 <_printf_i+0x160>
 8021fda:	2301      	movs	r3, #1
 8021fdc:	4632      	mov	r2, r6
 8021fde:	4649      	mov	r1, r9
 8021fe0:	4640      	mov	r0, r8
 8021fe2:	47d0      	blx	sl
 8021fe4:	3001      	adds	r0, #1
 8021fe6:	d09d      	beq.n	8021f24 <_printf_i+0x15c>
 8021fe8:	3501      	adds	r5, #1
 8021fea:	68e3      	ldr	r3, [r4, #12]
 8021fec:	9903      	ldr	r1, [sp, #12]
 8021fee:	1a5b      	subs	r3, r3, r1
 8021ff0:	42ab      	cmp	r3, r5
 8021ff2:	dcf2      	bgt.n	8021fda <_printf_i+0x212>
 8021ff4:	e7eb      	b.n	8021fce <_printf_i+0x206>
 8021ff6:	2500      	movs	r5, #0
 8021ff8:	f104 0619 	add.w	r6, r4, #25
 8021ffc:	e7f5      	b.n	8021fea <_printf_i+0x222>
 8021ffe:	bf00      	nop
 8022000:	0802388d 	.word	0x0802388d
 8022004:	0802389e 	.word	0x0802389e

08022008 <__swbuf_r>:
 8022008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802200a:	460e      	mov	r6, r1
 802200c:	4614      	mov	r4, r2
 802200e:	4605      	mov	r5, r0
 8022010:	b118      	cbz	r0, 802201a <__swbuf_r+0x12>
 8022012:	6a03      	ldr	r3, [r0, #32]
 8022014:	b90b      	cbnz	r3, 802201a <__swbuf_r+0x12>
 8022016:	f7fe f9f3 	bl	8020400 <__sinit>
 802201a:	69a3      	ldr	r3, [r4, #24]
 802201c:	60a3      	str	r3, [r4, #8]
 802201e:	89a3      	ldrh	r3, [r4, #12]
 8022020:	071a      	lsls	r2, r3, #28
 8022022:	d501      	bpl.n	8022028 <__swbuf_r+0x20>
 8022024:	6923      	ldr	r3, [r4, #16]
 8022026:	b943      	cbnz	r3, 802203a <__swbuf_r+0x32>
 8022028:	4621      	mov	r1, r4
 802202a:	4628      	mov	r0, r5
 802202c:	f000 f82a 	bl	8022084 <__swsetup_r>
 8022030:	b118      	cbz	r0, 802203a <__swbuf_r+0x32>
 8022032:	f04f 37ff 	mov.w	r7, #4294967295
 8022036:	4638      	mov	r0, r7
 8022038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802203a:	6823      	ldr	r3, [r4, #0]
 802203c:	6922      	ldr	r2, [r4, #16]
 802203e:	1a98      	subs	r0, r3, r2
 8022040:	6963      	ldr	r3, [r4, #20]
 8022042:	b2f6      	uxtb	r6, r6
 8022044:	4283      	cmp	r3, r0
 8022046:	4637      	mov	r7, r6
 8022048:	dc05      	bgt.n	8022056 <__swbuf_r+0x4e>
 802204a:	4621      	mov	r1, r4
 802204c:	4628      	mov	r0, r5
 802204e:	f7ff fc83 	bl	8021958 <_fflush_r>
 8022052:	2800      	cmp	r0, #0
 8022054:	d1ed      	bne.n	8022032 <__swbuf_r+0x2a>
 8022056:	68a3      	ldr	r3, [r4, #8]
 8022058:	3b01      	subs	r3, #1
 802205a:	60a3      	str	r3, [r4, #8]
 802205c:	6823      	ldr	r3, [r4, #0]
 802205e:	1c5a      	adds	r2, r3, #1
 8022060:	6022      	str	r2, [r4, #0]
 8022062:	701e      	strb	r6, [r3, #0]
 8022064:	6962      	ldr	r2, [r4, #20]
 8022066:	1c43      	adds	r3, r0, #1
 8022068:	429a      	cmp	r2, r3
 802206a:	d004      	beq.n	8022076 <__swbuf_r+0x6e>
 802206c:	89a3      	ldrh	r3, [r4, #12]
 802206e:	07db      	lsls	r3, r3, #31
 8022070:	d5e1      	bpl.n	8022036 <__swbuf_r+0x2e>
 8022072:	2e0a      	cmp	r6, #10
 8022074:	d1df      	bne.n	8022036 <__swbuf_r+0x2e>
 8022076:	4621      	mov	r1, r4
 8022078:	4628      	mov	r0, r5
 802207a:	f7ff fc6d 	bl	8021958 <_fflush_r>
 802207e:	2800      	cmp	r0, #0
 8022080:	d0d9      	beq.n	8022036 <__swbuf_r+0x2e>
 8022082:	e7d6      	b.n	8022032 <__swbuf_r+0x2a>

08022084 <__swsetup_r>:
 8022084:	b538      	push	{r3, r4, r5, lr}
 8022086:	4b29      	ldr	r3, [pc, #164]	@ (802212c <__swsetup_r+0xa8>)
 8022088:	4605      	mov	r5, r0
 802208a:	6818      	ldr	r0, [r3, #0]
 802208c:	460c      	mov	r4, r1
 802208e:	b118      	cbz	r0, 8022098 <__swsetup_r+0x14>
 8022090:	6a03      	ldr	r3, [r0, #32]
 8022092:	b90b      	cbnz	r3, 8022098 <__swsetup_r+0x14>
 8022094:	f7fe f9b4 	bl	8020400 <__sinit>
 8022098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802209c:	0719      	lsls	r1, r3, #28
 802209e:	d422      	bmi.n	80220e6 <__swsetup_r+0x62>
 80220a0:	06da      	lsls	r2, r3, #27
 80220a2:	d407      	bmi.n	80220b4 <__swsetup_r+0x30>
 80220a4:	2209      	movs	r2, #9
 80220a6:	602a      	str	r2, [r5, #0]
 80220a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80220ac:	81a3      	strh	r3, [r4, #12]
 80220ae:	f04f 30ff 	mov.w	r0, #4294967295
 80220b2:	e033      	b.n	802211c <__swsetup_r+0x98>
 80220b4:	0758      	lsls	r0, r3, #29
 80220b6:	d512      	bpl.n	80220de <__swsetup_r+0x5a>
 80220b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80220ba:	b141      	cbz	r1, 80220ce <__swsetup_r+0x4a>
 80220bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80220c0:	4299      	cmp	r1, r3
 80220c2:	d002      	beq.n	80220ca <__swsetup_r+0x46>
 80220c4:	4628      	mov	r0, r5
 80220c6:	f7fe facd 	bl	8020664 <_free_r>
 80220ca:	2300      	movs	r3, #0
 80220cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80220ce:	89a3      	ldrh	r3, [r4, #12]
 80220d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80220d4:	81a3      	strh	r3, [r4, #12]
 80220d6:	2300      	movs	r3, #0
 80220d8:	6063      	str	r3, [r4, #4]
 80220da:	6923      	ldr	r3, [r4, #16]
 80220dc:	6023      	str	r3, [r4, #0]
 80220de:	89a3      	ldrh	r3, [r4, #12]
 80220e0:	f043 0308 	orr.w	r3, r3, #8
 80220e4:	81a3      	strh	r3, [r4, #12]
 80220e6:	6923      	ldr	r3, [r4, #16]
 80220e8:	b94b      	cbnz	r3, 80220fe <__swsetup_r+0x7a>
 80220ea:	89a3      	ldrh	r3, [r4, #12]
 80220ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80220f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80220f4:	d003      	beq.n	80220fe <__swsetup_r+0x7a>
 80220f6:	4621      	mov	r1, r4
 80220f8:	4628      	mov	r0, r5
 80220fa:	f000 f883 	bl	8022204 <__smakebuf_r>
 80220fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022102:	f013 0201 	ands.w	r2, r3, #1
 8022106:	d00a      	beq.n	802211e <__swsetup_r+0x9a>
 8022108:	2200      	movs	r2, #0
 802210a:	60a2      	str	r2, [r4, #8]
 802210c:	6962      	ldr	r2, [r4, #20]
 802210e:	4252      	negs	r2, r2
 8022110:	61a2      	str	r2, [r4, #24]
 8022112:	6922      	ldr	r2, [r4, #16]
 8022114:	b942      	cbnz	r2, 8022128 <__swsetup_r+0xa4>
 8022116:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802211a:	d1c5      	bne.n	80220a8 <__swsetup_r+0x24>
 802211c:	bd38      	pop	{r3, r4, r5, pc}
 802211e:	0799      	lsls	r1, r3, #30
 8022120:	bf58      	it	pl
 8022122:	6962      	ldrpl	r2, [r4, #20]
 8022124:	60a2      	str	r2, [r4, #8]
 8022126:	e7f4      	b.n	8022112 <__swsetup_r+0x8e>
 8022128:	2000      	movs	r0, #0
 802212a:	e7f7      	b.n	802211c <__swsetup_r+0x98>
 802212c:	200002d4 	.word	0x200002d4

08022130 <_raise_r>:
 8022130:	291f      	cmp	r1, #31
 8022132:	b538      	push	{r3, r4, r5, lr}
 8022134:	4605      	mov	r5, r0
 8022136:	460c      	mov	r4, r1
 8022138:	d904      	bls.n	8022144 <_raise_r+0x14>
 802213a:	2316      	movs	r3, #22
 802213c:	6003      	str	r3, [r0, #0]
 802213e:	f04f 30ff 	mov.w	r0, #4294967295
 8022142:	bd38      	pop	{r3, r4, r5, pc}
 8022144:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8022146:	b112      	cbz	r2, 802214e <_raise_r+0x1e>
 8022148:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802214c:	b94b      	cbnz	r3, 8022162 <_raise_r+0x32>
 802214e:	4628      	mov	r0, r5
 8022150:	f000 f830 	bl	80221b4 <_getpid_r>
 8022154:	4622      	mov	r2, r4
 8022156:	4601      	mov	r1, r0
 8022158:	4628      	mov	r0, r5
 802215a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802215e:	f000 b817 	b.w	8022190 <_kill_r>
 8022162:	2b01      	cmp	r3, #1
 8022164:	d00a      	beq.n	802217c <_raise_r+0x4c>
 8022166:	1c59      	adds	r1, r3, #1
 8022168:	d103      	bne.n	8022172 <_raise_r+0x42>
 802216a:	2316      	movs	r3, #22
 802216c:	6003      	str	r3, [r0, #0]
 802216e:	2001      	movs	r0, #1
 8022170:	e7e7      	b.n	8022142 <_raise_r+0x12>
 8022172:	2100      	movs	r1, #0
 8022174:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8022178:	4620      	mov	r0, r4
 802217a:	4798      	blx	r3
 802217c:	2000      	movs	r0, #0
 802217e:	e7e0      	b.n	8022142 <_raise_r+0x12>

08022180 <raise>:
 8022180:	4b02      	ldr	r3, [pc, #8]	@ (802218c <raise+0xc>)
 8022182:	4601      	mov	r1, r0
 8022184:	6818      	ldr	r0, [r3, #0]
 8022186:	f7ff bfd3 	b.w	8022130 <_raise_r>
 802218a:	bf00      	nop
 802218c:	200002d4 	.word	0x200002d4

08022190 <_kill_r>:
 8022190:	b538      	push	{r3, r4, r5, lr}
 8022192:	4d07      	ldr	r5, [pc, #28]	@ (80221b0 <_kill_r+0x20>)
 8022194:	2300      	movs	r3, #0
 8022196:	4604      	mov	r4, r0
 8022198:	4608      	mov	r0, r1
 802219a:	4611      	mov	r1, r2
 802219c:	602b      	str	r3, [r5, #0]
 802219e:	f7e0 fa75 	bl	800268c <_kill>
 80221a2:	1c43      	adds	r3, r0, #1
 80221a4:	d102      	bne.n	80221ac <_kill_r+0x1c>
 80221a6:	682b      	ldr	r3, [r5, #0]
 80221a8:	b103      	cbz	r3, 80221ac <_kill_r+0x1c>
 80221aa:	6023      	str	r3, [r4, #0]
 80221ac:	bd38      	pop	{r3, r4, r5, pc}
 80221ae:	bf00      	nop
 80221b0:	200028d8 	.word	0x200028d8

080221b4 <_getpid_r>:
 80221b4:	f7e0 ba63 	b.w	800267e <_getpid>

080221b8 <__swhatbuf_r>:
 80221b8:	b570      	push	{r4, r5, r6, lr}
 80221ba:	460c      	mov	r4, r1
 80221bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80221c0:	2900      	cmp	r1, #0
 80221c2:	b096      	sub	sp, #88	@ 0x58
 80221c4:	4615      	mov	r5, r2
 80221c6:	461e      	mov	r6, r3
 80221c8:	da0d      	bge.n	80221e6 <__swhatbuf_r+0x2e>
 80221ca:	89a3      	ldrh	r3, [r4, #12]
 80221cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80221d0:	f04f 0100 	mov.w	r1, #0
 80221d4:	bf14      	ite	ne
 80221d6:	2340      	movne	r3, #64	@ 0x40
 80221d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80221dc:	2000      	movs	r0, #0
 80221de:	6031      	str	r1, [r6, #0]
 80221e0:	602b      	str	r3, [r5, #0]
 80221e2:	b016      	add	sp, #88	@ 0x58
 80221e4:	bd70      	pop	{r4, r5, r6, pc}
 80221e6:	466a      	mov	r2, sp
 80221e8:	f000 f848 	bl	802227c <_fstat_r>
 80221ec:	2800      	cmp	r0, #0
 80221ee:	dbec      	blt.n	80221ca <__swhatbuf_r+0x12>
 80221f0:	9901      	ldr	r1, [sp, #4]
 80221f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80221f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80221fa:	4259      	negs	r1, r3
 80221fc:	4159      	adcs	r1, r3
 80221fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022202:	e7eb      	b.n	80221dc <__swhatbuf_r+0x24>

08022204 <__smakebuf_r>:
 8022204:	898b      	ldrh	r3, [r1, #12]
 8022206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022208:	079d      	lsls	r5, r3, #30
 802220a:	4606      	mov	r6, r0
 802220c:	460c      	mov	r4, r1
 802220e:	d507      	bpl.n	8022220 <__smakebuf_r+0x1c>
 8022210:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022214:	6023      	str	r3, [r4, #0]
 8022216:	6123      	str	r3, [r4, #16]
 8022218:	2301      	movs	r3, #1
 802221a:	6163      	str	r3, [r4, #20]
 802221c:	b003      	add	sp, #12
 802221e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022220:	ab01      	add	r3, sp, #4
 8022222:	466a      	mov	r2, sp
 8022224:	f7ff ffc8 	bl	80221b8 <__swhatbuf_r>
 8022228:	9f00      	ldr	r7, [sp, #0]
 802222a:	4605      	mov	r5, r0
 802222c:	4639      	mov	r1, r7
 802222e:	4630      	mov	r0, r6
 8022230:	f7fe fdbe 	bl	8020db0 <_malloc_r>
 8022234:	b948      	cbnz	r0, 802224a <__smakebuf_r+0x46>
 8022236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802223a:	059a      	lsls	r2, r3, #22
 802223c:	d4ee      	bmi.n	802221c <__smakebuf_r+0x18>
 802223e:	f023 0303 	bic.w	r3, r3, #3
 8022242:	f043 0302 	orr.w	r3, r3, #2
 8022246:	81a3      	strh	r3, [r4, #12]
 8022248:	e7e2      	b.n	8022210 <__smakebuf_r+0xc>
 802224a:	89a3      	ldrh	r3, [r4, #12]
 802224c:	6020      	str	r0, [r4, #0]
 802224e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022252:	81a3      	strh	r3, [r4, #12]
 8022254:	9b01      	ldr	r3, [sp, #4]
 8022256:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802225a:	b15b      	cbz	r3, 8022274 <__smakebuf_r+0x70>
 802225c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022260:	4630      	mov	r0, r6
 8022262:	f000 f81d 	bl	80222a0 <_isatty_r>
 8022266:	b128      	cbz	r0, 8022274 <__smakebuf_r+0x70>
 8022268:	89a3      	ldrh	r3, [r4, #12]
 802226a:	f023 0303 	bic.w	r3, r3, #3
 802226e:	f043 0301 	orr.w	r3, r3, #1
 8022272:	81a3      	strh	r3, [r4, #12]
 8022274:	89a3      	ldrh	r3, [r4, #12]
 8022276:	431d      	orrs	r5, r3
 8022278:	81a5      	strh	r5, [r4, #12]
 802227a:	e7cf      	b.n	802221c <__smakebuf_r+0x18>

0802227c <_fstat_r>:
 802227c:	b538      	push	{r3, r4, r5, lr}
 802227e:	4d07      	ldr	r5, [pc, #28]	@ (802229c <_fstat_r+0x20>)
 8022280:	2300      	movs	r3, #0
 8022282:	4604      	mov	r4, r0
 8022284:	4608      	mov	r0, r1
 8022286:	4611      	mov	r1, r2
 8022288:	602b      	str	r3, [r5, #0]
 802228a:	f7e0 fa5e 	bl	800274a <_fstat>
 802228e:	1c43      	adds	r3, r0, #1
 8022290:	d102      	bne.n	8022298 <_fstat_r+0x1c>
 8022292:	682b      	ldr	r3, [r5, #0]
 8022294:	b103      	cbz	r3, 8022298 <_fstat_r+0x1c>
 8022296:	6023      	str	r3, [r4, #0]
 8022298:	bd38      	pop	{r3, r4, r5, pc}
 802229a:	bf00      	nop
 802229c:	200028d8 	.word	0x200028d8

080222a0 <_isatty_r>:
 80222a0:	b538      	push	{r3, r4, r5, lr}
 80222a2:	4d06      	ldr	r5, [pc, #24]	@ (80222bc <_isatty_r+0x1c>)
 80222a4:	2300      	movs	r3, #0
 80222a6:	4604      	mov	r4, r0
 80222a8:	4608      	mov	r0, r1
 80222aa:	602b      	str	r3, [r5, #0]
 80222ac:	f7e0 fa5c 	bl	8002768 <_isatty>
 80222b0:	1c43      	adds	r3, r0, #1
 80222b2:	d102      	bne.n	80222ba <_isatty_r+0x1a>
 80222b4:	682b      	ldr	r3, [r5, #0]
 80222b6:	b103      	cbz	r3, 80222ba <_isatty_r+0x1a>
 80222b8:	6023      	str	r3, [r4, #0]
 80222ba:	bd38      	pop	{r3, r4, r5, pc}
 80222bc:	200028d8 	.word	0x200028d8

080222c0 <floor>:
 80222c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80222c4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80222c8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80222cc:	2e13      	cmp	r6, #19
 80222ce:	4602      	mov	r2, r0
 80222d0:	460b      	mov	r3, r1
 80222d2:	460c      	mov	r4, r1
 80222d4:	4605      	mov	r5, r0
 80222d6:	4680      	mov	r8, r0
 80222d8:	dc35      	bgt.n	8022346 <floor+0x86>
 80222da:	2e00      	cmp	r6, #0
 80222dc:	da17      	bge.n	802230e <floor+0x4e>
 80222de:	a334      	add	r3, pc, #208	@ (adr r3, 80223b0 <floor+0xf0>)
 80222e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80222e4:	f7de f85e 	bl	80003a4 <__adddf3>
 80222e8:	2200      	movs	r2, #0
 80222ea:	2300      	movs	r3, #0
 80222ec:	f7de fca0 	bl	8000c30 <__aeabi_dcmpgt>
 80222f0:	b150      	cbz	r0, 8022308 <floor+0x48>
 80222f2:	2c00      	cmp	r4, #0
 80222f4:	da57      	bge.n	80223a6 <floor+0xe6>
 80222f6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80222fa:	432c      	orrs	r4, r5
 80222fc:	2500      	movs	r5, #0
 80222fe:	42ac      	cmp	r4, r5
 8022300:	4c2d      	ldr	r4, [pc, #180]	@ (80223b8 <floor+0xf8>)
 8022302:	bf08      	it	eq
 8022304:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8022308:	4623      	mov	r3, r4
 802230a:	462a      	mov	r2, r5
 802230c:	e024      	b.n	8022358 <floor+0x98>
 802230e:	4f2b      	ldr	r7, [pc, #172]	@ (80223bc <floor+0xfc>)
 8022310:	4137      	asrs	r7, r6
 8022312:	ea01 0c07 	and.w	ip, r1, r7
 8022316:	ea5c 0c00 	orrs.w	ip, ip, r0
 802231a:	d01d      	beq.n	8022358 <floor+0x98>
 802231c:	a324      	add	r3, pc, #144	@ (adr r3, 80223b0 <floor+0xf0>)
 802231e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022322:	f7de f83f 	bl	80003a4 <__adddf3>
 8022326:	2200      	movs	r2, #0
 8022328:	2300      	movs	r3, #0
 802232a:	f7de fc81 	bl	8000c30 <__aeabi_dcmpgt>
 802232e:	2800      	cmp	r0, #0
 8022330:	d0ea      	beq.n	8022308 <floor+0x48>
 8022332:	2c00      	cmp	r4, #0
 8022334:	bfbe      	ittt	lt
 8022336:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 802233a:	4133      	asrlt	r3, r6
 802233c:	18e4      	addlt	r4, r4, r3
 802233e:	ea24 0407 	bic.w	r4, r4, r7
 8022342:	2500      	movs	r5, #0
 8022344:	e7e0      	b.n	8022308 <floor+0x48>
 8022346:	2e33      	cmp	r6, #51	@ 0x33
 8022348:	dd0a      	ble.n	8022360 <floor+0xa0>
 802234a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 802234e:	d103      	bne.n	8022358 <floor+0x98>
 8022350:	f7de f828 	bl	80003a4 <__adddf3>
 8022354:	4602      	mov	r2, r0
 8022356:	460b      	mov	r3, r1
 8022358:	4610      	mov	r0, r2
 802235a:	4619      	mov	r1, r3
 802235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022360:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8022364:	f04f 3cff 	mov.w	ip, #4294967295
 8022368:	fa2c f707 	lsr.w	r7, ip, r7
 802236c:	4207      	tst	r7, r0
 802236e:	d0f3      	beq.n	8022358 <floor+0x98>
 8022370:	a30f      	add	r3, pc, #60	@ (adr r3, 80223b0 <floor+0xf0>)
 8022372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022376:	f7de f815 	bl	80003a4 <__adddf3>
 802237a:	2200      	movs	r2, #0
 802237c:	2300      	movs	r3, #0
 802237e:	f7de fc57 	bl	8000c30 <__aeabi_dcmpgt>
 8022382:	2800      	cmp	r0, #0
 8022384:	d0c0      	beq.n	8022308 <floor+0x48>
 8022386:	2c00      	cmp	r4, #0
 8022388:	da0a      	bge.n	80223a0 <floor+0xe0>
 802238a:	2e14      	cmp	r6, #20
 802238c:	d101      	bne.n	8022392 <floor+0xd2>
 802238e:	3401      	adds	r4, #1
 8022390:	e006      	b.n	80223a0 <floor+0xe0>
 8022392:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8022396:	2301      	movs	r3, #1
 8022398:	40b3      	lsls	r3, r6
 802239a:	441d      	add	r5, r3
 802239c:	4545      	cmp	r5, r8
 802239e:	d3f6      	bcc.n	802238e <floor+0xce>
 80223a0:	ea25 0507 	bic.w	r5, r5, r7
 80223a4:	e7b0      	b.n	8022308 <floor+0x48>
 80223a6:	2500      	movs	r5, #0
 80223a8:	462c      	mov	r4, r5
 80223aa:	e7ad      	b.n	8022308 <floor+0x48>
 80223ac:	f3af 8000 	nop.w
 80223b0:	8800759c 	.word	0x8800759c
 80223b4:	7e37e43c 	.word	0x7e37e43c
 80223b8:	bff00000 	.word	0xbff00000
 80223bc:	000fffff 	.word	0x000fffff

080223c0 <_init>:
 80223c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223c2:	bf00      	nop
 80223c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223c6:	bc08      	pop	{r3}
 80223c8:	469e      	mov	lr, r3
 80223ca:	4770      	bx	lr

080223cc <_fini>:
 80223cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223ce:	bf00      	nop
 80223d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223d2:	bc08      	pop	{r3}
 80223d4:	469e      	mov	lr, r3
 80223d6:	4770      	bx	lr
