INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.26 PRIORITY CIRCUIT/HDL Example 4_26 PRIORITY CIRCUIT.srcs/sources_1/imports/HDL Example 4.26 PRIORITY CIRCUIT/priority.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_vhd'
