0 1 1 the
1 2 2 receivers
2 3 3 output
3 4 4 signals
4 5 5 231-233
5 6 6 ,
6 7 14 the
7 8 15 majority
8 9 16 circuit
9 10 17 2
10 11 13 to
11 12 7 which
12 13 9 the
13 14 10 input
14 15 11 signals
15 16 12 31-33
16 17 8 become
17 18 18 . 2.37285166279
18
0 19 1 the
19 20 2 receivers
20 21 3 output
21 22 4 signals
22 23 5 231-233
23 24 6 ,
24 25 14 the
25 26 15 majority
26 27 16 circuit
27 28 17 2
28 29 7 which
29 30 13 to
30 31 9 the
31 32 10 input
32 33 11 signals
33 34 12 31-33
34 35 8 become
35 36 18 . 6.59235936796
36
0 37 1 the
37 38 2 receivers
38 39 3 output
39 40 4 signals
40 41 5 231-233
41 42 6 ,
42 43 14 the
43 44 15 majority
44 45 16 circuit
45 46 17 2
46 47 13 to
47 48 9 the
48 49 10 input
49 50 11 signals
50 51 12 31-33
51 52 7 which
52 53 8 become
53 54 18 . 3.62194490239
54
0 55 1 the
55 56 2 receivers
56 57 3 output
57 58 4 signals
58 59 5 231-233
59 60 6 ,
60 61 14 the
61 62 15 majority
62 63 16 circuit
63 64 17 2
64 65 13 to
65 66 9 the
66 67 10 input
67 68 11 signals
68 69 12 31-33
69 70 8 become
70 71 7 which
71 72 18 . 0.72730874571
72
0 73 1 the
73 74 2 receivers
74 75 3 output
75 76 4 signals
76 77 5 231-233
77 78 7 which
78 79 6 ,
79 80 14 the
80 81 15 majority
81 82 16 circuit
82 83 17 2
83 84 13 to
84 85 9 the
85 86 10 input
86 87 11 signals
87 88 12 31-33
88 89 8 become
89 90 18 . 1.06094811925
90
0 91 1 the
91 92 2 receivers
92 93 3 output
93 94 4 signals
94 95 5 231-233
95 96 6 ,
96 97 7 which
97 98 14 the
98 99 15 majority
99 100 16 circuit
100 101 17 2
101 102 13 to
102 103 9 the
103 104 10 input
104 105 11 signals
105 106 12 31-33
106 107 8 become
107 108 18 . 3.20796910462
108
0 109 1 the
109 110 2 receivers
110 111 3 output
111 112 4 signals
112 113 5 231-233
113 114 6 ,
114 115 14 the
115 116 15 majority
116 117 16 circuit
117 118 17 2
118 119 13 to
119 120 7 which
120 121 9 the
121 122 10 input
122 123 11 signals
123 124 8 become
124 125 12 31-33
125 126 18 . 6.18689425986
126
0 127 1 the
127 128 2 receivers
128 129 3 output
129 130 4 signals
130 131 5 231-233
131 132 6 ,
132 133 14 the
133 134 15 majority
134 135 16 circuit
135 136 17 2
136 137 13 to
137 138 9 the
138 139 10 input
139 140 11 signals
140 141 8 become
141 142 7 which
142 143 12 31-33
143 144 18 . 7.28550654852
144
0 145 1 the
145 146 2 receivers
146 147 3 output
147 148 4 signals
148 149 5 231-233
149 150 6 ,
150 151 14 the
151 152 15 majority
152 153 16 circuit
153 154 17 2
154 155 13 to
155 156 9 the
156 157 10 input
157 158 11 signals
158 159 8 become
159 160 12 31-33
160 161 7 which
161 162 18 . 6.18689425986
162
0 163 1 the
163 164 2 receivers
164 165 3 output
165 166 4 signals
166 167 5 231-233
167 168 7 which
168 169 6 ,
169 170 14 the
170 171 15 majority
171 172 16 circuit
172 173 17 2
173 174 13 to
174 175 9 the
175 176 10 input
176 177 11 signals
177 178 8 become
178 179 12 31-33
179 180 18 . 6.18689425986
180
0 181 1 the
181 182 2 receivers
182 183 3 output
183 184 4 signals
184 185 5 231-233
185 186 6 ,
186 187 14 the
187 188 15 majority
188 189 16 circuit
189 190 17 2
190 191 13 to
191 192 9 the
192 193 12 31-33
193 194 10 input
194 195 11 signals
195 196 8 become
196 197 7 which
197 198 18 . 7.28550654852
198
0 199 1 the
199 200 2 receivers
200 201 3 output
201 202 4 signals
202 203 5 231-233
203 204 7 which
204 205 6 ,
205 206 14 the
206 207 15 majority
207 208 16 circuit
208 209 17 2
209 210 13 to
210 211 9 the
211 212 12 31-33
212 213 10 input
213 214 11 signals
214 215 8 become
215 216 18 . 6.59235936796
216
