#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 22 21:26:26 2023
# Process ID: 784
# Current directory: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19304 D:\Data\Code\Verilog\MIPS_CPU\MIPS_CPU\MIPS_CPU.xpr
# Log file: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/vivado.log
# Journal file: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU\vivado.jou
# Running On: LAPTOP-TSH2P4SS, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/bd/design_1/design_1.bd
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
launch_simulation
launch_simulation
source top_bench.tcl
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source top_bench.tcl
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source top_bench.tcl
restart
run 10 us
close_sim
launch_simulation
source top_bench.tcl
restart
run 10 us
close_sim
