{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569293241019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569293241019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 21:47:20 2019 " "Processing started: Mon Sep 23 21:47:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569293241019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293241019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_LAB_5 -c ECE385_LAB_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_LAB_5 -c ECE385_LAB_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293241019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569293241488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569293241488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_toplevel " "Found entity 1: Multiplier_toplevel" {  } { { "Multiplier_toplevel.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "9_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 9_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nine_bit_adder_subtractor " "Found entity 1: nine_bit_adder_subtractor" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249523 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ra " "Found entity 2: four_bit_ra" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249523 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg8 " "Found entity 1: shift_reg8" {  } { { "shift_reg_8.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/shift_reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlip " "Found entity 1: DFlip" {  } { { "Dflipflop.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/Dflipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569293249531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier_toplevel " "Elaborating entity \"Multiplier_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569293249561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlip DFlip:bitX " "Elaborating entity \"DFlip\" for hierarchy \"DFlip:bitX\"" {  } { { "Multiplier_toplevel.sv" "bitX" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg8 shift_reg8:regA " "Elaborating entity \"shift_reg8\" for hierarchy \"shift_reg8:regA\"" {  } { { "Multiplier_toplevel.sv" "regA" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_bit_adder_subtractor nine_bit_adder_subtractor:ADD_SUB " "Elaborating entity \"nine_bit_adder_subtractor\" for hierarchy \"nine_bit_adder_subtractor:ADD_SUB\"" {  } { { "Multiplier_toplevel.sv" "ADD_SUB" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ra nine_bit_adder_subtractor:ADD_SUB\|four_bit_ra:f0 " "Elaborating entity \"four_bit_ra\" for hierarchy \"nine_bit_adder_subtractor:ADD_SUB\|four_bit_ra:f0\"" {  } { { "9_bit_adder.sv" "f0" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder nine_bit_adder_subtractor:ADD_SUB\|four_bit_ra:f0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"nine_bit_adder_subtractor:ADD_SUB\|four_bit_ra:f0\|full_adder:fa0\"" {  } { { "9_bit_adder.sv" "fa0" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "Multiplier_toplevel.sv" "control_unit" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569293249626 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "regB Shift_reg8 " "Node instance \"regB\" instantiates undefined entity \"Shift_reg8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Multiplier_toplevel.sv" "regB" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1569293249686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AhexL_inst HexDriver " "Node instance \"AhexL_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Multiplier_toplevel.sv" "AhexL_inst" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 183 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1569293249686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AhexU_inst HexDriver " "Node instance \"AhexU_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Multiplier_toplevel.sv" "AhexU_inst" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 189 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1569293249686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "BhexL_inst HexDriver " "Node instance \"BhexL_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Multiplier_toplevel.sv" "BhexL_inst" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1569293249686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "BhexU_inst HexDriver " "Node instance \"BhexU_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Multiplier_toplevel.sv" "BhexU_inst" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 202 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1569293249686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569293249760 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 21:47:29 2019 " "Processing ended: Mon Sep 23 21:47:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569293249760 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569293249760 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569293249760 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569293249760 ""}
