#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Feb 06 09:46:04 2018
# Process ID: 11756
# Current directory: D:/FPGA/Vivado/FSK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4532 D:\FPGA\Vivado\FSK\FSK.xpr
# Log file: D:/FPGA/Vivado/FSK/vivado.log
# Journal file: D:/FPGA/Vivado/FSK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vivado/FSK/FSK.xpr
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/top.v w ]
add_files D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.0 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_PROBE1_WIDTH {40}] [get_ips ila_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1
file mkdir D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROBES.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"aa0"}]]
