Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 31 15:09:41 2020
| Host         : LAPTOP-E1JQUC07 running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_fpga_apps_methodology_drc_routed.rpt -pb uart_fpga_apps_methodology_drc_routed.pb -rpx uart_fpga_apps_methodology_drc_routed.rpx
| Design       : uart_fpga_apps
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 44         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 3          |
| TIMING-20 | Warning          | Non-clocked latch            | 2          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/bps_clk_up_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/baud_1/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/FSM_sequential_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_ok_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_shift_r_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rx_start_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/rx_1/rxd_d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/FSM_sequential_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/tx_data_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/tx_ok_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/tx_st1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/tx_st2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/tx_start_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin top_1/tx_1/txd_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell top_1/rx_1/rx_data_o[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_1/baud_1/bps_clk_up_reg/CLR, top_1/baud_1/cnt_reg[0]/CLR, top_1/baud_1/cnt_reg[1]/CLR, top_1/baud_1/cnt_reg[2]/CLR, top_1/baud_1/cnt_reg[3]/CLR, top_1/baud_1/cnt_reg[4]/CLR, top_1/baud_1/cnt_reg[5]/CLR, top_1/baud_1/cnt_reg[6]/CLR, top_1/baud_1/cnt_reg[7]/CLR, top_1/baud_1/cnt_reg[8]/CLR, top_1/baud_1/cnt_reg[9]/CLR, top_1/tx_1/FSM_sequential_state_reg[0]/CLR, top_1/tx_1/FSM_sequential_state_reg[1]/CLR, top_1/tx_1/FSM_sequential_state_reg[2]/CLR, top_1/tx_1/FSM_sequential_state_reg[3]/CLR (the first 15 of 44 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell top_1/rx_1/rx_start_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_1/rx_1/rx_start_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell top_1/tx_1//i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_1/tx_1/tx_start_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch top_1/rx_1/rx_start_reg_LDC cannot be properly analyzed as its control pin top_1/rx_1/rx_start_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch top_1/tx_1/tx_start_reg_LDC cannot be properly analyzed as its control pin top_1/tx_1/tx_start_reg_LDC/G is not reached by a timing clock
Related violations: <none>


