

================================================================
== Vivado HLS Report for 'leading_ones_32_s'
================================================================
* Date:           Thu Apr  8 05:50:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.483 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%din_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_V_read)" [Multiplexor/leading_ones_tmpl.h:9]   --->   Operation 2 'read' 'din_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%upper_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %din_V_read_2, i32 16, i32 31)" [Multiplexor/leading_ones_tmpl.h:19]   --->   Operation 3 'partselect' 'upper_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp ne i32 %din_V_read_2, 0" [Multiplexor/leading_ones_tmpl.h:21]   --->   Operation 4 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (2.42ns)   --->   "%icmp_ln22 = icmp eq i16 %upper_V, 0" [Multiplexor/leading_ones_tmpl.h:22]   --->   Operation 5 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %0" [Multiplexor/leading_ones_tmpl.h:22]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%upper_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %din_V_read_2, i32 24, i32 31)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 7 'partselect' 'upper_V_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.55ns)   --->   "%icmp_ln22_2 = icmp eq i8 %upper_V_2, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 8 'icmp' 'icmp_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22_2, label %2, label %1" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 9 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%upper_V_24 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 28, i32 31)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 10 'partselect' 'upper_V_24' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln22_12 = icmp eq i4 %upper_V_24, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 11 'icmp' 'icmp_ln22_12' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%upper_V_25 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 26, i32 27)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 12 'partselect' 'upper_V_25' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "%icmp_ln22_13 = icmp eq i2 %upper_V_25, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 13 'icmp' 'icmp_ln22_13' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_12)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%upper_V_26 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 30, i32 31)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 14 'partselect' 'upper_V_26' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln22_14 = icmp eq i2 %upper_V_26, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 15 'icmp' 'icmp_ln22_14' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_12)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%upper_V_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 25)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 16 'bitselect' 'upper_V_31' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_13 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%idx_V_25 = zext i1 %upper_V_31 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 17 'zext' 'idx_V_25' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_13 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%upper_V_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 27)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 18 'bitselect' 'upper_V_32' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_13 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%idx_V_26 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_32)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 19 'bitconcatenate' 'idx_V_26' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_13 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node idx_V_30)   --->   "%upper_V_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 29)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 20 'bitselect' 'upper_V_33' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_14 & !icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node idx_V_30)   --->   "%idx_V_27 = zext i1 %upper_V_33 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 21 'zext' 'idx_V_27' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_14 & !icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node idx_V_30)   --->   "%upper_V_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 31)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 22 'bitselect' 'upper_V_34' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_14 & !icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node idx_V_30)   --->   "%idx_V_28 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_34)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 23 'bitconcatenate' 'idx_V_28' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_14 & !icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%idxl_V_13 = select i1 %icmp_ln22_13, i2 %idx_V_25, i2 %idx_V_26" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 24 'select' 'idxl_V_13' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node idx_V_34)   --->   "%idx_V_29 = zext i2 %idxl_V_13 to i3" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 25 'zext' 'idx_V_29' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & icmp_ln22_12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node idx_V_30)   --->   "%idxu_V_12 = select i1 %icmp_ln22_14, i2 %idx_V_27, i2 %idx_V_28" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 26 'select' 'idxu_V_12' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_30 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_12)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 27 'bitconcatenate' 'idx_V_30' <Predicate = (!icmp_ln22 & !icmp_ln22_2 & !icmp_ln22_12)> <Delay = 0.99>
ST_1 : Operation 28 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_34 = select i1 %icmp_ln22_12, i3 %idx_V_29, i3 %idx_V_30" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 28 'select' 'idx_V_34' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%idx_V_32 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %idx_V_34)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 29 'bitconcatenate' 'idx_V_32' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %"leading_ones<16>.exit"" [Multiplexor/leading_ones_tmpl.h:25->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 30 'br' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%upper_V_17 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 20, i32 23)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 31 'partselect' 'upper_V_17' <Predicate = (!icmp_ln22 & icmp_ln22_2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln22_9 = icmp eq i4 %upper_V_17, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 32 'icmp' 'icmp_ln22_9' <Predicate = (!icmp_ln22 & icmp_ln22_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%upper_V_18 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 18, i32 19)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 33 'partselect' 'upper_V_18' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln22_10 = icmp eq i2 %upper_V_18, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 34 'icmp' 'icmp_ln22_10' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%upper_V_19 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 22, i32 23)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 35 'partselect' 'upper_V_19' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.95ns)   --->   "%icmp_ln22_11 = icmp eq i2 %upper_V_19, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 36 'icmp' 'icmp_ln22_11' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_9)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%upper_V_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 17)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 37 'bitselect' 'upper_V_35' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_10 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%idx_V_17 = zext i1 %upper_V_35 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 38 'zext' 'idx_V_17' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_10 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%upper_V_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 19)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 39 'bitselect' 'upper_V_36' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_10 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%idx_V_18 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_36)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 40 'bitconcatenate' 'idx_V_18' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_10 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node idx_V_22)   --->   "%upper_V_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 21)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 41 'bitselect' 'upper_V_37' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_11 & !icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node idx_V_22)   --->   "%idx_V_19 = zext i1 %upper_V_37 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 42 'zext' 'idx_V_19' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_11 & !icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node idx_V_22)   --->   "%upper_V_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 23)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 43 'bitselect' 'upper_V_38' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_11 & !icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node idx_V_22)   --->   "%idx_V_20 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_38)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 44 'bitconcatenate' 'idx_V_20' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_11 & !icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%idxl_V_9 = select i1 %icmp_ln22_10, i2 %idx_V_17, i2 %idx_V_18" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 45 'select' 'idxl_V_9' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node idx_V_35)   --->   "%idx_V_21 = zext i2 %idxl_V_9 to i3" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 46 'zext' 'idx_V_21' <Predicate = (!icmp_ln22 & icmp_ln22_2 & icmp_ln22_9)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node idx_V_22)   --->   "%idxu_V_9 = select i1 %icmp_ln22_11, i2 %idx_V_19, i2 %idx_V_20" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 47 'select' 'idxu_V_9' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_22 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_9)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 48 'bitconcatenate' 'idx_V_22' <Predicate = (!icmp_ln22 & icmp_ln22_2 & !icmp_ln22_9)> <Delay = 0.99>
ST_1 : Operation 49 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_35 = select i1 %icmp_ln22_9, i3 %idx_V_21, i3 %idx_V_22" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 49 'select' 'idx_V_35' <Predicate = (!icmp_ln22 & icmp_ln22_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%idx_V_24 = zext i3 %idx_V_35 to i4" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23]   --->   Operation 50 'zext' 'idx_V_24' <Predicate = (!icmp_ln22 & icmp_ln22_2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %"leading_ones<16>.exit""   --->   Operation 51 'br' <Predicate = (!icmp_ln22 & icmp_ln22_2)> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%idxu_V_14 = phi i4 [ %idx_V_32, %1 ], [ %idx_V_24, %2 ]"   --->   Operation 52 'phi' 'idxu_V_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%idx_V_33 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %idxu_V_14)" [Multiplexor/leading_ones_tmpl.h:24]   --->   Operation 53 'bitconcatenate' 'idx_V_33' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %6" [Multiplexor/leading_ones_tmpl.h:25]   --->   Operation 54 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%upper_V_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %din_V_read_2, i32 8, i32 15)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 55 'partselect' 'upper_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln22_1 = icmp eq i8 %upper_V_1, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 56 'icmp' 'icmp_ln22_1' <Predicate = (icmp_ln22)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22_1, label %5, label %4" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 57 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%upper_V_10 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 12, i32 15)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 58 'partselect' 'upper_V_10' <Predicate = (icmp_ln22 & !icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln22_6 = icmp eq i4 %upper_V_10, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 59 'icmp' 'icmp_ln22_6' <Predicate = (icmp_ln22 & !icmp_ln22_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%upper_V_11 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 10, i32 11)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 60 'partselect' 'upper_V_11' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln22_7 = icmp eq i2 %upper_V_11, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 61 'icmp' 'icmp_ln22_7' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_6)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%upper_V_12 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 14, i32 15)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 62 'partselect' 'upper_V_12' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.95ns)   --->   "%icmp_ln22_8 = icmp eq i2 %upper_V_12, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 63 'icmp' 'icmp_ln22_8' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_6)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%upper_V_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 9)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 64 'bitselect' 'upper_V_39' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_7 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%idx_V_9 = zext i1 %upper_V_39 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 65 'zext' 'idx_V_9' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_7 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%upper_V_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 11)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 66 'bitselect' 'upper_V_40' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_7 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%idx_V_10 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_40)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 67 'bitconcatenate' 'idx_V_10' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_7 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node idx_V_14)   --->   "%upper_V_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 13)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 68 'bitselect' 'upper_V_41' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_8 & !icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node idx_V_14)   --->   "%idx_V_11 = zext i1 %upper_V_41 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 69 'zext' 'idx_V_11' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_8 & !icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node idx_V_14)   --->   "%upper_V_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 15)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 70 'bitselect' 'upper_V_42' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_8 & !icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node idx_V_14)   --->   "%idx_V_12 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_42)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 71 'bitconcatenate' 'idx_V_12' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_8 & !icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%idxl_V_6 = select i1 %icmp_ln22_7, i2 %idx_V_9, i2 %idx_V_10" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 72 'select' 'idxl_V_6' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node idx_V_36)   --->   "%idx_V_13 = zext i2 %idxl_V_6 to i3" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 73 'zext' 'idx_V_13' <Predicate = (icmp_ln22 & !icmp_ln22_1 & icmp_ln22_6)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node idx_V_14)   --->   "%idxu_V_5 = select i1 %icmp_ln22_8, i2 %idx_V_11, i2 %idx_V_12" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 74 'select' 'idxu_V_5' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_14 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_5)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 75 'bitconcatenate' 'idx_V_14' <Predicate = (icmp_ln22 & !icmp_ln22_1 & !icmp_ln22_6)> <Delay = 0.99>
ST_1 : Operation 76 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_36 = select i1 %icmp_ln22_6, i3 %idx_V_13, i3 %idx_V_14" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 76 'select' 'idx_V_36' <Predicate = (icmp_ln22 & !icmp_ln22_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%idx_V_16 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %idx_V_36)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 77 'bitconcatenate' 'idx_V_16' <Predicate = (icmp_ln22 & !icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.76ns)   --->   "br label %"leading_ones<16>.exit13"" [Multiplexor/leading_ones_tmpl.h:25->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 78 'br' <Predicate = (icmp_ln22 & !icmp_ln22_1)> <Delay = 1.76>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%upper_V_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 4, i32 7)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 79 'partselect' 'upper_V_3' <Predicate = (icmp_ln22 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.30ns)   --->   "%icmp_ln22_3 = icmp eq i4 %upper_V_3, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 80 'icmp' 'icmp_ln22_3' <Predicate = (icmp_ln22 & icmp_ln22_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%upper_V_4 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 2, i32 3)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 81 'partselect' 'upper_V_4' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln22_4 = icmp eq i2 %upper_V_4, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 82 'icmp' 'icmp_ln22_4' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_3)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%upper_V_5 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 6, i32 7)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 83 'partselect' 'upper_V_5' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln22_5 = icmp eq i2 %upper_V_5, 0" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 84 'icmp' 'icmp_ln22_5' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_3)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%upper_V_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 1)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 85 'bitselect' 'upper_V_43' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_4 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%idx_V_1 = zext i1 %upper_V_43 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 86 'zext' 'idx_V_1' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_4 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%upper_V_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 3)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 87 'bitselect' 'upper_V_44' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_4 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%idx_V_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_44)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 88 'bitconcatenate' 'idx_V_2' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_4 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node idx_V_6)   --->   "%upper_V_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 5)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 89 'bitselect' 'upper_V_45' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_5 & !icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node idx_V_6)   --->   "%idx_V_3 = zext i1 %upper_V_45 to i2" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 90 'zext' 'idx_V_3' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_5 & !icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node idx_V_6)   --->   "%upper_V_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 7)" [Multiplexor/leading_ones_tmpl.h:19->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 91 'bitselect' 'upper_V_46' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_5 & !icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node idx_V_6)   --->   "%idx_V_4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_46)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 92 'bitconcatenate' 'idx_V_4' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_5 & !icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%idxl_V_2 = select i1 %icmp_ln22_4, i2 %idx_V_1, i2 %idx_V_2" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 93 'select' 'idxl_V_2' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node idx_V_37)   --->   "%idx_V_5 = zext i2 %idxl_V_2 to i3" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 94 'zext' 'idx_V_5' <Predicate = (icmp_ln22 & icmp_ln22_1 & icmp_ln22_3)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node idx_V_6)   --->   "%idxu_V_2 = select i1 %icmp_ln22_5, i2 %idx_V_3, i2 %idx_V_4" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 95 'select' 'idxu_V_2' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_2)" [Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 96 'bitconcatenate' 'idx_V_6' <Predicate = (icmp_ln22 & icmp_ln22_1 & !icmp_ln22_3)> <Delay = 0.99>
ST_1 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_V_37 = select i1 %icmp_ln22_3, i3 %idx_V_5, i3 %idx_V_6" [Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 97 'select' 'idx_V_37' <Predicate = (icmp_ln22 & icmp_ln22_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%idx_V_8 = zext i3 %idx_V_37 to i4" [Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26]   --->   Operation 98 'zext' 'idx_V_8' <Predicate = (icmp_ln22 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.76ns)   --->   "br label %"leading_ones<16>.exit13""   --->   Operation 99 'br' <Predicate = (icmp_ln22 & icmp_ln22_1)> <Delay = 1.76>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%idxl_V_14 = phi i4 [ %idx_V_16, %4 ], [ %idx_V_8, %5 ]"   --->   Operation 100 'phi' 'idxl_V_14' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%idx_V = zext i4 %idxl_V_14 to i5" [Multiplexor/leading_ones_tmpl.h:27]   --->   Operation 101 'zext' 'idx_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.76ns)   --->   "br label %6"   --->   Operation 102 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = phi i5 [ %idx_V_33, %"leading_ones<16>.exit" ], [ %idx_V, %"leading_ones<16>.exit13" ]"   --->   Operation 103 'phi' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i5 } undef, i1 %icmp_ln883, 0" [Multiplexor/leading_ones_tmpl.h:30]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i5 } %mrv, i5 %ssdm_int_V_write_ass, 1" [Multiplexor/leading_ones_tmpl.h:30]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "ret { i1, i5 } %mrv_1" [Multiplexor/leading_ones_tmpl.h:30]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.48ns
The critical path consists of the following:
	wire read on port 'din_V_read' (Multiplexor/leading_ones_tmpl.h:9) [2]  (0 ns)
	'icmp' operation ('icmp_ln22_5', Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26) [91]  (0.959 ns)
	'select' operation ('ssdm_int<2 + 1024 * 0, false>.V', Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:23->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26) [102]  (0 ns)
	'select' operation ('idx.V', Multiplexor/leading_ones_tmpl.h:22->Multiplexor/leading_ones_tmpl.h:26->Multiplexor/leading_ones_tmpl.h:26) [104]  (0.993 ns)
	multiplexor before 'phi' operation ('idx.V') with incoming values : ('idx.V', Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26) ('idx.V', Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26) [108]  (1.77 ns)
	'phi' operation ('idx.V') with incoming values : ('idx.V', Multiplexor/leading_ones_tmpl.h:24->Multiplexor/leading_ones_tmpl.h:26) ('idx.V', Multiplexor/leading_ones_tmpl.h:27->Multiplexor/leading_ones_tmpl.h:26) [108]  (0 ns)
	multiplexor before 'phi' operation ('idx.V') with incoming values : ('idx.V', Multiplexor/leading_ones_tmpl.h:24) ('idx.V', Multiplexor/leading_ones_tmpl.h:27) [112]  (1.77 ns)
	'phi' operation ('idx.V') with incoming values : ('idx.V', Multiplexor/leading_ones_tmpl.h:24) ('idx.V', Multiplexor/leading_ones_tmpl.h:27) [112]  (0 ns)
	blocking operation 0.993 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
