

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Thu Sep  1 13:26:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        nw_HLS
* Solution:       nw_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.574 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         1|          1|          1|   129|       yes|
        |- init_col  |      129|      129|         1|          1|          1|   129|       yes|
        |- fill_out  |    49920|    49920|       390|          -|          -|   128|        no|
        | + fill_in  |      386|      386|         6|          3|          1|   128|       yes|
        |- trace     |        ?|        ?|         3|          1|          1|     ?|       yes|
        |- pad_a     |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- pad_b     |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    944|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       88|    -|     516|    460|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    495|    -|
|Register         |        -|    -|     712|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       88|    0|    1228|   1899|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------------+---------+----+-----+-----+-----+
    |    Instance   |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+-------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U  |BUS_A_s_axi  |       88|   0|  516|  460|    0|
    +---------------+-------------+---------+----+-----+-----+-----+
    |Total          |             |       88|   0|  516|  460|    0|
    +---------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_473_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln34_fu_501_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln35_fu_525_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln39_1_fu_547_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln39_fu_794_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln40_fu_747_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln41_fu_664_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln50_fu_679_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln51_fu_698_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln56_1_fu_742_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln56_fu_773_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln75_1_fu_844_p2     |         +|   0|  0|  15|          15|          15|
    |add_ln75_fu_850_p2       |         +|   0|  0|  15|          15|          15|
    |add_ln77_fu_861_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln94_fu_918_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln97_fu_935_p2       |         +|   0|  0|  39|          32|           1|
    |empty_33_fu_589_p2       |         +|   0|  0|  20|          15|          15|
    |empty_34_fu_600_p2       |         +|   0|  0|  15|           8|           2|
    |empty_36_fu_627_p2       |         +|   0|  0|  17|          14|          14|
    |grp_fu_453_p2            |         +|   0|  0|  39|          32|           2|
    |grp_fu_463_p2            |         +|   0|  0|  39|          32|           2|
    |left_fu_730_p2           |         +|   0|  0|  39|          32|           2|
    |tmp_fu_579_p2            |         +|   0|  0|  14|           9|           8|
    |up_fu_724_p2             |         +|   0|  0|  39|          32|           2|
    |up_left_fu_719_p2        |         +|   0|  0|  39|          32|          32|
    |sub_ln32_fu_490_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln35_fu_536_p2       |         -|   0|  0|  15|           1|           8|
    |ap_condition_400         |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_479_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln34_fu_507_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln39_fu_553_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln40_fu_658_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln41_fu_693_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln54_1_fu_758_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln54_fu_736_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln57_fu_784_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln59_fu_789_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln73_1_fu_812_p2    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln73_fu_806_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln94_1_fu_907_p2    |      icmp|   0|  0|  18|          32|           9|
    |icmp_ln94_fu_901_p2      |      icmp|   0|  0|  15|          24|           1|
    |icmp_ln97_fu_924_p2      |      icmp|   0|  0|  18|          32|           9|
    |or_ln73_fu_818_p2        |        or|   0|  0|   2|           1|           1|
    |max_fu_763_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln50_fu_712_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln54_fu_753_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 944|         812|         465|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |M_address0                                |  37|          7|   15|        105|
    |M_d0                                      |  20|          4|   32|        128|
    |SEQA_address0                             |  20|          4|    7|         28|
    |SEQB_address0                             |  20|          4|    7|         28|
    |a_idx_1_fu_124                            |   9|          2|   32|         64|
    |a_idx_2_reg_396                           |   9|          2|    8|         16|
    |a_idx_reg_351                             |   9|          2|    8|         16|
    |a_str_idx_1_reg_435                       |   9|          2|   32|         64|
    |alignedA_address0                         |  25|          5|    8|         40|
    |alignedA_d0                               |  20|          4|    8|         32|
    |alignedB_address0                         |  25|          5|    8|         40|
    |alignedB_d0                               |  20|          4|    8|         32|
    |ap_NS_fsm                                 |  87|         18|    1|         18|
    |ap_enable_reg_pp2_iter1                   |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                   |  14|          3|    1|          3|
    |ap_phi_mux_a_idx_2_phi_fu_400_p4          |   9|          2|    8|         16|
    |ap_phi_mux_b_str_idx_2_phi_fu_427_p4      |   9|          2|   64|        128|
    |ap_phi_mux_store_forwarded_phi_fu_411_p4  |   9|          2|   32|         64|
    |ap_sig_allocacmp_a_idx_4                  |   9|          2|   32|         64|
    |ap_sig_allocacmp_b_idx_4                  |   9|          2|   32|         64|
    |b_idx_1_reg_384                           |   9|          2|    8|         16|
    |b_idx_2_fu_120                            |   9|          2|   32|         64|
    |b_idx_reg_362                             |   9|          2|    8|         16|
    |b_str_idx_2_reg_417                       |   9|          2|   64|        128|
    |b_str_idx_reg_444                         |   9|          2|   32|         64|
    |indvar_reg_373                            |   9|          2|    8|         16|
    |ptr_address0                              |  20|          4|   15|         60|
    |ptr_d0                                    |  20|          4|    8|         32|
    |store_forwarded_reg_408                   |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 495|        103|  552|       1415|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |M_load_1_reg_1040                 |  32|   0|   32|          0|
    |SEQB_load_reg_1011                |   8|   0|    8|          0|
    |a_idx_1_fu_124                    |  32|   0|   32|          0|
    |a_idx_2_reg_396                   |   8|   0|    8|          0|
    |a_idx_4_reg_1110                  |  32|   0|   32|          0|
    |a_idx_reg_351                     |   8|   0|    8|          0|
    |a_str_idx_1_reg_435               |  32|   0|   32|          0|
    |add_ln39_1_reg_957                |   8|   0|    8|          0|
    |add_ln40_reg_1078                 |   8|   0|    8|          0|
    |add_ln56_1_reg_1073               |   9|   0|    9|          0|
    |add_ln77_reg_1124                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |b_idx_1_reg_384                   |   8|   0|    8|          0|
    |b_idx_2_fu_120                    |  32|   0|   32|          0|
    |b_idx_4_reg_1105                  |  32|   0|   32|          0|
    |b_idx_reg_362                     |   8|   0|    8|          0|
    |b_str_idx_2_reg_417               |  64|   0|   64|          0|
    |b_str_idx_reg_444                 |  32|   0|   32|          0|
    |empty_36_reg_966                  |  14|   0|   14|          0|
    |icmp_ln40_reg_1021                |   1|   0|    1|          0|
    |icmp_ln40_reg_1021_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln41_reg_1035                |   1|   0|    1|          0|
    |icmp_ln54_reg_1068                |   1|   0|    1|          0|
    |indvar_reg_373                    |   8|   0|    8|          0|
    |left_reg_1062                     |  32|   0|   32|          0|
    |max_reg_1083                      |  32|   0|   32|          0|
    |or_ln73_reg_1115                  |   1|   0|    1|          0|
    |or_ln73_reg_1115_pp3_iter1_reg    |   1|   0|    1|          0|
    |p_cast4_reg_1000                  |  14|   0|   15|          1|
    |p_shl1_reg_1006                   |   8|   0|   15|          7|
    |ptr_load_reg_1129                 |   8|   0|    8|          0|
    |store_forwarded_reg_408           |  32|   0|   32|          0|
    |trunc_ln29_reg_1153               |  32|   0|   32|          0|
    |up_left_reg_1050                  |  32|   0|   32|          0|
    |up_reg_1056                       |  32|   0|   32|          0|
    |zext_ln39_reg_995                 |   8|   0|    9|          1|
    |zext_ln56_1_reg_1089              |  15|   0|   64|         49|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 712|   0|  770|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   18|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   18|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

