
Lab 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003280  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003408  08003408  00013408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003448  08003448  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003448  08003448  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003448  08003448  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003448  08003448  00013448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800344c  0800344c  0001344c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000000c  0800345c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  0800345c  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1de  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015d0  00000000  00000000  0002a21a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009c8  00000000  00000000  0002b7f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000910  00000000  00000000  0002c1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025d90  00000000  00000000  0002cac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000780e  00000000  00000000  00052858  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f1bf0  00000000  00000000  0005a066  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014bc56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002804  00000000  00000000  0014bcd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080033f0 	.word	0x080033f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080033f0 	.word	0x080033f0

080001c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d2:	2003      	movs	r0, #3
 80001d4:	f001 fb08 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001d8:	2000      	movs	r0, #0
 80001da:	f000 f80d 	bl	80001f8 <HAL_InitTick>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80001e4:	2301      	movs	r3, #1
 80001e6:	71fb      	strb	r3, [r7, #7]
 80001e8:	e001      	b.n	80001ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001ea:	f002 ffdb 	bl	80031a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001ee:	79fb      	ldrb	r3, [r7, #7]
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	3708      	adds	r7, #8
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}

080001f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000200:	2300      	movs	r3, #0
 8000202:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000204:	4b17      	ldr	r3, [pc, #92]	; (8000264 <HAL_InitTick+0x6c>)
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d023      	beq.n	8000254 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800020c:	4b16      	ldr	r3, [pc, #88]	; (8000268 <HAL_InitTick+0x70>)
 800020e:	681a      	ldr	r2, [r3, #0]
 8000210:	4b14      	ldr	r3, [pc, #80]	; (8000264 <HAL_InitTick+0x6c>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	4619      	mov	r1, r3
 8000216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800021a:	fbb3 f3f1 	udiv	r3, r3, r1
 800021e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000222:	4618      	mov	r0, r3
 8000224:	f001 fb07 	bl	8001836 <HAL_SYSTICK_Config>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d10f      	bne.n	800024e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2b0f      	cmp	r3, #15
 8000232:	d809      	bhi.n	8000248 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000234:	2200      	movs	r2, #0
 8000236:	6879      	ldr	r1, [r7, #4]
 8000238:	f04f 30ff 	mov.w	r0, #4294967295
 800023c:	f001 fadf 	bl	80017fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000240:	4a0a      	ldr	r2, [pc, #40]	; (800026c <HAL_InitTick+0x74>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	6013      	str	r3, [r2, #0]
 8000246:	e007      	b.n	8000258 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000248:	2301      	movs	r3, #1
 800024a:	73fb      	strb	r3, [r7, #15]
 800024c:	e004      	b.n	8000258 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800024e:	2301      	movs	r3, #1
 8000250:	73fb      	strb	r3, [r7, #15]
 8000252:	e001      	b.n	8000258 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000254:	2301      	movs	r3, #1
 8000256:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000258:	7bfb      	ldrb	r3, [r7, #15]
}
 800025a:	4618      	mov	r0, r3
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	20000004 	.word	0x20000004
 8000268:	20000008 	.word	0x20000008
 800026c:	20000000 	.word	0x20000000

08000270 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000274:	4b06      	ldr	r3, [pc, #24]	; (8000290 <HAL_IncTick+0x20>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	461a      	mov	r2, r3
 800027a:	4b06      	ldr	r3, [pc, #24]	; (8000294 <HAL_IncTick+0x24>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	4413      	add	r3, r2
 8000280:	4a04      	ldr	r2, [pc, #16]	; (8000294 <HAL_IncTick+0x24>)
 8000282:	6013      	str	r3, [r2, #0]
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000004 	.word	0x20000004
 8000294:	2000002c 	.word	0x2000002c

08000298 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b03      	ldr	r3, [pc, #12]	; (80002ac <HAL_GetTick+0x14>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	4618      	mov	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	2000002c 	.word	0x2000002c

080002b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	431a      	orrs	r2, r3
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	609a      	str	r2, [r3, #8]
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr

080002d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80002d6:	b480      	push	{r7}
 80002d8:	b083      	sub	sp, #12
 80002da:	af00      	add	r7, sp, #0
 80002dc:	6078      	str	r0, [r7, #4]
 80002de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	431a      	orrs	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800030c:	4618      	mov	r0, r3
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr

08000318 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000318:	b480      	push	{r7}
 800031a:	b087      	sub	sp, #28
 800031c:	af00      	add	r7, sp, #0
 800031e:	60f8      	str	r0, [r7, #12]
 8000320:	60b9      	str	r1, [r7, #8]
 8000322:	607a      	str	r2, [r7, #4]
 8000324:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	3360      	adds	r3, #96	; 0x60
 800032a:	461a      	mov	r2, r3
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	009b      	lsls	r3, r3, #2
 8000330:	4413      	add	r3, r2
 8000332:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000334:	697b      	ldr	r3, [r7, #20]
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b08      	ldr	r3, [pc, #32]	; (800035c <LL_ADC_SetOffset+0x44>)
 800033a:	4013      	ands	r3, r2
 800033c:	687a      	ldr	r2, [r7, #4]
 800033e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000342:	683a      	ldr	r2, [r7, #0]
 8000344:	430a      	orrs	r2, r1
 8000346:	4313      	orrs	r3, r2
 8000348:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000350:	bf00      	nop
 8000352:	371c      	adds	r7, #28
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr
 800035c:	03fff000 	.word	0x03fff000

08000360 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	3360      	adds	r3, #96	; 0x60
 800036e:	461a      	mov	r2, r3
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	009b      	lsls	r3, r3, #2
 8000374:	4413      	add	r3, r2
 8000376:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000380:	4618      	mov	r0, r3
 8000382:	3714      	adds	r7, #20
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr

0800038c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800038c:	b480      	push	{r7}
 800038e:	b087      	sub	sp, #28
 8000390:	af00      	add	r7, sp, #0
 8000392:	60f8      	str	r0, [r7, #12]
 8000394:	60b9      	str	r1, [r7, #8]
 8000396:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	3360      	adds	r3, #96	; 0x60
 800039c:	461a      	mov	r2, r3
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	431a      	orrs	r2, r3
 80003b2:	697b      	ldr	r3, [r7, #20]
 80003b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80003b6:	bf00      	nop
 80003b8:	371c      	adds	r7, #28
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr

080003c2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80003c2:	b480      	push	{r7}
 80003c4:	b083      	sub	sp, #12
 80003c6:	af00      	add	r7, sp, #0
 80003c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	68db      	ldr	r3, [r3, #12]
 80003ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d101      	bne.n	80003da <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80003d6:	2301      	movs	r3, #1
 80003d8:	e000      	b.n	80003dc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80003da:	2300      	movs	r3, #0
}
 80003dc:	4618      	mov	r0, r3
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr

080003e8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b087      	sub	sp, #28
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	60f8      	str	r0, [r7, #12]
 80003f0:	60b9      	str	r1, [r7, #8]
 80003f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	3330      	adds	r3, #48	; 0x30
 80003f8:	461a      	mov	r2, r3
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	0a1b      	lsrs	r3, r3, #8
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	f003 030c 	and.w	r3, r3, #12
 8000404:	4413      	add	r3, r2
 8000406:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000408:	697b      	ldr	r3, [r7, #20]
 800040a:	681a      	ldr	r2, [r3, #0]
 800040c:	68bb      	ldr	r3, [r7, #8]
 800040e:	f003 031f 	and.w	r3, r3, #31
 8000412:	211f      	movs	r1, #31
 8000414:	fa01 f303 	lsl.w	r3, r1, r3
 8000418:	43db      	mvns	r3, r3
 800041a:	401a      	ands	r2, r3
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	0e9b      	lsrs	r3, r3, #26
 8000420:	f003 011f 	and.w	r1, r3, #31
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	f003 031f 	and.w	r3, r3, #31
 800042a:	fa01 f303 	lsl.w	r3, r1, r3
 800042e:	431a      	orrs	r2, r3
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000434:	bf00      	nop
 8000436:	371c      	adds	r7, #28
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000440:	b480      	push	{r7}
 8000442:	b087      	sub	sp, #28
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	3314      	adds	r3, #20
 8000450:	461a      	mov	r2, r3
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	0e5b      	lsrs	r3, r3, #25
 8000456:	009b      	lsls	r3, r3, #2
 8000458:	f003 0304 	and.w	r3, r3, #4
 800045c:	4413      	add	r3, r2
 800045e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000460:	697b      	ldr	r3, [r7, #20]
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	0d1b      	lsrs	r3, r3, #20
 8000468:	f003 031f 	and.w	r3, r3, #31
 800046c:	2107      	movs	r1, #7
 800046e:	fa01 f303 	lsl.w	r3, r1, r3
 8000472:	43db      	mvns	r3, r3
 8000474:	401a      	ands	r2, r3
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	0d1b      	lsrs	r3, r3, #20
 800047a:	f003 031f 	and.w	r3, r3, #31
 800047e:	6879      	ldr	r1, [r7, #4]
 8000480:	fa01 f303 	lsl.w	r3, r1, r3
 8000484:	431a      	orrs	r2, r3
 8000486:	697b      	ldr	r3, [r7, #20]
 8000488:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800048a:	bf00      	nop
 800048c:	371c      	adds	r7, #28
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
	...

08000498 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
 800049e:	60f8      	str	r0, [r7, #12]
 80004a0:	60b9      	str	r1, [r7, #8]
 80004a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80004b0:	43db      	mvns	r3, r3
 80004b2:	401a      	ands	r2, r3
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	f003 0318 	and.w	r3, r3, #24
 80004ba:	4908      	ldr	r1, [pc, #32]	; (80004dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80004bc:	40d9      	lsrs	r1, r3
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	400b      	ands	r3, r1
 80004c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80004c6:	431a      	orrs	r2, r3
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80004ce:	bf00      	nop
 80004d0:	3714      	adds	r7, #20
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	0007ffff 	.word	0x0007ffff

080004e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	f003 031f 	and.w	r3, r3, #31
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr

080004fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	689b      	ldr	r3, [r3, #8]
 8000508:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800050c:	4618      	mov	r0, r3
 800050e:	370c      	adds	r7, #12
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr

08000518 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	689b      	ldr	r3, [r3, #8]
 8000524:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000528:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	6093      	str	r3, [r2, #8]
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	689b      	ldr	r3, [r3, #8]
 8000548:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800054c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000550:	d101      	bne.n	8000556 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000552:	2301      	movs	r3, #1
 8000554:	e000      	b.n	8000558 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000556:	2300      	movs	r3, #0
}
 8000558:	4618      	mov	r0, r3
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	689b      	ldr	r3, [r3, #8]
 8000570:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000574:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000578:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80005a0:	d101      	bne.n	80005a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80005a2:	2301      	movs	r3, #1
 80005a4:	e000      	b.n	80005a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80005a6:	2300      	movs	r3, #0
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80005c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80005c8:	f043 0201 	orr.w	r2, r3, #1
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	f003 0301 	and.w	r3, r3, #1
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d101      	bne.n	80005f4 <LL_ADC_IsEnabled+0x18>
 80005f0:	2301      	movs	r3, #1
 80005f2:	e000      	b.n	80005f6 <LL_ADC_IsEnabled+0x1a>
 80005f4:	2300      	movs	r3, #0
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000612:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000616:	f043 0204 	orr.w	r2, r3, #4
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800061e:	bf00      	nop
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800062a:	b480      	push	{r7}
 800062c:	b083      	sub	sp, #12
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	f003 0304 	and.w	r3, r3, #4
 800063a:	2b04      	cmp	r3, #4
 800063c:	d101      	bne.n	8000642 <LL_ADC_REG_IsConversionOngoing+0x18>
 800063e:	2301      	movs	r3, #1
 8000640:	e000      	b.n	8000644 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000642:	2300      	movs	r3, #0
}
 8000644:	4618      	mov	r0, r3
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	f003 0308 	and.w	r3, r3, #8
 8000660:	2b08      	cmp	r3, #8
 8000662:	d101      	bne.n	8000668 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000664:	2301      	movs	r3, #1
 8000666:	e000      	b.n	800066a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000668:	2300      	movs	r3, #0
}
 800066a:	4618      	mov	r0, r3
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b089      	sub	sp, #36	; 0x24
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000680:	2300      	movs	r3, #0
 8000682:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d101      	bne.n	8000692 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800068e:	2301      	movs	r3, #1
 8000690:	e134      	b.n	80008fc <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	691b      	ldr	r3, [r3, #16]
 8000696:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800069c:	2b00      	cmp	r3, #0
 800069e:	d109      	bne.n	80006b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f002 fda3 	bl	80031ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2200      	movs	r2, #0
 80006aa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2200      	movs	r2, #0
 80006b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ff3f 	bl	800053c <LL_ADC_IsDeepPowerDownEnabled>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d004      	beq.n	80006ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff25 	bl	8000518 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff ff5a 	bl	800058c <LL_ADC_IsInternalRegulatorEnabled>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d113      	bne.n	8000706 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f7ff ff3e 	bl	8000564 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80006e8:	4b86      	ldr	r3, [pc, #536]	; (8000904 <HAL_ADC_Init+0x28c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	099b      	lsrs	r3, r3, #6
 80006ee:	4a86      	ldr	r2, [pc, #536]	; (8000908 <HAL_ADC_Init+0x290>)
 80006f0:	fba2 2303 	umull	r2, r3, r2, r3
 80006f4:	099b      	lsrs	r3, r3, #6
 80006f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80006f8:	e002      	b.n	8000700 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	3b01      	subs	r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d1f9      	bne.n	80006fa <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff ff3e 	bl	800058c <LL_ADC_IsInternalRegulatorEnabled>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d10d      	bne.n	8000732 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800071a:	f043 0210 	orr.w	r2, r3, #16
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000726:	f043 0201 	orr.w	r2, r3, #1
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800072e:	2301      	movs	r3, #1
 8000730:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff77 	bl	800062a <LL_ADC_REG_IsConversionOngoing>
 800073c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	2b00      	cmp	r3, #0
 8000748:	f040 80cf 	bne.w	80008ea <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 80cb 	bne.w	80008ea <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000758:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800075c:	f043 0202 	orr.w	r2, r3, #2
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ff37 	bl	80005dc <LL_ADC_IsEnabled>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d115      	bne.n	80007a0 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000774:	4865      	ldr	r0, [pc, #404]	; (800090c <HAL_ADC_Init+0x294>)
 8000776:	f7ff ff31 	bl	80005dc <LL_ADC_IsEnabled>
 800077a:	4604      	mov	r4, r0
 800077c:	4864      	ldr	r0, [pc, #400]	; (8000910 <HAL_ADC_Init+0x298>)
 800077e:	f7ff ff2d 	bl	80005dc <LL_ADC_IsEnabled>
 8000782:	4603      	mov	r3, r0
 8000784:	431c      	orrs	r4, r3
 8000786:	4863      	ldr	r0, [pc, #396]	; (8000914 <HAL_ADC_Init+0x29c>)
 8000788:	f7ff ff28 	bl	80005dc <LL_ADC_IsEnabled>
 800078c:	4603      	mov	r3, r0
 800078e:	4323      	orrs	r3, r4
 8000790:	2b00      	cmp	r3, #0
 8000792:	d105      	bne.n	80007a0 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	4619      	mov	r1, r3
 800079a:	485f      	ldr	r0, [pc, #380]	; (8000918 <HAL_ADC_Init+0x2a0>)
 800079c:	f7ff fd88 	bl	80002b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	7e5b      	ldrb	r3, [r3, #25]
 80007a4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80007aa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80007b0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80007b6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007be:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80007c0:	4313      	orrs	r3, r2
 80007c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d106      	bne.n	80007dc <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007d2:	3b01      	subs	r3, #1
 80007d4:	045b      	lsls	r3, r3, #17
 80007d6:	69ba      	ldr	r2, [r7, #24]
 80007d8:	4313      	orrs	r3, r2
 80007da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d009      	beq.n	80007f8 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80007f2:	69ba      	ldr	r2, [r7, #24]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	68da      	ldr	r2, [r3, #12]
 80007fe:	4b47      	ldr	r3, [pc, #284]	; (800091c <HAL_ADC_Init+0x2a4>)
 8000800:	4013      	ands	r3, r2
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	6812      	ldr	r2, [r2, #0]
 8000806:	69b9      	ldr	r1, [r7, #24]
 8000808:	430b      	orrs	r3, r1
 800080a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff0a 	bl	800062a <LL_ADC_REG_IsConversionOngoing>
 8000816:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff17 	bl	8000650 <LL_ADC_INJ_IsConversionOngoing>
 8000822:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d13d      	bne.n	80008a6 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d13a      	bne.n	80008a6 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000834:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800083c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800083e:	4313      	orrs	r3, r2
 8000840:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800084c:	f023 0302 	bic.w	r3, r3, #2
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	6812      	ldr	r2, [r2, #0]
 8000854:	69b9      	ldr	r1, [r7, #24]
 8000856:	430b      	orrs	r3, r1
 8000858:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000860:	2b01      	cmp	r3, #1
 8000862:	d118      	bne.n	8000896 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	691b      	ldr	r3, [r3, #16]
 800086a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800086e:	f023 0304 	bic.w	r3, r3, #4
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800087a:	4311      	orrs	r1, r2
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000880:	4311      	orrs	r1, r2
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8000886:	430a      	orrs	r2, r1
 8000888:	431a      	orrs	r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f042 0201 	orr.w	r2, r2, #1
 8000892:	611a      	str	r2, [r3, #16]
 8000894:	e007      	b.n	80008a6 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	691a      	ldr	r2, [r3, #16]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f022 0201 	bic.w	r2, r2, #1
 80008a4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	691b      	ldr	r3, [r3, #16]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d10c      	bne.n	80008c8 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b4:	f023 010f 	bic.w	r1, r3, #15
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	69db      	ldr	r3, [r3, #28]
 80008bc:	1e5a      	subs	r2, r3, #1
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	430a      	orrs	r2, r1
 80008c4:	631a      	str	r2, [r3, #48]	; 0x30
 80008c6:	e007      	b.n	80008d8 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f022 020f 	bic.w	r2, r2, #15
 80008d6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80008dc:	f023 0303 	bic.w	r3, r3, #3
 80008e0:	f043 0201 	orr.w	r2, r3, #1
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	655a      	str	r2, [r3, #84]	; 0x54
 80008e8:	e007      	b.n	80008fa <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80008ee:	f043 0210 	orr.w	r2, r3, #16
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
 80008f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80008fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3724      	adds	r7, #36	; 0x24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd90      	pop	{r4, r7, pc}
 8000904:	20000008 	.word	0x20000008
 8000908:	053e2d63 	.word	0x053e2d63
 800090c:	50040000 	.word	0x50040000
 8000910:	50040100 	.word	0x50040100
 8000914:	50040200 	.word	0x50040200
 8000918:	50040300 	.word	0x50040300
 800091c:	fff0c007 	.word	0xfff0c007

08000920 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000928:	4857      	ldr	r0, [pc, #348]	; (8000a88 <HAL_ADC_Start+0x168>)
 800092a:	f7ff fdd9 	bl	80004e0 <LL_ADC_GetMultimode>
 800092e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fe78 	bl	800062a <LL_ADC_REG_IsConversionOngoing>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	f040 809c 	bne.w	8000a7a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000948:	2b01      	cmp	r3, #1
 800094a:	d101      	bne.n	8000950 <HAL_ADC_Start+0x30>
 800094c:	2302      	movs	r3, #2
 800094e:	e097      	b.n	8000a80 <HAL_ADC_Start+0x160>
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2201      	movs	r2, #1
 8000954:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f000 fd67 	bl	800142c <ADC_Enable>
 800095e:	4603      	mov	r3, r0
 8000960:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000962:	7dfb      	ldrb	r3, [r7, #23]
 8000964:	2b00      	cmp	r3, #0
 8000966:	f040 8083 	bne.w	8000a70 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800096e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000972:	f023 0301 	bic.w	r3, r3, #1
 8000976:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a42      	ldr	r2, [pc, #264]	; (8000a8c <HAL_ADC_Start+0x16c>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d002      	beq.n	800098e <HAL_ADC_Start+0x6e>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	e000      	b.n	8000990 <HAL_ADC_Start+0x70>
 800098e:	4b40      	ldr	r3, [pc, #256]	; (8000a90 <HAL_ADC_Start+0x170>)
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	4293      	cmp	r3, r2
 8000996:	d002      	beq.n	800099e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d105      	bne.n	80009aa <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80009a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80009ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80009b6:	d106      	bne.n	80009c6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009bc:	f023 0206 	bic.w	r2, r3, #6
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	659a      	str	r2, [r3, #88]	; 0x58
 80009c4:	e002      	b.n	80009cc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2200      	movs	r2, #0
 80009ca:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	221c      	movs	r2, #28
 80009d2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2200      	movs	r2, #0
 80009d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a2a      	ldr	r2, [pc, #168]	; (8000a8c <HAL_ADC_Start+0x16c>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d002      	beq.n	80009ec <HAL_ADC_Start+0xcc>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	e000      	b.n	80009ee <HAL_ADC_Start+0xce>
 80009ec:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <HAL_ADC_Start+0x170>)
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	6812      	ldr	r2, [r2, #0]
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d008      	beq.n	8000a08 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d005      	beq.n	8000a08 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	2b05      	cmp	r3, #5
 8000a00:	d002      	beq.n	8000a08 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	2b09      	cmp	r3, #9
 8000a06:	d114      	bne.n	8000a32 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	68db      	ldr	r3, [r3, #12]
 8000a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d007      	beq.n	8000a26 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a1a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a1e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fde9 	bl	8000602 <LL_ADC_REG_StartConversion>
 8000a30:	e025      	b.n	8000a7e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a36:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <HAL_ADC_Start+0x16c>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d002      	beq.n	8000a4e <HAL_ADC_Start+0x12e>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	e000      	b.n	8000a50 <HAL_ADC_Start+0x130>
 8000a4e:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <HAL_ADC_Start+0x170>)
 8000a50:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d00f      	beq.n	8000a7e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a66:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	655a      	str	r2, [r3, #84]	; 0x54
 8000a6e:	e006      	b.n	8000a7e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2200      	movs	r2, #0
 8000a74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8000a78:	e001      	b.n	8000a7e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8000a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	50040300 	.word	0x50040300
 8000a8c:	50040100 	.word	0x50040100
 8000a90:	50040000 	.word	0x50040000

08000a94 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000a9e:	4862      	ldr	r0, [pc, #392]	; (8000c28 <HAL_ADC_PollForConversion+0x194>)
 8000aa0:	f7ff fd1e 	bl	80004e0 <LL_ADC_GetMultimode>
 8000aa4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	2b08      	cmp	r3, #8
 8000aac:	d102      	bne.n	8000ab4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8000aae:	2308      	movs	r3, #8
 8000ab0:	61fb      	str	r3, [r7, #28]
 8000ab2:	e02a      	b.n	8000b0a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d005      	beq.n	8000ac6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	2b05      	cmp	r3, #5
 8000abe:	d002      	beq.n	8000ac6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	2b09      	cmp	r3, #9
 8000ac4:	d111      	bne.n	8000aea <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	f003 0301 	and.w	r3, r3, #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d007      	beq.n	8000ae4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ad8:	f043 0220 	orr.w	r2, r3, #32
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e09d      	b.n	8000c20 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8000ae4:	2304      	movs	r3, #4
 8000ae6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000ae8:	e00f      	b.n	8000b0a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8000aea:	484f      	ldr	r0, [pc, #316]	; (8000c28 <HAL_ADC_PollForConversion+0x194>)
 8000aec:	f7ff fd06 	bl	80004fc <LL_ADC_GetMultiDMATransfer>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d007      	beq.n	8000b06 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000afa:	f043 0220 	orr.w	r2, r3, #32
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e08c      	b.n	8000c20 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8000b06:	2304      	movs	r3, #4
 8000b08:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000b0a:	f7ff fbc5 	bl	8000298 <HAL_GetTick>
 8000b0e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000b10:	e01a      	b.n	8000b48 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b18:	d016      	beq.n	8000b48 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000b1a:	f7ff fbbd 	bl	8000298 <HAL_GetTick>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	683a      	ldr	r2, [r7, #0]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d302      	bcc.n	8000b30 <HAL_ADC_PollForConversion+0x9c>
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d10b      	bne.n	8000b48 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b34:	f043 0204 	orr.w	r2, r3, #4
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8000b44:	2303      	movs	r3, #3
 8000b46:	e06b      	b.n	8000c20 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	4013      	ands	r3, r2
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d0dd      	beq.n	8000b12 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fc2b 	bl	80003c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d01c      	beq.n	8000bac <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	7e5b      	ldrb	r3, [r3, #25]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d118      	bne.n	8000bac <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 0308 	and.w	r3, r3, #8
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d111      	bne.n	8000bac <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d105      	bne.n	8000bac <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ba4:	f043 0201 	orr.w	r2, r3, #1
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a1e      	ldr	r2, [pc, #120]	; (8000c2c <HAL_ADC_PollForConversion+0x198>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d002      	beq.n	8000bbc <HAL_ADC_PollForConversion+0x128>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	e000      	b.n	8000bbe <HAL_ADC_PollForConversion+0x12a>
 8000bbc:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <HAL_ADC_PollForConversion+0x19c>)
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	6812      	ldr	r2, [r2, #0]
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d008      	beq.n	8000bd8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d005      	beq.n	8000bd8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	2b05      	cmp	r3, #5
 8000bd0:	d002      	beq.n	8000bd8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	2b09      	cmp	r3, #9
 8000bd6:	d104      	bne.n	8000be2 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	61bb      	str	r3, [r7, #24]
 8000be0:	e00c      	b.n	8000bfc <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a11      	ldr	r2, [pc, #68]	; (8000c2c <HAL_ADC_PollForConversion+0x198>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d002      	beq.n	8000bf2 <HAL_ADC_PollForConversion+0x15e>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	e000      	b.n	8000bf4 <HAL_ADC_PollForConversion+0x160>
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <HAL_ADC_PollForConversion+0x19c>)
 8000bf4:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d104      	bne.n	8000c0c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2208      	movs	r2, #8
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	e008      	b.n	8000c1e <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d103      	bne.n	8000c1e <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3720      	adds	r7, #32
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	50040300 	.word	0x50040300
 8000c2c:	50040100 	.word	0x50040100
 8000c30:	50040000 	.word	0x50040000

08000c34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b0b6      	sub	sp, #216	; 0xd8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d101      	bne.n	8000c72 <HAL_ADC_ConfigChannel+0x22>
 8000c6e:	2302      	movs	r3, #2
 8000c70:	e3c6      	b.n	8001400 <HAL_ADC_ConfigChannel+0x7b0>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2201      	movs	r2, #1
 8000c76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fcd3 	bl	800062a <LL_ADC_REG_IsConversionOngoing>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f040 83a7 	bne.w	80013da <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	2b05      	cmp	r3, #5
 8000c92:	d824      	bhi.n	8000cde <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	3b02      	subs	r3, #2
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d81b      	bhi.n	8000cd6 <HAL_ADC_ConfigChannel+0x86>
 8000c9e:	a201      	add	r2, pc, #4	; (adr r2, 8000ca4 <HAL_ADC_ConfigChannel+0x54>)
 8000ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ca4:	08000cb5 	.word	0x08000cb5
 8000ca8:	08000cbd 	.word	0x08000cbd
 8000cac:	08000cc5 	.word	0x08000cc5
 8000cb0:	08000ccd 	.word	0x08000ccd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	605a      	str	r2, [r3, #4]
          break;
 8000cba:	e011      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	2212      	movs	r2, #18
 8000cc0:	605a      	str	r2, [r3, #4]
          break;
 8000cc2:	e00d      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	2218      	movs	r2, #24
 8000cc8:	605a      	str	r2, [r3, #4]
          break;
 8000cca:	e009      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cd2:	605a      	str	r2, [r3, #4]
          break;
 8000cd4:	e004      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	2206      	movs	r2, #6
 8000cda:	605a      	str	r2, [r3, #4]
          break;
 8000cdc:	e000      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8000cde:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	6859      	ldr	r1, [r3, #4]
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	f7ff fb7b 	bl	80003e8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fc97 	bl	800062a <LL_ADC_REG_IsConversionOngoing>
 8000cfc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fca3 	bl	8000650 <LL_ADC_INJ_IsConversionOngoing>
 8000d0a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d0e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 81a6 	bne.w	8001064 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000d18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	f040 81a1 	bne.w	8001064 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6818      	ldr	r0, [r3, #0]
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	6819      	ldr	r1, [r3, #0]
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	689b      	ldr	r3, [r3, #8]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	f7ff fb86 	bl	8000440 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	695a      	ldr	r2, [r3, #20]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	08db      	lsrs	r3, r3, #3
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	691b      	ldr	r3, [r3, #16]
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	d00a      	beq.n	8000d6c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6818      	ldr	r0, [r3, #0]
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	6919      	ldr	r1, [r3, #16]
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000d66:	f7ff fad7 	bl	8000318 <LL_ADC_SetOffset>
 8000d6a:	e17b      	b.n	8001064 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff faf4 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d10a      	bne.n	8000d98 <HAL_ADC_ConfigChannel+0x148>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff fae9 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	0e9b      	lsrs	r3, r3, #26
 8000d92:	f003 021f 	and.w	r2, r3, #31
 8000d96:	e01e      	b.n	8000dd6 <HAL_ADC_ConfigChannel+0x186>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fade 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000daa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000dae:	fa93 f3a3 	rbit	r3, r3
 8000db2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000db6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000dba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000dbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8000dc6:	2320      	movs	r3, #32
 8000dc8:	e004      	b.n	8000dd4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8000dca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000dce:	fab3 f383 	clz	r3, r3
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d105      	bne.n	8000dee <HAL_ADC_ConfigChannel+0x19e>
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	0e9b      	lsrs	r3, r3, #26
 8000de8:	f003 031f 	and.w	r3, r3, #31
 8000dec:	e018      	b.n	8000e20 <HAL_ADC_ConfigChannel+0x1d0>
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000dfa:	fa93 f3a3 	rbit	r3, r3
 8000dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8000e02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e06:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8000e0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8000e12:	2320      	movs	r3, #32
 8000e14:	e004      	b.n	8000e20 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8000e16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000e1a:	fab3 f383 	clz	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d106      	bne.n	8000e32 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff faad 	bl	800038c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2101      	movs	r1, #1
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fa91 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10a      	bne.n	8000e5e <HAL_ADC_ConfigChannel+0x20e>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fa86 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000e54:	4603      	mov	r3, r0
 8000e56:	0e9b      	lsrs	r3, r3, #26
 8000e58:	f003 021f 	and.w	r2, r3, #31
 8000e5c:	e01e      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x24c>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2101      	movs	r1, #1
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fa7b 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000e74:	fa93 f3a3 	rbit	r3, r3
 8000e78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8000e7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000e80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8000e84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d101      	bne.n	8000e90 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8000e8c:	2320      	movs	r3, #32
 8000e8e:	e004      	b.n	8000e9a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8000e90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e94:	fab3 f383 	clz	r3, r3
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d105      	bne.n	8000eb4 <HAL_ADC_ConfigChannel+0x264>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	0e9b      	lsrs	r3, r3, #26
 8000eae:	f003 031f 	and.w	r3, r3, #31
 8000eb2:	e018      	b.n	8000ee6 <HAL_ADC_ConfigChannel+0x296>
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000ec0:	fa93 f3a3 	rbit	r3, r3
 8000ec4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8000ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000ecc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8000ed0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d101      	bne.n	8000edc <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8000ed8:	2320      	movs	r3, #32
 8000eda:	e004      	b.n	8000ee6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8000edc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000ee0:	fab3 f383 	clz	r3, r3
 8000ee4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d106      	bne.n	8000ef8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fa4a 	bl	800038c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2102      	movs	r1, #2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fa2e 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000f04:	4603      	mov	r3, r0
 8000f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10a      	bne.n	8000f24 <HAL_ADC_ConfigChannel+0x2d4>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2102      	movs	r1, #2
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fa23 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	0e9b      	lsrs	r3, r3, #26
 8000f1e:	f003 021f 	and.w	r2, r3, #31
 8000f22:	e01e      	b.n	8000f62 <HAL_ADC_ConfigChannel+0x312>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2102      	movs	r1, #2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fa18 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000f30:	4603      	mov	r3, r0
 8000f32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f3a:	fa93 f3a3 	rbit	r3, r3
 8000f3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8000f42:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000f46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8000f4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8000f52:	2320      	movs	r3, #32
 8000f54:	e004      	b.n	8000f60 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8000f56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000f5a:	fab3 f383 	clz	r3, r3
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d105      	bne.n	8000f7a <HAL_ADC_ConfigChannel+0x32a>
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	0e9b      	lsrs	r3, r3, #26
 8000f74:	f003 031f 	and.w	r3, r3, #31
 8000f78:	e016      	b.n	8000fa8 <HAL_ADC_ConfigChannel+0x358>
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f82:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f86:	fa93 f3a3 	rbit	r3, r3
 8000f8a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8000f8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8000f92:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8000f9a:	2320      	movs	r3, #32
 8000f9c:	e004      	b.n	8000fa8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8000f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fa2:	fab3 f383 	clz	r3, r3
 8000fa6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d106      	bne.n	8000fba <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff f9e9 	bl	800038c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2103      	movs	r1, #3
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff f9cd 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d10a      	bne.n	8000fe6 <HAL_ADC_ConfigChannel+0x396>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff f9c2 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	0e9b      	lsrs	r3, r3, #26
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	e017      	b.n	8001016 <HAL_ADC_ConfigChannel+0x3c6>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2103      	movs	r1, #3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff f9b7 	bl	8000360 <LL_ADC_GetOffsetChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ff8:	fa93 f3a3 	rbit	r3, r3
 8000ffc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8000ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001000:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001002:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001004:	2b00      	cmp	r3, #0
 8001006:	d101      	bne.n	800100c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001008:	2320      	movs	r3, #32
 800100a:	e003      	b.n	8001014 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800100c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800100e:	fab3 f383 	clz	r3, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800101e:	2b00      	cmp	r3, #0
 8001020:	d105      	bne.n	800102e <HAL_ADC_ConfigChannel+0x3de>
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	0e9b      	lsrs	r3, r3, #26
 8001028:	f003 031f 	and.w	r3, r3, #31
 800102c:	e011      	b.n	8001052 <HAL_ADC_ConfigChannel+0x402>
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001034:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001036:	fa93 f3a3 	rbit	r3, r3
 800103a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800103c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800103e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001046:	2320      	movs	r3, #32
 8001048:	e003      	b.n	8001052 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800104a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800104c:	fab3 f383 	clz	r3, r3
 8001050:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001052:	429a      	cmp	r2, r3
 8001054:	d106      	bne.n	8001064 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	2103      	movs	r1, #3
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f994 	bl	800038c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fab7 	bl	80005dc <LL_ADC_IsEnabled>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	f040 813f 	bne.w	80012f4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	6819      	ldr	r1, [r3, #0]
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	68db      	ldr	r3, [r3, #12]
 8001082:	461a      	mov	r2, r3
 8001084:	f7ff fa08 	bl	8000498 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	4a8e      	ldr	r2, [pc, #568]	; (80012c8 <HAL_ADC_ConfigChannel+0x678>)
 800108e:	4293      	cmp	r3, r2
 8001090:	f040 8130 	bne.w	80012f4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d10b      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x46c>
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	0e9b      	lsrs	r3, r3, #26
 80010aa:	3301      	adds	r3, #1
 80010ac:	f003 031f 	and.w	r3, r3, #31
 80010b0:	2b09      	cmp	r3, #9
 80010b2:	bf94      	ite	ls
 80010b4:	2301      	movls	r3, #1
 80010b6:	2300      	movhi	r3, #0
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	e019      	b.n	80010f0 <HAL_ADC_ConfigChannel+0x4a0>
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80010ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010cc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80010ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d101      	bne.n	80010d8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80010d4:	2320      	movs	r3, #32
 80010d6:	e003      	b.n	80010e0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80010d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010da:	fab3 f383 	clz	r3, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	3301      	adds	r3, #1
 80010e2:	f003 031f 	and.w	r3, r3, #31
 80010e6:	2b09      	cmp	r3, #9
 80010e8:	bf94      	ite	ls
 80010ea:	2301      	movls	r3, #1
 80010ec:	2300      	movhi	r3, #0
 80010ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d079      	beq.n	80011e8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d107      	bne.n	8001110 <HAL_ADC_ConfigChannel+0x4c0>
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	0e9b      	lsrs	r3, r3, #26
 8001106:	3301      	adds	r3, #1
 8001108:	069b      	lsls	r3, r3, #26
 800110a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800110e:	e015      	b.n	800113c <HAL_ADC_ConfigChannel+0x4ec>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001118:	fa93 f3a3 	rbit	r3, r3
 800111c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800111e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001120:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001128:	2320      	movs	r3, #32
 800112a:	e003      	b.n	8001134 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800112c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800112e:	fab3 f383 	clz	r3, r3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	3301      	adds	r3, #1
 8001136:	069b      	lsls	r3, r3, #26
 8001138:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001144:	2b00      	cmp	r3, #0
 8001146:	d109      	bne.n	800115c <HAL_ADC_ConfigChannel+0x50c>
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	0e9b      	lsrs	r3, r3, #26
 800114e:	3301      	adds	r3, #1
 8001150:	f003 031f 	and.w	r3, r3, #31
 8001154:	2101      	movs	r1, #1
 8001156:	fa01 f303 	lsl.w	r3, r1, r3
 800115a:	e017      	b.n	800118c <HAL_ADC_ConfigChannel+0x53c>
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001164:	fa93 f3a3 	rbit	r3, r3
 8001168:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800116a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800116c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800116e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001174:	2320      	movs	r3, #32
 8001176:	e003      	b.n	8001180 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	3301      	adds	r3, #1
 8001182:	f003 031f 	and.w	r3, r3, #31
 8001186:	2101      	movs	r1, #1
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	ea42 0103 	orr.w	r1, r2, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001198:	2b00      	cmp	r3, #0
 800119a:	d10a      	bne.n	80011b2 <HAL_ADC_ConfigChannel+0x562>
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	0e9b      	lsrs	r3, r3, #26
 80011a2:	3301      	adds	r3, #1
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4613      	mov	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	051b      	lsls	r3, r3, #20
 80011b0:	e018      	b.n	80011e4 <HAL_ADC_ConfigChannel+0x594>
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011ba:	fa93 f3a3 	rbit	r3, r3
 80011be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80011c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80011c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80011ca:	2320      	movs	r3, #32
 80011cc:	e003      	b.n	80011d6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80011ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011d0:	fab3 f383 	clz	r3, r3
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	3301      	adds	r3, #1
 80011d8:	f003 021f 	and.w	r2, r3, #31
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80011e4:	430b      	orrs	r3, r1
 80011e6:	e080      	b.n	80012ea <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d107      	bne.n	8001204 <HAL_ADC_ConfigChannel+0x5b4>
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	0e9b      	lsrs	r3, r3, #26
 80011fa:	3301      	adds	r3, #1
 80011fc:	069b      	lsls	r3, r3, #26
 80011fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001202:	e015      	b.n	8001230 <HAL_ADC_ConfigChannel+0x5e0>
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120c:	fa93 f3a3 	rbit	r3, r3
 8001210:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001214:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 800121c:	2320      	movs	r3, #32
 800121e:	e003      	b.n	8001228 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001222:	fab3 f383 	clz	r3, r3
 8001226:	b2db      	uxtb	r3, r3
 8001228:	3301      	adds	r3, #1
 800122a:	069b      	lsls	r3, r3, #26
 800122c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001238:	2b00      	cmp	r3, #0
 800123a:	d109      	bne.n	8001250 <HAL_ADC_ConfigChannel+0x600>
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	0e9b      	lsrs	r3, r3, #26
 8001242:	3301      	adds	r3, #1
 8001244:	f003 031f 	and.w	r3, r3, #31
 8001248:	2101      	movs	r1, #1
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	e017      	b.n	8001280 <HAL_ADC_ConfigChannel+0x630>
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	fa93 f3a3 	rbit	r3, r3
 800125c:	61fb      	str	r3, [r7, #28]
  return result;
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001268:	2320      	movs	r3, #32
 800126a:	e003      	b.n	8001274 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	fab3 f383 	clz	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	3301      	adds	r3, #1
 8001276:	f003 031f 	and.w	r3, r3, #31
 800127a:	2101      	movs	r1, #1
 800127c:	fa01 f303 	lsl.w	r3, r1, r3
 8001280:	ea42 0103 	orr.w	r1, r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10d      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x65c>
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	0e9b      	lsrs	r3, r3, #26
 8001296:	3301      	adds	r3, #1
 8001298:	f003 021f 	and.w	r2, r3, #31
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	3b1e      	subs	r3, #30
 80012a4:	051b      	lsls	r3, r3, #20
 80012a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012aa:	e01d      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x698>
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	fa93 f3a3 	rbit	r3, r3
 80012b8:	613b      	str	r3, [r7, #16]
  return result;
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d103      	bne.n	80012cc <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80012c4:	2320      	movs	r3, #32
 80012c6:	e005      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x684>
 80012c8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	3301      	adds	r3, #1
 80012d6:	f003 021f 	and.w	r2, r3, #31
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	3b1e      	subs	r3, #30
 80012e2:	051b      	lsls	r3, r3, #20
 80012e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80012e8:	430b      	orrs	r3, r1
 80012ea:	683a      	ldr	r2, [r7, #0]
 80012ec:	6892      	ldr	r2, [r2, #8]
 80012ee:	4619      	mov	r1, r3
 80012f0:	f7ff f8a6 	bl	8000440 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b43      	ldr	r3, [pc, #268]	; (8001408 <HAL_ADC_ConfigChannel+0x7b8>)
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d079      	beq.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001300:	4842      	ldr	r0, [pc, #264]	; (800140c <HAL_ADC_ConfigChannel+0x7bc>)
 8001302:	f7fe fffb 	bl	80002fc <LL_ADC_GetCommonPathInternalCh>
 8001306:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a40      	ldr	r2, [pc, #256]	; (8001410 <HAL_ADC_ConfigChannel+0x7c0>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d12b      	bne.n	800136c <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001314:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001318:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d125      	bne.n	800136c <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a3b      	ldr	r2, [pc, #236]	; (8001414 <HAL_ADC_ConfigChannel+0x7c4>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d004      	beq.n	8001334 <HAL_ADC_ConfigChannel+0x6e4>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a3a      	ldr	r2, [pc, #232]	; (8001418 <HAL_ADC_ConfigChannel+0x7c8>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d15c      	bne.n	80013ee <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001334:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001338:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800133c:	4619      	mov	r1, r3
 800133e:	4833      	ldr	r0, [pc, #204]	; (800140c <HAL_ADC_ConfigChannel+0x7bc>)
 8001340:	f7fe ffc9 	bl	80002d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001344:	4b35      	ldr	r3, [pc, #212]	; (800141c <HAL_ADC_ConfigChannel+0x7cc>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	099b      	lsrs	r3, r3, #6
 800134a:	4a35      	ldr	r2, [pc, #212]	; (8001420 <HAL_ADC_ConfigChannel+0x7d0>)
 800134c:	fba2 2303 	umull	r2, r3, r2, r3
 8001350:	099a      	lsrs	r2, r3, #6
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800135c:	e002      	b.n	8001364 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	3b01      	subs	r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800136a:	e040      	b.n	80013ee <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a2c      	ldr	r2, [pc, #176]	; (8001424 <HAL_ADC_ConfigChannel+0x7d4>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d118      	bne.n	80013a8 <HAL_ADC_ConfigChannel+0x758>
 8001376:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800137a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d112      	bne.n	80013a8 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a23      	ldr	r2, [pc, #140]	; (8001414 <HAL_ADC_ConfigChannel+0x7c4>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d004      	beq.n	8001396 <HAL_ADC_ConfigChannel+0x746>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a21      	ldr	r2, [pc, #132]	; (8001418 <HAL_ADC_ConfigChannel+0x7c8>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d12d      	bne.n	80013f2 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001396:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800139a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800139e:	4619      	mov	r1, r3
 80013a0:	481a      	ldr	r0, [pc, #104]	; (800140c <HAL_ADC_ConfigChannel+0x7bc>)
 80013a2:	f7fe ff98 	bl	80002d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80013a6:	e024      	b.n	80013f2 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a1e      	ldr	r2, [pc, #120]	; (8001428 <HAL_ADC_ConfigChannel+0x7d8>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d120      	bne.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80013b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d11a      	bne.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a14      	ldr	r2, [pc, #80]	; (8001414 <HAL_ADC_ConfigChannel+0x7c4>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d115      	bne.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80013cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013d0:	4619      	mov	r1, r3
 80013d2:	480e      	ldr	r0, [pc, #56]	; (800140c <HAL_ADC_ConfigChannel+0x7bc>)
 80013d4:	f7fe ff7f 	bl	80002d6 <LL_ADC_SetCommonPathInternalCh>
 80013d8:	e00c      	b.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013de:	f043 0220 	orr.w	r2, r3, #32
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80013ec:	e002      	b.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80013ee:	bf00      	nop
 80013f0:	e000      	b.n	80013f4 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80013f2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80013fc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001400:	4618      	mov	r0, r3
 8001402:	37d8      	adds	r7, #216	; 0xd8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	80080000 	.word	0x80080000
 800140c:	50040300 	.word	0x50040300
 8001410:	c7520000 	.word	0xc7520000
 8001414:	50040000 	.word	0x50040000
 8001418:	50040200 	.word	0x50040200
 800141c:	20000008 	.word	0x20000008
 8001420:	053e2d63 	.word	0x053e2d63
 8001424:	cb840000 	.word	0xcb840000
 8001428:	80000001 	.word	0x80000001

0800142c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f8cf 	bl	80005dc <LL_ADC_IsEnabled>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d146      	bne.n	80014d2 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	689a      	ldr	r2, [r3, #8]
 800144a:	4b24      	ldr	r3, [pc, #144]	; (80014dc <ADC_Enable+0xb0>)
 800144c:	4013      	ands	r3, r2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00d      	beq.n	800146e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001456:	f043 0210 	orr.w	r2, r3, #16
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001462:	f043 0201 	orr.w	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e032      	b.n	80014d4 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f89e 	bl	80005b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001478:	f7fe ff0e 	bl	8000298 <HAL_GetTick>
 800147c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800147e:	e021      	b.n	80014c4 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff f8a9 	bl	80005dc <LL_ADC_IsEnabled>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d104      	bne.n	800149a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f88d 	bl	80005b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800149a:	f7fe fefd 	bl	8000298 <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d90d      	bls.n	80014c4 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ac:	f043 0210 	orr.w	r2, r3, #16
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b8:	f043 0201 	orr.w	r2, r3, #1
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e007      	b.n	80014d4 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d1d6      	bne.n	8001480 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	8000003f 	.word	0x8000003f

080014e0 <LL_ADC_IsEnabled>:
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d101      	bne.n	80014f8 <LL_ADC_IsEnabled+0x18>
 80014f4:	2301      	movs	r3, #1
 80014f6:	e000      	b.n	80014fa <LL_ADC_IsEnabled+0x1a>
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <LL_ADC_REG_IsConversionOngoing>:
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	2b04      	cmp	r3, #4
 8001518:	d101      	bne.n	800151e <LL_ADC_REG_IsConversionOngoing+0x18>
 800151a:	2301      	movs	r3, #1
 800151c:	e000      	b.n	8001520 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b09f      	sub	sp, #124	; 0x7c
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001536:	2300      	movs	r3, #0
 8001538:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001546:	2302      	movs	r3, #2
 8001548:	e08f      	b.n	800166a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a47      	ldr	r2, [pc, #284]	; (8001674 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d102      	bne.n	8001562 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800155c:	4b46      	ldr	r3, [pc, #280]	; (8001678 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	e001      	b.n	8001566 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d10b      	bne.n	8001584 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001570:	f043 0220 	orr.w	r2, r3, #32
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e072      	b.n	800166a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ffbd 	bl	8001506 <LL_ADC_REG_IsConversionOngoing>
 800158c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff ffb7 	bl	8001506 <LL_ADC_REG_IsConversionOngoing>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d154      	bne.n	8001648 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800159e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d151      	bne.n	8001648 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80015a4:	4b35      	ldr	r3, [pc, #212]	; (800167c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80015a6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d02c      	beq.n	800160a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80015b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	6859      	ldr	r1, [r3, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015c2:	035b      	lsls	r3, r3, #13
 80015c4:	430b      	orrs	r3, r1
 80015c6:	431a      	orrs	r2, r3
 80015c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015cc:	4829      	ldr	r0, [pc, #164]	; (8001674 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80015ce:	f7ff ff87 	bl	80014e0 <LL_ADC_IsEnabled>
 80015d2:	4604      	mov	r4, r0
 80015d4:	4828      	ldr	r0, [pc, #160]	; (8001678 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80015d6:	f7ff ff83 	bl	80014e0 <LL_ADC_IsEnabled>
 80015da:	4603      	mov	r3, r0
 80015dc:	431c      	orrs	r4, r3
 80015de:	4828      	ldr	r0, [pc, #160]	; (8001680 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80015e0:	f7ff ff7e 	bl	80014e0 <LL_ADC_IsEnabled>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4323      	orrs	r3, r4
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d137      	bne.n	800165c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80015ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80015f4:	f023 030f 	bic.w	r3, r3, #15
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	6811      	ldr	r1, [r2, #0]
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	6892      	ldr	r2, [r2, #8]
 8001600:	430a      	orrs	r2, r1
 8001602:	431a      	orrs	r2, r3
 8001604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001606:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001608:	e028      	b.n	800165c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800160a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001612:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001614:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001616:	4817      	ldr	r0, [pc, #92]	; (8001674 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8001618:	f7ff ff62 	bl	80014e0 <LL_ADC_IsEnabled>
 800161c:	4604      	mov	r4, r0
 800161e:	4816      	ldr	r0, [pc, #88]	; (8001678 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8001620:	f7ff ff5e 	bl	80014e0 <LL_ADC_IsEnabled>
 8001624:	4603      	mov	r3, r0
 8001626:	431c      	orrs	r4, r3
 8001628:	4815      	ldr	r0, [pc, #84]	; (8001680 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800162a:	f7ff ff59 	bl	80014e0 <LL_ADC_IsEnabled>
 800162e:	4603      	mov	r3, r0
 8001630:	4323      	orrs	r3, r4
 8001632:	2b00      	cmp	r3, #0
 8001634:	d112      	bne.n	800165c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800163e:	f023 030f 	bic.w	r3, r3, #15
 8001642:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001644:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001646:	e009      	b.n	800165c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800164c:	f043 0220 	orr.w	r2, r3, #32
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800165a:	e000      	b.n	800165e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800165c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001666:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800166a:	4618      	mov	r0, r3
 800166c:	377c      	adds	r7, #124	; 0x7c
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}
 8001672:	bf00      	nop
 8001674:	50040000 	.word	0x50040000
 8001678:	50040100 	.word	0x50040100
 800167c:	50040300 	.word	0x50040300
 8001680:	50040200 	.word	0x50040200

08001684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b6:	4a04      	ldr	r2, [pc, #16]	; (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	60d3      	str	r3, [r2, #12]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <__NVIC_GetPriorityGrouping+0x18>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	f003 0307 	and.w	r3, r3, #7
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	db0a      	blt.n	8001712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	490c      	ldr	r1, [pc, #48]	; (8001734 <__NVIC_SetPriority+0x4c>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	0112      	lsls	r2, r2, #4
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	440b      	add	r3, r1
 800170c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001710:	e00a      	b.n	8001728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4908      	ldr	r1, [pc, #32]	; (8001738 <__NVIC_SetPriority+0x50>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3b04      	subs	r3, #4
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	440b      	add	r3, r1
 8001726:	761a      	strb	r2, [r3, #24]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	; 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f1c3 0307 	rsb	r3, r3, #7
 8001756:	2b04      	cmp	r3, #4
 8001758:	bf28      	it	cs
 800175a:	2304      	movcs	r3, #4
 800175c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3304      	adds	r3, #4
 8001762:	2b06      	cmp	r3, #6
 8001764:	d902      	bls.n	800176c <NVIC_EncodePriority+0x30>
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3b03      	subs	r3, #3
 800176a:	e000      	b.n	800176e <NVIC_EncodePriority+0x32>
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001770:	f04f 32ff 	mov.w	r2, #4294967295
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43da      	mvns	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	401a      	ands	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43d9      	mvns	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	4313      	orrs	r3, r2
         );
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	; 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017b4:	d301      	bcc.n	80017ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017b6:	2301      	movs	r3, #1
 80017b8:	e00f      	b.n	80017da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ba:	4a0a      	ldr	r2, [pc, #40]	; (80017e4 <SysTick_Config+0x40>)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3b01      	subs	r3, #1
 80017c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c2:	210f      	movs	r1, #15
 80017c4:	f04f 30ff 	mov.w	r0, #4294967295
 80017c8:	f7ff ff8e 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <SysTick_Config+0x40>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d2:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <SysTick_Config+0x40>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	e000e010 	.word	0xe000e010

080017e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff47 	bl	8001684 <__NVIC_SetPriorityGrouping>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001810:	f7ff ff5c 	bl	80016cc <__NVIC_GetPriorityGrouping>
 8001814:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	6978      	ldr	r0, [r7, #20]
 800181c:	f7ff ff8e 	bl	800173c <NVIC_EncodePriority>
 8001820:	4602      	mov	r2, r0
 8001822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff5d 	bl	80016e8 <__NVIC_SetPriority>
}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff ffb0 	bl	80017a4 <SysTick_Config>
 8001844:	4603      	mov	r3, r0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <HAL_PWREx_GetVoltageRange+0x18>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40007000 	.word	0x40007000

0800186c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800187a:	d130      	bne.n	80018de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800187c:	4b23      	ldr	r3, [pc, #140]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001888:	d038      	beq.n	80018fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800188a:	4b20      	ldr	r3, [pc, #128]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001892:	4a1e      	ldr	r2, [pc, #120]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001894:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001898:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800189a:	4b1d      	ldr	r3, [pc, #116]	; (8001910 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2232      	movs	r2, #50	; 0x32
 80018a0:	fb02 f303 	mul.w	r3, r2, r3
 80018a4:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018a6:	fba2 2303 	umull	r2, r3, r2, r3
 80018aa:	0c9b      	lsrs	r3, r3, #18
 80018ac:	3301      	adds	r3, #1
 80018ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018b0:	e002      	b.n	80018b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018b8:	4b14      	ldr	r3, [pc, #80]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ba:	695b      	ldr	r3, [r3, #20]
 80018bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018c4:	d102      	bne.n	80018cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1f2      	bne.n	80018b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018d8:	d110      	bne.n	80018fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e00f      	b.n	80018fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80018e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018ea:	d007      	beq.n	80018fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018ec:	4b07      	ldr	r3, [pc, #28]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018f4:	4a05      	ldr	r2, [pc, #20]	; (800190c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	40007000 	.word	0x40007000
 8001910:	20000008 	.word	0x20000008
 8001914:	431bde83 	.word	0x431bde83

08001918 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e3d4      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800192a:	4ba1      	ldr	r3, [pc, #644]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 030c 	and.w	r3, r3, #12
 8001932:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001934:	4b9e      	ldr	r3, [pc, #632]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 80e4 	beq.w	8001b14 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d007      	beq.n	8001962 <HAL_RCC_OscConfig+0x4a>
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	2b0c      	cmp	r3, #12
 8001956:	f040 808b 	bne.w	8001a70 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	2b01      	cmp	r3, #1
 800195e:	f040 8087 	bne.w	8001a70 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001962:	4b93      	ldr	r3, [pc, #588]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d005      	beq.n	800197a <HAL_RCC_OscConfig+0x62>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e3ac      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a1a      	ldr	r2, [r3, #32]
 800197e:	4b8c      	ldr	r3, [pc, #560]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d004      	beq.n	8001994 <HAL_RCC_OscConfig+0x7c>
 800198a:	4b89      	ldr	r3, [pc, #548]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001992:	e005      	b.n	80019a0 <HAL_RCC_OscConfig+0x88>
 8001994:	4b86      	ldr	r3, [pc, #536]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800199a:	091b      	lsrs	r3, r3, #4
 800199c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d223      	bcs.n	80019ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f000 fd07 	bl	80023bc <RCC_SetFlashLatencyFromMSIRange>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e38d      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019b8:	4b7d      	ldr	r3, [pc, #500]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a7c      	ldr	r2, [pc, #496]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019be:	f043 0308 	orr.w	r3, r3, #8
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	4b7a      	ldr	r3, [pc, #488]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a1b      	ldr	r3, [r3, #32]
 80019d0:	4977      	ldr	r1, [pc, #476]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019d6:	4b76      	ldr	r3, [pc, #472]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	021b      	lsls	r3, r3, #8
 80019e4:	4972      	ldr	r1, [pc, #456]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
 80019ea:	e025      	b.n	8001a38 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ec:	4b70      	ldr	r3, [pc, #448]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a6f      	ldr	r2, [pc, #444]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019f2:	f043 0308 	orr.w	r3, r3, #8
 80019f6:	6013      	str	r3, [r2, #0]
 80019f8:	4b6d      	ldr	r3, [pc, #436]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	496a      	ldr	r1, [pc, #424]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a0a:	4b69      	ldr	r3, [pc, #420]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	4965      	ldr	r1, [pc, #404]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d109      	bne.n	8001a38 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f000 fcc7 	bl	80023bc <RCC_SetFlashLatencyFromMSIRange>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e34d      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a38:	f000 fc36 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 8001a3c:	4601      	mov	r1, r0
 8001a3e:	4b5c      	ldr	r3, [pc, #368]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	091b      	lsrs	r3, r3, #4
 8001a44:	f003 030f 	and.w	r3, r3, #15
 8001a48:	4a5a      	ldr	r2, [pc, #360]	; (8001bb4 <HAL_RCC_OscConfig+0x29c>)
 8001a4a:	5cd3      	ldrb	r3, [r2, r3]
 8001a4c:	f003 031f 	and.w	r3, r3, #31
 8001a50:	fa21 f303 	lsr.w	r3, r1, r3
 8001a54:	4a58      	ldr	r2, [pc, #352]	; (8001bb8 <HAL_RCC_OscConfig+0x2a0>)
 8001a56:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a58:	4b58      	ldr	r3, [pc, #352]	; (8001bbc <HAL_RCC_OscConfig+0x2a4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fbcb 	bl	80001f8 <HAL_InitTick>
 8001a62:	4603      	mov	r3, r0
 8001a64:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d052      	beq.n	8001b12 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	e331      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d032      	beq.n	8001ade <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a78:	4b4d      	ldr	r3, [pc, #308]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a4c      	ldr	r2, [pc, #304]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a84:	f7fe fc08 	bl	8000298 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a8c:	f7fe fc04 	bl	8000298 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e31a      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a9e:	4b44      	ldr	r3, [pc, #272]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0f0      	beq.n	8001a8c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aaa:	4b41      	ldr	r3, [pc, #260]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a40      	ldr	r2, [pc, #256]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ab0:	f043 0308 	orr.w	r3, r3, #8
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	4b3e      	ldr	r3, [pc, #248]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	493b      	ldr	r1, [pc, #236]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac8:	4b39      	ldr	r3, [pc, #228]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	4936      	ldr	r1, [pc, #216]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	604b      	str	r3, [r1, #4]
 8001adc:	e01a      	b.n	8001b14 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ade:	4b34      	ldr	r3, [pc, #208]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a33      	ldr	r2, [pc, #204]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001ae4:	f023 0301 	bic.w	r3, r3, #1
 8001ae8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001aea:	f7fe fbd5 	bl	8000298 <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001af2:	f7fe fbd1 	bl	8000298 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e2e7      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b04:	4b2a      	ldr	r3, [pc, #168]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1f0      	bne.n	8001af2 <HAL_RCC_OscConfig+0x1da>
 8001b10:	e000      	b.n	8001b14 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b12:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d074      	beq.n	8001c0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d005      	beq.n	8001b32 <HAL_RCC_OscConfig+0x21a>
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	2b0c      	cmp	r3, #12
 8001b2a:	d10e      	bne.n	8001b4a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d10b      	bne.n	8001b4a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b32:	4b1f      	ldr	r3, [pc, #124]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d064      	beq.n	8001c08 <HAL_RCC_OscConfig+0x2f0>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d160      	bne.n	8001c08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e2c4      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b52:	d106      	bne.n	8001b62 <HAL_RCC_OscConfig+0x24a>
 8001b54:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a15      	ldr	r2, [pc, #84]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	e01d      	b.n	8001b9e <HAL_RCC_OscConfig+0x286>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b6a:	d10c      	bne.n	8001b86 <HAL_RCC_OscConfig+0x26e>
 8001b6c:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0f      	ldr	r2, [pc, #60]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b0d      	ldr	r3, [pc, #52]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0c      	ldr	r2, [pc, #48]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	e00b      	b.n	8001b9e <HAL_RCC_OscConfig+0x286>
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <HAL_RCC_OscConfig+0x298>)
 8001b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d01c      	beq.n	8001be0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba6:	f7fe fb77 	bl	8000298 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bac:	e011      	b.n	8001bd2 <HAL_RCC_OscConfig+0x2ba>
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	08003408 	.word	0x08003408
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc0:	f7fe fb6a 	bl	8000298 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b64      	cmp	r3, #100	; 0x64
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e280      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bd2:	4baf      	ldr	r3, [pc, #700]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x2a8>
 8001bde:	e014      	b.n	8001c0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be0:	f7fe fb5a 	bl	8000298 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be8:	f7fe fb56 	bl	8000298 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b64      	cmp	r3, #100	; 0x64
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e26c      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bfa:	4ba5      	ldr	r3, [pc, #660]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f0      	bne.n	8001be8 <HAL_RCC_OscConfig+0x2d0>
 8001c06:	e000      	b.n	8001c0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d060      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_OscConfig+0x310>
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2b0c      	cmp	r3, #12
 8001c20:	d119      	bne.n	8001c56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d116      	bne.n	8001c56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c28:	4b99      	ldr	r3, [pc, #612]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_OscConfig+0x328>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e249      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c40:	4b93      	ldr	r3, [pc, #588]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	061b      	lsls	r3, r3, #24
 8001c4e:	4990      	ldr	r1, [pc, #576]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c54:	e040      	b.n	8001cd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d023      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c5e:	4b8c      	ldr	r3, [pc, #560]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a8b      	ldr	r2, [pc, #556]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6a:	f7fe fb15 	bl	8000298 <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c72:	f7fe fb11 	bl	8000298 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e227      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c84:	4b82      	ldr	r3, [pc, #520]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0f0      	beq.n	8001c72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c90:	4b7f      	ldr	r3, [pc, #508]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	061b      	lsls	r3, r3, #24
 8001c9e:	497c      	ldr	r1, [pc, #496]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
 8001ca4:	e018      	b.n	8001cd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ca6:	4b7a      	ldr	r3, [pc, #488]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a79      	ldr	r2, [pc, #484]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001cac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb2:	f7fe faf1 	bl	8000298 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cba:	f7fe faed 	bl	8000298 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e203      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ccc:	4b70      	ldr	r3, [pc, #448]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1f0      	bne.n	8001cba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d03c      	beq.n	8001d5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01c      	beq.n	8001d26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cec:	4b68      	ldr	r3, [pc, #416]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cf2:	4a67      	ldr	r2, [pc, #412]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7fe facc 	bl	8000298 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d04:	f7fe fac8 	bl	8000298 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e1de      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d16:	4b5e      	ldr	r3, [pc, #376]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0ef      	beq.n	8001d04 <HAL_RCC_OscConfig+0x3ec>
 8001d24:	e01b      	b.n	8001d5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d26:	4b5a      	ldr	r3, [pc, #360]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d2c:	4a58      	ldr	r2, [pc, #352]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d2e:	f023 0301 	bic.w	r3, r3, #1
 8001d32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d36:	f7fe faaf 	bl	8000298 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d3e:	f7fe faab 	bl	8000298 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e1c1      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d50:	4b4f      	ldr	r3, [pc, #316]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1ef      	bne.n	8001d3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 80a6 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d70:	4b47      	ldr	r3, [pc, #284]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d10d      	bne.n	8001d98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d7c:	4b44      	ldr	r3, [pc, #272]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d80:	4a43      	ldr	r2, [pc, #268]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d86:	6593      	str	r3, [r2, #88]	; 0x58
 8001d88:	4b41      	ldr	r3, [pc, #260]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d94:	2301      	movs	r3, #1
 8001d96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d98:	4b3e      	ldr	r3, [pc, #248]	; (8001e94 <HAL_RCC_OscConfig+0x57c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d118      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001da4:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <HAL_RCC_OscConfig+0x57c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a3a      	ldr	r2, [pc, #232]	; (8001e94 <HAL_RCC_OscConfig+0x57c>)
 8001daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001db0:	f7fe fa72 	bl	8000298 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db8:	f7fe fa6e 	bl	8000298 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e184      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dca:	4b32      	ldr	r3, [pc, #200]	; (8001e94 <HAL_RCC_OscConfig+0x57c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d0f0      	beq.n	8001db8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d108      	bne.n	8001df0 <HAL_RCC_OscConfig+0x4d8>
 8001dde:	4b2c      	ldr	r3, [pc, #176]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de4:	4a2a      	ldr	r2, [pc, #168]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dee:	e024      	b.n	8001e3a <HAL_RCC_OscConfig+0x522>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b05      	cmp	r3, #5
 8001df6:	d110      	bne.n	8001e1a <HAL_RCC_OscConfig+0x502>
 8001df8:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfe:	4a24      	ldr	r2, [pc, #144]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e00:	f043 0304 	orr.w	r3, r3, #4
 8001e04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e08:	4b21      	ldr	r3, [pc, #132]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e0e:	4a20      	ldr	r2, [pc, #128]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e18:	e00f      	b.n	8001e3a <HAL_RCC_OscConfig+0x522>
 8001e1a:	4b1d      	ldr	r3, [pc, #116]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e20:	4a1b      	ldr	r2, [pc, #108]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e22:	f023 0301 	bic.w	r3, r3, #1
 8001e26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e2a:	4b19      	ldr	r3, [pc, #100]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e30:	4a17      	ldr	r2, [pc, #92]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e32:	f023 0304 	bic.w	r3, r3, #4
 8001e36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d016      	beq.n	8001e70 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e42:	f7fe fa29 	bl	8000298 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e48:	e00a      	b.n	8001e60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e4a:	f7fe fa25 	bl	8000298 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e139      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e60:	4b0b      	ldr	r3, [pc, #44]	; (8001e90 <HAL_RCC_OscConfig+0x578>)
 8001e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0ed      	beq.n	8001e4a <HAL_RCC_OscConfig+0x532>
 8001e6e:	e01a      	b.n	8001ea6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e70:	f7fe fa12 	bl	8000298 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e76:	e00f      	b.n	8001e98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e78:	f7fe fa0e 	bl	8000298 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d906      	bls.n	8001e98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e122      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
 8001e8e:	bf00      	nop
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e98:	4b90      	ldr	r3, [pc, #576]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1e8      	bne.n	8001e78 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ea6:	7ffb      	ldrb	r3, [r7, #31]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b8b      	ldr	r3, [pc, #556]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	4a8a      	ldr	r2, [pc, #552]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 8108 	beq.w	80020d2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	f040 80d0 	bne.w	800206c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ecc:	4b83      	ldr	r3, [pc, #524]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	f003 0203 	and.w	r2, r3, #3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d130      	bne.n	8001f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	3b01      	subs	r3, #1
 8001eec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d127      	bne.n	8001f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d11f      	bne.n	8001f42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f0c:	2a07      	cmp	r2, #7
 8001f0e:	bf14      	ite	ne
 8001f10:	2201      	movne	r2, #1
 8001f12:	2200      	moveq	r2, #0
 8001f14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d113      	bne.n	8001f42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f24:	085b      	lsrs	r3, r3, #1
 8001f26:	3b01      	subs	r3, #1
 8001f28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d109      	bne.n	8001f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d06e      	beq.n	8002020 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	d069      	beq.n	800201c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f48:	4b64      	ldr	r3, [pc, #400]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d105      	bne.n	8001f60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f54:	4b61      	ldr	r3, [pc, #388]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e0b7      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f64:	4b5d      	ldr	r3, [pc, #372]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a5c      	ldr	r2, [pc, #368]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f70:	f7fe f992 	bl	8000298 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f78:	f7fe f98e 	bl	8000298 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e0a4      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f8a:	4b54      	ldr	r3, [pc, #336]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f96:	4b51      	ldr	r3, [pc, #324]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	4b51      	ldr	r3, [pc, #324]	; (80020e0 <HAL_RCC_OscConfig+0x7c8>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fa6:	3a01      	subs	r2, #1
 8001fa8:	0112      	lsls	r2, r2, #4
 8001faa:	4311      	orrs	r1, r2
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fb0:	0212      	lsls	r2, r2, #8
 8001fb2:	4311      	orrs	r1, r2
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001fb8:	0852      	lsrs	r2, r2, #1
 8001fba:	3a01      	subs	r2, #1
 8001fbc:	0552      	lsls	r2, r2, #21
 8001fbe:	4311      	orrs	r1, r2
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001fc4:	0852      	lsrs	r2, r2, #1
 8001fc6:	3a01      	subs	r2, #1
 8001fc8:	0652      	lsls	r2, r2, #25
 8001fca:	4311      	orrs	r1, r2
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fd0:	0912      	lsrs	r2, r2, #4
 8001fd2:	0452      	lsls	r2, r2, #17
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	4941      	ldr	r1, [pc, #260]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b3f      	ldr	r3, [pc, #252]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a3e      	ldr	r2, [pc, #248]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fe8:	4b3c      	ldr	r3, [pc, #240]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a3b      	ldr	r2, [pc, #236]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8001fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ff4:	f7fe f950 	bl	8000298 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7fe f94c 	bl	8000298 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e062      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800201a:	e05a      	b.n	80020d2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e059      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002020:	4b2e      	ldr	r3, [pc, #184]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d152      	bne.n	80020d2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a2a      	ldr	r2, [pc, #168]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002032:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002036:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002038:	4b28      	ldr	r3, [pc, #160]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4a27      	ldr	r2, [pc, #156]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 800203e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002042:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002044:	f7fe f928 	bl	8000298 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800204c:	f7fe f924 	bl	8000298 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e03a      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800205e:	4b1f      	ldr	r3, [pc, #124]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCC_OscConfig+0x734>
 800206a:	e032      	b.n	80020d2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	2b0c      	cmp	r3, #12
 8002070:	d02d      	beq.n	80020ce <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a19      	ldr	r2, [pc, #100]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002078:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800207c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800207e:	4b17      	ldr	r3, [pc, #92]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d105      	bne.n	8002096 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800208a:	4b14      	ldr	r3, [pc, #80]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	4a13      	ldr	r2, [pc, #76]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002090:	f023 0303 	bic.w	r3, r3, #3
 8002094:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002096:	4b11      	ldr	r3, [pc, #68]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	4a10      	ldr	r2, [pc, #64]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 800209c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a6:	f7fe f8f7 	bl	8000298 <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ac:	e008      	b.n	80020c0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ae:	f7fe f8f3 	bl	8000298 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e009      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020c0:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_RCC_OscConfig+0x7c4>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f0      	bne.n	80020ae <HAL_RCC_OscConfig+0x796>
 80020cc:	e001      	b.n	80020d2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3720      	adds	r7, #32
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40021000 	.word	0x40021000
 80020e0:	f99d808c 	.word	0xf99d808c

080020e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d101      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0c8      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f8:	4b66      	ldr	r3, [pc, #408]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d910      	bls.n	8002128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002106:	4b63      	ldr	r3, [pc, #396]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 0207 	bic.w	r2, r3, #7
 800210e:	4961      	ldr	r1, [pc, #388]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	4313      	orrs	r3, r2
 8002114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002116:	4b5f      	ldr	r3, [pc, #380]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	d001      	beq.n	8002128 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e0b0      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b00      	cmp	r3, #0
 8002132:	d04c      	beq.n	80021ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b03      	cmp	r3, #3
 800213a:	d107      	bne.n	800214c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213c:	4b56      	ldr	r3, [pc, #344]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d121      	bne.n	800218c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e09e      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d107      	bne.n	8002164 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002154:	4b50      	ldr	r3, [pc, #320]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d115      	bne.n	800218c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e092      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d107      	bne.n	800217c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800216c:	4b4a      	ldr	r3, [pc, #296]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d109      	bne.n	800218c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e086      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800217c:	4b46      	ldr	r3, [pc, #280]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e07e      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800218c:	4b42      	ldr	r3, [pc, #264]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f023 0203 	bic.w	r2, r3, #3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	493f      	ldr	r1, [pc, #252]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800219a:	4313      	orrs	r3, r2
 800219c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800219e:	f7fe f87b 	bl	8000298 <HAL_GetTick>
 80021a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a4:	e00a      	b.n	80021bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f7fe f877 	bl	8000298 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e066      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021bc:	4b36      	ldr	r3, [pc, #216]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 020c 	and.w	r2, r3, #12
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d1eb      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d008      	beq.n	80021ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021da:	4b2f      	ldr	r3, [pc, #188]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	492c      	ldr	r1, [pc, #176]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021ec:	4b29      	ldr	r3, [pc, #164]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d210      	bcs.n	800221c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b26      	ldr	r3, [pc, #152]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 0207 	bic.w	r2, r3, #7
 8002202:	4924      	ldr	r1, [pc, #144]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b22      	ldr	r3, [pc, #136]	; (8002294 <HAL_RCC_ClockConfig+0x1b0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e036      	b.n	800228a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	4918      	ldr	r1, [pc, #96]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 8002236:	4313      	orrs	r3, r2
 8002238:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b00      	cmp	r3, #0
 8002244:	d009      	beq.n	800225a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002246:	4b14      	ldr	r3, [pc, #80]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	4910      	ldr	r1, [pc, #64]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 8002256:	4313      	orrs	r3, r2
 8002258:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800225a:	f000 f825 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 800225e:	4601      	mov	r1, r0
 8002260:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_RCC_ClockConfig+0x1b4>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	4a0c      	ldr	r2, [pc, #48]	; (800229c <HAL_RCC_ClockConfig+0x1b8>)
 800226c:	5cd3      	ldrb	r3, [r2, r3]
 800226e:	f003 031f 	and.w	r3, r3, #31
 8002272:	fa21 f303 	lsr.w	r3, r1, r3
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <HAL_RCC_ClockConfig+0x1c0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7fd ffba 	bl	80001f8 <HAL_InitTick>
 8002284:	4603      	mov	r3, r0
 8002286:	72fb      	strb	r3, [r7, #11]

  return status;
 8002288:	7afb      	ldrb	r3, [r7, #11]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40022000 	.word	0x40022000
 8002298:	40021000 	.word	0x40021000
 800229c:	08003408 	.word	0x08003408
 80022a0:	20000008 	.word	0x20000008
 80022a4:	20000000 	.word	0x20000000

080022a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b089      	sub	sp, #36	; 0x24
 80022ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	2300      	movs	r3, #0
 80022b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022b6:	4b3d      	ldr	r3, [pc, #244]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022c0:	4b3a      	ldr	r3, [pc, #232]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <HAL_RCC_GetSysClockFreq+0x34>
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	2b0c      	cmp	r3, #12
 80022d4:	d121      	bne.n	800231a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d11e      	bne.n	800231a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022dc:	4b33      	ldr	r3, [pc, #204]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d107      	bne.n	80022f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022e8:	4b30      	ldr	r3, [pc, #192]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ee:	0a1b      	lsrs	r3, r3, #8
 80022f0:	f003 030f 	and.w	r3, r3, #15
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	e005      	b.n	8002304 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022f8:	4b2c      	ldr	r3, [pc, #176]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	091b      	lsrs	r3, r3, #4
 80022fe:	f003 030f 	and.w	r3, r3, #15
 8002302:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002304:	4a2a      	ldr	r2, [pc, #168]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d10d      	bne.n	8002330 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002318:	e00a      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b04      	cmp	r3, #4
 800231e:	d102      	bne.n	8002326 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002320:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002322:	61bb      	str	r3, [r7, #24]
 8002324:	e004      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	2b08      	cmp	r3, #8
 800232a:	d101      	bne.n	8002330 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800232c:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <HAL_RCC_GetSysClockFreq+0x110>)
 800232e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	2b0c      	cmp	r3, #12
 8002334:	d133      	bne.n	800239e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d002      	beq.n	800234c <HAL_RCC_GetSysClockFreq+0xa4>
 8002346:	2b03      	cmp	r3, #3
 8002348:	d003      	beq.n	8002352 <HAL_RCC_GetSysClockFreq+0xaa>
 800234a:	e005      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800234c:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800234e:	617b      	str	r3, [r7, #20]
      break;
 8002350:	e005      	b.n	800235e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002352:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002354:	617b      	str	r3, [r7, #20]
      break;
 8002356:	e002      	b.n	800235e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	617b      	str	r3, [r7, #20]
      break;
 800235c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	091b      	lsrs	r3, r3, #4
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	3301      	adds	r3, #1
 800236a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	0a1b      	lsrs	r3, r3, #8
 8002372:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	fb02 f203 	mul.w	r2, r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002382:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	0e5b      	lsrs	r3, r3, #25
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	3301      	adds	r3, #1
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	fbb2 f3f3 	udiv	r3, r2, r3
 800239c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800239e:	69bb      	ldr	r3, [r7, #24]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3724      	adds	r7, #36	; 0x24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	40021000 	.word	0x40021000
 80023b0:	08003418 	.word	0x08003418
 80023b4:	00f42400 	.word	0x00f42400
 80023b8:	007a1200 	.word	0x007a1200

080023bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023c4:	2300      	movs	r3, #0
 80023c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023c8:	4b2a      	ldr	r3, [pc, #168]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023d4:	f7ff fa3c 	bl	8001850 <HAL_PWREx_GetVoltageRange>
 80023d8:	6178      	str	r0, [r7, #20]
 80023da:	e014      	b.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023dc:	4b25      	ldr	r3, [pc, #148]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e0:	4a24      	ldr	r2, [pc, #144]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e6:	6593      	str	r3, [r2, #88]	; 0x58
 80023e8:	4b22      	ldr	r3, [pc, #136]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023f4:	f7ff fa2c 	bl	8001850 <HAL_PWREx_GetVoltageRange>
 80023f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023fa:	4b1e      	ldr	r3, [pc, #120]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fe:	4a1d      	ldr	r2, [pc, #116]	; (8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002404:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800240c:	d10b      	bne.n	8002426 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b80      	cmp	r3, #128	; 0x80
 8002412:	d919      	bls.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2ba0      	cmp	r3, #160	; 0xa0
 8002418:	d902      	bls.n	8002420 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800241a:	2302      	movs	r3, #2
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	e013      	b.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002420:	2301      	movs	r3, #1
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	e010      	b.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b80      	cmp	r3, #128	; 0x80
 800242a:	d902      	bls.n	8002432 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800242c:	2303      	movs	r3, #3
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	e00a      	b.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b80      	cmp	r3, #128	; 0x80
 8002436:	d102      	bne.n	800243e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002438:	2302      	movs	r3, #2
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	e004      	b.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b70      	cmp	r3, #112	; 0x70
 8002442:	d101      	bne.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002444:	2301      	movs	r3, #1
 8002446:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002448:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f023 0207 	bic.w	r2, r3, #7
 8002450:	4909      	ldr	r1, [pc, #36]	; (8002478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002458:	4b07      	ldr	r3, [pc, #28]	; (8002478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0307 	and.w	r3, r3, #7
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	429a      	cmp	r2, r3
 8002464:	d001      	beq.n	800246a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	40022000 	.word	0x40022000

0800247c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002484:	2300      	movs	r3, #0
 8002486:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002488:	2300      	movs	r3, #0
 800248a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002494:	2b00      	cmp	r3, #0
 8002496:	d03f      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800249c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024a0:	d01c      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x60>
 80024a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024a6:	d802      	bhi.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x32>
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d00e      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80024ac:	e01f      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x72>
 80024ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024b2:	d003      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80024b4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024b8:	d01c      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80024ba:	e018      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024bc:	4b85      	ldr	r3, [pc, #532]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	4a84      	ldr	r2, [pc, #528]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024c8:	e015      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3304      	adds	r3, #4
 80024ce:	2100      	movs	r1, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	f000 fab9 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 80024d6:	4603      	mov	r3, r0
 80024d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024da:	e00c      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3320      	adds	r3, #32
 80024e0:	2100      	movs	r1, #0
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 fba0 	bl	8002c28 <RCCEx_PLLSAI2_Config>
 80024e8:	4603      	mov	r3, r0
 80024ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024ec:	e003      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	74fb      	strb	r3, [r7, #19]
      break;
 80024f2:	e000      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80024f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024f6:	7cfb      	ldrb	r3, [r7, #19]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10b      	bne.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024fc:	4b75      	ldr	r3, [pc, #468]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800250a:	4972      	ldr	r1, [pc, #456]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002512:	e001      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002514:	7cfb      	ldrb	r3, [r7, #19]
 8002516:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d03f      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800252c:	d01c      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800252e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002532:	d802      	bhi.n	800253a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002534:	2b00      	cmp	r3, #0
 8002536:	d00e      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002538:	e01f      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800253a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800253e:	d003      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002540:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002544:	d01c      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002546:	e018      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002548:	4b62      	ldr	r3, [pc, #392]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4a61      	ldr	r2, [pc, #388]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800254e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002552:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002554:	e015      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3304      	adds	r3, #4
 800255a:	2100      	movs	r1, #0
 800255c:	4618      	mov	r0, r3
 800255e:	f000 fa73 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 8002562:	4603      	mov	r3, r0
 8002564:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002566:	e00c      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3320      	adds	r3, #32
 800256c:	2100      	movs	r1, #0
 800256e:	4618      	mov	r0, r3
 8002570:	f000 fb5a 	bl	8002c28 <RCCEx_PLLSAI2_Config>
 8002574:	4603      	mov	r3, r0
 8002576:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002578:	e003      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	74fb      	strb	r3, [r7, #19]
      break;
 800257e:	e000      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002580:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002582:	7cfb      	ldrb	r3, [r7, #19]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10b      	bne.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002588:	4b52      	ldr	r3, [pc, #328]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800258a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800258e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002596:	494f      	ldr	r1, [pc, #316]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002598:	4313      	orrs	r3, r2
 800259a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800259e:	e001      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025a0:	7cfb      	ldrb	r3, [r7, #19]
 80025a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 80a0 	beq.w	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025b6:	4b47      	ldr	r3, [pc, #284]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80025c6:	2300      	movs	r3, #0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00d      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025cc:	4b41      	ldr	r3, [pc, #260]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d0:	4a40      	ldr	r2, [pc, #256]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d6:	6593      	str	r3, [r2, #88]	; 0x58
 80025d8:	4b3e      	ldr	r3, [pc, #248]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025e4:	2301      	movs	r3, #1
 80025e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025e8:	4b3b      	ldr	r3, [pc, #236]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a3a      	ldr	r2, [pc, #232]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025f4:	f7fd fe50 	bl	8000298 <HAL_GetTick>
 80025f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025fa:	e009      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025fc:	f7fd fe4c 	bl	8000298 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d902      	bls.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	74fb      	strb	r3, [r7, #19]
        break;
 800260e:	e005      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002610:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0ef      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800261c:	7cfb      	ldrb	r3, [r7, #19]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d15c      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002622:	4b2c      	ldr	r3, [pc, #176]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002624:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800262c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d01f      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	429a      	cmp	r2, r3
 800263e:	d019      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002640:	4b24      	ldr	r3, [pc, #144]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800264a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800264c:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800264e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002652:	4a20      	ldr	r2, [pc, #128]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002658:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800265c:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800265e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002662:	4a1c      	ldr	r2, [pc, #112]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002664:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800266c:	4a19      	ldr	r2, [pc, #100]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d016      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7fd fe0b 	bl	8000298 <HAL_GetTick>
 8002682:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002684:	e00b      	b.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002686:	f7fd fe07 	bl	8000298 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	f241 3288 	movw	r2, #5000	; 0x1388
 8002694:	4293      	cmp	r3, r2
 8002696:	d902      	bls.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	74fb      	strb	r3, [r7, #19]
            break;
 800269c:	e006      	b.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800269e:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0ec      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80026ac:	7cfb      	ldrb	r3, [r7, #19]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10c      	bne.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026b2:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026c2:	4904      	ldr	r1, [pc, #16]	; (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026ca:	e009      	b.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026cc:	7cfb      	ldrb	r3, [r7, #19]
 80026ce:	74bb      	strb	r3, [r7, #18]
 80026d0:	e006      	b.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026dc:	7cfb      	ldrb	r3, [r7, #19]
 80026de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026e0:	7c7b      	ldrb	r3, [r7, #17]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d105      	bne.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026e6:	4b9e      	ldr	r3, [pc, #632]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ea:	4a9d      	ldr	r2, [pc, #628]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026fe:	4b98      	ldr	r3, [pc, #608]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002704:	f023 0203 	bic.w	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800270c:	4994      	ldr	r1, [pc, #592]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00a      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002720:	4b8f      	ldr	r3, [pc, #572]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002726:	f023 020c 	bic.w	r2, r3, #12
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272e:	498c      	ldr	r1, [pc, #560]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002742:	4b87      	ldr	r3, [pc, #540]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002748:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	4983      	ldr	r1, [pc, #524]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002764:	4b7e      	ldr	r3, [pc, #504]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	497b      	ldr	r1, [pc, #492]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0310 	and.w	r3, r3, #16
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00a      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002786:	4b76      	ldr	r3, [pc, #472]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002794:	4972      	ldr	r1, [pc, #456]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0320 	and.w	r3, r3, #32
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00a      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027a8:	4b6d      	ldr	r3, [pc, #436]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b6:	496a      	ldr	r1, [pc, #424]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00a      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027ca:	4b65      	ldr	r3, [pc, #404]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d8:	4961      	ldr	r1, [pc, #388]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027ec:	4b5c      	ldr	r3, [pc, #368]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027fa:	4959      	ldr	r1, [pc, #356]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00a      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800280e:	4b54      	ldr	r3, [pc, #336]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002814:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800281c:	4950      	ldr	r1, [pc, #320]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00a      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002830:	4b4b      	ldr	r3, [pc, #300]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002836:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283e:	4948      	ldr	r1, [pc, #288]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002852:	4b43      	ldr	r3, [pc, #268]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002858:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002860:	493f      	ldr	r1, [pc, #252]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d028      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002874:	4b3a      	ldr	r3, [pc, #232]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002882:	4937      	ldr	r1, [pc, #220]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800288e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002892:	d106      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002894:	4b32      	ldr	r3, [pc, #200]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4a31      	ldr	r2, [pc, #196]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800289a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800289e:	60d3      	str	r3, [r2, #12]
 80028a0:	e011      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028aa:	d10c      	bne.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3304      	adds	r3, #4
 80028b0:	2101      	movs	r1, #1
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f8c8 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 80028b8:	4603      	mov	r3, r0
 80028ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80028bc:	7cfb      	ldrb	r3, [r7, #19]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80028c2:	7cfb      	ldrb	r3, [r7, #19]
 80028c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d028      	beq.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028d2:	4b23      	ldr	r3, [pc, #140]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e0:	491f      	ldr	r1, [pc, #124]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028f0:	d106      	bne.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028f2:	4b1b      	ldr	r3, [pc, #108]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	4a1a      	ldr	r2, [pc, #104]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028fc:	60d3      	str	r3, [r2, #12]
 80028fe:	e011      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002904:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002908:	d10c      	bne.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3304      	adds	r3, #4
 800290e:	2101      	movs	r1, #1
 8002910:	4618      	mov	r0, r3
 8002912:	f000 f899 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 8002916:	4603      	mov	r3, r0
 8002918:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800291a:	7cfb      	ldrb	r3, [r7, #19]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002920:	7cfb      	ldrb	r3, [r7, #19]
 8002922:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d02b      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002936:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800293e:	4908      	ldr	r1, [pc, #32]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002940:	4313      	orrs	r3, r2
 8002942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800294a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800294e:	d109      	bne.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4a02      	ldr	r2, [pc, #8]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002956:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800295a:	60d3      	str	r3, [r2, #12]
 800295c:	e014      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800295e:	bf00      	nop
 8002960:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002968:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800296c:	d10c      	bne.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	3304      	adds	r3, #4
 8002972:	2101      	movs	r1, #1
 8002974:	4618      	mov	r0, r3
 8002976:	f000 f867 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 800297a:	4603      	mov	r3, r0
 800297c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800297e:	7cfb      	ldrb	r3, [r7, #19]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002984:	7cfb      	ldrb	r3, [r7, #19]
 8002986:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d02f      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002994:	4b2b      	ldr	r3, [pc, #172]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029a2:	4928      	ldr	r1, [pc, #160]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029b2:	d10d      	bne.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3304      	adds	r3, #4
 80029b8:	2102      	movs	r1, #2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f844 	bl	8002a48 <RCCEx_PLLSAI1_Config>
 80029c0:	4603      	mov	r3, r0
 80029c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029c4:	7cfb      	ldrb	r3, [r7, #19]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d014      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80029ca:	7cfb      	ldrb	r3, [r7, #19]
 80029cc:	74bb      	strb	r3, [r7, #18]
 80029ce:	e011      	b.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029d8:	d10c      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3320      	adds	r3, #32
 80029de:	2102      	movs	r1, #2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f000 f921 	bl	8002c28 <RCCEx_PLLSAI2_Config>
 80029e6:	4603      	mov	r3, r0
 80029e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029ea:	7cfb      	ldrb	r3, [r7, #19]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80029f0:	7cfb      	ldrb	r3, [r7, #19]
 80029f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00a      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a06:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a0e:	490d      	ldr	r1, [pc, #52]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00b      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a22:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a32:	4904      	ldr	r1, [pc, #16]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a3a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40021000 	.word	0x40021000

08002a48 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a56:	4b73      	ldr	r3, [pc, #460]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d018      	beq.n	8002a94 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a62:	4b70      	ldr	r3, [pc, #448]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0203 	and.w	r2, r3, #3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d10d      	bne.n	8002a8e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
       ||
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d009      	beq.n	8002a8e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a7a:	4b6a      	ldr	r3, [pc, #424]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	091b      	lsrs	r3, r3, #4
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	1c5a      	adds	r2, r3, #1
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
       ||
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d044      	beq.n	8002b18 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	73fb      	strb	r3, [r7, #15]
 8002a92:	e041      	b.n	8002b18 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d00c      	beq.n	8002ab6 <RCCEx_PLLSAI1_Config+0x6e>
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	d013      	beq.n	8002ac8 <RCCEx_PLLSAI1_Config+0x80>
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d120      	bne.n	8002ae6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002aa4:	4b5f      	ldr	r3, [pc, #380]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d11d      	bne.n	8002aec <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ab4:	e01a      	b.n	8002aec <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ab6:	4b5b      	ldr	r3, [pc, #364]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d116      	bne.n	8002af0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac6:	e013      	b.n	8002af0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ac8:	4b56      	ldr	r3, [pc, #344]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10f      	bne.n	8002af4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ad4:	4b53      	ldr	r3, [pc, #332]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d109      	bne.n	8002af4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ae4:	e006      	b.n	8002af4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
      break;
 8002aea:	e004      	b.n	8002af6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002aec:	bf00      	nop
 8002aee:	e002      	b.n	8002af6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002af0:	bf00      	nop
 8002af2:	e000      	b.n	8002af6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002af4:	bf00      	nop
    }

    if(status == HAL_OK)
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d10d      	bne.n	8002b18 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002afc:	4b49      	ldr	r3, [pc, #292]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6819      	ldr	r1, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	430b      	orrs	r3, r1
 8002b12:	4944      	ldr	r1, [pc, #272]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d17d      	bne.n	8002c1a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b1e:	4b41      	ldr	r3, [pc, #260]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a40      	ldr	r2, [pc, #256]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b2a:	f7fd fbb5 	bl	8000298 <HAL_GetTick>
 8002b2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b30:	e009      	b.n	8002b46 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b32:	f7fd fbb1 	bl	8000298 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d902      	bls.n	8002b46 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	73fb      	strb	r3, [r7, #15]
        break;
 8002b44:	e005      	b.n	8002b52 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b46:	4b37      	ldr	r3, [pc, #220]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1ef      	bne.n	8002b32 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d160      	bne.n	8002c1a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d111      	bne.n	8002b82 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b5e:	4b31      	ldr	r3, [pc, #196]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6892      	ldr	r2, [r2, #8]
 8002b6e:	0211      	lsls	r1, r2, #8
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	68d2      	ldr	r2, [r2, #12]
 8002b74:	0912      	lsrs	r2, r2, #4
 8002b76:	0452      	lsls	r2, r2, #17
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	492a      	ldr	r1, [pc, #168]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	610b      	str	r3, [r1, #16]
 8002b80:	e027      	b.n	8002bd2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d112      	bne.n	8002bae <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b88:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002b90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6892      	ldr	r2, [r2, #8]
 8002b98:	0211      	lsls	r1, r2, #8
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6912      	ldr	r2, [r2, #16]
 8002b9e:	0852      	lsrs	r2, r2, #1
 8002ba0:	3a01      	subs	r2, #1
 8002ba2:	0552      	lsls	r2, r2, #21
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	491f      	ldr	r1, [pc, #124]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	610b      	str	r3, [r1, #16]
 8002bac:	e011      	b.n	8002bd2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bae:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002bb6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6892      	ldr	r2, [r2, #8]
 8002bbe:	0211      	lsls	r1, r2, #8
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6952      	ldr	r2, [r2, #20]
 8002bc4:	0852      	lsrs	r2, r2, #1
 8002bc6:	3a01      	subs	r2, #1
 8002bc8:	0652      	lsls	r2, r2, #25
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	4915      	ldr	r1, [pc, #84]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002bd2:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a13      	ldr	r2, [pc, #76]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bd8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002bdc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bde:	f7fd fb5b 	bl	8000298 <HAL_GetTick>
 8002be2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002be4:	e009      	b.n	8002bfa <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002be6:	f7fd fb57 	bl	8000298 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d902      	bls.n	8002bfa <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	73fb      	strb	r3, [r7, #15]
          break;
 8002bf8:	e005      	b.n	8002c06 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002bfa:	4b0a      	ldr	r3, [pc, #40]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0ef      	beq.n	8002be6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002c06:	7bfb      	ldrb	r3, [r7, #15]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d106      	bne.n	8002c1a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c0e:	691a      	ldr	r2, [r3, #16]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	4903      	ldr	r1, [pc, #12]	; (8002c24 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000

08002c28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c32:	2300      	movs	r3, #0
 8002c34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c36:	4b68      	ldr	r3, [pc, #416]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d018      	beq.n	8002c74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c42:	4b65      	ldr	r3, [pc, #404]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f003 0203 	and.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d10d      	bne.n	8002c6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
       ||
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d009      	beq.n	8002c6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c5a:	4b5f      	ldr	r3, [pc, #380]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	091b      	lsrs	r3, r3, #4
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	1c5a      	adds	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
       ||
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d044      	beq.n	8002cf8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
 8002c72:	e041      	b.n	8002cf8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d00c      	beq.n	8002c96 <RCCEx_PLLSAI2_Config+0x6e>
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d013      	beq.n	8002ca8 <RCCEx_PLLSAI2_Config+0x80>
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d120      	bne.n	8002cc6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c84:	4b54      	ldr	r3, [pc, #336]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d11d      	bne.n	8002ccc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c94:	e01a      	b.n	8002ccc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c96:	4b50      	ldr	r3, [pc, #320]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d116      	bne.n	8002cd0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ca6:	e013      	b.n	8002cd0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ca8:	4b4b      	ldr	r3, [pc, #300]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10f      	bne.n	8002cd4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cb4:	4b48      	ldr	r3, [pc, #288]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d109      	bne.n	8002cd4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002cc4:	e006      	b.n	8002cd4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8002cca:	e004      	b.n	8002cd6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002ccc:	bf00      	nop
 8002cce:	e002      	b.n	8002cd6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002cd0:	bf00      	nop
 8002cd2:	e000      	b.n	8002cd6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002cd4:	bf00      	nop
    }

    if(status == HAL_OK)
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10d      	bne.n	8002cf8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cdc:	4b3e      	ldr	r3, [pc, #248]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6819      	ldr	r1, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	3b01      	subs	r3, #1
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	4939      	ldr	r1, [pc, #228]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d167      	bne.n	8002dce <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002cfe:	4b36      	ldr	r3, [pc, #216]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a35      	ldr	r2, [pc, #212]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d0a:	f7fd fac5 	bl	8000298 <HAL_GetTick>
 8002d0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d10:	e009      	b.n	8002d26 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d12:	f7fd fac1 	bl	8000298 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d902      	bls.n	8002d26 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	73fb      	strb	r3, [r7, #15]
        break;
 8002d24:	e005      	b.n	8002d32 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d26:	4b2c      	ldr	r3, [pc, #176]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ef      	bne.n	8002d12 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002d32:	7bfb      	ldrb	r3, [r7, #15]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d14a      	bne.n	8002dce <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d111      	bne.n	8002d62 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d3e:	4b26      	ldr	r3, [pc, #152]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6892      	ldr	r2, [r2, #8]
 8002d4e:	0211      	lsls	r1, r2, #8
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	68d2      	ldr	r2, [r2, #12]
 8002d54:	0912      	lsrs	r2, r2, #4
 8002d56:	0452      	lsls	r2, r2, #17
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	491f      	ldr	r1, [pc, #124]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	614b      	str	r3, [r1, #20]
 8002d60:	e011      	b.n	8002d86 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d62:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d6a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6892      	ldr	r2, [r2, #8]
 8002d72:	0211      	lsls	r1, r2, #8
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6912      	ldr	r2, [r2, #16]
 8002d78:	0852      	lsrs	r2, r2, #1
 8002d7a:	3a01      	subs	r2, #1
 8002d7c:	0652      	lsls	r2, r2, #25
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	4915      	ldr	r1, [pc, #84]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d86:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a13      	ldr	r2, [pc, #76]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d90:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d92:	f7fd fa81 	bl	8000298 <HAL_GetTick>
 8002d96:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d98:	e009      	b.n	8002dae <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d9a:	f7fd fa7d 	bl	8000298 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d902      	bls.n	8002dae <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	73fb      	strb	r3, [r7, #15]
          break;
 8002dac:	e005      	b.n	8002dba <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0ef      	beq.n	8002d9a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d106      	bne.n	8002dce <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dc2:	695a      	ldr	r2, [r3, #20]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	4903      	ldr	r1, [pc, #12]	; (8002dd8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40021000 	.word	0x40021000

08002ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08c      	sub	sp, #48	; 0x30
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002de2:	f7fd f9f1 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002de6:	f000 f873 	bl	8002ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ADC1_Init();
 8002dea:	f000 f8f9 	bl	8002fe0 <MX_ADC1_Init>
  MX_ADC3_Init();
 8002dee:	f000 f96d 	bl	80030cc <MX_ADC3_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	float VREF_Ratio;

	HAL_ADC_Start(&hadc1);
 8002df2:	4832      	ldr	r0, [pc, #200]	; (8002ebc <main+0xe0>)
 8002df4:	f7fd fd94 	bl	8000920 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 10000) == HAL_OK) {
 8002df8:	f242 7110 	movw	r1, #10000	; 0x2710
 8002dfc:	482f      	ldr	r0, [pc, #188]	; (8002ebc <main+0xe0>)
 8002dfe:	f7fd fe49 	bl	8000a94 <HAL_ADC_PollForConversion>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d115      	bne.n	8002e34 <main+0x58>
		refVoltage = HAL_ADC_GetValue(&hadc1);
 8002e08:	482c      	ldr	r0, [pc, #176]	; (8002ebc <main+0xe0>)
 8002e0a:	f7fd ff13 	bl	8000c34 <HAL_ADC_GetValue>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	857b      	strh	r3, [r7, #42]	; 0x2a
		int32_t VREFINT_CAL = (int32_t) *((uint16_t*) (0x1FFF75AAUL));
 8002e12:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <main+0xe4>)
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
		VREF_Ratio = (float) VREFINT_CAL / ((float) refVoltage);
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	ee07 3a90 	vmov	s15, r3
 8002e1e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e22:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002e24:	ee07 3a90 	vmov	s15, r3
 8002e28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e30:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	}

	HAL_ADC_Start(&hadc3);
 8002e34:	4823      	ldr	r0, [pc, #140]	; (8002ec4 <main+0xe8>)
 8002e36:	f7fd fd73 	bl	8000920 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc3, 10000) == HAL_OK) {
 8002e3a:	f242 7110 	movw	r1, #10000	; 0x2710
 8002e3e:	4821      	ldr	r0, [pc, #132]	; (8002ec4 <main+0xe8>)
 8002e40:	f7fd fe28 	bl	8000a94 <HAL_ADC_PollForConversion>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1d3      	bne.n	8002df2 <main+0x16>
		tempVoltage = HAL_ADC_GetValue(&hadc3);
 8002e4a:	481e      	ldr	r0, [pc, #120]	; (8002ec4 <main+0xe8>)
 8002e4c:	f7fd fef2 	bl	8000c34 <HAL_ADC_GetValue>
 8002e50:	4603      	mov	r3, r0
 8002e52:	847b      	strh	r3, [r7, #34]	; 0x22

		int32_t TS_CAL2 = (int32_t) *((uint16_t*) (0x1FFF75CAUL));
 8002e54:	4b1c      	ldr	r3, [pc, #112]	; (8002ec8 <main+0xec>)
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	61fb      	str	r3, [r7, #28]
		int32_t TS_CAL1 = (int32_t) *((uint16_t*) (0x1FFF75A8UL));
 8002e5a:	4b1c      	ldr	r3, [pc, #112]	; (8002ecc <main+0xf0>)
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	61bb      	str	r3, [r7, #24]

		int32_t castedTempVoltage = (int32_t) tempVoltage;
 8002e60:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e62:	617b      	str	r3, [r7, #20]
		int32_t diff = castedTempVoltage - TS_CAL1;
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	613b      	str	r3, [r7, #16]
		int32_t numerator = 110 - 30;
 8002e6c:	2350      	movs	r3, #80	; 0x50
 8002e6e:	60fb      	str	r3, [r7, #12]
		int32_t denominator = TS_CAL2 - TS_CAL1;
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	60bb      	str	r3, [r7, #8]
		float scalar = ((float) numerator) / (VREF_Ratio * ((float) denominator));
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	ee07 3a90 	vmov	s15, r3
 8002e7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	ee07 3a90 	vmov	s15, r3
 8002e88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e8c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002e90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e98:	edc7 7a01 	vstr	s15, [r7, #4]

		// TODO: scale calibrated according to Vref
		// tempCelsius = ((TS_CAL2_TEMP - TS_CAL1_TEMP) / (TS_CAL2 - TS_CAL1)) * (TS_DATA - TS_CAL1) + 30
		tempCelsius = scalar * (diff) + 30;
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ea6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eae:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002eb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002eb6:	edc7 7a00 	vstr	s15, [r7]
  {
 8002eba:	e79a      	b.n	8002df2 <main+0x16>
 8002ebc:	20000030 	.word	0x20000030
 8002ec0:	1fff75aa 	.word	0x1fff75aa
 8002ec4:	20000094 	.word	0x20000094
 8002ec8:	1fff75ca 	.word	0x1fff75ca
 8002ecc:	1fff75a8 	.word	0x1fff75a8

08002ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b0b8      	sub	sp, #224	; 0xe0
 8002ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ed6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002eda:	2244      	movs	r2, #68	; 0x44
 8002edc:	2100      	movs	r1, #0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 fa7e 	bl	80033e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ee4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ef4:	463b      	mov	r3, r7
 8002ef6:	2288      	movs	r2, #136	; 0x88
 8002ef8:	2100      	movs	r1, #0
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 fa70 	bl	80033e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002f00:	2310      	movs	r3, #16
 8002f02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002f06:	2301      	movs	r3, #1
 8002f08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002f12:	2360      	movs	r3, #96	; 0x60
 8002f14:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002f2a:	2328      	movs	r3, #40	; 0x28
 8002f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002f30:	2307      	movs	r3, #7
 8002f32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f36:	2302      	movs	r3, #2
 8002f38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe fce6 	bl	8001918 <HAL_RCC_OscConfig>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002f52:	f000 f91f 	bl	8003194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f56:	230f      	movs	r3, #15
 8002f58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f62:	2300      	movs	r3, #0
 8002f64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f74:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002f78:	2104      	movs	r1, #4
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff f8b2 	bl	80020e4 <HAL_RCC_ClockConfig>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002f86:	f000 f905 	bl	8003194 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002f8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f8e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002f90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002f94:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002f96:	2301      	movs	r3, #1
 8002f98:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002f9e:	2318      	movs	r3, #24
 8002fa0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002fa2:	2307      	movs	r3, #7
 8002fa4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002faa:	2302      	movs	r3, #2
 8002fac:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002fae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fb2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff fa60 	bl	800247c <HAL_RCCEx_PeriphCLKConfig>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8002fc2:	f000 f8e7 	bl	8003194 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002fc6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002fca:	f7fe fc4f 	bl	800186c <HAL_PWREx_ControlVoltageScaling>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8002fd4:	f000 f8de 	bl	8003194 <Error_Handler>
  }
}
 8002fd8:	bf00      	nop
 8002fda:	37e0      	adds	r7, #224	; 0xe0
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08a      	sub	sp, #40	; 0x28
 8002fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002fe6:	f107 031c 	add.w	r3, r7, #28
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	605a      	str	r2, [r3, #4]
 8002ff0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	611a      	str	r2, [r3, #16]
 8003000:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003002:	4b2f      	ldr	r3, [pc, #188]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003004:	4a2f      	ldr	r2, [pc, #188]	; (80030c4 <MX_ADC1_Init+0xe4>)
 8003006:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003008:	4b2d      	ldr	r3, [pc, #180]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800300a:	2200      	movs	r2, #0
 800300c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800300e:	4b2c      	ldr	r3, [pc, #176]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003014:	4b2a      	ldr	r3, [pc, #168]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003016:	2200      	movs	r2, #0
 8003018:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800301c:	2200      	movs	r2, #0
 800301e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003020:	4b27      	ldr	r3, [pc, #156]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003022:	2204      	movs	r2, #4
 8003024:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003026:	4b26      	ldr	r3, [pc, #152]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003028:	2200      	movs	r2, #0
 800302a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800302c:	4b24      	ldr	r3, [pc, #144]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800302e:	2200      	movs	r2, #0
 8003030:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003032:	4b23      	ldr	r3, [pc, #140]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003034:	2201      	movs	r2, #1
 8003036:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003038:	4b21      	ldr	r3, [pc, #132]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003040:	4b1f      	ldr	r3, [pc, #124]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003042:	2200      	movs	r2, #0
 8003044:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003046:	4b1e      	ldr	r3, [pc, #120]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003048:	2200      	movs	r2, #0
 800304a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800304c:	4b1c      	ldr	r3, [pc, #112]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003054:	4b1a      	ldr	r3, [pc, #104]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003056:	2200      	movs	r2, #0
 8003058:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800305a:	4b19      	ldr	r3, [pc, #100]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003062:	4817      	ldr	r0, [pc, #92]	; (80030c0 <MX_ADC1_Init+0xe0>)
 8003064:	f7fd fb08 	bl	8000678 <HAL_ADC_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800306e:	f000 f891 	bl	8003194 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003076:	f107 031c 	add.w	r3, r7, #28
 800307a:	4619      	mov	r1, r3
 800307c:	4810      	ldr	r0, [pc, #64]	; (80030c0 <MX_ADC1_Init+0xe0>)
 800307e:	f7fe fa55 	bl	800152c <HAL_ADCEx_MultiModeConfigChannel>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003088:	f000 f884 	bl	8003194 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800308c:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <MX_ADC1_Init+0xe8>)
 800308e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003090:	2306      	movs	r3, #6
 8003092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8003094:	2301      	movs	r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003098:	237f      	movs	r3, #127	; 0x7f
 800309a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800309c:	2304      	movs	r3, #4
 800309e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	4619      	mov	r1, r3
 80030a8:	4805      	ldr	r0, [pc, #20]	; (80030c0 <MX_ADC1_Init+0xe0>)
 80030aa:	f7fd fdd1 	bl	8000c50 <HAL_ADC_ConfigChannel>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80030b4:	f000 f86e 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80030b8:	bf00      	nop
 80030ba:	3728      	adds	r7, #40	; 0x28
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20000030 	.word	0x20000030
 80030c4:	50040000 	.word	0x50040000
 80030c8:	80000001 	.word	0x80000001

080030cc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80030d2:	463b      	mov	r3, r7
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	611a      	str	r2, [r3, #16]
 80030e0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 80030e2:	4b29      	ldr	r3, [pc, #164]	; (8003188 <MX_ADC3_Init+0xbc>)
 80030e4:	4a29      	ldr	r2, [pc, #164]	; (800318c <MX_ADC3_Init+0xc0>)
 80030e6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80030e8:	4b27      	ldr	r3, [pc, #156]	; (8003188 <MX_ADC3_Init+0xbc>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80030ee:	4b26      	ldr	r3, [pc, #152]	; (8003188 <MX_ADC3_Init+0xbc>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80030f4:	4b24      	ldr	r3, [pc, #144]	; (8003188 <MX_ADC3_Init+0xbc>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80030fa:	4b23      	ldr	r3, [pc, #140]	; (8003188 <MX_ADC3_Init+0xbc>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003100:	4b21      	ldr	r3, [pc, #132]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003102:	2204      	movs	r2, #4
 8003104:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003106:	4b20      	ldr	r3, [pc, #128]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003108:	2200      	movs	r2, #0
 800310a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800310c:	4b1e      	ldr	r3, [pc, #120]	; (8003188 <MX_ADC3_Init+0xbc>)
 800310e:	2200      	movs	r2, #0
 8003110:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8003112:	4b1d      	ldr	r3, [pc, #116]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003114:	2201      	movs	r2, #1
 8003116:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003118:	4b1b      	ldr	r3, [pc, #108]	; (8003188 <MX_ADC3_Init+0xbc>)
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003120:	4b19      	ldr	r3, [pc, #100]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003122:	2200      	movs	r2, #0
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003126:	4b18      	ldr	r3, [pc, #96]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003128:	2200      	movs	r2, #0
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800312c:	4b16      	ldr	r3, [pc, #88]	; (8003188 <MX_ADC3_Init+0xbc>)
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003134:	4b14      	ldr	r3, [pc, #80]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003136:	2200      	movs	r2, #0
 8003138:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800313a:	4b13      	ldr	r3, [pc, #76]	; (8003188 <MX_ADC3_Init+0xbc>)
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003142:	4811      	ldr	r0, [pc, #68]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003144:	f7fd fa98 	bl	8000678 <HAL_ADC_Init>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 800314e:	f000 f821 	bl	8003194 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8003152:	4b0f      	ldr	r3, [pc, #60]	; (8003190 <MX_ADC3_Init+0xc4>)
 8003154:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003156:	2306      	movs	r3, #6
 8003158:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800315a:	2301      	movs	r3, #1
 800315c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800315e:	237f      	movs	r3, #127	; 0x7f
 8003160:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003162:	2304      	movs	r3, #4
 8003164:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800316a:	463b      	mov	r3, r7
 800316c:	4619      	mov	r1, r3
 800316e:	4806      	ldr	r0, [pc, #24]	; (8003188 <MX_ADC3_Init+0xbc>)
 8003170:	f7fd fd6e 	bl	8000c50 <HAL_ADC_ConfigChannel>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 800317a:	f000 f80b 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800317e:	bf00      	nop
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20000094 	.word	0x20000094
 800318c:	50040200 	.word	0x50040200
 8003190:	c7520000 	.word	0xc7520000

08003194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <HAL_MspInit+0x44>)
 80031ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ae:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <HAL_MspInit+0x44>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6613      	str	r3, [r2, #96]	; 0x60
 80031b6:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <HAL_MspInit+0x44>)
 80031b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	607b      	str	r3, [r7, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <HAL_MspInit+0x44>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c6:	4a08      	ldr	r2, [pc, #32]	; (80031e8 <HAL_MspInit+0x44>)
 80031c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031cc:	6593      	str	r3, [r2, #88]	; 0x58
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <HAL_MspInit+0x44>)
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d6:	603b      	str	r3, [r7, #0]
 80031d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	40021000 	.word	0x40021000

080031ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1c      	ldr	r2, [pc, #112]	; (800326c <HAL_ADC_MspInit+0x80>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d115      	bne.n	800322a <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80031fe:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <HAL_ADC_MspInit+0x84>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	4a1a      	ldr	r2, [pc, #104]	; (8003270 <HAL_ADC_MspInit+0x84>)
 8003206:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8003208:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_ADC_MspInit+0x84>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d126      	bne.n	800325e <HAL_ADC_MspInit+0x72>
      __HAL_RCC_ADC_CLK_ENABLE();
 8003210:	4b18      	ldr	r3, [pc, #96]	; (8003274 <HAL_ADC_MspInit+0x88>)
 8003212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003214:	4a17      	ldr	r2, [pc, #92]	; (8003274 <HAL_ADC_MspInit+0x88>)
 8003216:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800321a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <HAL_ADC_MspInit+0x88>)
 800321e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003220:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003228:	e019      	b.n	800325e <HAL_ADC_MspInit+0x72>
  else if(hadc->Instance==ADC3)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a12      	ldr	r2, [pc, #72]	; (8003278 <HAL_ADC_MspInit+0x8c>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d114      	bne.n	800325e <HAL_ADC_MspInit+0x72>
    HAL_RCC_ADC_CLK_ENABLED++;
 8003234:	4b0e      	ldr	r3, [pc, #56]	; (8003270 <HAL_ADC_MspInit+0x84>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	3301      	adds	r3, #1
 800323a:	4a0d      	ldr	r2, [pc, #52]	; (8003270 <HAL_ADC_MspInit+0x84>)
 800323c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <HAL_ADC_MspInit+0x84>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d10b      	bne.n	800325e <HAL_ADC_MspInit+0x72>
      __HAL_RCC_ADC_CLK_ENABLE();
 8003246:	4b0b      	ldr	r3, [pc, #44]	; (8003274 <HAL_ADC_MspInit+0x88>)
 8003248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324a:	4a0a      	ldr	r2, [pc, #40]	; (8003274 <HAL_ADC_MspInit+0x88>)
 800324c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003252:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_ADC_MspInit+0x88>)
 8003254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003256:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	50040000 	.word	0x50040000
 8003270:	20000028 	.word	0x20000028
 8003274:	40021000 	.word	0x40021000
 8003278:	50040200 	.word	0x50040200

0800327c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800328a:	b480      	push	{r7}
 800328c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800328e:	e7fe      	b.n	800328e <HardFault_Handler+0x4>

08003290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003294:	e7fe      	b.n	8003294 <MemManage_Handler+0x4>

08003296 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003296:	b480      	push	{r7}
 8003298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800329a:	e7fe      	b.n	800329a <BusFault_Handler+0x4>

0800329c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032a0:	e7fe      	b.n	80032a0 <UsageFault_Handler+0x4>

080032a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032a2:	b480      	push	{r7}
 80032a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032a6:	bf00      	nop
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032b4:	bf00      	nop
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032be:	b480      	push	{r7}
 80032c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032d0:	f7fc ffce 	bl	8000270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032d4:	bf00      	nop
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032dc:	4b17      	ldr	r3, [pc, #92]	; (800333c <SystemInit+0x64>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e2:	4a16      	ldr	r2, [pc, #88]	; (800333c <SystemInit+0x64>)
 80032e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80032ec:	4b14      	ldr	r3, [pc, #80]	; (8003340 <SystemInit+0x68>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a13      	ldr	r2, [pc, #76]	; (8003340 <SystemInit+0x68>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <SystemInit+0x68>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80032fe:	4b10      	ldr	r3, [pc, #64]	; (8003340 <SystemInit+0x68>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a0f      	ldr	r2, [pc, #60]	; (8003340 <SystemInit+0x68>)
 8003304:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003308:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800330c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800330e:	4b0c      	ldr	r3, [pc, #48]	; (8003340 <SystemInit+0x68>)
 8003310:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003314:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003316:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <SystemInit+0x68>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a09      	ldr	r2, [pc, #36]	; (8003340 <SystemInit+0x68>)
 800331c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003320:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003322:	4b07      	ldr	r3, [pc, #28]	; (8003340 <SystemInit+0x68>)
 8003324:	2200      	movs	r2, #0
 8003326:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <SystemInit+0x64>)
 800332a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800332e:	609a      	str	r2, [r3, #8]
#endif
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	e000ed00 	.word	0xe000ed00
 8003340:	40021000 	.word	0x40021000

08003344 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003344:	f8df d034 	ldr.w	sp, [pc, #52]	; 800337c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003348:	f7ff ffc6 	bl	80032d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800334c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800334e:	e003      	b.n	8003358 <LoopCopyDataInit>

08003350 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003352:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003354:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003356:	3104      	adds	r1, #4

08003358 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003358:	480a      	ldr	r0, [pc, #40]	; (8003384 <LoopForever+0xa>)
	ldr	r3, =_edata
 800335a:	4b0b      	ldr	r3, [pc, #44]	; (8003388 <LoopForever+0xe>)
	adds	r2, r0, r1
 800335c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800335e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003360:	d3f6      	bcc.n	8003350 <CopyDataInit>
	ldr	r2, =_sbss
 8003362:	4a0a      	ldr	r2, [pc, #40]	; (800338c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003364:	e002      	b.n	800336c <LoopFillZerobss>

08003366 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003366:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003368:	f842 3b04 	str.w	r3, [r2], #4

0800336c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800336c:	4b08      	ldr	r3, [pc, #32]	; (8003390 <LoopForever+0x16>)
	cmp	r2, r3
 800336e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003370:	d3f9      	bcc.n	8003366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003372:	f000 f811 	bl	8003398 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003376:	f7ff fd31 	bl	8002ddc <main>

0800337a <LoopForever>:

LoopForever:
    b LoopForever
 800337a:	e7fe      	b.n	800337a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800337c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003380:	08003450 	.word	0x08003450
	ldr	r0, =_sdata
 8003384:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003388:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800338c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8003390:	200000f8 	.word	0x200000f8

08003394 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003394:	e7fe      	b.n	8003394 <ADC1_2_IRQHandler>
	...

08003398 <__libc_init_array>:
 8003398:	b570      	push	{r4, r5, r6, lr}
 800339a:	4e0d      	ldr	r6, [pc, #52]	; (80033d0 <__libc_init_array+0x38>)
 800339c:	4c0d      	ldr	r4, [pc, #52]	; (80033d4 <__libc_init_array+0x3c>)
 800339e:	1ba4      	subs	r4, r4, r6
 80033a0:	10a4      	asrs	r4, r4, #2
 80033a2:	2500      	movs	r5, #0
 80033a4:	42a5      	cmp	r5, r4
 80033a6:	d109      	bne.n	80033bc <__libc_init_array+0x24>
 80033a8:	4e0b      	ldr	r6, [pc, #44]	; (80033d8 <__libc_init_array+0x40>)
 80033aa:	4c0c      	ldr	r4, [pc, #48]	; (80033dc <__libc_init_array+0x44>)
 80033ac:	f000 f820 	bl	80033f0 <_init>
 80033b0:	1ba4      	subs	r4, r4, r6
 80033b2:	10a4      	asrs	r4, r4, #2
 80033b4:	2500      	movs	r5, #0
 80033b6:	42a5      	cmp	r5, r4
 80033b8:	d105      	bne.n	80033c6 <__libc_init_array+0x2e>
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033c0:	4798      	blx	r3
 80033c2:	3501      	adds	r5, #1
 80033c4:	e7ee      	b.n	80033a4 <__libc_init_array+0xc>
 80033c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033ca:	4798      	blx	r3
 80033cc:	3501      	adds	r5, #1
 80033ce:	e7f2      	b.n	80033b6 <__libc_init_array+0x1e>
 80033d0:	08003448 	.word	0x08003448
 80033d4:	08003448 	.word	0x08003448
 80033d8:	08003448 	.word	0x08003448
 80033dc:	0800344c 	.word	0x0800344c

080033e0 <memset>:
 80033e0:	4402      	add	r2, r0
 80033e2:	4603      	mov	r3, r0
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d100      	bne.n	80033ea <memset+0xa>
 80033e8:	4770      	bx	lr
 80033ea:	f803 1b01 	strb.w	r1, [r3], #1
 80033ee:	e7f9      	b.n	80033e4 <memset+0x4>

080033f0 <_init>:
 80033f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f2:	bf00      	nop
 80033f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033f6:	bc08      	pop	{r3}
 80033f8:	469e      	mov	lr, r3
 80033fa:	4770      	bx	lr

080033fc <_fini>:
 80033fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033fe:	bf00      	nop
 8003400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003402:	bc08      	pop	{r3}
 8003404:	469e      	mov	lr, r3
 8003406:	4770      	bx	lr
