Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 17 17:10:04 2022
| Host         : DESKTOP-7ILI8OM running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file chip_top_control_sets_placed.rpt
| Design       : chip_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   933 |
|    Minimum number of control sets                        |   878 |
|    Addition due to synthesis replication                 |    55 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2356 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   933 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |   130 |
| >= 6 to < 8        |    75 |
| >= 8 to < 10       |   184 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     9 |
| >= 16              |   473 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5006 |         1609 |
| No           | No                    | Yes                    |             288 |           89 |
| No           | Yes                   | No                     |            1984 |          744 |
| Yes          | No                    | No                     |           11377 |         4120 |
| Yes          | No                    | Yes                    |             214 |           55 |
| Yes          | Yes                   | No                     |            4119 |         1680 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                        |                1 |              1 |         1.00 |
| ~clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1                                      | dut/fbus/coupler_from_port_named_slave_port_axi4/buffer/Queue_1/_T_1_reg_2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/_T_592                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              2 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              2 |         2.00 |
| ~JtagTunnel/jtag_tunnel_TCK                                 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              2 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              2 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              2 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                            |                1 |              3 |         3.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/dmactiveSync_reset                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                            |                1 |              3 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_2[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                      | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                        | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/entering_normalCase                                                                                                                                                                                                  | dut/tile/fpuOpt/fpiu/SR[0]                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                   | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                      | dut/tile/fpuOpt/sfma/in_in1[31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                  |                3 |              4 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                  |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                 |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                     |                3 |              4 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg[0]                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                     | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg[0]                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                 | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                                                               | dut/tile/frontend/i___532_n_0                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]_0[0]                                                                                                                                                           | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0[0]                                                                                                                                                    | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                   | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                         |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                   | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                               |                4 |              4 |         1.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                        | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                          | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_2_n_0                                                                                                                 | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                            | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mstatus_tsr                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_4/_T_sink_reg_0_1_0_0_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/_T_1_reg_4[0]                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                            | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                       |                3 |              4 |         1.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_control_tmatch                                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                  |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                  |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/buffer/Queue_1/_T_1_reg_1[0]                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/_T_1_reg_0                                                                                                                                                                                                                               | dut/cbus/coupler_to_plic/fragmenter/Repeater/full_reg_1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/s2_req_size                                                                                                                                                                                                                                | dut/tile/buffer/Queue_1/s2_req_cmd[4]_i_3_0                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              5 |         1.67 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                     | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                               |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/_T_83                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/wb_ctrl_toint_reg[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/_T_158                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |              5 |         1.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/_T_31                                                                                                                                                                                                                                 | dut/tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/_T_31_reg                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                3 |              5 |         1.67 |
|  debug_1/dmInner/dmInner_clock                              |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
| ~JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/q_reg_3[0]                                                                                                                                                                                           | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/q_reg_1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                        |                1 |              5 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_ra_1[4]_i_4_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_reg_ctrl_ren2_i_2_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/count[5]_i_1_n_0                                                                                                                                                                                                                             | dut/tile/core/_T_448                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irChain_io_chainIn_shift                                                                                                                                                                             | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irChain_io_chainIn_capture                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_control_tmatch                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                |                4 |              5 |         1.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                  |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmInner/goAbstract                                                                                                                                                                                                                         | dut/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmInner/goAbstract                                                                                                                                                                                                                         | dut/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rstdiv0_sync_r1_reg_rep__11                                                                                                                                                     |                3 |              5 |         1.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/tile/core/ibuf/fq_reset                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                  |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                         | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                              |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                        |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mie                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/r_btb_update_valid                                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/id_reg_fence_reg                                                                                                                                                                                                                          | dut/tile/frontend/fq/SR[0]                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tag_array/tag_array_0_ext/reg_RW0_ren0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                 |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                                                   |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                      |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/_T_158                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                                                                 | dut/tile/dcache/probe_bits_address[5]_i_1_n_0                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/p_11_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/_T_11                                                                                                                                                                                                                                          | dut/tile/dcache/s2_want_victimize                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/_T_83                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/p_11_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/E[0]                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/out_xbar/E[0]                                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/btb_io_resp_valid                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                        | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                        | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                         | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_debug/fragmenter/Repeater/E[0]                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSource/ready_reg/reg_0/_T                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_1[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  JtagTunnel/jtag_tunnel_TCK                                 |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_9[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_4[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/_T_126                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/_T_2000                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                                                    |                5 |              7 |         1.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/_T_879                                                                                                                                                                                                                                     | dut/tile/dcache/tlb/s1_valid_reg_1                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/value_reg[5][0]                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmInner/goAbstract                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                            |                2 |              7 |         3.50 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                       | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_6[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  JtagTunnel/TCK                                             | JtagTunnel/shiftreg_cnt[6]_i_2_n_0                                                                                                                                                                                                                             | JtagTunnel/clear                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/_T_448                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_4[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_8[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_7[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/xact_aw_cnt[6]_i_1__0_n_0                                                                                                                                                                                                 | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  JtagTunnel/jtag_tunnel_TCK                                 |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/_T_2000                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_7[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_4[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_8[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_9[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_6[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_5[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
| ~JtagTunnel/TCK                                             |                                                                                                                                                                                                                                                                | JtagTunnel/clear                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_3[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                           | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                            |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_2[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_11[0]                                                                                                                                                                                               | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_10[0]                                                                                                                                                                                               | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_8[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__3_5[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__3_4[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                     | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__3_3[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/resetting                                                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__3_2[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__3_1[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_9[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_1[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_7[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_6[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_5[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/_T_81                                                                                                                                                                                                                                             | dut/tile/core/wb_reg_mem_size_reg[0]_2[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_4[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_3[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/wbInfo_2_pipeid[1]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__0_2[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                         |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_1[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_3[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_21[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_10[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_20[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_2[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_19[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_4[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_18[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_17[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_16[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_15[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_14[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_13[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_12[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_11[0]                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_4[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep_1[0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_9[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_8[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                7 |              8 |         1.14 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_7[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_6[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_5[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                1 |              8 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_3[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_2[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                7 |              8 |         1.14 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_11[0]                                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_10[0]                                                                                                                                                                                                   | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_1[0]                                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_9[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_8[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_7[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_6[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                7 |              8 |         1.14 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]_5[0]                                                                                                                                                                                    | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[3]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[4]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[5]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[6]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[7]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                         |                1 |              8 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[0]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[1]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[2]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[3]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[4]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[5]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[6]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/E[7]                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |              8 |         1.60 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                               |                5 |              8 |         1.60 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/p_5_in                                                                                                                                                                                                                       | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_data_vec                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_r_cnt[7]_i_1_n_0                                                                                                                                                                                                        | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_aw_cnt[8]_i_1_n_0                                                                                                                                                                                                       | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                  |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                  |                1 |              8 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/xact_r_cnt[7]_i_1__0_n_0                                                                                                                                                                                                  | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                  |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/p_5_in                                                                                                                                                                                                                    | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                  |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_1[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                      |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                  |                1 |              8 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                  |                1 |              8 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                  |                1 |              8 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                  |                3 |              8 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[2]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__5_16[0]                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_3[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_4[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/sync_0_reg[36]_0[0]                                                                                                                                                                                              | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__5_17[0]                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/tile/dcache/SR[0]                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_5[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                            | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_2[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__5_18[0]                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__5_15[0]                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__5_14[0]                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_8[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_7[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/full_reg_rep__4_6[0]                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                            | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  debug_1/dmInner/dmInner_clock                              | dut/cbus/coupler_to_debug/fragmenter/Repeater/sync_0_reg[36][0]                                                                                                                                                                                                | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/buffer/Queue_1/E[0]                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/error/a/E[0]                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/system_bus_xbar/_T_8                                                                                                                                                                                                                                  | dut/cbus/atomics/_T_905[8]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/entering_normalCase                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |              9 |         1.12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_reg_1                                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/xact_b_cnt[8]_i_1__0_n_0                                                                                                                                                                                                  | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  JtagTunnel/TCK                                             |                                                                                                                                                                                                                                                                | JtagTunnel/clear                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/nasti_w_cnt[8]_i_1_n_0                                                                                                                                                                                                       | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_medeleg                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                    |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                    |                2 |              9 |         4.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                   | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                               |                7 |              9 |         1.29 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ex_ctrl_mem_cmd_reg[3]_1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |              9 |         1.29 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/out_xbar/_T_opcode__T_10_en                                                                                                                                                                                                                           | dut/cbus/out_xbar/SR[0]                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/cbus/atomics/_T_802[8]_i_1_n_0                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_b_cnt[8]_i_1_n_0                                                                                                                                                                                                        | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                2 |              9 |         4.50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/nasti_w_cnt[8]_i_1__0_n_0                                                                                                                                                                                                 | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/_T_493_2_reg                                                                                                                                                                                                                             | dut/cbus/buffer/Queue/SR[0]                                                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_misa                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                8 |             10 |         1.25 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/xact_data_vec                                                                                                                                                                                                             | mmio/spi_inst/bridge_inst_SPI/reader/xact_data_vec[0][31]_i_1_n_0                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_3/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/bh/TLBroadcastTracker_3/o_data/_T_659_reg[0]_0                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                 | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                2 |             10 |         5.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                         |                3 |             10 |         3.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                         |                2 |             10 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                2 |             10 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                        |                3 |             10 |         3.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_2/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/bh/TLBroadcastTracker_2/o_data/_T_659_reg[0]_1                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_1/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/bh/TLBroadcastTracker_1/o_data/_T_659_reg[0]_0                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker/o_data/_T_659_reg[0]                                                                                                                                                                                                                 | dut/bh/TLBroadcastTracker/o_data/_T_659_reg[0]_0                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_0                                                                                                                                                                                            | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/q_reg_0                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/E[0]                                                                                                                                                                                                                   | dut/tile/ptw/state_reg[0]_0                                                                                                                                                                                                                                               |                7 |             11 |         1.57 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                  |                3 |             12 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg_0_1_0_3_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             12 |         1.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             12 |         6.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             12 |         6.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/buffer/Queue/value_1_reg_2[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_strb_vec[0][3]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/uncachedReqs_0_addr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/_T                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  debug_1/dmInner/dmInner_clock                              |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                  |                4 |             13 |         3.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                  |                4 |             13 |         3.25 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                       | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                9 |             14 |         1.56 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ex_reg_valid                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             14 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/xact_ar_cnt_0                                                                                                                                                                                                             | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                7 |             15 |         2.14 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_id[2]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               11 |             15 |         1.36 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/xact_strb_vec[0][3]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             15 |         1.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/s2_tlb_resp_miss_reg_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  clk_gen/inst/clk_out2                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_ra_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_2637_reg[2]_0                                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T__T_10_en                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_3                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/entering_normalCase                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                  |                9 |             16 |         1.78 |
|  clk_gen/inst/clk_out1                                      | dut/fbus/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__5_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/fbus/coupler_from_port_named_slave_port_axi4/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__6_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_ar_cnt_0                                                                                                                                                                                                                | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  JtagTunnel/jtag_tunnel_TCK                                 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             18 |         1.80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_opcode__T_10_en                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |                9 |             18 |         2.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                 |                8 |             18 |         2.25 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata[1]_i_1_n_0                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |                5 |             18 |         3.60 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_debug/fragmenter/Repeater/_T_5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             20 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/_T_879                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             20 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                                                    |                8 |             20 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/_T_158                                                                                                                                                                                                               | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/sigX_Z[22]_i_1__0_n_0                                                                                                                                                                                                           |                6 |             21 |         3.50 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/ar_buf[0][size][2]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             21 |         2.62 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_bootrom/fragmenter/Repeater/_T_5                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             21 |         2.10 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_0                                                                                                                                                                                            | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/idcodeChain_io_chainIn_capture                                                                                                                                                                                  |                5 |             21 |         4.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_satp_mode                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               15 |             21 |         1.40 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/reader/xact_req                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             21 |         3.00 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/aw_buf[0][size][2]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             21 |         2.62 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/bridge_inst_SPI/writer/xact_req                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             21 |         1.91 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/s2_valid_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             21 |         2.33 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/ar_buf[0][size][2]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               10 |             22 |         2.20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                    |               11 |             22 |         2.00 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_req                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/aw_buf[0][size][2]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             22 |         3.14 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_req                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             22 |         4.40 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |               13 |             23 |         1.77 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |             23 |         2.56 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_1_reg_4                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_1_reg_3                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_1_reg_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/buffer/Queue/_T_opcode__T_10_en                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_1_reg_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T__T_10_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_clint/fragmenter/Repeater/_T_5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_id_reg[0]_2                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_id_reg[1]_4                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/_T_id_reg[1]_5                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_1_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             25 |         6.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_2_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_4_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_3                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_1_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_0_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_5_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_3_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___523_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_7_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_4_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_6_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_ctrl_mem_cmd[4]_i_1_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             25 |         1.67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___526_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_6_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_7_tag                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             25 |         6.25 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_5_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                         |               13 |             25 |         1.92 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_7_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/refill_fire                                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSource/ready_reg/reg_0/_T                                                                                                                                                                                                | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/valid_reg/reg_0/q_reg_1                                                                                                                                                                                                        |               11 |             26 |         2.36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_5_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_5_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_5_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_6_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_6_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_2/o_data/_T_659_reg[0]_0                                                                                                                                                                                                             | dut/bh/TLBroadcastTracker_2/o_data/_T_659_reg[0]_2                                                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_6_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_7_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               12 |             26 |         2.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_6_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/_T_166                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_7_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/_T_153                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               15 |             26 |         1.73 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/p_0_in4_out                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_7_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_4_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_1_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_1_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_1_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_1_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_4_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_5_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_4_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_4_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               12 |             26 |         2.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i__n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             26 |         2.36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  JtagTunnel/jtag_tunnel_TCK                                 |                                                                                                                                                                                                                                                                | dut/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/debug_1_io_dmi_dmiReset                                                                                                                                                                            |                5 |             27 |         5.40 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/wrapped_error_device/buffer/Queue_1/_T_opcode__T_10_en__1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___86_n_0                                                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/SR[0]                                                                                                                                                                                                                         |               12 |             28 |         2.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/_T_60                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               19 |             28 |         1.47 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/id_reg_fence_reg                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               14 |             28 |         2.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                    |               11 |             28 |         2.55 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                   |               11 |             29 |         2.64 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/_T                                                                                                                                                                                                                                                     | dut/dtm/dmiReqValidReg_reg_0                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |             30 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             30 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             30 |         3.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             30 |         2.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |             30 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               14 |             30 |         2.14 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ex_reg_rs_msb_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             30 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             30 |         2.73 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |             30 |         2.00 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31                                                                                                                                                                                              | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dtmInfoChain_io_chainIn_capture                                                                                                                                                                                 |                6 |             30 |         5.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_5_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_3_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_4_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_5_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_4_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_5_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_7_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_5_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_0_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_0_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_1_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                              | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |               12 |             31 |         2.58 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_7_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_4_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_4_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_7_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___108_n_0                                                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               15 |             31 |         2.07 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_0_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_2_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             31 |         2.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_0_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             31 |         2.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_2_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               17 |             31 |         1.82 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                              | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |               11 |             31 |         2.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_3_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_6_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_1_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_3_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_6_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_3_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_2_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_6_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             31 |         3.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_2_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_6_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_1_data_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/ex_reg_valid_reg                                                                                                                                                                                                                      | dut/tile/fpuOpt/dfma/fma/in_in2                                                                                                                                                                                                                                           |               26 |             31 |         1.19 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_1_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/sectored_entries_7_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  clk_gen/inst/clk_out1                                      | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                      | dut/tile/fpuOpt/sfma/in_in3[31]_i_1__0_n_0                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s2_req_tag_reg[1]_1[0]                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/valid                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_3/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_2/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_1/o_data/_T_659_reg[0]                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker/o_data/_T_659_reg[0]                                                                                                                                                                                                                 | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  debug_1/dmInner/dmInner_clock                              | dut/debug_1/dmInner/dmInner/p_96_in                                                                                                                                                                                                                            | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                                                                                                                               |               11 |             32 |         2.91 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ex_reg_rs_msb_0                                                                                                                                                                                                                                  | dut/tile/frontend/fq/i__i_2_0[0]                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                      | dut/tile/fpuOpt/sfma/in_in2                                                                                                                                                                                                                                               |               15 |             33 |         2.20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                              |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                                       |               17 |             34 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/coupler_to_plic/fragmenter/Repeater/_T_5                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_20                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_9                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_8                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               13 |             34 |         2.62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_7                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               13 |             34 |         2.62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_6                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |             34 |         2.27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_5                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_4                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_27                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_19                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_18                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_17                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_22                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_23                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_21                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_3                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_24                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_16                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_15                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_14                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_13                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_12                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_11                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_10                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_1                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_25                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               14 |             34 |         2.43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_26                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/_T_2210                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/_T_2210                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               16 |             36 |         2.25 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_id[2]_i_1_n_0                                                                                                                                                                                 | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/value_reg_0                                                                                                                                                                                                   |               21 |             37 |         1.76 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               22 |             37 |         1.68 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             37 |         4.11 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/tile/frontend/i___71_n_0                                                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/ex_reg_valid_reg                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               23 |             37 |         1.61 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_977_3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               14 |             38 |         2.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___42_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               19 |             38 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/_T_977_2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               12 |             38 |         3.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_977_5                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             38 |         3.45 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_977_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             38 |         3.80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_977_4                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               15 |             38 |         2.53 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_977_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               14 |             38 |         2.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_address[38]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               19 |             39 |         2.05 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/_T_1_reg_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               18 |             39 |         2.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               18 |             39 |         2.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               18 |             39 |         2.17 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             40 |         3.64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_stval[39]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               29 |             40 |         1.38 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/s2_valid_reg_0                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               21 |             40 |         1.90 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             40 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mtval[39]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               26 |             40 |         1.54 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_3/E[0]                                                                                                                                                                                                 | dut/dtm/dmiAccessChain/SR[0]                                                                                                                                                                                                                                              |               10 |             41 |         4.10 |
|  JtagTunnel/jtag_tunnel_TCK                                 | dut/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_40                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               13 |             41 |         3.15 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tag_array/p_0_out[20]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tag_array/p_0_out[83]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tag_array/p_0_out[41]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/s2_req_size                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               13 |             42 |         3.23 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tag_array/p_0_out[62]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               15 |             42 |         2.80 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/valid_reg/reg_0/valid                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               10 |             42 |         4.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[87]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[65]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[43]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[21]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_3_level                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_0_valid_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               11 |             45 |         4.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/valid_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               25 |             45 |         1.80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               22 |             45 |         2.05 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                          |               14 |             45 |         3.21 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_1_level                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               11 |             45 |         4.09 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_2_valid_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               14 |             45 |         3.21 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               18 |             46 |         2.56 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                          |               16 |             47 |         2.94 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                                                                    |               14 |             48 |         3.43 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                                                                       |               15 |             48 |         3.20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |               21 |             48 |         2.29 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                         |                                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                        |                                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |               24 |             48 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_7                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               17 |             49 |         2.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_2                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               14 |             49 |         3.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_4                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               15 |             49 |         3.27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_3                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               17 |             49 |         2.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_6                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               16 |             49 |         3.06 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_5                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               18 |             49 |         2.72 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               15 |             49 |         3.27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               15 |             49 |         3.27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/superpage_entries_3_level                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |             50 |         4.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/superpage_entries_2_level                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               16 |             50 |         3.12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/superpage_entries_1_level                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             50 |         3.33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/superpage_entries_0_level                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             50 |         4.55 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/_T_158                                                                                                                                                                                                             | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/sigX_Z[51]_i_1_n_0                                                                                                                                                                                                            |               22 |             51 |         2.32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/_T_107                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               21 |             52 |         2.48 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/special_entry_level                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               15 |             53 |         3.53 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/_T_153                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               16 |             55 |         3.44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/special_entry_valid_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               13 |             55 |         4.23 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_83[57]_i_1_n_0                                                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               15 |             58 |         3.87 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_91[57]_i_1_n_0                                                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |               16 |             58 |         3.62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/_T_param_reg_0_1_0_0_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             60 |         7.50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___11_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               35 |             62 |         1.77 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                |                                                                                                                                                                                                                                                                           |               21 |             64 |         3.05 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                       |                                                                                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/s1_valid_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               55 |             64 |         1.16 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_sscratch                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               34 |             64 |         1.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mscratch                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               33 |             64 |         1.94 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb/_T_879                                                                                                                                                                                                                                     | dut/tile/dcache/tlb/s1_valid_reg                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dscratch                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               36 |             64 |         1.78 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/bram_inst/bram_storage_inst/outreg[63]_i_1_n_0                                                                                                                                                                                                                       |               39 |             64 |         1.64 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                         | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                                                                                                                            |               20 |             64 |         3.20 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                       | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |               21 |             64 |         3.05 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/ex_reg_valid_reg                                                                                                                                                                                                                      | dut/tile/fpuOpt/dfma/in_in3[63]_i_1_n_0                                                                                                                                                                                                                                   |               50 |             64 |         1.28 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/_T_31                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               28 |             64 |         2.29 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_reg_rs2[63]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               25 |             64 |         2.56 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                                          | dut/tile/fpuOpt/fpiu/in_in2[64]_i_1__0_n_0                                                                                                                                                                                                                                |               24 |             65 |         2.71 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               17 |             65 |         3.82 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                                          | dut/tile/fpuOpt/fpmu/in_bits_in2[64]_i_1_n_0                                                                                                                                                                                                                              |               33 |             65 |         1.97 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                                          | dut/tile/fpuOpt/fpmu/in_bits_in1[64]_i_1_n_0                                                                                                                                                                                                                              |               30 |             65 |         2.17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ifpu/in_valid                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               43 |             66 |         1.53 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue_1/value_1_reg_20[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               28 |             66 |         2.36 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               26 |             69 |         2.65 |
|  clk_gen/inst/clk_out1                                      | mmio/peri_Xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                               |                                                                                                                                                                                                                                                                           |               20 |             69 |         3.45 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/in_valid                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               34 |             69 |         2.03 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/fpuOpt_io_dmem_resp_val                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |             70 |         1.75 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                                          | dut/tile/fpuOpt/fpiu/in_in1[64]_i_1__0_n_0                                                                                                                                                                                                                                |               39 |             70 |         1.79 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                         |                                                                                                                                                                                                                                                                           |               27 |             71 |         2.63 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                           |               29 |             71 |         2.45 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               36 |             71 |         1.97 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ibuf/buf__xcpt_pf_inst                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               22 |             71 |         3.23 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/_T_1_reg_1                                                                                                                                                                                         | dut/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/_T_data[63]_i_1__0_n_0                                                                                                                                                                                        |               29 |             72 |         2.48 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                        |                                                                                                                                                                                                                                                                           |               29 |             73 |         2.52 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                           |               24 |             73 |         3.04 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | mmio/spi_inst/axi_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               18 |             73 |         4.06 |
|  clk_gen/inst/clk_out1                                      | dut/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/_T_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               26 |             73 |         2.81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/fma/valid_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               39 |             77 |         1.97 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___496_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___486_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___497_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___498_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___485_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___484_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___483_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___495_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___494_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___493_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___492_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___491_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___487_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___490_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___489_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___488_rep_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               20 |             80 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/_T_757                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               27 |             82 |         3.04 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg_0_1_0_3_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             82 |         7.45 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg_0_1_0_3_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             82 |         7.45 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/advance_pstore1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               58 |             85 |         1.47 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/data_arrays_0/data_arrays_0_0_ext/reg_RW0_ren0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               44 |             86 |         1.95 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/data_arrays_1/data_arrays_0_0_ext/reg_RW0_ren0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               47 |             86 |         1.83 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_30                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               29 |             89 |         3.07 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_48                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               26 |             89 |         3.42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_12                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               26 |             89 |         3.42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_83                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               26 |             89 |         3.42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_66                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               20 |             89 |         4.45 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                      |               30 |             91 |         3.03 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                        |               33 |             93 |         2.82 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                      |               23 |             93 |         4.04 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                            |                                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                         |               34 |             98 |         2.88 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                      |               29 |             98 |         3.38 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg_0_1_0_0_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               13 |            102 |         7.85 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_3/o_data/_T_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                       |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_2/o_data/_T_mask_reg_0_7_0_5_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                       |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker_1/o_data/_T_mask__T_10_en                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/bh/TLBroadcastTracker/o_data/_T_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                       |                                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/valid                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               41 |            106 |         2.59 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg_0_1_0_5_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               14 |            106 |         7.57 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/atomics/_T_16_0_state_reg[0]_1                                                                                                                                                                                                                        | dut/cbus/atomics/_T_17_0_bits_source[1]_i_1_n_0                                                                                                                                                                                                                           |               55 |            110 |         2.00 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue_1/_T_opcode__T_10_en__0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |            116 |         7.73 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |            118 |         7.87 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |            118 |         7.87 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |            118 |         7.87 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |            118 |         7.87 |
|  clk_gen/inst/clk_out1                                      | dut/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id__T_10_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |            118 |         7.87 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |            120 |         8.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               36 |            128 |         3.56 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               33 |            128 |         3.88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               86 |            130 |         1.51 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/s1_valid                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               76 |            133 |         1.75 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |               30 |            133 |         4.43 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                       |                                                                                                                                                                                                                                                                           |               47 |            133 |         2.83 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/p_8_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               68 |            138 |         2.03 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               40 |            144 |         3.60 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_opcode__T_10_en                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               19 |            152 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_fp                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               78 |            163 |         2.09 |
|  clk_gen/inst/clk_out1                                      | dut/cbus/buffer/Queue/_T_opcode__T_10_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               21 |            168 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___490_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |            176 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___487_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___109_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               22 |            176 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___488_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___489_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___496_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___491_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___492_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___486_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___493_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___498_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___494_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___497_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___495_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___485_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___484_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___483_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               44 |            176 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_1_reg_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               23 |            180 |         7.83 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               24 |            192 |         8.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/dfma/valid                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               62 |            197 |         3.18 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_7168_7423_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_7680_7935_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_3584_3839_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_3840_4095_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_3328_3583_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_4352_4607_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_reg_2                                                                                                                                                                                                                             | dut/tile/core/wb_ctrl_fence_i_reg_1[0]                                                                                                                                                                                                                                    |               88 |            256 |         2.91 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_2560_2815_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_5888_6143_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_6144_6399_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_7424_7679_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_2816_3071_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_3072_3327_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_4608_4863_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_6400_6655_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_6656_6911_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_6912_7167_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_7936_8191_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_5376_5631_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_2304_2559_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_5632_5887_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_4096_4351_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_4864_5119_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_5120_5375_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_2048_2303_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      | mmio/bram_inst/bram_storage_inst/bram_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               64 |            256 |         4.00 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg_1                                                                                                                                                                                                                       |              219 |            551 |         2.52 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |              511 |           2097 |         4.10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |             1159 |           3503 |         3.02 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


