[05/14 04:05:32      0s] 
[05/14 04:05:32      0s] Cadence Innovus(TM) Implementation System.
[05/14 04:05:32      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/14 04:05:32      0s] 
[05/14 04:05:32      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/14 04:05:32      0s] Options:	
[05/14 04:05:32      0s] Date:		Wed May 14 04:05:32 2025
[05/14 04:05:32      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/14 04:05:32      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/14 04:05:32      0s] 
[05/14 04:05:32      0s] License:
[05/14 04:05:32      0s] 		[04:05:32.302449] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/14 04:05:32      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/14 04:05:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/14 04:05:48     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/14 04:05:52     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/14 04:05:52     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/14 04:05:52     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/14 04:05:52     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/14 04:05:52     19s] @(#)CDS: CPE v21.12-s094
[05/14 04:05:52     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/14 04:05:52     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/14 04:05:52     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/14 04:05:52     19s] @(#)CDS: RCDB 11.15.0
[05/14 04:05:52     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/14 04:05:52     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32682_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_10yixj.

[05/14 04:05:52     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/14 04:05:54     21s] 
[05/14 04:05:54     21s] **INFO:  MMMC transition support version v31-84 
[05/14 04:05:54     21s] 
[05/14 04:05:54     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/14 04:05:54     21s] <CMD> suppressMessage ENCEXT-2799
[05/14 04:05:54     21s] <CMD> win
[05/14 04:07:03     26s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/14 04:07:03     26s] <CMD> set conf_qxconf_file NULL
[05/14 04:07:03     26s] <CMD> set conf_qxlib_file NULL
[05/14 04:07:03     26s] <CMD> set dbgDualViewAwareXTree 1
[05/14 04:07:03     26s] <CMD> set defHierChar /
[05/14 04:07:03     26s] <CMD> set distributed_client_message_echo 1
[05/14 04:07:03     26s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/14 04:07:03     26s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[05/14 04:07:03     26s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/14 04:07:03     26s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/14 04:07:03     26s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
[05/14 04:07:03     26s] <CMD> set init_mmmc_file ../../release/v0.0.2/WC_BC_GPDK045_mcs4_Analysis.view
[05/14 04:07:03     26s] <CMD> set init_top_cell mcs4
[05/14 04:07:03     26s] <CMD> set init_verilog ../../release/v0.0.2/mcs4_opt.v
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> set latch_time_borrow_mode max_borrow
[05/14 04:07:03     26s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[05/14 04:07:03     26s] <CMD> set pegDefaultResScaleFactor 1
[05/14 04:07:03     26s] <CMD> set pegDetailResScaleFactor 1
[05/14 04:07:03     26s] <CMD> set pegEnableDualViewForTQuantus 1
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/14 04:07:03     26s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> get_message -id GLOBAL-100 -suppress
[05/14 04:07:03     26s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[05/14 04:07:03     26s] <CMD> set defStreamOutCheckUncolored false
[05/14 04:07:03     26s] <CMD> set init_verilog_tolerate_port_mismatch 0
[05/14 04:07:03     26s] <CMD> set load_netlist_ignore_undefined_cell 1
[05/14 04:07:10     27s] <CMD> set init_gnd_net VSS
[05/14 04:07:10     27s] <CMD> set init_pwr_net VDD
[05/14 04:07:10     27s] <CMD> init_design
[05/14 04:07:10     27s] #% Begin Load MMMC data ... (date=05/14 04:07:10, mem=655.4M)
[05/14 04:07:10     27s] #% End Load MMMC data ... (date=05/14 04:07:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=655.8M, current mem=655.8M)
[05/14 04:07:10     27s] 
[05/14 04:07:10     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/14 04:07:10     27s] 
[05/14 04:07:10     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/14 04:07:10     27s] Set DBUPerIGU to M2 pitch 400.
[05/14 04:07:10     27s] 
[05/14 04:07:10     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-58' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/14 04:07:10     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/14 04:07:10     27s] Type 'man IMPLF-61' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 04:07:10     27s] Type 'man IMPLF-200' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 04:07:10     27s] Type 'man IMPLF-200' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 04:07:10     27s] Type 'man IMPLF-200' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 04:07:10     27s] Type 'man IMPLF-200' for more detail.
[05/14 04:07:10     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/14 04:07:10     27s] Type 'man IMPLF-200' for more detail.
[05/14 04:07:10     27s] 
[05/14 04:07:10     27s] viaInitial starts at Wed May 14 04:07:10 2025
viaInitial ends at Wed May 14 04:07:10 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/14 04:07:10     27s] Loading view definition file from ../../release/v0.0.2/WC_BC_GPDK045_mcs4_Analysis.view
[05/14 04:07:10     27s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/14 04:07:11     28s] Read 489 cells in library 'slow_vdd1v0' 
[05/14 04:07:11     28s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/14 04:07:11     28s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/14 04:07:11     28s] Read 16 cells in library 'slow_vdd1v0' 
[05/14 04:07:11     28s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=716.3M, current mem=672.9M)
[05/14 04:07:11     28s] *** End library_loading (cpu=0.01min, real=0.02min, mem=10.5M, fe_cpu=0.48min, fe_real=1.65min, fe_mem=822.2M) ***
[05/14 04:07:11     28s] #% Begin Load netlist data ... (date=05/14 04:07:11, mem=672.1M)
[05/14 04:07:11     28s] *** Begin netlist parsing (mem=822.2M) ***
[05/14 04:07:11     28s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 04:07:11     28s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 04:07:11     28s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 04:07:11     28s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/14 04:07:11     28s] Created 505 new cells from 1 timing libraries.
[05/14 04:07:11     28s] Reading netlist ...
[05/14 04:07:11     28s] Backslashed names will retain backslash and a trailing blank character.
[05/14 04:07:11     28s] Reading verilog netlist '../../release/v0.0.2/mcs4_opt.v'
[05/14 04:07:11     28s] 
[05/14 04:07:11     28s] *** Memory Usage v#1 (Current mem = 824.195M, initial mem = 319.355M) ***
[05/14 04:07:11     28s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=824.2M) ***
[05/14 04:07:11     28s] #% End Load netlist data ... (date=05/14 04:07:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=680.5M, current mem=680.5M)
[05/14 04:07:11     28s] Set top cell to mcs4.
[05/14 04:07:11     28s] Hooked 505 DB cells to tlib cells.
[05/14 04:07:11     29s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=688.7M, current mem=688.7M)
[05/14 04:07:11     29s] Starting recursive module instantiation check.
[05/14 04:07:11     29s] No recursion found.
[05/14 04:07:11     29s] Building hierarchical netlist for Cell mcs4 ...
[05/14 04:07:11     29s] *** Netlist is unique.
[05/14 04:07:11     29s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/14 04:07:11     29s] ** info: there are 584 modules.
[05/14 04:07:11     29s] ** info: there are 2173 stdCell insts.
[05/14 04:07:11     29s] 
[05/14 04:07:11     29s] *** Memory Usage v#1 (Current mem = 879.621M, initial mem = 319.355M) ***
[05/14 04:07:11     29s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 04:07:11     29s] Type 'man IMPFP-3961' for more detail.
[05/14 04:07:11     29s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 04:07:11     29s] Type 'man IMPFP-3961' for more detail.
[05/14 04:07:11     29s] Start create_tracks
[05/14 04:07:11     29s] Set Default Net Delay as 1000 ps.
[05/14 04:07:11     29s] Set Default Net Load as 0.5 pF. 
[05/14 04:07:11     29s] Set Default Input Pin Transition as 0.1 ps.
[05/14 04:07:12     29s] Extraction setup Started 
[05/14 04:07:12     29s] 
[05/14 04:07:12     29s] Trim Metal Layers:
[05/14 04:07:12     29s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/14 04:07:12     29s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/14 04:07:12     29s] __QRC_SADV_USE_LE__ is set 0
[05/14 04:07:13     30s] Metal Layer Id 1 is Metal1 
[05/14 04:07:13     30s] Metal Layer Id 2 is Metal2 
[05/14 04:07:13     30s] Metal Layer Id 3 is Metal3 
[05/14 04:07:13     30s] Metal Layer Id 4 is Metal4 
[05/14 04:07:13     30s] Metal Layer Id 5 is Metal5 
[05/14 04:07:13     30s] Metal Layer Id 6 is Metal6 
[05/14 04:07:13     30s] Metal Layer Id 7 is Metal7 
[05/14 04:07:13     30s] Metal Layer Id 8 is Metal8 
[05/14 04:07:13     30s] Metal Layer Id 9 is Metal9 
[05/14 04:07:13     30s] Metal Layer Id 10 is Metal10 
[05/14 04:07:13     30s] Metal Layer Id 11 is Metal11 
[05/14 04:07:13     30s] Via Layer Id 33 is Cont 
[05/14 04:07:13     30s] Via Layer Id 34 is Via1 
[05/14 04:07:13     30s] Via Layer Id 35 is Via2 
[05/14 04:07:13     30s] Via Layer Id 36 is Via3 
[05/14 04:07:13     30s] Via Layer Id 37 is Via4 
[05/14 04:07:13     30s] Via Layer Id 38 is Via5 
[05/14 04:07:13     30s] Via Layer Id 39 is Via6 
[05/14 04:07:13     30s] Via Layer Id 40 is Via7 
[05/14 04:07:13     30s] Via Layer Id 41 is Via8 
[05/14 04:07:13     30s] Via Layer Id 42 is Via9 
[05/14 04:07:13     30s] Via Layer Id 43 is Via10 
[05/14 04:07:13     30s] Via Layer Id 44 is Bondpad 
[05/14 04:07:13     30s] 
[05/14 04:07:13     30s] Trim Metal Layers:
[05/14 04:07:13     30s] Generating auto layer map file.
[05/14 04:07:13     30s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/14 04:07:13     30s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/14 04:07:13     30s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/14 04:07:13     30s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/14 04:07:13     30s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/14 04:07:13     30s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/14 04:07:13     30s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/14 04:07:13     30s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/14 04:07:13     30s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/14 04:07:13     30s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/14 04:07:13     30s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/14 04:07:13     30s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/14 04:07:13     30s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/14 04:07:13     30s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/14 04:07:13     30s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/14 04:07:13     30s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/14 04:07:13     30s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/14 04:07:13     30s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/14 04:07:13     30s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/14 04:07:13     30s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/14 04:07:13     30s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/14 04:07:13     30s] Metal Layer Id 1 mapped to 5 
[05/14 04:07:13     30s] Via Layer Id 1 mapped to 6 
[05/14 04:07:13     30s] Metal Layer Id 2 mapped to 7 
[05/14 04:07:13     30s] Via Layer Id 2 mapped to 8 
[05/14 04:07:13     30s] Metal Layer Id 3 mapped to 9 
[05/14 04:07:13     30s] Via Layer Id 3 mapped to 10 
[05/14 04:07:13     30s] Metal Layer Id 4 mapped to 11 
[05/14 04:07:13     30s] Via Layer Id 4 mapped to 12 
[05/14 04:07:13     30s] Metal Layer Id 5 mapped to 13 
[05/14 04:07:13     30s] Via Layer Id 5 mapped to 14 
[05/14 04:07:13     30s] Metal Layer Id 6 mapped to 15 
[05/14 04:07:13     30s] Via Layer Id 6 mapped to 16 
[05/14 04:07:13     30s] Metal Layer Id 7 mapped to 17 
[05/14 04:07:13     30s] Via Layer Id 7 mapped to 18 
[05/14 04:07:13     30s] Metal Layer Id 8 mapped to 19 
[05/14 04:07:13     30s] Via Layer Id 8 mapped to 20 
[05/14 04:07:13     30s] Metal Layer Id 9 mapped to 21 
[05/14 04:07:13     30s] Via Layer Id 9 mapped to 22 
[05/14 04:07:13     30s] Metal Layer Id 10 mapped to 23 
[05/14 04:07:13     30s] Via Layer Id 10 mapped to 24 
[05/14 04:07:13     30s] Metal Layer Id 11 mapped to 25 
[05/14 04:07:13     30s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/14 04:07:13     30s] eee: Reading patterns meta data.
[05/14 04:07:13     30s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/14 04:07:13     30s] Restore PreRoute Pattern Extraction data failed.
[05/14 04:07:13     30s] Importing multi-corner technology file(s) for preRoute extraction...
[05/14 04:07:13     30s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/14 04:07:14     31s] Metal Layer Id 1 is Metal1 
[05/14 04:07:14     31s] Metal Layer Id 2 is Metal2 
[05/14 04:07:14     31s] Metal Layer Id 3 is Metal3 
[05/14 04:07:14     31s] Metal Layer Id 4 is Metal4 
[05/14 04:07:14     31s] Metal Layer Id 5 is Metal5 
[05/14 04:07:14     31s] Metal Layer Id 6 is Metal6 
[05/14 04:07:14     31s] Metal Layer Id 7 is Metal7 
[05/14 04:07:14     31s] Metal Layer Id 8 is Metal8 
[05/14 04:07:14     31s] Metal Layer Id 9 is Metal9 
[05/14 04:07:14     31s] Metal Layer Id 10 is Metal10 
[05/14 04:07:14     31s] Metal Layer Id 11 is Metal11 
[05/14 04:07:14     31s] Via Layer Id 33 is Cont 
[05/14 04:07:14     31s] Via Layer Id 34 is Via1 
[05/14 04:07:14     31s] Via Layer Id 35 is Via2 
[05/14 04:07:14     31s] Via Layer Id 36 is Via3 
[05/14 04:07:14     31s] Via Layer Id 37 is Via4 
[05/14 04:07:14     31s] Via Layer Id 38 is Via5 
[05/14 04:07:14     31s] Via Layer Id 39 is Via6 
[05/14 04:07:14     31s] Via Layer Id 40 is Via7 
[05/14 04:07:14     31s] Via Layer Id 41 is Via8 
[05/14 04:07:14     31s] Via Layer Id 42 is Via9 
[05/14 04:07:14     31s] Via Layer Id 43 is Via10 
[05/14 04:07:14     31s] Via Layer Id 44 is Bondpad 
[05/14 04:07:14     31s] 
[05/14 04:07:14     31s] Trim Metal Layers:
[05/14 04:07:14     31s] Generating auto layer map file.
[05/14 04:07:14     31s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/14 04:07:14     31s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/14 04:07:14     31s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/14 04:07:14     31s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/14 04:07:14     31s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/14 04:07:14     31s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/14 04:07:14     31s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/14 04:07:14     31s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/14 04:07:14     31s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/14 04:07:14     31s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/14 04:07:14     31s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/14 04:07:14     31s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/14 04:07:14     31s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/14 04:07:14     31s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/14 04:07:14     31s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/14 04:07:14     31s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/14 04:07:14     31s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/14 04:07:14     31s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/14 04:07:14     31s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/14 04:07:14     31s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/14 04:07:14     31s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/14 04:07:14     31s] Metal Layer Id 1 mapped to 5 
[05/14 04:07:14     31s] Via Layer Id 1 mapped to 6 
[05/14 04:07:14     31s] Metal Layer Id 2 mapped to 7 
[05/14 04:07:14     31s] Via Layer Id 2 mapped to 8 
[05/14 04:07:14     31s] Metal Layer Id 3 mapped to 9 
[05/14 04:07:14     31s] Via Layer Id 3 mapped to 10 
[05/14 04:07:14     31s] Metal Layer Id 4 mapped to 11 
[05/14 04:07:14     31s] Via Layer Id 4 mapped to 12 
[05/14 04:07:14     31s] Metal Layer Id 5 mapped to 13 
[05/14 04:07:14     31s] Via Layer Id 5 mapped to 14 
[05/14 04:07:14     31s] Metal Layer Id 6 mapped to 15 
[05/14 04:07:14     31s] Via Layer Id 6 mapped to 16 
[05/14 04:07:14     31s] Metal Layer Id 7 mapped to 17 
[05/14 04:07:14     31s] Via Layer Id 7 mapped to 18 
[05/14 04:07:14     31s] Metal Layer Id 8 mapped to 19 
[05/14 04:07:14     31s] Via Layer Id 8 mapped to 20 
[05/14 04:07:14     31s] Metal Layer Id 9 mapped to 21 
[05/14 04:07:14     31s] Via Layer Id 9 mapped to 22 
[05/14 04:07:14     31s] Metal Layer Id 10 mapped to 23 
[05/14 04:07:14     31s] Via Layer Id 10 mapped to 24 
[05/14 04:07:14     31s] Metal Layer Id 11 mapped to 25 
[05/14 04:07:17     34s] Completed (cpu: 0:00:05.3 real: 0:00:05.0)
[05/14 04:07:17     34s] Set Shrink Factor to 1.00000
[05/14 04:07:17     34s] Summary of Active RC-Corners : 
[05/14 04:07:17     34s]  
[05/14 04:07:17     34s]  Analysis View: AnalysisView_WC
[05/14 04:07:17     34s]     RC-Corner Name        : RC_Extraction_WC
[05/14 04:07:17     34s]     RC-Corner Index       : 0
[05/14 04:07:17     34s]     RC-Corner Temperature : 25 Celsius
[05/14 04:07:17     34s]     RC-Corner Cap Table   : ''
[05/14 04:07:17     34s]     RC-Corner PreRoute Res Factor         : 1
[05/14 04:07:17     34s]     RC-Corner PreRoute Cap Factor         : 1
[05/14 04:07:17     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/14 04:07:17     34s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/14 04:07:17     34s]  
[05/14 04:07:17     34s]  Analysis View: AnalysisView_BC
[05/14 04:07:17     34s]     RC-Corner Name        : RC_Extraction_BC
[05/14 04:07:17     34s]     RC-Corner Index       : 1
[05/14 04:07:17     34s]     RC-Corner Temperature : 25 Celsius
[05/14 04:07:17     34s]     RC-Corner Cap Table   : ''
[05/14 04:07:17     34s]     RC-Corner PreRoute Res Factor         : 1
[05/14 04:07:17     34s]     RC-Corner PreRoute Cap Factor         : 1
[05/14 04:07:17     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/14 04:07:17     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/14 04:07:17     34s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/14 04:07:17     34s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/14 04:07:17     34s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/14 04:07:17     34s] 
[05/14 04:07:17     34s] Trim Metal Layers:
[05/14 04:07:17     34s] LayerId::1 widthSet size::1
[05/14 04:07:17     34s] LayerId::2 widthSet size::1
[05/14 04:07:17     34s] LayerId::3 widthSet size::1
[05/14 04:07:17     34s] LayerId::4 widthSet size::1
[05/14 04:07:17     34s] LayerId::5 widthSet size::1
[05/14 04:07:17     34s] LayerId::6 widthSet size::1
[05/14 04:07:17     34s] LayerId::7 widthSet size::1
[05/14 04:07:17     34s] LayerId::8 widthSet size::1
[05/14 04:07:17     34s] LayerId::9 widthSet size::1
[05/14 04:07:17     34s] LayerId::10 widthSet size::1
[05/14 04:07:17     34s] LayerId::11 widthSet size::1
[05/14 04:07:17     34s] Updating RC grid for preRoute extraction ...
[05/14 04:07:17     34s] eee: pegSigSF::1.070000
[05/14 04:07:17     34s] Initializing multi-corner resistance tables ...
[05/14 04:07:17     34s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:07:17     34s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:07:17     34s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/14 04:07:17     34s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/14 04:07:17     34s] *Info: initialize multi-corner CTS.
[05/14 04:07:17     34s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/14 04:07:18     35s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/14 04:07:18     35s] Read 489 cells in library 'fast_vdd1v2' 
[05/14 04:07:18     35s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/14 04:07:18     35s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/14 04:07:18     35s] Read 16 cells in library 'fast_vdd1v2' 
[05/14 04:07:18     35s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=943.9M, current mem=773.9M)
[05/14 04:07:19     35s] Reading timing constraints file '../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc' ...
[05/14 04:07:19     36s] Current (total cpu=0:00:36.0, real=0:01:47, peak res=1035.2M, current mem=1035.2M)
[05/14 04:07:19     36s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc, Line 9).
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc, Line 10).
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/14 04:07:19     36s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.2M, current mem=1047.2M)
[05/14 04:07:19     36s] Current (total cpu=0:00:36.1, real=0:01:47, peak res=1047.2M, current mem=1047.2M)
[05/14 04:07:19     36s] Reading timing constraints file '../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc' ...
[05/14 04:07:19     36s] Current (total cpu=0:00:36.2, real=0:01:47, peak res=1047.2M, current mem=1047.2M)
[05/14 04:07:19     36s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc, Line 9).
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc, Line 10).
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/14 04:07:19     36s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.4M, current mem=1047.4M)
[05/14 04:07:19     36s] Current (total cpu=0:00:36.3, real=0:01:47, peak res=1047.4M, current mem=1047.4M)
[05/14 04:07:19     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/14 04:07:19     36s] Summary for sequential cells identification: 
[05/14 04:07:19     36s]   Identified SBFF number: 104
[05/14 04:07:19     36s]   Identified MBFF number: 16
[05/14 04:07:19     36s]   Identified SB Latch number: 0
[05/14 04:07:19     36s]   Identified MB Latch number: 0
[05/14 04:07:19     36s]   Not identified SBFF number: 16
[05/14 04:07:19     36s]   Not identified MBFF number: 0
[05/14 04:07:19     36s]   Not identified SB Latch number: 0
[05/14 04:07:19     36s]   Not identified MB Latch number: 0
[05/14 04:07:19     36s]   Number of sequential cells which are not FFs: 32
[05/14 04:07:19     36s] Total number of combinational cells: 327
[05/14 04:07:19     36s] Total number of sequential cells: 168
[05/14 04:07:19     36s] Total number of tristate cells: 10
[05/14 04:07:19     36s] Total number of level shifter cells: 0
[05/14 04:07:19     36s] Total number of power gating cells: 0
[05/14 04:07:19     36s] Total number of isolation cells: 0
[05/14 04:07:19     36s] Total number of power switch cells: 0
[05/14 04:07:19     36s] Total number of pulse generator cells: 0
[05/14 04:07:19     36s] Total number of always on buffers: 0
[05/14 04:07:19     36s] Total number of retention cells: 0
[05/14 04:07:19     36s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/14 04:07:19     36s] Total number of usable buffers: 16
[05/14 04:07:19     36s] List of unusable buffers:
[05/14 04:07:19     36s] Total number of unusable buffers: 0
[05/14 04:07:19     36s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/14 04:07:19     36s] Total number of usable inverters: 19
[05/14 04:07:19     36s] List of unusable inverters:
[05/14 04:07:19     36s] Total number of unusable inverters: 0
[05/14 04:07:19     36s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/14 04:07:19     36s] Total number of identified usable delay cells: 8
[05/14 04:07:19     36s] List of identified unusable delay cells:
[05/14 04:07:19     36s] Total number of identified unusable delay cells: 0
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Deleting Cell Server End ...
[05/14 04:07:19     36s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.2M, current mem=1068.2M)
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:07:19     36s] Summary for sequential cells identification: 
[05/14 04:07:19     36s]   Identified SBFF number: 104
[05/14 04:07:19     36s]   Identified MBFF number: 16
[05/14 04:07:19     36s]   Identified SB Latch number: 0
[05/14 04:07:19     36s]   Identified MB Latch number: 0
[05/14 04:07:19     36s]   Not identified SBFF number: 16
[05/14 04:07:19     36s]   Not identified MBFF number: 0
[05/14 04:07:19     36s]   Not identified SB Latch number: 0
[05/14 04:07:19     36s]   Not identified MB Latch number: 0
[05/14 04:07:19     36s]   Number of sequential cells which are not FFs: 32
[05/14 04:07:19     36s]  Visiting view : AnalysisView_WC
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:07:19     36s]  Visiting view : AnalysisView_BC
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:07:19     36s]  Visiting view : AnalysisView_WC
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:07:19     36s]  Visiting view : AnalysisView_BC
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:07:19     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:07:19     36s] TLC MultiMap info (StdDelay):
[05/14 04:07:19     36s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:07:19     36s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:07:19     36s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:07:19     36s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:07:19     36s]  Setting StdDelay to: 38ps
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:07:19     36s] 
[05/14 04:07:19     36s] *** Summary of all messages that are not suppressed in this session:
[05/14 04:07:19     36s] Severity  ID               Count  Summary                                  
[05/14 04:07:19     36s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/14 04:07:19     36s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/14 04:07:19     36s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/14 04:07:19     36s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/14 04:07:19     36s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/14 04:07:19     36s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/14 04:07:19     36s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/14 04:07:19     36s] *** Message Summary: 70 warning(s), 0 error(s)
[05/14 04:07:19     36s] 
[05/14 04:07:39     38s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/14 04:07:39     38s] # set DESIGN_NAME mcs4
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/14 04:07:39     38s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/14 04:07:39     38s] # set TARGET_UTILIZATION 0.70  ;
[05/14 04:07:39     38s] # set ASPECT_RATIO 1.2        ;
[05/14 04:07:39     38s] # set CORE_MARGIN 4.0         ;
[05/14 04:07:39     38s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/14 04:07:39     38s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir -p ${OUTPUT_DIR}/reports
# file mkdir -p ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/14 04:07:39     38s] ##  Process: 45            (User Set)               
[05/14 04:07:39     38s] ##     Node: (not set)                           
[05/14 04:07:39     38s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/14 04:07:39     38s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/14 04:07:39     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/14 04:07:39     38s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/14 04:07:39     38s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/14 04:07:39     38s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/14 04:07:39     38s] # puts "\n--- Floorplan ---"
# floorPlan -site ${CORE_SITE} -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
<CMD> floorPlan -site CoreSite -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
[05/14 04:07:39     38s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/14 04:07:39     38s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/14 04:07:39     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 04:07:39     38s] Type 'man IMPFP-3961' for more detail.
[05/14 04:07:39     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/14 04:07:39     38s] Type 'man IMPFP-3961' for more detail.
[05/14 04:07:39     38s] Start create_tracks
[05/14 04:07:39     38s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/14 04:07:39     38s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:07:41     38s] # fit
<CMD> fit
[05/14 04:07:41     38s] # puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g25051__7482 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g24636__5526 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31614 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31610 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g25069__4319 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g24635__8428 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31617 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g31613 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g25068__6260 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] **WARN: (IMPDB-2078):	Output pin Y of instance g24638__3680 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:41     38s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 04:07:41     38s] 2173 new pwr-pin connections were made to global net 'VDD'.
[05/14 04:07:41     38s] # globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 04:07:41     38s] 2173 new gnd-pin connections were made to global net 'VSS'.
[05/14 04:07:41     38s] # globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 04:07:41     38s] # globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/14 04:07:41     38s] # setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/14 04:07:41     38s] The ring targets are set to core/block ring wires.
[05/14 04:07:41     38s] addRing command will consider rows while creating rings.
[05/14 04:07:41     38s] addRing command will disallow rings to go over rows.
[05/14 04:07:41     38s] addRing command will ignore shorts while creating rings.
[05/14 04:07:41     38s] # addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/14 04:07:41     38s] #% Begin addRing (date=05/14 04:07:41, mem=1084.9M)
[05/14 04:07:41     38s] 
[05/14 04:07:41     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1256.8M)
[05/14 04:07:41     38s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/14 04:07:41     38s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/14 04:07:41     38s] Type 'man IMPPP-4051' for more detail.
[05/14 04:07:41     38s] #% End addRing (date=05/14 04:07:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.4M, current mem=1085.4M)
[05/14 04:07:41     38s] # fit
<CMD> fit
[05/14 04:07:41     38s] # setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
[05/14 04:07:41     38s] # sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/14 04:07:42     38s] #% Begin sroute (date=05/14 04:07:41, mem=1085.5M)
[05/14 04:07:42     38s] *** Begin SPECIAL ROUTE on Wed May 14 04:07:42 2025 ***
[05/14 04:07:42     38s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/14_05_25
[05/14 04:07:42     38s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/14 04:07:42     38s] 
[05/14 04:07:42     38s] Begin option processing ...
[05/14 04:07:42     38s] srouteConnectPowerBump set to false
[05/14 04:07:42     38s] routeSelectNet set to "VDD VSS"
[05/14 04:07:42     38s] routeSpecial set to true
[05/14 04:07:42     38s] srouteBlockPin set to "useLef"
[05/14 04:07:42     38s] srouteBottomLayerLimit set to 1
[05/14 04:07:42     38s] srouteBottomTargetLayerLimit set to 1
[05/14 04:07:42     38s] srouteConnectConverterPin set to false
[05/14 04:07:42     38s] srouteCrossoverViaBottomLayer set to 1
[05/14 04:07:42     38s] srouteCrossoverViaTopLayer set to 11
[05/14 04:07:42     38s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/14 04:07:42     38s] srouteFollowCorePinEnd set to 3
[05/14 04:07:42     38s] srouteJogControl set to "preferWithChanges differentLayer"
[05/14 04:07:42     38s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/14 04:07:42     38s] sroutePadPinAllPorts set to true
[05/14 04:07:42     38s] sroutePreserveExistingRoutes set to true
[05/14 04:07:42     38s] srouteRoutePowerBarPortOnBothDir set to true
[05/14 04:07:42     38s] srouteStopBlockPin set to "nearestTarget"
[05/14 04:07:42     38s] srouteTopLayerLimit set to 11
[05/14 04:07:42     38s] srouteTopTargetLayerLimit set to 11
[05/14 04:07:42     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2627.00 megs.
[05/14 04:07:42     38s] 
[05/14 04:07:42     38s] Reading DB technology information...
[05/14 04:07:42     39s] Finished reading DB technology information.
[05/14 04:07:42     39s] Reading floorplan and netlist information...
[05/14 04:07:42     39s] Finished reading floorplan and netlist information.
[05/14 04:07:42     39s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/14 04:07:42     39s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/14 04:07:42     39s] Read in 2 nondefault rules, 0 used
[05/14 04:07:42     39s] Read in 583 macros, 117 used
[05/14 04:07:42     39s] Read in 117 components
[05/14 04:07:42     39s]   117 core components: 117 unplaced, 0 placed, 0 fixed
[05/14 04:07:42     39s] Read in 21 logical pins
[05/14 04:07:42     39s] Read in 21 nets
[05/14 04:07:42     39s] Read in 2 special nets
[05/14 04:07:42     39s] Read in 234 terminals
[05/14 04:07:42     39s] 2 nets selected.
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] Begin power routing ...
[05/14 04:07:42     39s] #create default rule from bind_ndr_rule rule=0x7efeceb62740 0x7efed2722568
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/14 04:07:42     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 04:07:42     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/14 04:07:42     39s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/14 04:07:42     39s] Type 'man IMPSR-1256' for more detail.
[05/14 04:07:42     39s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/14 04:07:42     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/14 04:07:42     39s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/14 04:07:42     39s] Type 'man IMPSR-1256' for more detail.
[05/14 04:07:42     39s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/14 04:07:42     39s] CPU time for VDD FollowPin 0 seconds
[05/14 04:07:42     39s] CPU time for VSS FollowPin 0 seconds
[05/14 04:07:42     39s]   Number of IO ports routed: 0
[05/14 04:07:42     39s]   Number of Block ports routed: 0
[05/14 04:07:42     39s]   Number of Stripe ports routed: 0
[05/14 04:07:42     39s]   Number of Core ports routed: 0  open: 200
[05/14 04:07:42     39s]   Number of Pad ports routed: 0
[05/14 04:07:42     39s]   Number of Power Bump ports routed: 0
[05/14 04:07:42     39s]   Number of Followpin connections: 100
[05/14 04:07:42     39s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2647.00 megs.
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s]  Begin updating DB with routing results ...
[05/14 04:07:42     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/14 04:07:42     39s] Pin and blockage extraction finished
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] sroute created 100 wires.
[05/14 04:07:42     39s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] |  Layer |     Created    |     Deleted    |
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] | Metal1 |       100      |       NA       |
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] #% End sroute (date=05/14 04:07:42, total cpu=0:00:00.5, real=0:00:00.0, peak res=1113.3M, current mem=1106.8M)
[05/14 04:07:42     39s] # setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/14 04:07:42     39s] addStripe will allow jog to connect padcore ring and block ring.
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] Stripes will stop at the boundary of the specified area.
[05/14 04:07:42     39s] When breaking rings, the power planner will consider the existence of blocks.
[05/14 04:07:42     39s] Stripes will not extend to closest target.
[05/14 04:07:42     39s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/14 04:07:42     39s] Stripes will not be created over regions without power planning wires.
[05/14 04:07:42     39s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/14 04:07:42     39s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/14 04:07:42     39s] Offset for stripe breaking is set to 0.
[05/14 04:07:42     39s] # addStripe -nets ${POWER_NETS} -layer ${POWER_STRIPE_LAYER} -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/14 04:07:42     39s] #% Begin addStripe (date=05/14 04:07:42, mem=1106.8M)
[05/14 04:07:42     39s] 
[05/14 04:07:42     39s] Initialize fgc environment(mem: 1275.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
[05/14 04:07:42     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
[05/14 04:07:42     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
[05/14 04:07:42     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
[05/14 04:07:42     39s] Starting stripe generation ...
[05/14 04:07:42     39s] Non-Default Mode Option Settings :
[05/14 04:07:42     39s]   NONE
[05/14 04:07:42     39s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/14 04:07:42     39s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/14 04:07:42     39s] Stripe generation is complete.
[05/14 04:07:42     39s] vias are now being generated.
[05/14 04:07:42     39s] addStripe created 2 wires.
[05/14 04:07:42     39s] ViaGen created 500 vias, deleted 0 via to avoid violation.
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] |  Layer |     Created    |     Deleted    |
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] |  Via1  |       100      |        0       |
[05/14 04:07:42     39s] |  Via2  |       100      |        0       |
[05/14 04:07:42     39s] |  Via3  |       100      |        0       |
[05/14 04:07:42     39s] |  Via4  |       100      |        0       |
[05/14 04:07:42     39s] |  Via5  |       100      |        0       |
[05/14 04:07:42     39s] | Metal6 |        2       |       NA       |
[05/14 04:07:42     39s] +--------+----------------+----------------+
[05/14 04:07:42     39s] #% End addStripe (date=05/14 04:07:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1108.6M, current mem=1108.6M)
[05/14 04:07:42     39s] # puts "\n--- Placement ---"
# setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/14 04:07:42     39s] # setPlaceMode -fp false
<CMD> setPlaceMode -fp false
[05/14 04:07:42     39s] # place_design
<CMD> place_design
[05/14 04:07:42     39s] [check_scan_connected]: number of scan connected with missing definition = 140, number of scan = 560, number of sequential = 657, percentage of missing scan cell = 21.31% (140 / 657)
[05/14 04:07:42     39s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 21.31% flops. Placement and timing QoR can be severely impacted in this case!
[05/14 04:07:42     39s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/14 04:07:42     39s] #Start colorize_geometry on Wed May 14 04:07:42 2025
[05/14 04:07:42     39s] #
[05/14 04:07:42     39s] ### Time Record (colorize_geometry) is installed.
[05/14 04:07:42     39s] ### Time Record (Pre Callback) is installed.
[05/14 04:07:42     39s] ### Time Record (Pre Callback) is uninstalled.
[05/14 04:07:42     39s] ### Time Record (DB Import) is installed.
[05/14 04:07:42     39s] ### info: trigger incremental cell import ( 583 new cells ).
[05/14 04:07:42     39s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[05/14 04:07:43     39s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/14 04:07:43     39s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1686511975 placement=984943660 pin_access=1 inst_pattern=1
[05/14 04:07:43     39s] ### Time Record (DB Import) is uninstalled.
[05/14 04:07:43     39s] ### Time Record (DB Export) is installed.
[05/14 04:07:43     39s] Extracting standard cell pins and blockage ...... 
[05/14 04:07:43     39s] Pin and blockage extraction finished
[05/14 04:07:43     39s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1686511975 placement=984943660 pin_access=1 inst_pattern=1
[05/14 04:07:43     39s] ### Time Record (DB Export) is uninstalled.
[05/14 04:07:43     39s] ### Time Record (Post Callback) is installed.
[05/14 04:07:43     39s] ### Time Record (Post Callback) is uninstalled.
[05/14 04:07:43     39s] #
[05/14 04:07:43     39s] #colorize_geometry statistics:
[05/14 04:07:43     39s] #Cpu time = 00:00:00
[05/14 04:07:43     39s] #Elapsed time = 00:00:00
[05/14 04:07:43     39s] #Increased memory = 22.95 (MB)
[05/14 04:07:43     39s] #Total memory = 1132.38 (MB)
[05/14 04:07:43     39s] #Peak memory = 1139.89 (MB)
[05/14 04:07:43     39s] #Number of warnings = 1
[05/14 04:07:43     39s] #Total number of warnings = 17
[05/14 04:07:43     39s] #Number of fails = 0
[05/14 04:07:43     39s] #Total number of fails = 0
[05/14 04:07:43     39s] #Complete colorize_geometry on Wed May 14 04:07:43 2025
[05/14 04:07:43     39s] #
[05/14 04:07:43     39s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 04:07:43     39s] ### Time Record (colorize_geometry) is uninstalled.
[05/14 04:07:43     39s] ### 
[05/14 04:07:43     39s] ###   Scalability Statistics
[05/14 04:07:43     39s] ### 
[05/14 04:07:43     39s] ### ------------------------+----------------+----------------+----------------+
[05/14 04:07:43     39s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/14 04:07:43     39s] ### ------------------------+----------------+----------------+----------------+
[05/14 04:07:43     39s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/14 04:07:43     39s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/14 04:07:43     39s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/14 04:07:43     39s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/14 04:07:43     39s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[05/14 04:07:43     39s] ### ------------------------+----------------+----------------+----------------+
[05/14 04:07:43     39s] ### 
[05/14 04:07:43     39s] *** Starting placeDesign default flow ***
[05/14 04:07:43     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.0 mem=1314.1M
[05/14 04:07:43     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.0 mem=1314.1M
[05/14 04:07:43     40s] *** Start deleteBufferTree ***
[05/14 04:07:43     40s] Info: Detect buffers to remove automatically.
[05/14 04:07:43     40s] Analyzing netlist ...
[05/14 04:07:43     40s] Updating netlist
[05/14 04:07:43     40s] 
[05/14 04:07:43     40s] *summary: 199 instances (buffers/inverters) removed
[05/14 04:07:43     40s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/14 04:07:43     40s] 
[05/14 04:07:43     40s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:07:43     40s] 
[05/14 04:07:43     40s] TimeStamp Deleting Cell Server End ...
[05/14 04:07:43     40s] **INFO: Enable pre-place timing setting for timing analysis
[05/14 04:07:43     40s] Set Using Default Delay Limit as 101.
[05/14 04:07:43     40s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/14 04:07:43     40s] Set Default Net Delay as 0 ps.
[05/14 04:07:43     40s] Set Default Net Load as 0 pF. 
[05/14 04:07:43     40s] **INFO: Analyzing IO path groups for slack adjustment
[05/14 04:07:43     40s] Effort level <high> specified for reg2reg_tmp.32682 path_group
[05/14 04:07:43     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:07:44     41s] AAE DB initialization (MEM=1346.02 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 04:07:44     41s] #################################################################################
[05/14 04:07:44     41s] # Design Stage: PreRoute
[05/14 04:07:44     41s] # Design Name: mcs4
[05/14 04:07:44     41s] # Design Mode: 45nm
[05/14 04:07:44     41s] # Analysis Mode: MMMC Non-OCV 
[05/14 04:07:44     41s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:07:44     41s] # Signoff Settings: SI Off 
[05/14 04:07:44     41s] #################################################################################
[05/14 04:07:44     41s] Calculate delays in Single mode...
[05/14 04:07:44     41s] Calculate delays in Single mode...
[05/14 04:07:44     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1346.0M, InitMEM = 1346.0M)
[05/14 04:07:44     41s] Start delay calculation (fullDC) (1 T). (MEM=1346.02)
[05/14 04:07:44     41s] siFlow : Timing analysis mode is single, using late cdB files
[05/14 04:07:44     41s] Start AAE Lib Loading. (MEM=1357.62)
[05/14 04:07:44     41s] End AAE Lib Loading. (MEM=1376.7 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 04:07:44     41s] End AAE Lib Interpolated Model. (MEM=1376.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:07:45     41s] Total number of fetched objects 2010
[05/14 04:07:45     41s] Total number of fetched objects 2010
[05/14 04:07:45     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:07:45     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:07:45     41s] End delay calculation. (MEM=1483.64 CPU=0:00:00.5 REAL=0:00:01.0)
[05/14 04:07:45     41s] End delay calculation (fullDC). (MEM=1447.02 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 04:07:45     41s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1447.0M) ***
[05/14 04:07:45     42s] **INFO: Disable pre-place timing setting for timing analysis
[05/14 04:07:45     42s] Set Using Default Delay Limit as 1000.
[05/14 04:07:45     42s] Set Default Net Delay as 1000 ps.
[05/14 04:07:45     42s] Set Default Net Load as 0.5 pF. 
[05/14 04:07:45     42s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/14 04:07:45     42s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1437.4M, EPOCH TIME: 1747210065.640335
[05/14 04:07:45     42s] Deleted 0 physical inst  (cell - / prefix -).
[05/14 04:07:45     42s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1437.4M, EPOCH TIME: 1747210065.640625
[05/14 04:07:45     42s] INFO: #ExclusiveGroups=0
[05/14 04:07:45     42s] INFO: There are no Exclusive Groups.
[05/14 04:07:45     42s] *** Starting "NanoPlace(TM) placement v#8 (mem=1437.4M)" ...
[05/14 04:07:45     42s] Wait...
[05/14 04:07:48     44s] *** Build Buffered Sizing Timing Model
[05/14 04:07:48     44s] (cpu=0:00:02.5 mem=1445.4M) ***
[05/14 04:07:48     44s] *** Build Virtual Sizing Timing Model
[05/14 04:07:48     44s] (cpu=0:00:02.7 mem=1445.4M) ***
[05/14 04:07:48     44s] No user-set net weight.
[05/14 04:07:48     44s] Net fanout histogram:
[05/14 04:07:48     44s] 2		: 765 (38.6%) nets
[05/14 04:07:48     44s] 3		: 743 (37.5%) nets
[05/14 04:07:48     44s] 4     -	14	: 453 (22.8%) nets
[05/14 04:07:48     44s] 15    -	39	: 12 (0.6%) nets
[05/14 04:07:48     44s] 40    -	79	: 1 (0.1%) nets
[05/14 04:07:48     44s] 80    -	159	: 8 (0.4%) nets
[05/14 04:07:48     44s] 160   -	319	: 0 (0.0%) nets
[05/14 04:07:48     44s] 320   -	639	: 0 (0.0%) nets
[05/14 04:07:48     44s] 640   -	1279	: 1 (0.1%) nets
[05/14 04:07:48     44s] 1280  -	2559	: 0 (0.0%) nets
[05/14 04:07:48     44s] 2560  -	5119	: 0 (0.0%) nets
[05/14 04:07:48     44s] 5120+		: 0 (0.0%) nets
[05/14 04:07:48     44s] no activity file in design. spp won't run.
[05/14 04:07:48     44s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/14 04:07:48     44s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/14 04:07:48     44s] Define the scan chains before using this option.
[05/14 04:07:48     44s] Type 'man IMPSP-9042' for more detail.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g25051__7482 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g24636__5526 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31614 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31610 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g25069__4319 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g24635__8428 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31617 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g31613 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g25068__6260 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] **WARN: (IMPDB-2078):	Output pin Y of instance g24638__3680 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:48     44s] z: 2, totalTracks: 1
[05/14 04:07:48     44s] z: 4, totalTracks: 1
[05/14 04:07:48     44s] z: 6, totalTracks: 1
[05/14 04:07:48     44s] z: 8, totalTracks: 1
[05/14 04:07:48     45s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:07:48     45s] All LLGs are deleted
[05/14 04:07:48     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1445.4M, EPOCH TIME: 1747210068.517482
[05/14 04:07:48     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1445.4M, EPOCH TIME: 1747210068.521254
[05/14 04:07:48     45s] # Building mcs4 llgBox search-tree.
[05/14 04:07:48     45s] #std cell=1975 (0 fixed + 1975 movable) #buf cell=9 #inv cell=114 #block=0 (0 floating + 0 preplaced)
[05/14 04:07:48     45s] #ioInst=0 #net=1983 #term=7973 #term/net=4.02, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
[05/14 04:07:48     45s] stdCell: 1975 single + 0 double + 0 multi
[05/14 04:07:48     45s] Total standard cell length = 4.7138 (mm), area = 0.0081 (mm^2)
[05/14 04:07:48     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1445.4M, EPOCH TIME: 1747210068.524461
[05/14 04:07:48     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1445.4M, EPOCH TIME: 1747210068.526305
[05/14 04:07:48     45s] Core basic site is CoreSite
[05/14 04:07:48     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1445.4M, EPOCH TIME: 1747210068.564140
[05/14 04:07:48     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1445.4M, EPOCH TIME: 1747210068.564742
[05/14 04:07:48     45s] Use non-trimmed site array because memory saving is not enough.
[05/14 04:07:48     45s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:07:48     45s] SiteArray: use 405,504 bytes
[05/14 04:07:48     45s] SiteArray: current memory after site array memory allocation 1445.8M
[05/14 04:07:48     45s] SiteArray: FP blocked sites are writable
[05/14 04:07:48     45s] Estimated cell power/ground rail width = 0.160 um
[05/14 04:07:48     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:07:48     45s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1445.8M, EPOCH TIME: 1747210068.578659
[05/14 04:07:48     45s] Process 602 wires and vias for routing blockage and capacity analysis
[05/14 04:07:48     45s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1445.8M, EPOCH TIME: 1747210068.583716
[05/14 04:07:48     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.060, MEM:1445.8M, EPOCH TIME: 1747210068.585843
[05/14 04:07:48     45s] 
[05/14 04:07:48     45s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:07:48     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.063, MEM:1445.8M, EPOCH TIME: 1747210068.587199
[05/14 04:07:48     45s] 
[05/14 04:07:48     45s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:07:48     45s] Average module density = 0.280.
[05/14 04:07:48     45s] Density for the design = 0.280.
[05/14 04:07:48     45s]        = stdcell_area 23569 sites (8061 um^2) / alloc_area 84150 sites (28779 um^2).
[05/14 04:07:48     45s] Pin Density = 0.09475.
[05/14 04:07:48     45s]             = total # of pins 7973 / total area 84150.
[05/14 04:07:48     45s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1445.8M, EPOCH TIME: 1747210068.620732
[05/14 04:07:48     45s] Identified 6 spare or floating instances, with no clusters.
[05/14 04:07:48     45s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.004, MEM:1445.8M, EPOCH TIME: 1747210068.624884
[05/14 04:07:48     45s] OPERPROF: Starting pre-place ADS at level 1, MEM:1445.8M, EPOCH TIME: 1747210068.625338
[05/14 04:07:48     45s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1445.8M, EPOCH TIME: 1747210068.628293
[05/14 04:07:48     45s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1445.8M, EPOCH TIME: 1747210068.628428
[05/14 04:07:48     45s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1445.8M, EPOCH TIME: 1747210068.628552
[05/14 04:07:48     45s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1445.8M, EPOCH TIME: 1747210068.628634
[05/14 04:07:48     45s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1445.8M, EPOCH TIME: 1747210068.628705
[05/14 04:07:48     45s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1445.8M, EPOCH TIME: 1747210068.629043
[05/14 04:07:48     45s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1445.8M, EPOCH TIME: 1747210068.629128
[05/14 04:07:48     45s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1445.8M, EPOCH TIME: 1747210068.629308
[05/14 04:07:48     45s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1445.8M, EPOCH TIME: 1747210068.629374
[05/14 04:07:48     45s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1445.8M, EPOCH TIME: 1747210068.629502
[05/14 04:07:48     45s] ADSU 0.280 -> 0.309. site 84150.000 -> 76268.400. GS 13.680
[05/14 04:07:48     45s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.017, MEM:1445.8M, EPOCH TIME: 1747210068.642029
[05/14 04:07:48     45s] OPERPROF: Starting spMPad at level 1, MEM:1412.8M, EPOCH TIME: 1747210068.643044
[05/14 04:07:48     45s] OPERPROF:   Starting spContextMPad at level 2, MEM:1412.8M, EPOCH TIME: 1747210068.643520
[05/14 04:07:48     45s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1412.8M, EPOCH TIME: 1747210068.643625
[05/14 04:07:48     45s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1412.8M, EPOCH TIME: 1747210068.643709
[05/14 04:07:48     45s] Initial padding reaches pin density 0.467 for top
[05/14 04:07:48     45s] InitPadU 0.309 -> 0.379 for top
[05/14 04:07:48     45s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1414.3M, EPOCH TIME: 1747210068.657082
[05/14 04:07:48     45s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1414.3M, EPOCH TIME: 1747210068.659413
[05/14 04:07:48     45s] === lastAutoLevel = 8 
[05/14 04:07:48     45s] OPERPROF: Starting spInitNetWt at level 1, MEM:1414.3M, EPOCH TIME: 1747210068.660906
[05/14 04:07:48     45s] no activity file in design. spp won't run.
[05/14 04:07:48     45s] [spp] 0
[05/14 04:07:48     45s] [adp] 0:1:1:3
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31617/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31616/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31614/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31613/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31612/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g31610/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g25051__7482/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g25068__6260/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g25069__4319/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g24635__8428/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g24636__5526/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:48     45s] **WARN: (IMPDC-348):	The output pin g24638__3680/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:49     45s] **WARN: (IMPDC-348):	The output pin g31617/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:49     45s] **WARN: (IMPDC-348):	The output pin g31616/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/14 04:07:49     45s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/14 04:07:49     45s] To increase the message display limit, refer to the product command reference manual.
[05/14 04:07:49     45s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.550, REAL:0.639, MEM:1450.5M, EPOCH TIME: 1747210069.299972
[05/14 04:07:49     45s] Clock gating cells determined by native netlist tracing.
[05/14 04:07:49     45s] no activity file in design. spp won't run.
[05/14 04:07:49     45s] no activity file in design. spp won't run.
[05/14 04:07:49     45s] Effort level <high> specified for reg2reg path_group
[05/14 04:07:49     45s] OPERPROF: Starting npMain at level 1, MEM:1453.5M, EPOCH TIME: 1747210069.560951
[05/14 04:07:50     45s] OPERPROF:   Starting npPlace at level 2, MEM:1462.5M, EPOCH TIME: 1747210070.568996
[05/14 04:07:50     45s] Iteration  1: Total net bbox = 8.760e-10 (4.05e-10 4.71e-10)
[05/14 04:07:50     45s]               Est.  stn bbox = 9.275e-10 (4.27e-10 5.00e-10)
[05/14 04:07:50     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.5M
[05/14 04:07:50     45s] Iteration  2: Total net bbox = 8.760e-10 (4.05e-10 4.71e-10)
[05/14 04:07:50     45s]               Est.  stn bbox = 9.275e-10 (4.27e-10 5.00e-10)
[05/14 04:07:50     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.5M
[05/14 04:07:50     45s] exp_mt_sequential is set from setPlaceMode option to 1
[05/14 04:07:50     45s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/14 04:07:50     45s] place_exp_mt_interval set to default 32
[05/14 04:07:50     45s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/14 04:07:50     46s] Iteration  3: Total net bbox = 6.034e+01 (2.19e+01 3.85e+01)
[05/14 04:07:50     46s]               Est.  stn bbox = 7.547e+01 (2.68e+01 4.86e+01)
[05/14 04:07:50     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1470.9M
[05/14 04:07:50     46s] Total number of setup views is 2.
[05/14 04:07:50     46s] Total number of active setup views is 1.
[05/14 04:07:50     46s] Active setup views:
[05/14 04:07:50     46s]     AnalysisView_BC
[05/14 04:07:51     46s] Iteration  4: Total net bbox = 4.638e+03 (8.64e+02 3.77e+03)
[05/14 04:07:51     46s]               Est.  stn bbox = 6.144e+03 (1.15e+03 4.99e+03)
[05/14 04:07:51     46s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1502.3M
[05/14 04:07:51     46s] Total number of setup views is 1.
[05/14 04:07:51     46s] Total number of active setup views is 1.
[05/14 04:07:51     46s] Active setup views:
[05/14 04:07:51     46s]     AnalysisView_BC
[05/14 04:07:52     47s] Iteration  5: Total net bbox = 1.440e+04 (8.41e+03 5.99e+03)
[05/14 04:07:52     47s]               Est.  stn bbox = 1.829e+04 (1.03e+04 7.99e+03)
[05/14 04:07:52     47s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1502.3M
[05/14 04:07:52     47s] OPERPROF:   Finished npPlace at level 2, CPU:1.700, REAL:1.803, MEM:1502.3M, EPOCH TIME: 1747210072.372403
[05/14 04:07:52     47s] OPERPROF: Finished npMain at level 1, CPU:1.720, REAL:2.816, MEM:1502.3M, EPOCH TIME: 1747210072.376772
[05/14 04:07:52     47s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1502.3M, EPOCH TIME: 1747210072.379854
[05/14 04:07:52     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 04:07:52     47s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1502.3M, EPOCH TIME: 1747210072.382960
[05/14 04:07:52     47s] OPERPROF: Starting npMain at level 1, MEM:1502.3M, EPOCH TIME: 1747210072.383719
[05/14 04:07:52     47s] OPERPROF:   Starting npPlace at level 2, MEM:1502.3M, EPOCH TIME: 1747210072.404713
[05/14 04:07:52     47s] Total number of setup views is 1.
[05/14 04:07:52     47s] Total number of active setup views is 1.
[05/14 04:07:52     47s] Active setup views:
[05/14 04:07:52     47s]     AnalysisView_BC
[05/14 04:07:53     48s] Iteration  6: Total net bbox = 1.792e+04 (9.51e+03 8.41e+03)
[05/14 04:07:53     48s]               Est.  stn bbox = 2.281e+04 (1.19e+04 1.09e+04)
[05/14 04:07:53     48s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1502.3M
[05/14 04:07:53     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.960, REAL:1.020, MEM:1502.3M, EPOCH TIME: 1747210073.424549
[05/14 04:07:53     48s] OPERPROF: Finished npMain at level 1, CPU:0.980, REAL:1.053, MEM:1502.3M, EPOCH TIME: 1747210073.437021
[05/14 04:07:53     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1502.3M, EPOCH TIME: 1747210073.437625
[05/14 04:07:53     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 04:07:53     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1502.3M, EPOCH TIME: 1747210073.440251
[05/14 04:07:53     48s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1502.3M, EPOCH TIME: 1747210073.440371
[05/14 04:07:53     48s] Starting Early Global Route rough congestion estimation: mem = 1502.3M
[05/14 04:07:53     48s] (I)      ==================== Layers =====================
[05/14 04:07:53     48s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:53     48s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:07:53     48s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:53     48s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:07:53     48s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:07:53     48s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:53     48s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:07:53     48s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:07:53     48s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:07:53     48s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:07:53     48s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:07:53     48s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:07:53     48s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:07:53     48s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:07:53     48s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:07:53     48s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:07:53     48s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:07:53     48s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:07:53     48s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:07:53     48s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:07:53     48s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:53     48s] (I)      Started Import and model ( Curr Mem: 1502.28 MB )
[05/14 04:07:53     48s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:53     48s] (I)      == Non-default Options ==
[05/14 04:07:53     48s] (I)      Print mode                                         : 2
[05/14 04:07:53     48s] (I)      Stop if highly congested                           : false
[05/14 04:07:53     48s] (I)      Maximum routing layer                              : 11
[05/14 04:07:53     48s] (I)      Assign partition pins                              : false
[05/14 04:07:53     48s] (I)      Support large GCell                                : true
[05/14 04:07:53     48s] (I)      Number of threads                                  : 1
[05/14 04:07:53     48s] (I)      Number of rows per GCell                           : 7
[05/14 04:07:53     48s] (I)      Max num rows per GCell                             : 32
[05/14 04:07:53     48s] (I)      Method to set GCell size                           : row
[05/14 04:07:53     48s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:07:53     48s] (I)      Use row-based GCell size
[05/14 04:07:53     48s] (I)      Use row-based GCell align
[05/14 04:07:53     48s] (I)      layer 0 area = 80000
[05/14 04:07:53     48s] (I)      layer 1 area = 80000
[05/14 04:07:53     48s] (I)      layer 2 area = 80000
[05/14 04:07:53     48s] (I)      layer 3 area = 80000
[05/14 04:07:53     48s] (I)      layer 4 area = 80000
[05/14 04:07:53     48s] (I)      layer 5 area = 80000
[05/14 04:07:53     48s] (I)      layer 6 area = 80000
[05/14 04:07:53     48s] (I)      layer 7 area = 80000
[05/14 04:07:53     48s] (I)      layer 8 area = 80000
[05/14 04:07:53     48s] (I)      layer 9 area = 400000
[05/14 04:07:53     48s] (I)      layer 10 area = 400000
[05/14 04:07:53     48s] (I)      GCell unit size   : 3420
[05/14 04:07:53     48s] (I)      GCell multiplier  : 7
[05/14 04:07:53     48s] (I)      GCell row height  : 3420
[05/14 04:07:53     48s] (I)      Actual row height : 3420
[05/14 04:07:53     48s] (I)      GCell align ref   : 5200 5320
[05/14 04:07:53     48s] [NR-eGR] Track table information for default rule: 
[05/14 04:07:53     48s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:07:53     48s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:07:53     48s] (I)      ==================== Default via =====================
[05/14 04:07:53     48s] (I)      +----+------------------+----------------------------+
[05/14 04:07:53     48s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:07:53     48s] (I)      +----+------------------+----------------------------+
[05/14 04:07:53     48s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:07:53     48s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:07:53     48s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:07:53     48s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:07:53     48s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:07:53     48s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:07:53     48s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:07:53     48s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:07:53     48s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:07:53     48s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:07:53     48s] (I)      +----+------------------+----------------------------+
[05/14 04:07:53     48s] [NR-eGR] Read 902 PG shapes
[05/14 04:07:53     48s] [NR-eGR] Read 0 clock shapes
[05/14 04:07:53     48s] [NR-eGR] Read 0 other shapes
[05/14 04:07:53     48s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:07:53     48s] [NR-eGR] #Instance Blockages : 0
[05/14 04:07:53     48s] [NR-eGR] #PG Blockages       : 902
[05/14 04:07:53     48s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:07:53     48s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:07:53     48s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:07:53     48s] [NR-eGR] #Other Blockages    : 0
[05/14 04:07:53     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:07:53     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:07:53     48s] [NR-eGR] Read 1982 nets ( ignored 0 )
[05/14 04:07:53     48s] (I)      early_global_route_priority property id does not exist.
[05/14 04:07:53     48s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 04:07:53     48s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:07:53     48s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:53     48s] (I)      Number of ignored nets                =      0
[05/14 04:07:53     48s] (I)      Number of connected nets              =      0
[05/14 04:07:53     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 04:07:53     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:07:53     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:07:53     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:07:53     48s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 04:07:53     48s] (I)      Ndr track 0 does not exist
[05/14 04:07:53     48s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:07:53     48s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:07:53     48s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:07:53     48s] (I)      Site width          :   400  (dbu)
[05/14 04:07:53     48s] (I)      Row height          :  3420  (dbu)
[05/14 04:07:53     48s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:07:53     48s] (I)      GCell width         : 23940  (dbu)
[05/14 04:07:53     48s] (I)      GCell height        : 23940  (dbu)
[05/14 04:07:53     48s] (I)      Grid                :    15    15    11
[05/14 04:07:53     48s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:07:53     48s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/14 04:07:53     48s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/14 04:07:53     48s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:07:53     48s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:07:53     48s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:07:53     48s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:07:53     48s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:07:53     48s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/14 04:07:53     48s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:07:53     48s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:07:53     48s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:07:53     48s] (I)      --------------------------------------------------------
[05/14 04:07:53     48s] 
[05/14 04:07:53     48s] [NR-eGR] ============ Routing rule table ============
[05/14 04:07:53     48s] [NR-eGR] Rule id: 0  Nets: 1982
[05/14 04:07:53     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:07:53     48s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:07:53     48s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:07:53     48s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:07:53     48s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:07:53     48s] [NR-eGR] ========================================
[05/14 04:07:53     48s] [NR-eGR] 
[05/14 04:07:53     48s] (I)      =============== Blocked Tracks ===============
[05/14 04:07:53     48s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:53     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:07:53     48s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:53     48s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      |     2 |   13140 |      120 |         0.91% |
[05/14 04:07:53     48s] (I)      |     3 |   13845 |      300 |         2.17% |
[05/14 04:07:53     48s] (I)      |     4 |   13140 |      120 |         0.91% |
[05/14 04:07:53     48s] (I)      |     5 |   13845 |      300 |         2.17% |
[05/14 04:07:53     48s] (I)      |     6 |   13140 |      120 |         0.91% |
[05/14 04:07:53     48s] (I)      |     7 |   13845 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      |     8 |   13140 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      |     9 |   13845 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      |    10 |    5235 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      |    11 |    5535 |        0 |         0.00% |
[05/14 04:07:53     48s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:53     48s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1502.28 MB )
[05/14 04:07:53     48s] (I)      Reset routing kernel
[05/14 04:07:53     48s] (I)      numLocalWires=8772  numGlobalNetBranches=2590  numLocalNetBranches=1807
[05/14 04:07:53     48s] (I)      totalPins=7955  totalGlobalPin=2493 (31.34%)
[05/14 04:07:53     48s] (I)      total 2D Cap : 118480 = (60857 H, 57623 V)
[05/14 04:07:53     48s] (I)      
[05/14 04:07:53     48s] (I)      ============  Phase 1a Route ============
[05/14 04:07:53     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:07:53     48s] (I)      Usage: 1919 = (1008 H, 911 V) = (1.66% H, 1.58% V) = (1.207e+04um H, 1.090e+04um V)
[05/14 04:07:53     48s] (I)      
[05/14 04:07:53     48s] (I)      ============  Phase 1b Route ============
[05/14 04:07:53     48s] (I)      Usage: 1919 = (1008 H, 911 V) = (1.66% H, 1.58% V) = (1.207e+04um H, 1.090e+04um V)
[05/14 04:07:53     48s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/14 04:07:53     48s] 
[05/14 04:07:53     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:07:53     48s] Finished Early Global Route rough congestion estimation: mem = 1502.3M
[05/14 04:07:53     48s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.093, MEM:1502.3M, EPOCH TIME: 1747210073.533357
[05/14 04:07:53     48s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/14 04:07:53     48s] OPERPROF: Starting CDPad at level 1, MEM:1502.3M, EPOCH TIME: 1747210073.533698
[05/14 04:07:53     48s] CDPadU 0.379 -> 0.374. R=0.309, N=1975, GS=11.970
[05/14 04:07:53     48s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1502.3M, EPOCH TIME: 1747210073.544273
[05/14 04:07:53     48s] OPERPROF: Starting npMain at level 1, MEM:1502.3M, EPOCH TIME: 1747210073.547362
[05/14 04:07:53     48s] OPERPROF:   Starting npPlace at level 2, MEM:1502.3M, EPOCH TIME: 1747210073.560212
[05/14 04:07:53     48s] Total number of setup views is 1.
[05/14 04:07:53     48s] Total number of active setup views is 1.
[05/14 04:07:53     48s] Active setup views:
[05/14 04:07:53     48s]     AnalysisView_BC
[05/14 04:07:53     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.015, MEM:1505.2M, EPOCH TIME: 1747210073.575230
[05/14 04:07:53     48s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.038, MEM:1505.2M, EPOCH TIME: 1747210073.585608
[05/14 04:07:53     48s] Global placement CDP skipped at cutLevel 7.
[05/14 04:07:53     48s] Iteration  7: Total net bbox = 2.063e+04 (1.20e+04 8.59e+03)
[05/14 04:07:53     48s]               Est.  stn bbox = 2.575e+04 (1.46e+04 1.11e+04)
[05/14 04:07:53     48s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1505.2M
[05/14 04:07:53     49s] 
[05/14 04:07:53     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:07:54     49s] TLC MultiMap info (StdDelay):
[05/14 04:07:54     49s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:07:54     49s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:07:54     49s]  Setting StdDelay to: 9.9ps
[05/14 04:07:54     49s] 
[05/14 04:07:54     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:07:54     49s] nrCritNet: 0.00% ( 0 / 1983 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[05/14 04:07:54     49s] nrCritNet: 0.00% ( 0 / 1983 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[05/14 04:07:54     49s] Iteration  8: Total net bbox = 2.063e+04 (1.20e+04 8.59e+03)
[05/14 04:07:54     49s]               Est.  stn bbox = 2.575e+04 (1.46e+04 1.11e+04)
[05/14 04:07:54     49s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1505.2M
[05/14 04:07:54     49s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1505.2M, EPOCH TIME: 1747210074.019950
[05/14 04:07:54     49s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/14 04:07:54     49s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210074.020287
[05/14 04:07:54     49s] Legalizing MH Cells... 0 / 0 (level 8)
[05/14 04:07:54     49s] No instances found in the vector
[05/14 04:07:54     49s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1505.2M, DRC: 0)
[05/14 04:07:54     49s] 0 (out of 0) MH cells were successfully legalized.
[05/14 04:07:54     49s] OPERPROF: Starting npMain at level 1, MEM:1505.2M, EPOCH TIME: 1747210074.020759
[05/14 04:07:54     49s] OPERPROF:   Starting npPlace at level 2, MEM:1505.2M, EPOCH TIME: 1747210074.035290
[05/14 04:07:54     49s] Total number of setup views is 1.
[05/14 04:07:54     49s] Total number of active setup views is 1.
[05/14 04:07:54     49s] Active setup views:
[05/14 04:07:54     49s]     AnalysisView_BC
[05/14 04:07:55     50s] Total number of setup views is 1.
[05/14 04:07:55     50s] Total number of active setup views is 1.
[05/14 04:07:55     50s] Active setup views:
[05/14 04:07:55     50s]     AnalysisView_BC
[05/14 04:07:56     51s] Total number of setup views is 1.
[05/14 04:07:56     51s] Total number of active setup views is 1.
[05/14 04:07:56     51s] Active setup views:
[05/14 04:07:56     51s]     AnalysisView_BC
[05/14 04:07:57     52s] Iteration  9: Total net bbox = 2.350e+04 (1.23e+04 1.12e+04)
[05/14 04:07:57     52s]               Est.  stn bbox = 2.905e+04 (1.50e+04 1.40e+04)
[05/14 04:07:57     52s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1505.2M
[05/14 04:07:57     52s] GP RA stats: MHOnly 0 nrInst 1975 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/14 04:07:57     52s] Total number of setup views is 1.
[05/14 04:07:57     52s] Total number of active setup views is 1.
[05/14 04:07:57     52s] Active setup views:
[05/14 04:07:57     52s]     AnalysisView_BC
[05/14 04:07:58     53s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.350036
[05/14 04:07:58     53s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210078.350216
[05/14 04:07:58     53s] Iteration 10: Total net bbox = 2.284e+04 (1.19e+04 1.09e+04)
[05/14 04:07:58     53s]               Est.  stn bbox = 2.833e+04 (1.46e+04 1.37e+04)
[05/14 04:07:58     53s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1505.2M
[05/14 04:07:58     53s] OPERPROF:   Finished npPlace at level 2, CPU:4.240, REAL:4.319, MEM:1505.2M, EPOCH TIME: 1747210078.354397
[05/14 04:07:58     53s] OPERPROF: Finished npMain at level 1, CPU:4.260, REAL:4.346, MEM:1505.2M, EPOCH TIME: 1747210078.366372
[05/14 04:07:58     53s] Iteration 11: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
[05/14 04:07:58     53s]               Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
[05/14 04:07:58     53s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1505.2M
[05/14 04:07:58     53s] Iteration 12: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
[05/14 04:07:58     53s]               Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
[05/14 04:07:58     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.2M
[05/14 04:07:58     53s] [adp] clock
[05/14 04:07:58     53s] [adp] weight, nr nets, wire length
[05/14 04:07:58     53s] [adp]      0        1  325.223500
[05/14 04:07:58     53s] [adp] data
[05/14 04:07:58     53s] [adp] weight, nr nets, wire length
[05/14 04:07:58     53s] [adp]      0     1988  24220.482000
[05/14 04:07:58     53s] [adp] 0.000000|0.000000|0.000000
[05/14 04:07:58     53s] Iteration 13: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
[05/14 04:07:58     53s]               Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
[05/14 04:07:58     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.2M
[05/14 04:07:58     53s] *** cost = 2.455e+04 (1.36e+04 1.10e+04) (cpu for global=0:00:07.7) real=0:00:09.0***
[05/14 04:07:58     53s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/14 04:07:58     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:58     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/14 04:07:58     53s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/14 04:07:58     53s] To increase the message display limit, refer to the product command reference manual.
[05/14 04:07:58     53s] Saved padding area to DB
[05/14 04:07:58     53s] All LLGs are deleted
[05/14 04:07:58     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.442648
[05/14 04:07:58     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.443222
[05/14 04:07:58     53s] Solver runtime cpu: 0:00:06.5 real: 0:00:06.7
[05/14 04:07:58     53s] Core Placement runtime cpu: 0:00:07.0 real: 0:00:08.0
[05/14 04:07:58     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/14 04:07:58     53s] Type 'man IMPSP-9025' for more detail.
[05/14 04:07:58     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.452803
[05/14 04:07:58     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.453128
[05/14 04:07:58     53s] z: 2, totalTracks: 1
[05/14 04:07:58     53s] z: 4, totalTracks: 1
[05/14 04:07:58     53s] z: 6, totalTracks: 1
[05/14 04:07:58     53s] z: 8, totalTracks: 1
[05/14 04:07:58     53s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:07:58     53s] All LLGs are deleted
[05/14 04:07:58     53s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.463737
[05/14 04:07:58     53s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.464383
[05/14 04:07:58     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.465178
[05/14 04:07:58     53s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1505.2M, EPOCH TIME: 1747210078.467301
[05/14 04:07:58     53s] Core basic site is CoreSite
[05/14 04:07:58     53s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1505.2M, EPOCH TIME: 1747210078.514832
[05/14 04:07:58     53s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.515473
[05/14 04:07:58     53s] Fast DP-INIT is on for default
[05/14 04:07:58     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:07:58     53s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.054, MEM:1505.2M, EPOCH TIME: 1747210078.521240
[05/14 04:07:58     53s] 
[05/14 04:07:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:07:58     53s] OPERPROF:       Starting CMU at level 4, MEM:1505.2M, EPOCH TIME: 1747210078.534386
[05/14 04:07:58     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1505.2M, EPOCH TIME: 1747210078.536324
[05/14 04:07:58     53s] 
[05/14 04:07:58     53s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:07:58     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.072, MEM:1505.2M, EPOCH TIME: 1747210078.536992
[05/14 04:07:58     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.537100
[05/14 04:07:58     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210078.537192
[05/14 04:07:58     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1505.2MB).
[05/14 04:07:58     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.087, MEM:1505.2M, EPOCH TIME: 1747210078.539690
[05/14 04:07:58     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.087, MEM:1505.2M, EPOCH TIME: 1747210078.539787
[05/14 04:07:58     53s] TDRefine: refinePlace mode is spiral
[05/14 04:07:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.1
[05/14 04:07:58     53s] OPERPROF: Starting RefinePlace at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.539907
[05/14 04:07:58     53s] *** Starting refinePlace (0:00:53.5 mem=1505.2M) ***
[05/14 04:07:58     53s] Total net bbox length = 2.450e+04 (1.354e+04 1.097e+04) (ext = 1.196e+02)
[05/14 04:07:58     53s] 
[05/14 04:07:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:07:58     53s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.549824
[05/14 04:07:58     53s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:07:58     53s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210078.550181
[05/14 04:07:58     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:07:58     53s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:58     53s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:58     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.555387
[05/14 04:07:58     53s] Starting refinePlace ...
[05/14 04:07:58     53s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:58     53s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:58     53s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 04:07:58     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1505.2MB) @(0:00:53.6 - 0:00:53.6).
[05/14 04:07:58     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:07:58     53s] wireLenOptFixPriorityInst 0 inst fixed
[05/14 04:07:58     53s] Placement tweakage begins.
[05/14 04:07:58     53s] wire length = 3.359e+04
[05/14 04:07:58     53s] wire length = 3.351e+04
[05/14 04:07:58     53s] Placement tweakage ends.
[05/14 04:07:58     53s] Move report: tweak moves 119 insts, mean move: 4.61 um, max move: 28.20 um 
[05/14 04:07:58     53s] 	Max move on inst (g31613): (61.07, 129.46) --> (60.13, 102.19)
[05/14 04:07:58     53s] 
[05/14 04:07:58     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:07:58     53s] Move report: legalization moves 1975 insts, mean move: 0.96 um, max move: 2.68 um spiral
[05/14 04:07:58     53s] 	Max move on inst (i4004_ip_board_dram_array_reg[0][6]): (128.04, 69.16) --> (129.20, 67.64)
[05/14 04:07:58     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:07:58     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:07:58     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1508.2MB) @(0:00:53.7 - 0:00:53.7).
[05/14 04:07:58     53s] Move report: Detail placement moves 1975 insts, mean move: 1.20 um, max move: 28.69 um 
[05/14 04:07:58     53s] 	Max move on inst (g31613): (61.07, 129.46) --> (60.00, 101.84)
[05/14 04:07:58     53s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1508.2MB
[05/14 04:07:58     53s] Statistics of distance of Instance movement in refine placement:
[05/14 04:07:58     53s]   maximum (X+Y) =        28.69 um
[05/14 04:07:58     53s]   inst (g31613) with max move: (61.0735, 129.455) -> (60, 101.84)
[05/14 04:07:58     53s]   mean    (X+Y) =         1.20 um
[05/14 04:07:58     53s] Summary Report:
[05/14 04:07:58     53s] Instances move: 1975 (out of 1975 movable)
[05/14 04:07:58     53s] Instances flipped: 0
[05/14 04:07:58     53s] Mean displacement: 1.20 um
[05/14 04:07:58     53s] Max displacement: 28.69 um (Instance: g31613) (61.0735, 129.455) -> (60, 101.84)
[05/14 04:07:58     53s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: BUFX6
[05/14 04:07:58     53s] Total instances moved : 1975
[05/14 04:07:58     53s] Ripped up 0 affected routes.
[05/14 04:07:58     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.176, MEM:1508.2M, EPOCH TIME: 1747210078.731080
[05/14 04:07:58     53s] Total net bbox length = 2.473e+04 (1.354e+04 1.119e+04) (ext = 1.193e+02)
[05/14 04:07:58     53s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1508.2MB
[05/14 04:07:58     53s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1508.2MB) @(0:00:53.5 - 0:00:53.7).
[05/14 04:07:58     53s] *** Finished refinePlace (0:00:53.7 mem=1508.2M) ***
[05/14 04:07:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.1
[05/14 04:07:58     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.170, REAL:0.193, MEM:1508.2M, EPOCH TIME: 1747210078.732470
[05/14 04:07:58     53s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1508.2M, EPOCH TIME: 1747210078.732536
[05/14 04:07:58     53s] All LLGs are deleted
[05/14 04:07:58     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1508.2M, EPOCH TIME: 1747210078.734587
[05/14 04:07:58     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1508.2M, EPOCH TIME: 1747210078.735557
[05/14 04:07:58     53s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1505.2M, EPOCH TIME: 1747210078.738251
[05/14 04:07:58     53s] *** End of Placement (cpu=0:00:11.5, real=0:00:13.0, mem=1505.2M) ***
[05/14 04:07:58     53s] z: 2, totalTracks: 1
[05/14 04:07:58     53s] z: 4, totalTracks: 1
[05/14 04:07:58     53s] z: 6, totalTracks: 1
[05/14 04:07:58     53s] z: 8, totalTracks: 1
[05/14 04:07:58     53s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:07:58     53s] All LLGs are deleted
[05/14 04:07:58     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.766560
[05/14 04:07:58     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210078.767044
[05/14 04:07:58     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.767505
[05/14 04:07:58     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.769048
[05/14 04:07:58     53s] Core basic site is CoreSite
[05/14 04:07:58     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.792387
[05/14 04:07:58     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1505.2M, EPOCH TIME: 1747210078.792867
[05/14 04:07:58     53s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:07:58     53s] SiteArray: use 405,504 bytes
[05/14 04:07:58     53s] SiteArray: current memory after site array memory allocation 1505.2M
[05/14 04:07:58     53s] SiteArray: FP blocked sites are writable
[05/14 04:07:58     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:07:58     53s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M, EPOCH TIME: 1747210078.794820
[05/14 04:07:58     53s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.795748
[05/14 04:07:58     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1505.2M, EPOCH TIME: 1747210078.805106
[05/14 04:07:58     53s] 
[05/14 04:07:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:07:58     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1505.2M, EPOCH TIME: 1747210078.809438
[05/14 04:07:58     53s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.810334
[05/14 04:07:58     53s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.815008
[05/14 04:07:58     53s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.815900
[05/14 04:07:58     53s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 04:07:58     53s] Density distribution unevenness ratio = 46.126%
[05/14 04:07:58     53s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.006, MEM:1505.2M, EPOCH TIME: 1747210078.816035
[05/14 04:07:58     53s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1505.2M, EPOCH TIME: 1747210078.816095
[05/14 04:07:58     53s] All LLGs are deleted
[05/14 04:07:58     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1505.2M, EPOCH TIME: 1747210078.826966
[05/14 04:07:58     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1505.2M, EPOCH TIME: 1747210078.827620
[05/14 04:07:58     53s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.013, MEM:1505.2M, EPOCH TIME: 1747210078.828926
[05/14 04:07:58     53s] *** Free Virtual Timing Model ...(mem=1505.2M)
[05/14 04:07:58     53s] Starting IO pin assignment...
[05/14 04:07:58     53s] The design is not routed. Using placement based method for pin assignment.
[05/14 04:07:58     53s] Completed IO pin assignment.
[05/14 04:07:58     53s] **INFO: Enable pre-place timing setting for timing analysis
[05/14 04:07:58     53s] Set Using Default Delay Limit as 101.
[05/14 04:07:58     53s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/14 04:07:58     53s] Set Default Net Delay as 0 ps.
[05/14 04:07:58     53s] Set Default Net Load as 0 pF. 
[05/14 04:07:58     53s] **INFO: Analyzing IO path groups for slack adjustment
[05/14 04:07:59     53s] Effort level <high> specified for reg2reg_tmp.32682 path_group
[05/14 04:07:59     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:07:59     53s] #################################################################################
[05/14 04:07:59     53s] # Design Stage: PreRoute
[05/14 04:07:59     53s] # Design Name: mcs4
[05/14 04:07:59     53s] # Design Mode: 45nm
[05/14 04:07:59     53s] # Analysis Mode: MMMC Non-OCV 
[05/14 04:07:59     53s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:07:59     53s] # Signoff Settings: SI Off 
[05/14 04:07:59     53s] #################################################################################
[05/14 04:07:59     53s] Calculate delays in Single mode...
[05/14 04:07:59     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1495.6M, InitMEM = 1495.6M)
[05/14 04:07:59     53s] Start delay calculation (fullDC) (1 T). (MEM=1495.62)
[05/14 04:07:59     54s] End AAE Lib Interpolated Model. (MEM=1507.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:07:59     54s] Total number of fetched objects 2010
[05/14 04:07:59     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:07:59     54s] End delay calculation. (MEM=1538.92 CPU=0:00:00.2 REAL=0:00:00.0)
[05/14 04:07:59     54s] End delay calculation (fullDC). (MEM=1538.92 CPU=0:00:00.3 REAL=0:00:00.0)
[05/14 04:07:59     54s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1538.9M) ***
[05/14 04:07:59     54s] **INFO: Disable pre-place timing setting for timing analysis
[05/14 04:07:59     54s] Set Using Default Delay Limit as 1000.
[05/14 04:07:59     54s] Set Default Net Delay as 1000 ps.
[05/14 04:07:59     54s] Set Default Net Load as 0.5 pF. 
[05/14 04:07:59     54s] Info: Disable timing driven in postCTS congRepair.
[05/14 04:07:59     54s] 
[05/14 04:07:59     54s] Starting congRepair ...
[05/14 04:07:59     54s] User Input Parameters:
[05/14 04:07:59     54s] - Congestion Driven    : On
[05/14 04:07:59     54s] - Timing Driven        : Off
[05/14 04:07:59     54s] - Area-Violation Based : On
[05/14 04:07:59     54s] - Start Rollback Level : -5
[05/14 04:07:59     54s] - Legalized            : On
[05/14 04:07:59     54s] - Window Based         : Off
[05/14 04:07:59     54s] - eDen incr mode       : Off
[05/14 04:07:59     54s] - Small incr mode      : Off
[05/14 04:07:59     54s] 
[05/14 04:07:59     54s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1529.3M, EPOCH TIME: 1747210079.603353
[05/14 04:07:59     54s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1529.3M, EPOCH TIME: 1747210079.613180
[05/14 04:07:59     54s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1529.3M, EPOCH TIME: 1747210079.614559
[05/14 04:07:59     54s] Starting Early Global Route congestion estimation: mem = 1529.3M
[05/14 04:07:59     54s] (I)      ==================== Layers =====================
[05/14 04:07:59     54s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:59     54s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:07:59     54s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:59     54s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:07:59     54s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:07:59     54s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:59     54s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:07:59     54s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:07:59     54s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:07:59     54s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:07:59     54s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:07:59     54s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:07:59     54s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:07:59     54s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:07:59     54s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:07:59     54s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:07:59     54s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:07:59     54s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:07:59     54s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:07:59     54s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:07:59     54s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:07:59     54s] (I)      Started Import and model ( Curr Mem: 1529.31 MB )
[05/14 04:07:59     54s] (I)      Default pattern map key = mcs4_default.
[05/14 04:07:59     54s] (I)      == Non-default Options ==
[05/14 04:07:59     54s] (I)      Maximum routing layer                              : 11
[05/14 04:07:59     54s] (I)      Number of threads                                  : 1
[05/14 04:07:59     54s] (I)      Use non-blocking free Dbs wires                    : false
[05/14 04:07:59     54s] (I)      Method to set GCell size                           : row
[05/14 04:07:59     54s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:07:59     54s] (I)      Use row-based GCell size
[05/14 04:07:59     54s] (I)      Use row-based GCell align
[05/14 04:07:59     54s] (I)      layer 0 area = 80000
[05/14 04:07:59     54s] (I)      layer 1 area = 80000
[05/14 04:07:59     54s] (I)      layer 2 area = 80000
[05/14 04:07:59     54s] (I)      layer 3 area = 80000
[05/14 04:07:59     54s] (I)      layer 4 area = 80000
[05/14 04:07:59     54s] (I)      layer 5 area = 80000
[05/14 04:07:59     54s] (I)      layer 6 area = 80000
[05/14 04:07:59     54s] (I)      layer 7 area = 80000
[05/14 04:07:59     54s] (I)      layer 8 area = 80000
[05/14 04:07:59     54s] (I)      layer 9 area = 400000
[05/14 04:07:59     54s] (I)      layer 10 area = 400000
[05/14 04:07:59     54s] (I)      GCell unit size   : 3420
[05/14 04:07:59     54s] (I)      GCell multiplier  : 1
[05/14 04:07:59     54s] (I)      GCell row height  : 3420
[05/14 04:07:59     54s] (I)      Actual row height : 3420
[05/14 04:07:59     54s] (I)      GCell align ref   : 5200 5320
[05/14 04:07:59     54s] [NR-eGR] Track table information for default rule: 
[05/14 04:07:59     54s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:07:59     54s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:07:59     54s] (I)      ==================== Default via =====================
[05/14 04:07:59     54s] (I)      +----+------------------+----------------------------+
[05/14 04:07:59     54s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:07:59     54s] (I)      +----+------------------+----------------------------+
[05/14 04:07:59     54s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:07:59     54s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:07:59     54s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:07:59     54s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:07:59     54s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:07:59     54s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:07:59     54s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:07:59     54s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:07:59     54s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:07:59     54s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:07:59     54s] (I)      +----+------------------+----------------------------+
[05/14 04:07:59     54s] [NR-eGR] Read 902 PG shapes
[05/14 04:07:59     54s] [NR-eGR] Read 0 clock shapes
[05/14 04:07:59     54s] [NR-eGR] Read 0 other shapes
[05/14 04:07:59     54s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:07:59     54s] [NR-eGR] #Instance Blockages : 0
[05/14 04:07:59     54s] [NR-eGR] #PG Blockages       : 902
[05/14 04:07:59     54s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:07:59     54s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:07:59     54s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:07:59     54s] [NR-eGR] #Other Blockages    : 0
[05/14 04:07:59     54s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:07:59     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:07:59     54s] [NR-eGR] Read 1983 nets ( ignored 0 )
[05/14 04:07:59     54s] (I)      early_global_route_priority property id does not exist.
[05/14 04:07:59     54s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 04:07:59     54s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:07:59     54s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:07:59     54s] (I)      Number of ignored nets                =      0
[05/14 04:07:59     54s] (I)      Number of connected nets              =      0
[05/14 04:07:59     54s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 04:07:59     54s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:07:59     54s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:07:59     54s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:07:59     54s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 04:07:59     54s] (I)      Ndr track 0 does not exist
[05/14 04:07:59     54s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:07:59     54s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:07:59     54s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:07:59     54s] (I)      Site width          :   400  (dbu)
[05/14 04:07:59     54s] (I)      Row height          :  3420  (dbu)
[05/14 04:07:59     54s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:07:59     54s] (I)      GCell width         :  3420  (dbu)
[05/14 04:07:59     54s] (I)      GCell height        :  3420  (dbu)
[05/14 04:07:59     54s] (I)      Grid                :   102   103    11
[05/14 04:07:59     54s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:07:59     54s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:07:59     54s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:07:59     54s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:07:59     54s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:07:59     54s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:07:59     54s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:07:59     54s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:07:59     54s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:07:59     54s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:07:59     54s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:07:59     54s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:07:59     54s] (I)      --------------------------------------------------------
[05/14 04:07:59     54s] 
[05/14 04:07:59     54s] [NR-eGR] ============ Routing rule table ============
[05/14 04:07:59     54s] [NR-eGR] Rule id: 0  Nets: 1983
[05/14 04:07:59     54s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:07:59     54s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:07:59     54s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:07:59     54s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:07:59     54s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:07:59     54s] [NR-eGR] ========================================
[05/14 04:07:59     54s] [NR-eGR] 
[05/14 04:07:59     54s] (I)      =============== Blocked Tracks ===============
[05/14 04:07:59     54s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:59     54s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:07:59     54s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:59     54s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:07:59     54s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:07:59     54s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:07:59     54s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:07:59     54s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:07:59     54s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:07:59     54s] (I)      +-------+---------+----------+---------------+
[05/14 04:07:59     54s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.11 sec, Curr Mem: 1529.31 MB )
[05/14 04:07:59     54s] (I)      Reset routing kernel
[05/14 04:07:59     54s] (I)      Started Global Routing ( Curr Mem: 1529.31 MB )
[05/14 04:07:59     54s] (I)      totalPins=7973  totalGlobalPin=7931 (99.47%)
[05/14 04:07:59     54s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:07:59     54s] [NR-eGR] Layer group 1: route 1983 net(s) in layer range [2, 11]
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1a Route ============
[05/14 04:07:59     54s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1b Route ============
[05/14 04:07:59     54s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:07:59     54s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[05/14 04:07:59     54s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:07:59     54s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1c Route ============
[05/14 04:07:59     54s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1d Route ============
[05/14 04:07:59     54s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1e Route ============
[05/14 04:07:59     54s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:07:59     54s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] (I)      ============  Phase 1l Route ============
[05/14 04:07:59     54s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:07:59     54s] (I)      Layer  2:      89136     11090         0           0       88954    ( 0.00%) 
[05/14 04:07:59     54s] (I)      Layer  3:      93059      9806         0         909       92718    ( 0.97%) 
[05/14 04:07:59     54s] (I)      Layer  4:      89136       293         0           0       88954    ( 0.00%) 
[05/14 04:07:59     54s] (I)      Layer  5:      93059        82         0         909       92718    ( 0.97%) 
[05/14 04:07:59     54s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 04:07:59     54s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:07:59     54s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:07:59     54s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:07:59     54s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:07:59     54s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:07:59     54s] (I)      Total:        801609     21271         0        3999      799356    ( 0.50%) 
[05/14 04:07:59     54s] (I)      
[05/14 04:07:59     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:07:59     54s] [NR-eGR]                        OverCon            
[05/14 04:07:59     54s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:07:59     54s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:07:59     54s] [NR-eGR] ----------------------------------------------
[05/14 04:07:59     54s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR] ----------------------------------------------
[05/14 04:07:59     54s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:07:59     54s] [NR-eGR] 
[05/14 04:07:59     54s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.13 sec, Curr Mem: 1537.32 MB )
[05/14 04:07:59     54s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:07:59     54s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:07:59     54s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1537.3M
[05/14 04:07:59     54s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.259, MEM:1537.3M, EPOCH TIME: 1747210079.873273
[05/14 04:07:59     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:1537.3M, EPOCH TIME: 1747210079.873389
[05/14 04:07:59     54s] [hotspot] +------------+---------------+---------------+
[05/14 04:07:59     54s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:07:59     54s] [hotspot] +------------+---------------+---------------+
[05/14 04:07:59     54s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:07:59     54s] [hotspot] +------------+---------------+---------------+
[05/14 04:07:59     54s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:07:59     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:07:59     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1537.3M, EPOCH TIME: 1747210079.877557
[05/14 04:07:59     54s] Skipped repairing congestion.
[05/14 04:07:59     54s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1537.3M, EPOCH TIME: 1747210079.877726
[05/14 04:07:59     54s] Starting Early Global Route wiring: mem = 1537.3M
[05/14 04:07:59     54s] (I)      ============= Track Assignment ============
[05/14 04:07:59     54s] (I)      Started Track Assignment (1T) ( Curr Mem: 1537.32 MB )
[05/14 04:07:59     54s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:07:59     54s] (I)      Run Multi-thread track assignment
[05/14 04:07:59     54s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1537.32 MB )
[05/14 04:07:59     54s] (I)      Started Export ( Curr Mem: 1537.32 MB )
[05/14 04:07:59     54s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:07:59     54s] [NR-eGR] ------------------------------------
[05/14 04:07:59     54s] [NR-eGR]  Metal1   (1H)             0   7956 
[05/14 04:07:59     54s] [NR-eGR]  Metal2   (2V)         15873  12334 
[05/14 04:07:59     54s] [NR-eGR]  Metal3   (3H)         17248    232 
[05/14 04:07:59     54s] [NR-eGR]  Metal4   (4V)           514     13 
[05/14 04:07:59     54s] [NR-eGR]  Metal5   (5H)           145      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:07:59     54s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:07:59     54s] [NR-eGR] ------------------------------------
[05/14 04:07:59     54s] [NR-eGR]           Total        33780  20535 
[05/14 04:07:59     54s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:07:59     54s] [NR-eGR] Total half perimeter of net bounding box: 24726um
[05/14 04:07:59     54s] [NR-eGR] Total length: 33780um, number of vias: 20535
[05/14 04:07:59     54s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:07:59     54s] [NR-eGR] Total eGR-routed clock nets wire length: 2526um, number of vias: 1857
[05/14 04:07:59     54s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:07:59     54s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1537.32 MB )
[05/14 04:07:59     54s] Early Global Route wiring runtime: 0.10 seconds, mem = 1469.3M
[05/14 04:07:59     54s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.100, MEM:1469.3M, EPOCH TIME: 1747210079.977974
[05/14 04:07:59     54s] Tdgp not successfully inited but do clear! skip clearing
[05/14 04:07:59     54s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/14 04:07:59     54s] *** Finishing placeDesign default flow ***
[05/14 04:07:59     54s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 21.31% flops. Placement and timing QoR can be severely impacted in this case!
[05/14 04:07:59     54s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/14 04:07:59     54s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:17, mem = 1467.3M **
[05/14 04:07:59     54s] 
[05/14 04:07:59     54s] Optimization is working on the following views:
[05/14 04:07:59     54s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/14 04:07:59     54s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/14 04:07:59     54s] Tdgp not successfully inited but do clear! skip clearing
[05/14 04:08:00     54s] 
[05/14 04:08:00     54s] *** Summary of all messages that are not suppressed in this session:
[05/14 04:08:00     54s] Severity  ID               Count  Summary                                  
[05/14 04:08:00     54s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/14 04:08:00     54s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/14 04:08:00     54s] WARNING   IMPDC-348           54  The output pin %s is connected to power/...
[05/14 04:08:00     54s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/14 04:08:00     54s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/14 04:08:00     54s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/14 04:08:00     54s] *** Message Summary: 94 warning(s), 2 error(s)
[05/14 04:08:00     54s] 
[05/14 04:08:00     54s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:08:10     56s] <CMD> zoomBox 47.96800 137.62750 181.95450 46.51700
[05/14 04:08:11     56s] <CMD> zoomBox 113.31450 97.79200 150.58100 65.20550
[05/14 04:08:12     57s] <CMD> zoomBox 133.37000 88.24800 143.78350 77.59350
[05/14 04:08:13     57s] <CMD> zoomBox 137.46250 84.89900 142.10450 80.77100
[05/14 04:08:15     57s] <CMD> fit
[05/14 04:08:36     59s] # checkPlace
<CMD> checkPlace
[05/14 04:08:36     59s] OPERPROF: Starting checkPlace at level 1, MEM:1475.4M, EPOCH TIME: 1747210116.423486
[05/14 04:08:36     59s] z: 2, totalTracks: 1
[05/14 04:08:36     59s] z: 4, totalTracks: 1
[05/14 04:08:36     59s] z: 6, totalTracks: 1
[05/14 04:08:36     59s] z: 8, totalTracks: 1
[05/14 04:08:36     59s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:08:36     59s] All LLGs are deleted
[05/14 04:08:36     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.4M, EPOCH TIME: 1747210116.430524
[05/14 04:08:36     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1475.4M, EPOCH TIME: 1747210116.431187
[05/14 04:08:36     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.4M, EPOCH TIME: 1747210116.431363
[05/14 04:08:36     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.4M, EPOCH TIME: 1747210116.432830
[05/14 04:08:36     59s] Core basic site is CoreSite
[05/14 04:08:36     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.4M, EPOCH TIME: 1747210116.460295
[05/14 04:08:36     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1475.4M, EPOCH TIME: 1747210116.470495
[05/14 04:08:36     59s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:08:36     59s] SiteArray: use 405,504 bytes
[05/14 04:08:36     59s] SiteArray: current memory after site array memory allocation 1475.4M
[05/14 04:08:36     59s] SiteArray: FP blocked sites are writable
[05/14 04:08:36     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:08:36     59s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1475.4M, EPOCH TIME: 1747210116.482298
[05/14 04:08:36     59s] Process 45167 wires and vias for routing blockage and capacity analysis
[05/14 04:08:36     59s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1475.4M, EPOCH TIME: 1747210116.495059
[05/14 04:08:36     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.064, MEM:1475.4M, EPOCH TIME: 1747210116.496579
[05/14 04:08:36     59s] 
[05/14 04:08:36     59s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:08:36     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.068, MEM:1475.4M, EPOCH TIME: 1747210116.499328
[05/14 04:08:36     59s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1475.4M, EPOCH TIME: 1747210116.500297
[05/14 04:08:36     59s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:08:36     59s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.013, MEM:1475.4M, EPOCH TIME: 1747210116.513340
[05/14 04:08:36     59s] Begin checking placement ... (start mem=1475.4M, init mem=1475.4M)
[05/14 04:08:36     59s] Begin checking exclusive groups violation ...
[05/14 04:08:36     59s] There are 0 groups to check, max #box is 0, total #box is 0
[05/14 04:08:36     59s] Finished checking exclusive groups violations. Found 0 Vio.
[05/14 04:08:36     59s] 
[05/14 04:08:36     59s] Running CheckPlace using 1 thread in normal mode...
[05/14 04:08:36     59s] 
[05/14 04:08:36     59s] ...checkPlace normal is done!
[05/14 04:08:36     59s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1475.4M, EPOCH TIME: 1747210116.552623
[05/14 04:08:36     59s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1475.4M, EPOCH TIME: 1747210116.554516
[05/14 04:08:36     59s] *info: Placed = 1975          
[05/14 04:08:36     59s] *info: Unplaced = 0           
[05/14 04:08:36     59s] Placement Density:28.01%(8061/28779)
[05/14 04:08:36     59s] Placement Density (including fixed std cells):28.01%(8061/28779)
[05/14 04:08:36     59s] All LLGs are deleted
[05/14 04:08:36     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.4M, EPOCH TIME: 1747210116.556882
[05/14 04:08:36     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1475.4M, EPOCH TIME: 1747210116.557965
[05/14 04:08:36     59s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1475.4M)
[05/14 04:08:36     59s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.136, MEM:1475.4M, EPOCH TIME: 1747210116.559729
[05/14 04:08:36     59s] # checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
[05/14 04:08:36     59s] #% Begin checkPinAssignment (date=05/14 04:08:36, mem=1228.8M)
[05/14 04:08:36     59s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/14 04:08:36     59s] Checking pins of top cell mcs4 ... completed
[05/14 04:08:36     59s] 
[05/14 04:08:36     59s] ===========================================================================================================================
[05/14 04:08:36     59s]                                                 checkPinAssignment Summary
[05/14 04:08:36     59s] ===========================================================================================================================
[05/14 04:08:36     59s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/14 04:08:36     59s] ===========================================================================================================================
[05/14 04:08:36     59s] mcs4        |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/14 04:08:36     59s] ===========================================================================================================================
[05/14 04:08:36     59s] TOTAL       |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/14 04:08:36     59s] ===========================================================================================================================
[05/14 04:08:36     60s] #% End checkPinAssignment (date=05/14 04:08:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.0M, current mem=1229.0M)
[05/14 04:08:36     60s] # puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/14 04:08:36     60s] # timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
[05/14 04:08:36     60s] AAE DB initialization (MEM=1471.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/14 04:08:36     60s] #optDebug: fT-S <1 1 0 0 0>
[05/14 04:08:36     60s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/14 04:08:36     60s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/14 04:08:36     60s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.1/0:03:03.0 (0.3), mem = 1471.4M
[05/14 04:08:36     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1471.4M, EPOCH TIME: 1747210116.928373
[05/14 04:08:36     60s] All LLGs are deleted
[05/14 04:08:36     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1471.4M, EPOCH TIME: 1747210116.928538
[05/14 04:08:36     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1471.4M, EPOCH TIME: 1747210116.928642
[05/14 04:08:36     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1471.4M, EPOCH TIME: 1747210116.931891
[05/14 04:08:36     60s] Start to check current routing status for nets...
[05/14 04:08:36     60s] All nets are already routed correctly.
[05/14 04:08:36     60s] End to check current routing status for nets (mem=1471.4M)
[05/14 04:08:36     60s] Extraction called for design 'mcs4' of instances=1975 and nets=2033 using extraction engine 'preRoute' .
[05/14 04:08:36     60s] PreRoute RC Extraction called for design mcs4.
[05/14 04:08:36     60s] RC Extraction called in multi-corner(2) mode.
[05/14 04:08:36     60s] RCMode: PreRoute
[05/14 04:08:36     60s]       RC Corner Indexes            0       1   
[05/14 04:08:36     60s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:08:36     60s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:08:36     60s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:08:36     60s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:08:36     60s] Shrink Factor                : 1.00000
[05/14 04:08:36     60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:08:36     60s] Using Quantus QRC technology file ...
[05/14 04:08:36     60s] 
[05/14 04:08:36     60s] Trim Metal Layers:
[05/14 04:08:36     60s] LayerId::1 widthSet size::1
[05/14 04:08:36     60s] LayerId::2 widthSet size::1
[05/14 04:08:36     60s] LayerId::3 widthSet size::1
[05/14 04:08:36     60s] LayerId::4 widthSet size::1
[05/14 04:08:36     60s] LayerId::5 widthSet size::1
[05/14 04:08:36     60s] LayerId::6 widthSet size::1
[05/14 04:08:36     60s] LayerId::7 widthSet size::1
[05/14 04:08:36     60s] LayerId::8 widthSet size::1
[05/14 04:08:36     60s] LayerId::9 widthSet size::1
[05/14 04:08:36     60s] LayerId::10 widthSet size::1
[05/14 04:08:36     60s] LayerId::11 widthSet size::1
[05/14 04:08:36     60s] Updating RC grid for preRoute extraction ...
[05/14 04:08:36     60s] eee: pegSigSF::1.070000
[05/14 04:08:36     60s] Initializing multi-corner resistance tables ...
[05/14 04:08:37     60s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 04:08:37     60s] eee: l::2 avDens::0.168140 usedTrk::934.436633 availTrk::5557.500000 sigTrk::934.436633
[05/14 04:08:37     60s] eee: l::3 avDens::0.174570 usedTrk::1021.233912 availTrk::5850.000000 sigTrk::1021.233912
[05/14 04:08:37     60s] eee: l::4 avDens::0.007531 usedTrk::30.263538 availTrk::4018.500000 sigTrk::30.263538
[05/14 04:08:37     60s] eee: l::5 avDens::0.009269 usedTrk::10.010526 availTrk::1080.000000 sigTrk::10.010526
[05/14 04:08:37     60s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 04:08:37     60s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:08:37     60s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:08:37     60s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:08:37     60s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:08:37     60s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:08:37     60s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:08:37     60s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.019520 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:08:37     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1471.387M)
[05/14 04:08:37     60s] Effort level <high> specified for reg2reg path_group
[05/14 04:08:37     60s] All LLGs are deleted
[05/14 04:08:37     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1494.8M, EPOCH TIME: 1747210117.265430
[05/14 04:08:37     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1494.8M, EPOCH TIME: 1747210117.269826
[05/14 04:08:37     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1494.8M, EPOCH TIME: 1747210117.270699
[05/14 04:08:37     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1494.8M, EPOCH TIME: 1747210117.274470
[05/14 04:08:37     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1494.8M, EPOCH TIME: 1747210117.301150
[05/14 04:08:37     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1494.8M, EPOCH TIME: 1747210117.301654
[05/14 04:08:37     60s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1494.8M, EPOCH TIME: 1747210117.306670
[05/14 04:08:37     60s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1494.8M, EPOCH TIME: 1747210117.308966
[05/14 04:08:37     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:1494.8M, EPOCH TIME: 1747210117.312972
[05/14 04:08:37     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.046, MEM:1494.8M, EPOCH TIME: 1747210117.316304
[05/14 04:08:37     60s] All LLGs are deleted
[05/14 04:08:37     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1494.8M, EPOCH TIME: 1747210117.323504
[05/14 04:08:37     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1494.8M, EPOCH TIME: 1747210117.324065
[05/14 04:08:37     60s] Starting delay calculation for Setup views
[05/14 04:08:37     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:08:37     60s] #################################################################################
[05/14 04:08:37     60s] # Design Stage: PreRoute
[05/14 04:08:37     60s] # Design Name: mcs4
[05/14 04:08:37     60s] # Design Mode: 45nm
[05/14 04:08:37     60s] # Analysis Mode: MMMC OCV 
[05/14 04:08:37     60s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:08:37     60s] # Signoff Settings: SI Off 
[05/14 04:08:37     60s] #################################################################################
[05/14 04:08:37     60s] Calculate early delays in OCV mode...
[05/14 04:08:37     60s] Calculate late delays in OCV mode...
[05/14 04:08:37     60s] Calculate early delays in OCV mode...
[05/14 04:08:37     60s] Calculate late delays in OCV mode...
[05/14 04:08:37     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1492.8M, InitMEM = 1492.8M)
[05/14 04:08:37     60s] Start delay calculation (fullDC) (1 T). (MEM=1492.75)
[05/14 04:08:37     60s] Start AAE Lib Loading. (MEM=1512.76)
[05/14 04:08:37     60s] End AAE Lib Loading. (MEM=1531.84 CPU=0:00:00.0 Real=0:00:00.0)
[05/14 04:08:37     60s] End AAE Lib Interpolated Model. (MEM=1531.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:08:37     61s] Total number of fetched objects 2010
[05/14 04:08:38     61s] Total number of fetched objects 2010
[05/14 04:08:38     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:08:38     61s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:08:38     61s] End delay calculation. (MEM=1595.12 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 04:08:38     61s] End delay calculation (fullDC). (MEM=1558.5 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 04:08:38     61s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1558.5M) ***
[05/14 04:08:38     61s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:02 mem=1558.5M)
[05/14 04:08:40     62s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 689.979 | 889.284 | 689.979 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |     8 (446)      |   -1.001   |    11 (1149)     |
|   max_fanout   |     20 (20)      |    -68     |     21 (21)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:08:40     62s] Density: 28.008%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:08:40     62s] Total CPU time: 2.1 sec
[05/14 04:08:40     62s] Total Real time: 4.0 sec
[05/14 04:08:40     62s] Total Memory Usage: 1534.914062 Mbytes
[05/14 04:08:40     62s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:08:40     62s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.7 (0.6), totSession cpu/real = 0:01:02.2/0:03:06.7 (0.3), mem = 1534.9M
[05/14 04:08:40     62s] 
[05/14 04:08:40     62s] =============================================================================================
[05/14 04:08:40     62s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/14 04:08:40     62s] =============================================================================================
[05/14 04:08:40     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:08:40     62s] ---------------------------------------------------------------------------------------------
[05/14 04:08:40     62s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:08:40     62s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:03.2 /  0:00:01.6    0.5
[05/14 04:08:40     62s] [ DrvReport              ]      1   0:00:01.6  (  42.0 % )     0:00:01.6 /  0:00:00.1    0.1
[05/14 04:08:40     62s] [ ExtractRC              ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 04:08:40     62s] [ TimingUpdate           ]      1   0:00:00.1  (   3.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/14 04:08:40     62s] [ FullDelayCalc          ]      1   0:00:01.1  (  29.4 % )     0:00:01.1 /  0:00:01.1    1.0
[05/14 04:08:40     62s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:08:40     62s] [ GenerateReports        ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.1    0.9
[05/14 04:08:40     62s] [ MISC                   ]          0:00:00.4  (  11.7 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 04:08:40     62s] ---------------------------------------------------------------------------------------------
[05/14 04:08:40     62s]  timeDesign #1 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.1    0.6
[05/14 04:08:40     62s] ---------------------------------------------------------------------------------------------
[05/14 04:08:40     62s] 
[05/14 04:08:40     62s] # timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/14 04:08:40     62s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:02.2/0:03:06.7 (0.3), mem = 1534.9M
[05/14 04:08:40     62s] 
[05/14 04:08:40     62s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:08:40     62s] 
[05/14 04:08:40     62s] TimeStamp Deleting Cell Server End ...
[05/14 04:08:40     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1489.9M, EPOCH TIME: 1747210120.666913
[05/14 04:08:40     62s] All LLGs are deleted
[05/14 04:08:40     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1489.9M, EPOCH TIME: 1747210120.669019
[05/14 04:08:40     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1489.9M, EPOCH TIME: 1747210120.669139
[05/14 04:08:40     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1489.9M, EPOCH TIME: 1747210120.669306
[05/14 04:08:40     62s] Start to check current routing status for nets...
[05/14 04:08:40     62s] All nets are already routed correctly.
[05/14 04:08:40     62s] End to check current routing status for nets (mem=1489.9M)
[05/14 04:08:40     62s] Effort level <high> specified for reg2reg path_group
[05/14 04:08:40     62s] All LLGs are deleted
[05/14 04:08:40     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1510.5M, EPOCH TIME: 1747210120.881118
[05/14 04:08:40     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1510.5M, EPOCH TIME: 1747210120.884683
[05/14 04:08:40     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1510.5M, EPOCH TIME: 1747210120.885593
[05/14 04:08:40     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1510.5M, EPOCH TIME: 1747210120.889851
[05/14 04:08:40     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1510.5M, EPOCH TIME: 1747210120.933923
[05/14 04:08:40     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1510.5M, EPOCH TIME: 1747210120.934534
[05/14 04:08:40     62s] Fast DP-INIT is on for default
[05/14 04:08:40     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1510.5M, EPOCH TIME: 1747210120.941587
[05/14 04:08:40     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.057, MEM:1510.5M, EPOCH TIME: 1747210120.942825
[05/14 04:08:40     62s] All LLGs are deleted
[05/14 04:08:40     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1510.5M, EPOCH TIME: 1747210120.948328
[05/14 04:08:40     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1510.5M, EPOCH TIME: 1747210120.948894
[05/14 04:08:40     62s] Starting delay calculation for Hold views
[05/14 04:08:40     62s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:08:40     62s] #################################################################################
[05/14 04:08:40     62s] # Design Stage: PreRoute
[05/14 04:08:40     62s] # Design Name: mcs4
[05/14 04:08:40     62s] # Design Mode: 45nm
[05/14 04:08:40     62s] # Analysis Mode: MMMC OCV 
[05/14 04:08:40     62s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:08:40     62s] # Signoff Settings: SI Off 
[05/14 04:08:40     62s] #################################################################################
[05/14 04:08:41     62s] Calculate late delays in OCV mode...
[05/14 04:08:41     62s] Calculate early delays in OCV mode...
[05/14 04:08:41     62s] Calculate late delays in OCV mode...
[05/14 04:08:41     62s] Calculate early delays in OCV mode...
[05/14 04:08:41     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1508.5M, InitMEM = 1508.5M)
[05/14 04:08:41     62s] Start delay calculation (fullDC) (1 T). (MEM=1508.51)
[05/14 04:08:41     62s] End AAE Lib Interpolated Model. (MEM=1528.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:08:41     63s] Total number of fetched objects 2010
[05/14 04:08:41     63s] Total number of fetched objects 2010
[05/14 04:08:41     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:08:41     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:08:41     63s] End delay calculation. (MEM=1569.99 CPU=0:00:00.7 REAL=0:00:00.0)
[05/14 04:08:41     63s] End delay calculation (fullDC). (MEM=1569.99 CPU=0:00:00.9 REAL=0:00:00.0)
[05/14 04:08:41     63s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1570.0M) ***
[05/14 04:08:41     63s] Turning on fast DC mode.
[05/14 04:08:42     63s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:04 mem=1570.0M)
[05/14 04:08:42     63s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.905 | -27.905 | 32.900  |
|           TNS (ns):|-47623.3 |-47623.3 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:08:42     63s] Density: 28.008%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:08:42     63s] Total CPU time: 1.78 sec
[05/14 04:08:42     63s] Total Real time: 2.0 sec
[05/14 04:08:42     63s] Total Memory Usage: 1480.976562 Mbytes
[05/14 04:08:42     63s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:01:03.9/0:03:08.7 (0.3), mem = 1481.0M
[05/14 04:08:42     63s] 
[05/14 04:08:42     63s] =============================================================================================
[05/14 04:08:42     63s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/14 04:08:42     63s] =============================================================================================
[05/14 04:08:42     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:08:42     63s] ---------------------------------------------------------------------------------------------
[05/14 04:08:42     63s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:08:42     63s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.6 % )     0:00:01.5 /  0:00:01.4    0.9
[05/14 04:08:42     63s] [ TimingUpdate           ]      1   0:00:00.1  (   6.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/14 04:08:42     63s] [ FullDelayCalc          ]      1   0:00:01.0  (  52.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/14 04:08:42     63s] [ TimingReport           ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:08:42     63s] [ GenerateReports        ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 04:08:42     63s] [ MISC                   ]          0:00:00.4  (  22.2 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 04:08:42     63s] ---------------------------------------------------------------------------------------------
[05/14 04:08:42     63s]  timeDesign #2 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/14 04:08:42     63s] ---------------------------------------------------------------------------------------------
[05/14 04:08:42     63s] 
[05/14 04:08:42     63s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:09:10     66s] # puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/14 04:09:10     66s] # set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/14 04:09:10     66s] # set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
[05/14 04:09:10     66s] # create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_ccopt_CTS.spec
[05/14 04:09:10     66s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/14 04:09:10     66s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/14 04:09:10     66s] 
[05/14 04:09:10     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:09:10     66s] Summary for sequential cells identification: 
[05/14 04:09:10     66s]   Identified SBFF number: 104
[05/14 04:09:10     66s]   Identified MBFF number: 16
[05/14 04:09:10     66s]   Identified SB Latch number: 0
[05/14 04:09:10     66s]   Identified MB Latch number: 0
[05/14 04:09:10     66s]   Not identified SBFF number: 16
[05/14 04:09:10     66s]   Not identified MBFF number: 0
[05/14 04:09:10     66s]   Not identified SB Latch number: 0
[05/14 04:09:10     66s]   Not identified MB Latch number: 0
[05/14 04:09:10     66s]   Number of sequential cells which are not FFs: 32
[05/14 04:09:10     66s]  Visiting view : AnalysisView_WC
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:09:10     66s]  Visiting view : AnalysisView_BC
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:09:10     66s]  Visiting view : AnalysisView_WC
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:09:10     66s]  Visiting view : AnalysisView_BC
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:09:10     66s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:09:10     66s] TLC MultiMap info (StdDelay):
[05/14 04:09:10     66s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:09:10     66s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:09:10     66s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:09:10     66s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:09:10     66s]  Setting StdDelay to: 38ps
[05/14 04:09:10     66s] 
[05/14 04:09:10     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:09:10     66s] Reset timing graph...
[05/14 04:09:10     66s] Ignoring AAE DB Resetting ...
[05/14 04:09:10     66s] Reset timing graph done.
[05/14 04:09:10     66s] Ignoring AAE DB Resetting ...
[05/14 04:09:10     66s] Analyzing clock structure...
[05/14 04:09:10     66s] Analyzing clock structure done.
[05/14 04:09:10     66s] Reset timing graph...
[05/14 04:09:10     67s] Ignoring AAE DB Resetting ...
[05/14 04:09:10     67s] Reset timing graph done.
[05/14 04:09:10     67s] Wrote: mcs4_ccopt_CTS.spec
[05/14 04:09:10     67s] # source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
[05/14 04:09:10     67s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/14 04:09:10     67s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/14 04:09:10     67s] <CMD> create_ccopt_clock_tree -name 1MHz_CLK -source sysclk -no_skew_group
[05/14 04:09:10     67s] Extracting original clock gating for 1MHz_CLK...
[05/14 04:09:11     67s]   clock_tree 1MHz_CLK contains 657 sinks and 0 clock gates.
[05/14 04:09:11     67s] Extracting original clock gating for 1MHz_CLK done.
[05/14 04:09:11     67s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree 1MHz_CLK 5.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree 1MHz_CLK 25.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree 1MHz_CLK 20.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree 1MHz_CLK 100.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree 1MHz_CLK 25.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree 1MHz_CLK 25.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree 1MHz_CLK 25.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree 1MHz_CLK 25.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree 1MHz_CLK 100.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree 1MHz_CLK 100.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree 1MHz_CLK 100.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree 1MHz_CLK 100.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property clock_period -pin sysclk 1000
[05/14 04:09:11     67s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/14 04:09:11     67s] <CMD> create_ccopt_skew_group -name 1MHz_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/14 04:09:11     67s] The skew group 1MHz_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
[05/14 04:09:11     67s] <CMD> set_ccopt_property include_source_latency -skew_group 1MHz_CLK/ConstraintMode_WC true
[05/14 04:09:11     67s] <CMD> set_ccopt_property target_insertion_delay -skew_group 1MHz_CLK/ConstraintMode_WC 50.000
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group 1MHz_CLK/ConstraintMode_WC 1MHz_CLK
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 1MHz_CLK/ConstraintMode_WC ConstraintMode_WC
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group 1MHz_CLK/ConstraintMode_WC DelayCorner_WC
[05/14 04:09:11     67s] <CMD> create_ccopt_skew_group -name 1MHz_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/14 04:09:11     67s] The skew group 1MHz_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
[05/14 04:09:11     67s] <CMD> set_ccopt_property include_source_latency -skew_group 1MHz_CLK/ConstraintMode_BC true
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group 1MHz_CLK/ConstraintMode_BC 1MHz_CLK
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 1MHz_CLK/ConstraintMode_BC ConstraintMode_BC
[05/14 04:09:11     67s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group 1MHz_CLK/ConstraintMode_BC DelayCorner_BC
[05/14 04:09:11     67s] <CMD> check_ccopt_clock_tree_convergence
[05/14 04:09:11     67s] Checking clock tree convergence...
[05/14 04:09:11     67s] Checking clock tree convergence done.
[05/14 04:09:11     67s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/14 04:09:11     67s] # ccopt_design
<CMD> ccopt_design
[05/14 04:09:11     67s] #% Begin ccopt_design (date=05/14 04:09:11, mem=1238.8M)
[05/14 04:09:11     67s] Turning off fast DC mode.
[05/14 04:09:11     67s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:07.1/0:03:37.2 (0.3), mem = 1481.6M
[05/14 04:09:11     67s] Runtime...
[05/14 04:09:11     67s] **INFO: User's settings:
[05/14 04:09:11     67s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/14 04:09:11     67s] setDesignMode -process                              45
[05/14 04:09:11     67s] setExtractRCMode -coupling_c_th                     0.1
[05/14 04:09:11     67s] setExtractRCMode -engine                            preRoute
[05/14 04:09:11     67s] setExtractRCMode -relative_c_th                     1
[05/14 04:09:11     67s] setExtractRCMode -total_c_th                        0
[05/14 04:09:11     67s] setDelayCalMode -enable_high_fanout                 true
[05/14 04:09:11     67s] setDelayCalMode -engine                             aae
[05/14 04:09:11     67s] setDelayCalMode -ignoreNetLoad                      false
[05/14 04:09:11     67s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 04:09:11     67s] setOptMode -preserveAllSequential                   true
[05/14 04:09:11     67s] setPlaceMode -honorSoftBlockage                     true
[05/14 04:09:11     67s] setPlaceMode -place_design_floorplan_mode           false
[05/14 04:09:11     67s] setPlaceMode -place_detail_check_route              true
[05/14 04:09:11     67s] setPlaceMode -place_detail_preserve_routing         true
[05/14 04:09:11     67s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 04:09:11     67s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 04:09:11     67s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 04:09:11     67s] setPlaceMode -place_global_cong_effort              high
[05/14 04:09:11     67s] setPlaceMode -place_global_ignore_scan              true
[05/14 04:09:11     67s] setPlaceMode -place_global_ignore_spare             false
[05/14 04:09:11     67s] setPlaceMode -place_global_module_aware_spare       false
[05/14 04:09:11     67s] setPlaceMode -place_global_place_io_pins            true
[05/14 04:09:11     67s] setPlaceMode -place_global_reorder_scan             true
[05/14 04:09:11     67s] setPlaceMode -powerDriven                           false
[05/14 04:09:11     67s] setPlaceMode -timingDriven                          true
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/14 04:09:11     67s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/14 04:09:11     67s] Set place::cacheFPlanSiteMark to 1
[05/14 04:09:11     67s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/14 04:09:11     67s] Using CCOpt effort standard.
[05/14 04:09:11     67s] CCOpt::Phase::Initialization...
[05/14 04:09:11     67s] Check Prerequisites...
[05/14 04:09:11     67s] Leaving CCOpt scope - CheckPlace...
[05/14 04:09:11     67s] OPERPROF: Starting checkPlace at level 1, MEM:1481.6M, EPOCH TIME: 1747210151.132014
[05/14 04:09:11     67s] z: 2, totalTracks: 1
[05/14 04:09:11     67s] z: 4, totalTracks: 1
[05/14 04:09:11     67s] z: 6, totalTracks: 1
[05/14 04:09:11     67s] z: 8, totalTracks: 1
[05/14 04:09:11     67s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:09:11     67s] All LLGs are deleted
[05/14 04:09:11     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.136835
[05/14 04:09:11     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1481.6M, EPOCH TIME: 1747210151.137349
[05/14 04:09:11     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.143112
[05/14 04:09:11     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1481.6M, EPOCH TIME: 1747210151.144633
[05/14 04:09:11     67s] Core basic site is CoreSite
[05/14 04:09:11     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1481.6M, EPOCH TIME: 1747210151.151291
[05/14 04:09:11     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.023, MEM:1481.6M, EPOCH TIME: 1747210151.174506
[05/14 04:09:11     67s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:09:11     67s] SiteArray: use 405,504 bytes
[05/14 04:09:11     67s] SiteArray: current memory after site array memory allocation 1481.6M
[05/14 04:09:11     67s] SiteArray: FP blocked sites are writable
[05/14 04:09:11     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.036, MEM:1481.6M, EPOCH TIME: 1747210151.181027
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:11     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:1481.6M, EPOCH TIME: 1747210151.181838
[05/14 04:09:11     67s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.183398
[05/14 04:09:11     67s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:09:11     67s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1481.6M, EPOCH TIME: 1747210151.184568
[05/14 04:09:11     67s] Begin checking placement ... (start mem=1481.6M, init mem=1481.6M)
[05/14 04:09:11     67s] Begin checking exclusive groups violation ...
[05/14 04:09:11     67s] There are 0 groups to check, max #box is 0, total #box is 0
[05/14 04:09:11     67s] Finished checking exclusive groups violations. Found 0 Vio.
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Running CheckPlace using 1 thread in normal mode...
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] ...checkPlace normal is done!
[05/14 04:09:11     67s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.224067
[05/14 04:09:11     67s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.008, MEM:1481.6M, EPOCH TIME: 1747210151.232539
[05/14 04:09:11     67s] *info: Placed = 1975          
[05/14 04:09:11     67s] *info: Unplaced = 0           
[05/14 04:09:11     67s] Placement Density:28.01%(8061/28779)
[05/14 04:09:11     67s] Placement Density (including fixed std cells):28.01%(8061/28779)
[05/14 04:09:11     67s] All LLGs are deleted
[05/14 04:09:11     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.233696
[05/14 04:09:11     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1481.6M, EPOCH TIME: 1747210151.234936
[05/14 04:09:11     67s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1481.6M)
[05/14 04:09:11     67s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.105, MEM:1481.6M, EPOCH TIME: 1747210151.236984
[05/14 04:09:11     67s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:11     67s] Innovus will update I/O latencies
[05/14 04:09:11     67s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:11     67s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:11     67s] Info: 1 threads available for lower-level modules during optimization.
[05/14 04:09:11     67s] Executing ccopt post-processing.
[05/14 04:09:11     67s] Synthesizing clock trees with CCOpt...
[05/14 04:09:11     67s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/14 04:09:11     67s] CCOpt::Phase::PreparingToBalance...
[05/14 04:09:11     67s] Leaving CCOpt scope - Initializing power interface...
[05/14 04:09:11     67s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Positive (advancing) pin insertion delays
[05/14 04:09:11     67s] =========================================
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Negative (delaying) pin insertion delays
[05/14 04:09:11     67s] ========================================
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
[05/14 04:09:11     67s] Notify start of optimization...
[05/14 04:09:11     67s] Notify start of optimization done.
[05/14 04:09:11     67s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/14 04:09:11     67s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1481.6M, EPOCH TIME: 1747210151.259468
[05/14 04:09:11     67s] All LLGs are deleted
[05/14 04:09:11     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1481.6M, EPOCH TIME: 1747210151.259660
[05/14 04:09:11     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1481.6M, EPOCH TIME: 1747210151.259757
[05/14 04:09:11     67s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1481.6M, EPOCH TIME: 1747210151.259953
[05/14 04:09:11     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1481.6M
[05/14 04:09:11     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=1481.6M
[05/14 04:09:11     67s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1481.59 MB )
[05/14 04:09:11     67s] (I)      ==================== Layers =====================
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:09:11     67s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:09:11     67s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:09:11     67s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:09:11     67s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      Started Import and model ( Curr Mem: 1481.59 MB )
[05/14 04:09:11     67s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:11     67s] (I)      == Non-default Options ==
[05/14 04:09:11     67s] (I)      Maximum routing layer                              : 11
[05/14 04:09:11     67s] (I)      Number of threads                                  : 1
[05/14 04:09:11     67s] (I)      Method to set GCell size                           : row
[05/14 04:09:11     67s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:09:11     67s] (I)      Use row-based GCell size
[05/14 04:09:11     67s] (I)      Use row-based GCell align
[05/14 04:09:11     67s] (I)      layer 0 area = 80000
[05/14 04:09:11     67s] (I)      layer 1 area = 80000
[05/14 04:09:11     67s] (I)      layer 2 area = 80000
[05/14 04:09:11     67s] (I)      layer 3 area = 80000
[05/14 04:09:11     67s] (I)      layer 4 area = 80000
[05/14 04:09:11     67s] (I)      layer 5 area = 80000
[05/14 04:09:11     67s] (I)      layer 6 area = 80000
[05/14 04:09:11     67s] (I)      layer 7 area = 80000
[05/14 04:09:11     67s] (I)      layer 8 area = 80000
[05/14 04:09:11     67s] (I)      layer 9 area = 400000
[05/14 04:09:11     67s] (I)      layer 10 area = 400000
[05/14 04:09:11     67s] (I)      GCell unit size   : 3420
[05/14 04:09:11     67s] (I)      GCell multiplier  : 1
[05/14 04:09:11     67s] (I)      GCell row height  : 3420
[05/14 04:09:11     67s] (I)      Actual row height : 3420
[05/14 04:09:11     67s] (I)      GCell align ref   : 5200 5320
[05/14 04:09:11     67s] [NR-eGR] Track table information for default rule: 
[05/14 04:09:11     67s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:09:11     67s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:09:11     67s] (I)      ==================== Default via =====================
[05/14 04:09:11     67s] (I)      +----+------------------+----------------------------+
[05/14 04:09:11     67s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:09:11     67s] (I)      +----+------------------+----------------------------+
[05/14 04:09:11     67s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:09:11     67s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:09:11     67s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:09:11     67s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:09:11     67s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:09:11     67s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:09:11     67s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:09:11     67s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:09:11     67s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:09:11     67s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:09:11     67s] (I)      +----+------------------+----------------------------+
[05/14 04:09:11     67s] [NR-eGR] Read 902 PG shapes
[05/14 04:09:11     67s] [NR-eGR] Read 0 clock shapes
[05/14 04:09:11     67s] [NR-eGR] Read 0 other shapes
[05/14 04:09:11     67s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:09:11     67s] [NR-eGR] #Instance Blockages : 0
[05/14 04:09:11     67s] [NR-eGR] #PG Blockages       : 902
[05/14 04:09:11     67s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:09:11     67s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:09:11     67s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:09:11     67s] [NR-eGR] #Other Blockages    : 0
[05/14 04:09:11     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:09:11     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:09:11     67s] [NR-eGR] Read 1983 nets ( ignored 0 )
[05/14 04:09:11     67s] (I)      early_global_route_priority property id does not exist.
[05/14 04:09:11     67s] (I)      Read Num Blocks=902  Num Prerouted Wires=0  Num CS=0
[05/14 04:09:11     67s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:11     67s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:11     67s] (I)      Number of ignored nets                =      0
[05/14 04:09:11     67s] (I)      Number of connected nets              =      0
[05/14 04:09:11     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/14 04:09:11     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:09:11     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:09:11     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:09:11     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/14 04:09:11     67s] (I)      Ndr track 0 does not exist
[05/14 04:09:11     67s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:09:11     67s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:09:11     67s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:09:11     67s] (I)      Site width          :   400  (dbu)
[05/14 04:09:11     67s] (I)      Row height          :  3420  (dbu)
[05/14 04:09:11     67s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:09:11     67s] (I)      GCell width         :  3420  (dbu)
[05/14 04:09:11     67s] (I)      GCell height        :  3420  (dbu)
[05/14 04:09:11     67s] (I)      Grid                :   102   103    11
[05/14 04:09:11     67s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:09:11     67s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:09:11     67s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:09:11     67s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:09:11     67s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:09:11     67s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:09:11     67s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:09:11     67s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:09:11     67s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:09:11     67s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:09:11     67s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:09:11     67s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:09:11     67s] (I)      --------------------------------------------------------
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] [NR-eGR] ============ Routing rule table ============
[05/14 04:09:11     67s] [NR-eGR] Rule id: 0  Nets: 1983
[05/14 04:09:11     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:09:11     67s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:09:11     67s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:09:11     67s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:11     67s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:11     67s] [NR-eGR] ========================================
[05/14 04:09:11     67s] [NR-eGR] 
[05/14 04:09:11     67s] (I)      =============== Blocked Tracks ===============
[05/14 04:09:11     67s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:11     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:09:11     67s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:11     67s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:09:11     67s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:09:11     67s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:09:11     67s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:09:11     67s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:09:11     67s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:09:11     67s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:11     67s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1481.59 MB )
[05/14 04:09:11     67s] (I)      Reset routing kernel
[05/14 04:09:11     67s] (I)      Started Global Routing ( Curr Mem: 1481.59 MB )
[05/14 04:09:11     67s] (I)      totalPins=7973  totalGlobalPin=7931 (99.47%)
[05/14 04:09:11     67s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:09:11     67s] [NR-eGR] Layer group 1: route 1983 net(s) in layer range [2, 11]
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1a Route ============
[05/14 04:09:11     67s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1b Route ============
[05/14 04:09:11     67s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:09:11     67s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[05/14 04:09:11     67s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:09:11     67s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1c Route ============
[05/14 04:09:11     67s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1d Route ============
[05/14 04:09:11     67s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1e Route ============
[05/14 04:09:11     67s] (I)      Usage: 18702 = (9871 H, 8831 V) = (2.39% H, 2.23% V) = (1.688e+04um H, 1.510e+04um V)
[05/14 04:09:11     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] (I)      ============  Phase 1l Route ============
[05/14 04:09:11     67s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:09:11     67s] (I)      Layer  2:      89136     11090         0           0       88954    ( 0.00%) 
[05/14 04:09:11     67s] (I)      Layer  3:      93059      9806         0         909       92718    ( 0.97%) 
[05/14 04:09:11     67s] (I)      Layer  4:      89136       293         0           0       88954    ( 0.00%) 
[05/14 04:09:11     67s] (I)      Layer  5:      93059        82         0         909       92718    ( 0.97%) 
[05/14 04:09:11     67s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 04:09:11     67s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:09:11     67s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:09:11     67s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:09:11     67s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:09:11     67s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:09:11     67s] (I)      Total:        801609     21271         0        3999      799356    ( 0.50%) 
[05/14 04:09:11     67s] (I)      
[05/14 04:09:11     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:09:11     67s] [NR-eGR]                        OverCon            
[05/14 04:09:11     67s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:09:11     67s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:09:11     67s] [NR-eGR] ----------------------------------------------
[05/14 04:09:11     67s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR] ----------------------------------------------
[05/14 04:09:11     67s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:09:11     67s] [NR-eGR] 
[05/14 04:09:11     67s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:09:11     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:09:11     67s] (I)      ============= Track Assignment ============
[05/14 04:09:11     67s] (I)      Started Track Assignment (1T) ( Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:09:11     67s] (I)      Run Multi-thread track assignment
[05/14 04:09:11     67s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] (I)      Started Export ( Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:09:11     67s] [NR-eGR] ------------------------------------
[05/14 04:09:11     67s] [NR-eGR]  Metal1   (1H)             0   7956 
[05/14 04:09:11     67s] [NR-eGR]  Metal2   (2V)         15873  12334 
[05/14 04:09:11     67s] [NR-eGR]  Metal3   (3H)         17248    232 
[05/14 04:09:11     67s] [NR-eGR]  Metal4   (4V)           514     13 
[05/14 04:09:11     67s] [NR-eGR]  Metal5   (5H)           145      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:09:11     67s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:09:11     67s] [NR-eGR] ------------------------------------
[05/14 04:09:11     67s] [NR-eGR]           Total        33780  20535 
[05/14 04:09:11     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:11     67s] [NR-eGR] Total half perimeter of net bounding box: 24726um
[05/14 04:09:11     67s] [NR-eGR] Total length: 33780um, number of vias: 20535
[05/14 04:09:11     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:11     67s] [NR-eGR] Total eGR-routed clock nets wire length: 2526um, number of vias: 1857
[05/14 04:09:11     67s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:11     67s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.22 sec, Curr Mem: 1489.60 MB )
[05/14 04:09:11     67s] (I)      ===================================== Runtime Summary =====================================
[05/14 04:09:11     67s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 04:09:11     67s] (I)      -------------------------------------------------------------------------------------------
[05/14 04:09:11     67s] (I)       Early Global Route kernel               100.00%  77.82 sec  78.04 sec  0.22 sec  0.18 sec 
[05/14 04:09:11     67s] (I)       +-Import and model                       17.03%  77.83 sec  77.87 sec  0.04 sec  0.03 sec 
[05/14 04:09:11     67s] (I)       | +-Create place DB                       3.05%  77.83 sec  77.84 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | +-Import place data                   2.98%  77.83 sec  77.84 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read instances and placement      0.84%  77.83 sec  77.83 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read nets                         1.97%  77.83 sec  77.84 sec  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | +-Create route DB                      11.40%  77.84 sec  77.86 sec  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | +-Import route data (1T)              8.14%  77.84 sec  77.86 sec  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.87%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read routing blockages          0.00%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read instance blockages         0.26%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read PG blockages               0.09%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read clock blockages            0.01%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read other blockages            0.01%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read halo blockages             0.02%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Read boundary cut boxes         0.00%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read blackboxes                   0.01%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read prerouted                    0.07%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read unlegalized nets             0.10%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Read nets                         0.44%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Set up via pillars                0.01%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Initialize 3D grid graph          0.16%  77.85 sec  77.85 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Model blockage capacity           4.68%  77.85 sec  77.86 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Initialize 3D capacity          4.40%  77.85 sec  77.86 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | +-Read aux data                         0.00%  77.86 sec  77.86 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Others data preparation               0.46%  77.86 sec  77.86 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Create route kernel                   1.63%  77.86 sec  77.87 sec  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       +-Global Routing                         29.07%  77.87 sec  77.93 sec  0.06 sec  0.05 sec 
[05/14 04:09:11     67s] (I)       | +-Initialization                        0.30%  77.87 sec  77.87 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Net group 1                          26.01%  77.87 sec  77.92 sec  0.06 sec  0.04 sec 
[05/14 04:09:11     67s] (I)       | | +-Generate topology                   1.82%  77.87 sec  77.87 sec  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1a                            3.87%  77.87 sec  77.88 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | | +-Pattern routing (1T)              3.39%  77.87 sec  77.88 sec  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Add via demand to 2D              0.26%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1b                            0.05%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1c                            0.01%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1d                            0.01%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1e                            0.74%  77.88 sec  77.89 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | +-Route legalization                0.28%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | | | +-Legalize Blockage Violations    0.21%  77.88 sec  77.88 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | | +-Phase 1l                           17.83%  77.89 sec  77.92 sec  0.04 sec  0.02 sec 
[05/14 04:09:11     67s] (I)       | | | +-Layer assignment (1T)            17.17%  77.89 sec  77.92 sec  0.04 sec  0.02 sec 
[05/14 04:09:11     67s] (I)       | +-Clean cong LA                         0.00%  77.92 sec  77.92 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       +-Export 3D cong map                      3.88%  77.93 sec  77.94 sec  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Export 2D cong map                    1.63%  77.93 sec  77.94 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       +-Extract Global 3D Wires                 0.39%  77.94 sec  77.94 sec  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       +-Track Assignment (1T)                  25.57%  77.94 sec  77.99 sec  0.06 sec  0.05 sec 
[05/14 04:09:11     67s] (I)       | +-Initialization                        0.09%  77.94 sec  77.94 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Track Assignment Kernel              24.97%  77.94 sec  77.99 sec  0.05 sec  0.05 sec 
[05/14 04:09:11     67s] (I)       | +-Free Memory                           0.01%  77.99 sec  77.99 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       +-Export                                 19.46%  78.00 sec  78.04 sec  0.04 sec  0.04 sec 
[05/14 04:09:11     67s] (I)       | +-Export DB wires                       9.87%  78.00 sec  78.02 sec  0.02 sec  0.02 sec 
[05/14 04:09:11     67s] (I)       | | +-Export all nets                     7.70%  78.00 sec  78.02 sec  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | | +-Set wire vias                       1.51%  78.02 sec  78.02 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Report wirelength                     3.61%  78.02 sec  78.03 sec  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)       | +-Update net boxes                      4.16%  78.03 sec  78.04 sec  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       | +-Update timing                         0.00%  78.04 sec  78.04 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)       +-Postprocess design                      0.43%  78.04 sec  78.04 sec  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)      ===================== Summary by functions =====================
[05/14 04:09:11     67s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 04:09:11     67s] (I)      ----------------------------------------------------------------
[05/14 04:09:11     67s] (I)        0  Early Global Route kernel      100.00%  0.22 sec  0.18 sec 
[05/14 04:09:11     67s] (I)        1  Global Routing                  29.07%  0.06 sec  0.05 sec 
[05/14 04:09:11     67s] (I)        1  Track Assignment (1T)           25.57%  0.06 sec  0.05 sec 
[05/14 04:09:11     67s] (I)        1  Export                          19.46%  0.04 sec  0.04 sec 
[05/14 04:09:11     67s] (I)        1  Import and model                17.03%  0.04 sec  0.03 sec 
[05/14 04:09:11     67s] (I)        1  Export 3D cong map               3.88%  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        1  Postprocess design               0.43%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        2  Net group 1                     26.01%  0.06 sec  0.04 sec 
[05/14 04:09:11     67s] (I)        2  Track Assignment Kernel         24.97%  0.05 sec  0.05 sec 
[05/14 04:09:11     67s] (I)        2  Create route DB                 11.40%  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        2  Export DB wires                  9.87%  0.02 sec  0.02 sec 
[05/14 04:09:11     67s] (I)        2  Update net boxes                 4.16%  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Report wirelength                3.61%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        2  Create place DB                  3.05%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        2  Create route kernel              1.63%  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        2  Export 2D cong map               1.63%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Others data preparation          0.46%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Initialization                   0.39%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1l                        17.83%  0.04 sec  0.02 sec 
[05/14 04:09:11     67s] (I)        3  Import route data (1T)           8.14%  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        3  Export all nets                  7.70%  0.02 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1a                         3.87%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        3  Import place data                2.98%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        3  Generate topology                1.82%  0.00 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        3  Set wire vias                    1.51%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1e                         0.74%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Layer assignment (1T)           17.17%  0.04 sec  0.02 sec 
[05/14 04:09:11     67s] (I)        4  Model blockage capacity          4.68%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        4  Pattern routing (1T)             3.39%  0.01 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Read nets                        2.41%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        4  Read blockages ( Layer 2-11 )    0.87%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Read instances and placement     0.84%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Route legalization               0.28%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Add via demand to 2D             0.26%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Read unlegalized nets            0.10%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Read prerouted                   0.07%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Initialize 3D capacity           4.40%  0.01 sec  0.01 sec 
[05/14 04:09:11     67s] (I)        5  Read instance blockages          0.26%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Legalize Blockage Violations     0.21%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 04:09:11     67s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:09:11     67s] Legalization setup...
[05/14 04:09:11     67s] Using cell based legalization.
[05/14 04:09:11     67s] Initializing placement interface...
[05/14 04:09:11     67s]   Use check_library -place or consult logv if problems occur.
[05/14 04:09:11     67s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 04:09:11     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1489.6M, EPOCH TIME: 1747210151.528007
[05/14 04:09:11     67s] z: 2, totalTracks: 1
[05/14 04:09:11     67s] z: 4, totalTracks: 1
[05/14 04:09:11     67s] z: 6, totalTracks: 1
[05/14 04:09:11     67s] z: 8, totalTracks: 1
[05/14 04:09:11     67s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:09:11     67s] All LLGs are deleted
[05/14 04:09:11     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1489.6M, EPOCH TIME: 1747210151.539213
[05/14 04:09:11     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1489.6M, EPOCH TIME: 1747210151.540052
[05/14 04:09:11     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1489.6M, EPOCH TIME: 1747210151.540793
[05/14 04:09:11     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1489.6M, EPOCH TIME: 1747210151.547889
[05/14 04:09:11     67s] Core basic site is CoreSite
[05/14 04:09:11     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1489.6M, EPOCH TIME: 1747210151.598586
[05/14 04:09:11     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:1489.6M, EPOCH TIME: 1747210151.620889
[05/14 04:09:11     67s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:09:11     67s] SiteArray: use 405,504 bytes
[05/14 04:09:11     67s] SiteArray: current memory after site array memory allocation 1489.6M
[05/14 04:09:11     67s] SiteArray: FP blocked sites are writable
[05/14 04:09:11     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:09:11     67s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1489.6M, EPOCH TIME: 1747210151.628041
[05/14 04:09:11     67s] Process 45167 wires and vias for routing blockage and capacity analysis
[05/14 04:09:11     67s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.013, MEM:1489.6M, EPOCH TIME: 1747210151.640986
[05/14 04:09:11     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.094, MEM:1489.6M, EPOCH TIME: 1747210151.642383
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:11     67s] OPERPROF:     Starting CMU at level 3, MEM:1489.6M, EPOCH TIME: 1747210151.644810
[05/14 04:09:11     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1489.6M, EPOCH TIME: 1747210151.645935
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:11     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.107, MEM:1489.6M, EPOCH TIME: 1747210151.648242
[05/14 04:09:11     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1489.6M, EPOCH TIME: 1747210151.648336
[05/14 04:09:11     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1489.6M, EPOCH TIME: 1747210151.648404
[05/14 04:09:11     67s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1489.6MB).
[05/14 04:09:11     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.124, MEM:1489.6M, EPOCH TIME: 1747210151.651745
[05/14 04:09:11     67s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:11     67s] Initializing placement interface done.
[05/14 04:09:11     67s] Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:09:11     67s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1489.6M, EPOCH TIME: 1747210151.651983
[05/14 04:09:11     67s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1489.6M, EPOCH TIME: 1747210151.659651
[05/14 04:09:11     67s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:11     67s] Leaving CCOpt scope - Initializing placement interface...
[05/14 04:09:11     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1489.6M, EPOCH TIME: 1747210151.675310
[05/14 04:09:11     67s] z: 2, totalTracks: 1
[05/14 04:09:11     67s] z: 4, totalTracks: 1
[05/14 04:09:11     67s] z: 6, totalTracks: 1
[05/14 04:09:11     67s] z: 8, totalTracks: 1
[05/14 04:09:11     67s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:09:11     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1489.6M, EPOCH TIME: 1747210151.680126
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:11     67s] OPERPROF:     Starting CMU at level 3, MEM:1489.6M, EPOCH TIME: 1747210151.707351
[05/14 04:09:11     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1489.6M, EPOCH TIME: 1747210151.708399
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:11     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1489.6M, EPOCH TIME: 1747210151.708817
[05/14 04:09:11     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1489.6M, EPOCH TIME: 1747210151.708890
[05/14 04:09:11     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1489.6M, EPOCH TIME: 1747210151.708954
[05/14 04:09:11     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1489.6MB).
[05/14 04:09:11     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1489.6M, EPOCH TIME: 1747210151.709422
[05/14 04:09:11     67s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:11     67s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:11     67s] (I)      Load db... (mem=1489.6M)
[05/14 04:09:11     67s] (I)      Read data from FE... (mem=1489.6M)
[05/14 04:09:11     67s] (I)      Number of ignored instance 0
[05/14 04:09:11     67s] (I)      Number of inbound cells 0
[05/14 04:09:11     67s] (I)      Number of opened ILM blockages 0
[05/14 04:09:11     67s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/14 04:09:11     67s] (I)      numMoveCells=1975, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[05/14 04:09:11     67s] (I)      cell height: 3420, count: 1975
[05/14 04:09:11     67s] (I)      Read rows... (mem=1489.6M)
[05/14 04:09:11     67s] (I)      Reading non-standard rows with height 6840
[05/14 04:09:11     67s] (I)      rowRegion is not equal to core box, resetting core box
[05/14 04:09:11     67s] (I)      rowRegion : (5200, 5320) - (345200, 343900)
[05/14 04:09:11     67s] (I)      coreBox   : (5200, 5320) - (345200, 345420)
[05/14 04:09:11     67s] (I)      Done Read rows (cpu=0.000s, mem=1489.6M)
[05/14 04:09:11     67s] (I)      Done Read data from FE (cpu=0.000s, mem=1489.6M)
[05/14 04:09:11     67s] (I)      Done Load db (cpu=0.000s, mem=1489.6M)
[05/14 04:09:11     67s] (I)      Constructing placeable region... (mem=1489.6M)
[05/14 04:09:11     67s] (I)      Constructing bin map
[05/14 04:09:11     67s] (I)      Initialize bin information with width=34200 height=34200
[05/14 04:09:11     67s] (I)      Done constructing bin map
[05/14 04:09:11     67s] (I)      Compute region effective width... (mem=1489.6M)
[05/14 04:09:11     67s] (I)      Done Compute region effective width (cpu=0.000s, mem=1489.6M)
[05/14 04:09:11     67s] (I)      Done Constructing placeable region (cpu=0.010s, mem=1489.6M)
[05/14 04:09:11     67s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/14 04:09:11     67s] Validating CTS configuration...
[05/14 04:09:11     67s] Checking module port directions...
[05/14 04:09:11     67s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:11     67s] Non-default CCOpt properties:
[05/14 04:09:11     67s]   Public non-default CCOpt properties:
[05/14 04:09:11     67s]     buffer_cells is set for at least one object
[05/14 04:09:11     67s]     cts_merge_clock_gates is set for at least one object
[05/14 04:09:11     67s]     cts_merge_clock_logic is set for at least one object
[05/14 04:09:11     67s]     inverter_cells is set for at least one object
[05/14 04:09:11     67s]     route_type is set for at least one object
[05/14 04:09:11     67s]     source_latency is set for at least one object
[05/14 04:09:11     67s]     target_insertion_delay is set for at least one object
[05/14 04:09:11     67s]     target_max_trans is set for at least one object
[05/14 04:09:11     67s]     target_max_trans_sdc is set for at least one object
[05/14 04:09:11     67s]   No private non-default CCOpt properties
[05/14 04:09:11     67s] Route type trimming info:
[05/14 04:09:11     67s]   No route type modifications were made.
[05/14 04:09:11     67s] 
[05/14 04:09:11     67s] Trim Metal Layers:
[05/14 04:09:11     67s] LayerId::1 widthSet size::1
[05/14 04:09:11     67s] LayerId::2 widthSet size::1
[05/14 04:09:11     67s] LayerId::3 widthSet size::1
[05/14 04:09:11     67s] LayerId::4 widthSet size::1
[05/14 04:09:11     67s] LayerId::5 widthSet size::1
[05/14 04:09:11     67s] LayerId::6 widthSet size::1
[05/14 04:09:11     67s] LayerId::7 widthSet size::1
[05/14 04:09:11     67s] LayerId::8 widthSet size::1
[05/14 04:09:11     67s] LayerId::9 widthSet size::1
[05/14 04:09:11     67s] LayerId::10 widthSet size::1
[05/14 04:09:11     67s] LayerId::11 widthSet size::1
[05/14 04:09:11     67s] Updating RC grid for preRoute extraction ...
[05/14 04:09:11     67s] eee: pegSigSF::1.070000
[05/14 04:09:11     67s] Initializing multi-corner resistance tables ...
[05/14 04:09:11     67s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 04:09:11     67s] eee: l::2 avDens::0.168140 usedTrk::934.436633 availTrk::5557.500000 sigTrk::934.436633
[05/14 04:09:11     67s] eee: l::3 avDens::0.174570 usedTrk::1021.233912 availTrk::5850.000000 sigTrk::1021.233912
[05/14 04:09:11     67s] eee: l::4 avDens::0.007531 usedTrk::30.263538 availTrk::4018.500000 sigTrk::30.263538
[05/14 04:09:11     67s] eee: l::5 avDens::0.009269 usedTrk::10.010526 availTrk::1080.000000 sigTrk::10.010526
[05/14 04:09:11     67s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 04:09:11     67s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:11     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:11     67s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:11     67s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:11     67s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:11     67s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:09:11     67s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.019520 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:09:11     67s] End AAE Lib Interpolated Model. (MEM=1489.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] (I)      Initializing Steiner engine. 
[05/14 04:09:11     67s] (I)      ==================== Layers =====================
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:09:11     67s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:09:11     67s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:09:11     67s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:09:11     67s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:09:11     67s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:09:11     67s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:09:11     67s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:09:11     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:11     67s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/14 04:09:11     67s] Original list had 8 cells:
[05/14 04:09:11     67s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 04:09:11     67s] Library trimming was not able to trim any cells:
[05/14 04:09:11     67s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:11     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/14 04:09:12     67s] Original list had 9 cells:
[05/14 04:09:12     67s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/14 04:09:12     67s] New trimmed list has 8 cells:
[05/14 04:09:12     67s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:12     67s] Accumulated time to calculate placeable region: 0.01
[05/14 04:09:13     69s] Clock tree balancer configuration for clock_tree 1MHz_CLK:
[05/14 04:09:13     69s] Non-default CCOpt properties:
[05/14 04:09:13     69s]   Public non-default CCOpt properties:
[05/14 04:09:13     69s]     cts_merge_clock_gates: true (default: false)
[05/14 04:09:13     69s]     cts_merge_clock_logic: true (default: false)
[05/14 04:09:13     69s]     route_type (leaf): default_route_type_leaf (default: default)
[05/14 04:09:13     69s]     route_type (top): default_route_type_nonleaf (default: default)
[05/14 04:09:13     69s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/14 04:09:13     69s]   No private non-default CCOpt properties
[05/14 04:09:13     69s] For power domain auto-default:
[05/14 04:09:13     69s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/14 04:09:13     69s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/14 04:09:13     69s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/14 04:09:13     69s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/14 04:09:13     69s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 28779.300um^2
[05/14 04:09:13     69s] Top Routing info:
[05/14 04:09:13     69s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] Trunk Routing info:
[05/14 04:09:13     69s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] Leaf Routing info:
[05/14 04:09:13     69s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/14 04:09:13     69s]   Slew time target (leaf):    0.100ns
[05/14 04:09:13     69s]   Slew time target (trunk):   0.100ns
[05/14 04:09:13     69s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/14 04:09:13     69s]   Buffer unit delay: 0.105ns
[05/14 04:09:13     69s]   Buffer max distance: 449.275um
[05/14 04:09:13     69s] Fastest wire driving cells and distances:
[05/14 04:09:13     69s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/14 04:09:13     69s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/14 04:09:13     69s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/14 04:09:13     69s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Logic Sizing Table:
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------
[05/14 04:09:13     69s] Cell    Instance count    Source    Eligible library cells
[05/14 04:09:13     69s] ----------------------------------------------------------
[05/14 04:09:13     69s]   (empty table)
[05/14 04:09:13     69s] ----------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:09:13     69s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:13     69s] Clock tree balancer configuration for skew_group 1MHz_CLK/ConstraintMode_BC:
[05/14 04:09:13     69s]   Sources:                     pin sysclk
[05/14 04:09:13     69s]   Total number of sinks:       657
[05/14 04:09:13     69s]   Delay constrained sinks:     657
[05/14 04:09:13     69s]   Constrains:                  default
[05/14 04:09:13     69s]   Non-leaf sinks:              0
[05/14 04:09:13     69s]   Ignore pins:                 0
[05/14 04:09:13     69s]  Timing corner DelayCorner_WC:both.late:
[05/14 04:09:13     69s]   Skew target:                 0.105ns
[05/14 04:09:13     69s] Clock tree balancer configuration for skew_group 1MHz_CLK/ConstraintMode_WC:
[05/14 04:09:13     69s]   Sources:                     pin sysclk
[05/14 04:09:13     69s]   Total number of sinks:       657
[05/14 04:09:13     69s]   Delay constrained sinks:     657
[05/14 04:09:13     69s]   Constrains:                  default
[05/14 04:09:13     69s]   Non-leaf sinks:              0
[05/14 04:09:13     69s]   Ignore pins:                 0
[05/14 04:09:13     69s]  Timing corner DelayCorner_WC:both.late:
[05/14 04:09:13     69s]   Skew target:                 0.105ns
[05/14 04:09:13     69s]   Insertion delay target:      50.000ns
[05/14 04:09:13     69s] Primary reporting skew groups are:
[05/14 04:09:13     69s] skew_group 1MHz_CLK/ConstraintMode_BC with 657 clock sinks
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Clock DAG stats initial state:
[05/14 04:09:13     69s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 04:09:13     69s]   misc counts      : r=1, pp=0
[05/14 04:09:13     69s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 04:09:13     69s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 04:09:13     69s] Clock DAG hash initial state: 18312809297481699654 12061812435856384195
[05/14 04:09:13     69s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Layer information for route type default_route_type_leaf:
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 04:09:13     69s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Metal1     N            H          1.227         0.111         0.136
[05/14 04:09:13     69s] Metal2     N            V          0.755         0.107         0.081
[05/14 04:09:13     69s] Metal3     Y            H          0.755         0.115         0.087
[05/14 04:09:13     69s] Metal4     Y            V          0.755         0.107         0.081
[05/14 04:09:13     69s] Metal5     N            H          0.755         0.111         0.084
[05/14 04:09:13     69s] Metal6     N            V          0.755         0.113         0.085
[05/14 04:09:13     69s] Metal7     N            H          0.755         0.116         0.088
[05/14 04:09:13     69s] Metal8     N            V          0.268         0.115         0.031
[05/14 04:09:13     69s] Metal9     N            H          0.268         0.600         0.160
[05/14 04:09:13     69s] Metal10    N            V          0.097         0.336         0.033
[05/14 04:09:13     69s] Metal11    N            H          0.095         0.415         0.040
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Layer information for route type default_route_type_nonleaf:
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 04:09:13     69s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Metal1     N            H          1.227         0.160         0.196
[05/14 04:09:13     69s] Metal2     N            V          0.755         0.143         0.108
[05/14 04:09:13     69s] Metal3     Y            H          0.755         0.151         0.114
[05/14 04:09:13     69s] Metal4     Y            V          0.755         0.146         0.110
[05/14 04:09:13     69s] Metal5     N            H          0.755         0.146         0.110
[05/14 04:09:13     69s] Metal6     N            V          0.755         0.150         0.113
[05/14 04:09:13     69s] Metal7     N            H          0.755         0.153         0.116
[05/14 04:09:13     69s] Metal8     N            V          0.268         0.153         0.041
[05/14 04:09:13     69s] Metal9     N            H          0.268         0.967         0.259
[05/14 04:09:13     69s] Metal10    N            V          0.097         0.459         0.045
[05/14 04:09:13     69s] Metal11    N            H          0.095         0.587         0.056
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/14 04:09:13     69s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Layer information for route type default_route_type_nonleaf:
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Layer      Preferred    Route    Res.          Cap.          RC
[05/14 04:09:13     69s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] Metal1     N            H          1.227         0.111         0.136
[05/14 04:09:13     69s] Metal2     N            V          0.755         0.107         0.081
[05/14 04:09:13     69s] Metal3     Y            H          0.755         0.115         0.087
[05/14 04:09:13     69s] Metal4     Y            V          0.755         0.107         0.081
[05/14 04:09:13     69s] Metal5     N            H          0.755         0.111         0.084
[05/14 04:09:13     69s] Metal6     N            V          0.755         0.113         0.085
[05/14 04:09:13     69s] Metal7     N            H          0.755         0.116         0.088
[05/14 04:09:13     69s] Metal8     N            V          0.268         0.115         0.031
[05/14 04:09:13     69s] Metal9     N            H          0.268         0.600         0.160
[05/14 04:09:13     69s] Metal10    N            V          0.097         0.336         0.033
[05/14 04:09:13     69s] Metal11    N            H          0.095         0.415         0.040
[05/14 04:09:13     69s] ----------------------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Via selection for estimated routes (rule default):
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------------------------
[05/14 04:09:13     69s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/14 04:09:13     69s] Range                                (Ohm)    (fF)     (fs)     Only
[05/14 04:09:13     69s] ----------------------------------------------------------------------------
[05/14 04:09:13     69s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/14 04:09:13     69s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/14 04:09:13     69s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/14 04:09:13     69s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/14 04:09:13     69s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/14 04:09:13     69s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/14 04:09:13     69s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/14 04:09:13     69s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/14 04:09:13     69s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/14 04:09:13     69s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/14 04:09:13     69s] ----------------------------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] No ideal or dont_touch nets found in the clock tree
[05/14 04:09:13     69s] No dont_touch hnets found in the clock tree
[05/14 04:09:13     69s] No dont_touch hpins found in the clock network.
[05/14 04:09:13     69s] Checking for illegal sizes of clock logic instances...
[05/14 04:09:13     69s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Filtering reasons for cell type: inverter
[05/14 04:09:13     69s] =========================================
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] ----------------------------------------------------------------
[05/14 04:09:13     69s] Clock trees    Power domain    Reason              Library cells
[05/14 04:09:13     69s] ----------------------------------------------------------------
[05/14 04:09:13     69s] all            auto-default    Library trimming    { CLKINVX3 }
[05/14 04:09:13     69s] ----------------------------------------------------------------
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.7)
[05/14 04:09:13     69s] CCOpt configuration status: all checks passed.
[05/14 04:09:13     69s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/14 04:09:13     69s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/14 04:09:13     69s]   No exclusion drivers are needed.
[05/14 04:09:13     69s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/14 04:09:13     69s] Antenna diode management...
[05/14 04:09:13     69s]   Found 0 antenna diodes in the clock trees.
[05/14 04:09:13     69s]   
[05/14 04:09:13     69s] Antenna diode management done.
[05/14 04:09:13     69s] Adding driver cells for primary IOs...
[05/14 04:09:13     69s]   
[05/14 04:09:13     69s]   ----------------------------------------------------------------------------------------------
[05/14 04:09:13     69s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/14 04:09:13     69s]   ----------------------------------------------------------------------------------------------
[05/14 04:09:13     69s]     (empty table)
[05/14 04:09:13     69s]   ----------------------------------------------------------------------------------------------
[05/14 04:09:13     69s]   
[05/14 04:09:13     69s]   
[05/14 04:09:13     69s] Adding driver cells for primary IOs done.
[05/14 04:09:13     69s] Adding driver cell for primary IO roots...
[05/14 04:09:13     69s] Adding driver cell for primary IO roots done.
[05/14 04:09:13     69s] Maximizing clock DAG abstraction...
[05/14 04:09:13     69s]   Removing clock DAG drivers
[05/14 04:09:13     69s] Maximizing clock DAG abstraction done.
[05/14 04:09:13     69s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.2)
[05/14 04:09:13     69s] Synthesizing clock trees...
[05/14 04:09:13     69s]   Preparing To Balance...
[05/14 04:09:13     69s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:09:13     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1541.8M, EPOCH TIME: 1747210153.464831
[05/14 04:09:13     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1541.8M, EPOCH TIME: 1747210153.477128
[05/14 04:09:13     69s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:13     69s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 04:09:13     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.3M, EPOCH TIME: 1747210153.479978
[05/14 04:09:13     69s] z: 2, totalTracks: 1
[05/14 04:09:13     69s] z: 4, totalTracks: 1
[05/14 04:09:13     69s] z: 6, totalTracks: 1
[05/14 04:09:13     69s] z: 8, totalTracks: 1
[05/14 04:09:13     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:09:13     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.3M, EPOCH TIME: 1747210153.487154
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:13     69s] OPERPROF:     Starting CMU at level 3, MEM:1532.3M, EPOCH TIME: 1747210153.552835
[05/14 04:09:13     69s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1532.3M, EPOCH TIME: 1747210153.557495
[05/14 04:09:13     69s] 
[05/14 04:09:13     69s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:13     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.071, MEM:1532.3M, EPOCH TIME: 1747210153.558224
[05/14 04:09:13     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1532.3M, EPOCH TIME: 1747210153.558334
[05/14 04:09:13     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1532.3M, EPOCH TIME: 1747210153.558425
[05/14 04:09:13     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1532.3MB).
[05/14 04:09:13     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.079, MEM:1532.3M, EPOCH TIME: 1747210153.559353
[05/14 04:09:13     69s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:13     69s]   Merging duplicate siblings in DAG...
[05/14 04:09:13     69s]     Clock DAG stats before merging:
[05/14 04:09:13     69s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 04:09:13     69s]       misc counts      : r=1, pp=0
[05/14 04:09:13     69s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 04:09:13     69s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 04:09:13     69s]     Clock DAG hash before merging: 18312809297481699654 12061812435856384195
[05/14 04:09:13     69s]     Resynthesising clock tree into netlist...
[05/14 04:09:13     69s]       Reset timing graph...
[05/14 04:09:13     69s] Ignoring AAE DB Resetting ...
[05/14 04:09:13     69s]       Reset timing graph done.
[05/14 04:09:13     69s]     Resynthesising clock tree into netlist done.
[05/14 04:09:13     69s]     
[05/14 04:09:13     69s]     Disconnecting clock tree from netlist...
[05/14 04:09:13     69s]     Disconnecting clock tree from netlist done.
[05/14 04:09:13     69s]   Merging duplicate siblings in DAG done.
[05/14 04:09:13     69s]   Applying movement limits...
[05/14 04:09:13     69s]   Applying movement limits done.
[05/14 04:09:13     69s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:13     69s]   CCOpt::Phase::Construction...
[05/14 04:09:13     69s]   Stage::Clustering...
[05/14 04:09:13     69s]   Clustering...
[05/14 04:09:13     69s]     Clock DAG hash before 'Clustering': 18312809297481699654 12061812435856384195
[05/14 04:09:13     69s]     Initialize for clustering...
[05/14 04:09:13     69s]     Clock DAG stats before clustering:
[05/14 04:09:13     69s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/14 04:09:13     69s]       misc counts      : r=1, pp=0
[05/14 04:09:13     69s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/14 04:09:13     69s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/14 04:09:13     69s]     Clock DAG hash before clustering: 18312809297481699654 12061812435856384195
[05/14 04:09:13     69s]     Computing optimal clock node locations...
[05/14 04:09:13     69s]       Optimal path computation stats:
[05/14 04:09:13     69s]         Successful          : 0
[05/14 04:09:13     69s]         Unsuccessful        : 0
[05/14 04:09:13     69s]         Immovable           : 1
[05/14 04:09:13     69s]         lockedParentLocation: 0
[05/14 04:09:13     69s]       Unsuccessful details:
[05/14 04:09:13     69s]       
[05/14 04:09:13     69s]     Computing optimal clock node locations done.
[05/14 04:09:13     69s]     Computing max distances from locked parents...
[05/14 04:09:13     69s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/14 04:09:13     69s]     Computing max distances from locked parents done.
[05/14 04:09:13     69s] End AAE Lib Interpolated Model. (MEM=1532.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:09:13     69s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:13     69s]     Bottom-up phase...
[05/14 04:09:13     69s]     Clustering bottom-up starting from leaves...
[05/14 04:09:13     69s]       Clustering clock_tree 1MHz_CLK...
[05/14 04:09:13     69s]       Clustering clock_tree 1MHz_CLK done.
[05/14 04:09:13     69s]     Clustering bottom-up starting from leaves done.
[05/14 04:09:13     69s]     Rebuilding the clock tree after clustering...
[05/14 04:09:13     69s]     Rebuilding the clock tree after clustering done.
[05/14 04:09:13     69s]     Clock DAG stats after bottom-up phase:
[05/14 04:09:13     69s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:13     69s]       misc counts      : r=1, pp=0
[05/14 04:09:13     69s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:13     69s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.075um, total=678.075um
[05/14 04:09:13     69s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/14 04:09:13     69s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:13     69s]     Clock DAG hash after bottom-up phase: 6304353794847060436 2107033392105422657
[05/14 04:09:13     69s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 04:09:13     69s]     Legalizing clock trees...
[05/14 04:09:13     69s]     Resynthesising clock tree into netlist...
[05/14 04:09:13     69s]       Reset timing graph...
[05/14 04:09:13     69s] Ignoring AAE DB Resetting ...
[05/14 04:09:13     69s]       Reset timing graph done.
[05/14 04:09:13     69s]     Resynthesising clock tree into netlist done.
[05/14 04:09:13     69s]     Commiting net attributes....
[05/14 04:09:13     69s]     Commiting net attributes. done.
[05/14 04:09:13     69s]     Leaving CCOpt scope - ClockRefiner...
[05/14 04:09:13     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1532.3M, EPOCH TIME: 1747210153.959809
[05/14 04:09:13     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1494.3M, EPOCH TIME: 1747210153.969918
[05/14 04:09:13     69s]     Assigned high priority to 664 instances.
[05/14 04:09:13     69s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/14 04:09:13     69s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/14 04:09:13     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1494.3M, EPOCH TIME: 1747210153.992437
[05/14 04:09:13     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1494.3M, EPOCH TIME: 1747210153.992611
[05/14 04:09:13     69s] z: 2, totalTracks: 1
[05/14 04:09:13     69s] z: 4, totalTracks: 1
[05/14 04:09:13     69s] z: 6, totalTracks: 1
[05/14 04:09:13     69s] z: 8, totalTracks: 1
[05/14 04:09:13     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:09:13     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1494.3M, EPOCH TIME: 1747210153.997353
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:14     69s] OPERPROF:       Starting CMU at level 4, MEM:1494.3M, EPOCH TIME: 1747210154.051714
[05/14 04:09:14     69s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1494.3M, EPOCH TIME: 1747210154.055747
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:14     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.061, MEM:1494.3M, EPOCH TIME: 1747210154.058594
[05/14 04:09:14     69s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1494.3M, EPOCH TIME: 1747210154.058734
[05/14 04:09:14     69s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1494.3M, EPOCH TIME: 1747210154.058827
[05/14 04:09:14     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1494.3MB).
[05/14 04:09:14     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.070, MEM:1494.3M, EPOCH TIME: 1747210154.062462
[05/14 04:09:14     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.073, MEM:1494.3M, EPOCH TIME: 1747210154.065258
[05/14 04:09:14     69s] TDRefine: refinePlace mode is spiral
[05/14 04:09:14     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.2
[05/14 04:09:14     69s] OPERPROF: Starting RefinePlace at level 1, MEM:1494.3M, EPOCH TIME: 1747210154.065418
[05/14 04:09:14     69s] *** Starting refinePlace (0:01:10 mem=1494.3M) ***
[05/14 04:09:14     69s] Total net bbox length = 2.531e+04 (1.383e+04 1.147e+04) (ext = 1.129e+02)
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:14     69s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1494.3M, EPOCH TIME: 1747210154.073866
[05/14 04:09:14     69s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:09:14     69s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1494.3M, EPOCH TIME: 1747210154.074876
[05/14 04:09:14     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:09:14     69s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:14     69s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:14     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1494.3M, EPOCH TIME: 1747210154.084566
[05/14 04:09:14     69s] Starting refinePlace ...
[05/14 04:09:14     69s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:14     69s] One DDP V2 for no tweak run.
[05/14 04:09:14     69s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:14     69s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 04:09:14     69s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1494.3MB) @(0:01:10 - 0:01:10).
[05/14 04:09:14     69s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:09:14     69s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:09:14     69s] Move report: legalization moves 27 insts, mean move: 1.33 um, max move: 4.91 um spiral
[05/14 04:09:14     69s] 	Max move on inst (g30638__4319): (93.80, 132.62) --> (97.00, 130.91)
[05/14 04:09:14     69s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:09:14     69s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:09:14     69s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1513.3MB) @(0:01:10 - 0:01:10).
[05/14 04:09:14     69s] Move report: Detail placement moves 27 insts, mean move: 1.33 um, max move: 4.91 um 
[05/14 04:09:14     69s] 	Max move on inst (g30638__4319): (93.80, 132.62) --> (97.00, 130.91)
[05/14 04:09:14     69s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.3MB
[05/14 04:09:14     69s] Statistics of distance of Instance movement in refine placement:
[05/14 04:09:14     69s]   maximum (X+Y) =         4.91 um
[05/14 04:09:14     69s]   inst (g30638__4319) with max move: (93.8, 132.62) -> (97, 130.91)
[05/14 04:09:14     69s]   mean    (X+Y) =         1.33 um
[05/14 04:09:14     69s] Summary Report:
[05/14 04:09:14     69s] Instances move: 27 (out of 1982 movable)
[05/14 04:09:14     69s] Instances flipped: 0
[05/14 04:09:14     69s] Mean displacement: 1.33 um
[05/14 04:09:14     69s] Max displacement: 4.91 um (Instance: g30638__4319) (93.8, 132.62) -> (97, 130.91)
[05/14 04:09:14     69s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[05/14 04:09:14     69s] Total instances moved : 27
[05/14 04:09:14     69s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.152, MEM:1513.3M, EPOCH TIME: 1747210154.236232
[05/14 04:09:14     69s] Total net bbox length = 2.533e+04 (1.384e+04 1.149e+04) (ext = 1.122e+02)
[05/14 04:09:14     69s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.3MB
[05/14 04:09:14     69s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1513.3MB) @(0:01:10 - 0:01:10).
[05/14 04:09:14     69s] *** Finished refinePlace (0:01:10 mem=1513.3M) ***
[05/14 04:09:14     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.2
[05/14 04:09:14     69s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.178, MEM:1513.3M, EPOCH TIME: 1747210154.243192
[05/14 04:09:14     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1513.3M, EPOCH TIME: 1747210154.243297
[05/14 04:09:14     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.024, MEM:1510.3M, EPOCH TIME: 1747210154.266881
[05/14 04:09:14     69s]     ClockRefiner summary
[05/14 04:09:14     69s]     All clock instances: Moved 10, flipped 4 and cell swapped 0 (out of a total of 664).
[05/14 04:09:14     69s]     The largest move was 2.6 um for ram_0_ram2_ram_array_reg[16][2].
[05/14 04:09:14     69s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[05/14 04:09:14     69s]     Clock sinks: Moved 10, flipped 4 and cell swapped 0 (out of a total of 657).
[05/14 04:09:14     69s]     The largest move was 2.6 um for ram_0_ram2_ram_array_reg[16][2].
[05/14 04:09:14     69s]     Revert refine place priority changes on 0 instances.
[05/14 04:09:14     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1510.3M, EPOCH TIME: 1747210154.303223
[05/14 04:09:14     69s] z: 2, totalTracks: 1
[05/14 04:09:14     69s] z: 4, totalTracks: 1
[05/14 04:09:14     69s] z: 6, totalTracks: 1
[05/14 04:09:14     69s] z: 8, totalTracks: 1
[05/14 04:09:14     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:09:14     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1510.3M, EPOCH TIME: 1747210154.310361
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:14     69s] OPERPROF:     Starting CMU at level 3, MEM:1510.3M, EPOCH TIME: 1747210154.365669
[05/14 04:09:14     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1510.3M, EPOCH TIME: 1747210154.367306
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:14     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.058, MEM:1510.3M, EPOCH TIME: 1747210154.367937
[05/14 04:09:14     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1510.3M, EPOCH TIME: 1747210154.368051
[05/14 04:09:14     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1510.3M, EPOCH TIME: 1747210154.368142
[05/14 04:09:14     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1510.3MB).
[05/14 04:09:14     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.066, MEM:1510.3M, EPOCH TIME: 1747210154.369015
[05/14 04:09:14     69s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 04:09:14     69s]     Disconnecting clock tree from netlist...
[05/14 04:09:14     69s]     Disconnecting clock tree from netlist done.
[05/14 04:09:14     69s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:09:14     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1510.3M, EPOCH TIME: 1747210154.376367
[05/14 04:09:14     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1510.3M, EPOCH TIME: 1747210154.388153
[05/14 04:09:14     69s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:14     69s]     Leaving CCOpt scope - Initializing placement interface...
[05/14 04:09:14     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1510.3M, EPOCH TIME: 1747210154.388657
[05/14 04:09:14     69s] z: 2, totalTracks: 1
[05/14 04:09:14     69s] z: 4, totalTracks: 1
[05/14 04:09:14     69s] z: 6, totalTracks: 1
[05/14 04:09:14     69s] z: 8, totalTracks: 1
[05/14 04:09:14     69s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:09:14     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1510.3M, EPOCH TIME: 1747210154.423688
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:14     69s] OPERPROF:     Starting CMU at level 3, MEM:1510.3M, EPOCH TIME: 1747210154.474287
[05/14 04:09:14     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1510.3M, EPOCH TIME: 1747210154.479893
[05/14 04:09:14     69s] 
[05/14 04:09:14     69s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:14     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1510.3M, EPOCH TIME: 1747210154.480616
[05/14 04:09:14     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1510.3M, EPOCH TIME: 1747210154.480738
[05/14 04:09:14     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1510.3M, EPOCH TIME: 1747210154.480829
[05/14 04:09:14     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1510.3MB).
[05/14 04:09:14     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.093, MEM:1510.3M, EPOCH TIME: 1747210154.481581
[05/14 04:09:14     69s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:14     69s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:09:14     69s] End AAE Lib Interpolated Model. (MEM=1510.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:09:14     70s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     Clock tree legalization - Histogram:
[05/14 04:09:14     70s]     ====================================
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     --------------------------------
[05/14 04:09:14     70s]     Movement (um)    Number of cells
[05/14 04:09:14     70s]     --------------------------------
[05/14 04:09:14     70s]       (empty table)
[05/14 04:09:14     70s]     --------------------------------
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     Clock tree legalization - There are no Movements:
[05/14 04:09:14     70s]     =================================================
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     ---------------------------------------------
[05/14 04:09:14     70s]     Movement (um)    Desired     Achieved    Node
[05/14 04:09:14     70s]                      location    location    
[05/14 04:09:14     70s]     ---------------------------------------------
[05/14 04:09:14     70s]       (empty table)
[05/14 04:09:14     70s]     ---------------------------------------------
[05/14 04:09:14     70s]     
[05/14 04:09:14     70s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.6)
[05/14 04:09:14     70s]     Clock DAG stats after 'Clustering':
[05/14 04:09:14     70s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:14     70s]       misc counts      : r=1, pp=0
[05/14 04:09:14     70s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:14     70s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:14     70s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:14     70s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:14     70s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:14     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:14     70s]     Clock DAG net violations after 'Clustering': none
[05/14 04:09:14     70s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/14 04:09:14     70s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:14     70s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:14     70s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/14 04:09:14     70s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:14     70s]     Clock DAG hash after 'Clustering': 11726480869305901245 17604045306502385840
[05/14 04:09:14     70s]     Clock DAG hash after 'Clustering': 11726480869305901245 17604045306502385840
[05/14 04:09:14     70s]     Primary reporting skew groups after 'Clustering':
[05/14 04:09:14     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:14     70s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:14     70s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:14     70s]     Skew group summary after 'Clustering':
[05/14 04:09:14     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:14     70s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:14     70s]     Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:14     70s]   Clustering done. (took cpu=0:00:00.8 real=0:00:01.1)
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   Post-Clustering Statistics Report
[05/14 04:09:14     70s]   =================================
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   Fanout Statistics:
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   ----------------------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/14 04:09:14     70s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/14 04:09:14     70s]   ----------------------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   Trunk         2       4.000       1         7        4.243      {1 <= 2, 1 <= 8}
[05/14 04:09:14     70s]   Leaf          7      93.857      88        97        2.911      {1 <= 88, 3 <= 94, 2 <= 96, 1 <= 98}
[05/14 04:09:14     70s]   ----------------------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   Clustering Failure Statistics:
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   --------------------------------
[05/14 04:09:14     70s]   Net Type    Clusters    Clusters
[05/14 04:09:14     70s]               Tried       Failed
[05/14 04:09:14     70s]   --------------------------------
[05/14 04:09:14     70s]   Leaf           7           0
[05/14 04:09:14     70s]   --------------------------------
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   Clustering Partition Statistics:
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   -------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/14 04:09:14     70s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/14 04:09:14     70s]   -------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   Leaf         0.000       1.000          1        657.000    657     657       0.000
[05/14 04:09:14     70s]   -------------------------------------------------------------------------------------
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   
[05/14 04:09:14     70s]   Looking for fanout violations...
[05/14 04:09:14     70s]   Looking for fanout violations done.
[05/14 04:09:14     70s]   CongRepair After Initial Clustering...
[05/14 04:09:14     70s]   Reset timing graph...
[05/14 04:09:14     70s] Ignoring AAE DB Resetting ...
[05/14 04:09:14     70s]   Reset timing graph done.
[05/14 04:09:14     70s]   Leaving CCOpt scope - Early Global Route...
[05/14 04:09:14     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1548.5M, EPOCH TIME: 1747210154.643566
[05/14 04:09:14     70s] All LLGs are deleted
[05/14 04:09:14     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1548.5M, EPOCH TIME: 1747210154.656901
[05/14 04:09:14     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1548.5M, EPOCH TIME: 1747210154.657731
[05/14 04:09:14     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.016, MEM:1510.5M, EPOCH TIME: 1747210154.659747
[05/14 04:09:14     70s]   Clock implementation routing...
[05/14 04:09:14     70s] Net route status summary:
[05/14 04:09:14     70s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:09:14     70s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:09:14     70s]     Routing using eGR only...
[05/14 04:09:14     70s]       Early Global Route - eGR only step...
[05/14 04:09:14     70s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[05/14 04:09:14     70s] (ccopt eGR): Start to route 8 all nets
[05/14 04:09:14     70s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      ==================== Layers =====================
[05/14 04:09:14     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:14     70s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:09:14     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:14     70s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:09:14     70s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:09:14     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:14     70s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:09:14     70s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:09:14     70s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:09:14     70s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:09:14     70s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:09:14     70s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:09:14     70s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:09:14     70s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:09:14     70s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:09:14     70s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:09:14     70s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:09:14     70s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:09:14     70s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:09:14     70s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:09:14     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:14     70s] (I)      Started Import and model ( Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:14     70s] (I)      == Non-default Options ==
[05/14 04:09:14     70s] (I)      Clean congestion better                            : true
[05/14 04:09:14     70s] (I)      Estimate vias on DPT layer                         : true
[05/14 04:09:14     70s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 04:09:14     70s] (I)      Layer constraints as soft constraints              : true
[05/14 04:09:14     70s] (I)      Soft top layer                                     : true
[05/14 04:09:14     70s] (I)      Skip prospective layer relax nets                  : true
[05/14 04:09:14     70s] (I)      Better NDR handling                                : true
[05/14 04:09:14     70s] (I)      Improved NDR modeling in LA                        : true
[05/14 04:09:14     70s] (I)      Routing cost fix for NDR handling                  : true
[05/14 04:09:14     70s] (I)      Block tracks for preroutes                         : true
[05/14 04:09:14     70s] (I)      Assign IRoute by net group key                     : true
[05/14 04:09:14     70s] (I)      Block unroutable channels                          : true
[05/14 04:09:14     70s] (I)      Block unroutable channels 3D                       : true
[05/14 04:09:14     70s] (I)      Bound layer relaxed segment wl                     : true
[05/14 04:09:14     70s] (I)      Blocked pin reach length threshold                 : 2
[05/14 04:09:14     70s] (I)      Check blockage within NDR space in TA              : true
[05/14 04:09:14     70s] (I)      Skip must join for term with via pillar            : true
[05/14 04:09:14     70s] (I)      Model find APA for IO pin                          : true
[05/14 04:09:14     70s] (I)      On pin location for off pin term                   : true
[05/14 04:09:14     70s] (I)      Handle EOL spacing                                 : true
[05/14 04:09:14     70s] (I)      Merge PG vias by gap                               : true
[05/14 04:09:14     70s] (I)      Maximum routing layer                              : 11
[05/14 04:09:14     70s] (I)      Route selected nets only                           : true
[05/14 04:09:14     70s] (I)      Refine MST                                         : true
[05/14 04:09:14     70s] (I)      Honor PRL                                          : true
[05/14 04:09:14     70s] (I)      Strong congestion aware                            : true
[05/14 04:09:14     70s] (I)      Improved initial location for IRoutes              : true
[05/14 04:09:14     70s] (I)      Multi panel TA                                     : true
[05/14 04:09:14     70s] (I)      Penalize wire overlap                              : true
[05/14 04:09:14     70s] (I)      Expand small instance blockage                     : true
[05/14 04:09:14     70s] (I)      Reduce via in TA                                   : true
[05/14 04:09:14     70s] (I)      SS-aware routing                                   : true
[05/14 04:09:14     70s] (I)      Improve tree edge sharing                          : true
[05/14 04:09:14     70s] (I)      Improve 2D via estimation                          : true
[05/14 04:09:14     70s] (I)      Refine Steiner tree                                : true
[05/14 04:09:14     70s] (I)      Build spine tree                                   : true
[05/14 04:09:14     70s] (I)      Model pass through capacity                        : true
[05/14 04:09:14     70s] (I)      Extend blockages by a half GCell                   : true
[05/14 04:09:14     70s] (I)      Consider pin shapes                                : true
[05/14 04:09:14     70s] (I)      Consider pin shapes for all nodes                  : true
[05/14 04:09:14     70s] (I)      Consider NR APA                                    : true
[05/14 04:09:14     70s] (I)      Consider IO pin shape                              : true
[05/14 04:09:14     70s] (I)      Fix pin connection bug                             : true
[05/14 04:09:14     70s] (I)      Consider layer RC for local wires                  : true
[05/14 04:09:14     70s] (I)      Route to clock mesh pin                            : true
[05/14 04:09:14     70s] (I)      LA-aware pin escape length                         : 2
[05/14 04:09:14     70s] (I)      Connect multiple ports                             : true
[05/14 04:09:14     70s] (I)      Split for must join                                : true
[05/14 04:09:14     70s] (I)      Number of threads                                  : 1
[05/14 04:09:14     70s] (I)      Routing effort level                               : 10000
[05/14 04:09:14     70s] (I)      Prefer layer length threshold                      : 8
[05/14 04:09:14     70s] (I)      Overflow penalty cost                              : 10
[05/14 04:09:14     70s] (I)      A-star cost                                        : 0.300000
[05/14 04:09:14     70s] (I)      Misalignment cost                                  : 10.000000
[05/14 04:09:14     70s] (I)      Threshold for short IRoute                         : 6
[05/14 04:09:14     70s] (I)      Via cost during post routing                       : 1.000000
[05/14 04:09:14     70s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 04:09:14     70s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 04:09:14     70s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 04:09:14     70s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 04:09:14     70s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 04:09:14     70s] (I)      PG-aware similar topology routing                  : true
[05/14 04:09:14     70s] (I)      Maze routing via cost fix                          : true
[05/14 04:09:14     70s] (I)      Apply PRL on PG terms                              : true
[05/14 04:09:14     70s] (I)      Apply PRL on obs objects                           : true
[05/14 04:09:14     70s] (I)      Handle range-type spacing rules                    : true
[05/14 04:09:14     70s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 04:09:14     70s] (I)      Parallel spacing query fix                         : true
[05/14 04:09:14     70s] (I)      Force source to root IR                            : true
[05/14 04:09:14     70s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 04:09:14     70s] (I)      Do not relax to DPT layer                          : true
[05/14 04:09:14     70s] (I)      No DPT in post routing                             : true
[05/14 04:09:14     70s] (I)      Modeling PG via merging fix                        : true
[05/14 04:09:14     70s] (I)      Shield aware TA                                    : true
[05/14 04:09:14     70s] (I)      Strong shield aware TA                             : true
[05/14 04:09:14     70s] (I)      Overflow calculation fix in LA                     : true
[05/14 04:09:14     70s] (I)      Post routing fix                                   : true
[05/14 04:09:14     70s] (I)      Strong post routing                                : true
[05/14 04:09:14     70s] (I)      Access via pillar from top                         : true
[05/14 04:09:14     70s] (I)      NDR via pillar fix                                 : true
[05/14 04:09:14     70s] (I)      Violation on path threshold                        : 1
[05/14 04:09:14     70s] (I)      Pass through capacity modeling                     : true
[05/14 04:09:14     70s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 04:09:14     70s] (I)      Select term pin box for io pin                     : true
[05/14 04:09:14     70s] (I)      Penalize NDR sharing                               : true
[05/14 04:09:14     70s] (I)      Enable special modeling                            : false
[05/14 04:09:14     70s] (I)      Keep fixed segments                                : true
[05/14 04:09:14     70s] (I)      Reorder net groups by key                          : true
[05/14 04:09:14     70s] (I)      Increase net scenic ratio                          : true
[05/14 04:09:14     70s] (I)      Method to set GCell size                           : row
[05/14 04:09:14     70s] (I)      Connect multiple ports and must join fix           : true
[05/14 04:09:14     70s] (I)      Avoid high resistance layers                       : true
[05/14 04:09:14     70s] (I)      Model find APA for IO pin fix                      : true
[05/14 04:09:14     70s] (I)      Avoid connecting non-metal layers                  : true
[05/14 04:09:14     70s] (I)      Use track pitch for NDR                            : true
[05/14 04:09:14     70s] (I)      Enable layer relax to lower layer                  : true
[05/14 04:09:14     70s] (I)      Enable layer relax to upper layer                  : true
[05/14 04:09:14     70s] (I)      Top layer relaxation fix                           : true
[05/14 04:09:14     70s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:09:14     70s] (I)      Use row-based GCell size
[05/14 04:09:14     70s] (I)      Use row-based GCell align
[05/14 04:09:14     70s] (I)      layer 0 area = 80000
[05/14 04:09:14     70s] (I)      layer 1 area = 80000
[05/14 04:09:14     70s] (I)      layer 2 area = 80000
[05/14 04:09:14     70s] (I)      layer 3 area = 80000
[05/14 04:09:14     70s] (I)      layer 4 area = 80000
[05/14 04:09:14     70s] (I)      layer 5 area = 80000
[05/14 04:09:14     70s] (I)      layer 6 area = 80000
[05/14 04:09:14     70s] (I)      layer 7 area = 80000
[05/14 04:09:14     70s] (I)      layer 8 area = 80000
[05/14 04:09:14     70s] (I)      layer 9 area = 400000
[05/14 04:09:14     70s] (I)      layer 10 area = 400000
[05/14 04:09:14     70s] (I)      GCell unit size   : 3420
[05/14 04:09:14     70s] (I)      GCell multiplier  : 1
[05/14 04:09:14     70s] (I)      GCell row height  : 3420
[05/14 04:09:14     70s] (I)      Actual row height : 3420
[05/14 04:09:14     70s] (I)      GCell align ref   : 5200 5320
[05/14 04:09:14     70s] [NR-eGR] Track table information for default rule: 
[05/14 04:09:14     70s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:09:14     70s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:09:14     70s] (I)      ==================== Default via =====================
[05/14 04:09:14     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:14     70s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:09:14     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:14     70s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:09:14     70s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:09:14     70s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:09:14     70s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:09:14     70s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:09:14     70s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:09:14     70s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:09:14     70s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:09:14     70s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:09:14     70s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:09:14     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:14     70s] [NR-eGR] Read 806 PG shapes
[05/14 04:09:14     70s] [NR-eGR] Read 0 clock shapes
[05/14 04:09:14     70s] [NR-eGR] Read 0 other shapes
[05/14 04:09:14     70s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:09:14     70s] [NR-eGR] #Instance Blockages : 0
[05/14 04:09:14     70s] [NR-eGR] #PG Blockages       : 806
[05/14 04:09:14     70s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:09:14     70s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:09:14     70s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:09:14     70s] [NR-eGR] #Other Blockages    : 0
[05/14 04:09:14     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:09:14     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:09:14     70s] [NR-eGR] Read 1990 nets ( ignored 1982 )
[05/14 04:09:14     70s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 04:09:14     70s] (I)      early_global_route_priority property id does not exist.
[05/14 04:09:14     70s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 04:09:14     70s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:14     70s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:14     70s] (I)      Moved 1 terms for better access 
[05/14 04:09:14     70s] (I)      Number of ignored nets                =      0
[05/14 04:09:14     70s] (I)      Number of connected nets              =      0
[05/14 04:09:14     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/14 04:09:14     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:09:14     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:09:14     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:09:14     70s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[05/14 04:09:14     70s] (I)      Ndr track 0 does not exist
[05/14 04:09:14     70s] (I)      Ndr track 0 does not exist
[05/14 04:09:14     70s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:09:14     70s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:09:14     70s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:09:14     70s] (I)      Site width          :   400  (dbu)
[05/14 04:09:14     70s] (I)      Row height          :  3420  (dbu)
[05/14 04:09:14     70s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:09:14     70s] (I)      GCell width         :  3420  (dbu)
[05/14 04:09:14     70s] (I)      GCell height        :  3420  (dbu)
[05/14 04:09:14     70s] (I)      Grid                :   102   103    11
[05/14 04:09:14     70s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:09:14     70s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:09:14     70s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:09:14     70s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:09:14     70s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:09:14     70s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:09:14     70s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:09:14     70s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:09:14     70s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:09:14     70s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:09:14     70s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:09:14     70s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:09:14     70s] (I)      --------------------------------------------------------
[05/14 04:09:14     70s] 
[05/14 04:09:14     70s] [NR-eGR] ============ Routing rule table ============
[05/14 04:09:14     70s] [NR-eGR] Rule id: 0  Nets: 8
[05/14 04:09:14     70s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:09:14     70s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:09:14     70s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:09:14     70s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:09:14     70s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:09:14     70s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 04:09:14     70s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:09:14     70s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:09:14     70s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:09:14     70s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:14     70s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:14     70s] [NR-eGR] ========================================
[05/14 04:09:14     70s] [NR-eGR] 
[05/14 04:09:14     70s] (I)      =============== Blocked Tracks ===============
[05/14 04:09:14     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:14     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:09:14     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:14     70s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:09:14     70s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:09:14     70s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:09:14     70s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:09:14     70s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:09:14     70s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:09:14     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:14     70s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      Reset routing kernel
[05/14 04:09:14     70s] (I)      Started Global Routing ( Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      totalPins=672  totalGlobalPin=672 (100.00%)
[05/14 04:09:14     70s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:09:14     70s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1a Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1b Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.631690e+03um
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1c Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1d Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1e Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.631690e+03um
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1f Route ============
[05/14 04:09:14     70s] (I)      Usage: 1539 = (682 H, 857 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.465e+03um V)
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1g Route ============
[05/14 04:09:14     70s] (I)      Usage: 1536 = (682 H, 854 V) = (0.73% H, 0.95% V) = (1.166e+03um H, 1.460e+03um V)
[05/14 04:09:14     70s] (I)      #Nets         : 8
[05/14 04:09:14     70s] (I)      #Relaxed nets : 0
[05/14 04:09:14     70s] (I)      Wire length   : 1536
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] (I)      ============  Phase 1h Route ============
[05/14 04:09:14     70s] (I)      Usage: 1542 = (689 H, 853 V) = (0.73% H, 0.95% V) = (1.178e+03um H, 1.459e+03um V)
[05/14 04:09:14     70s] (I)      
[05/14 04:09:14     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:09:14     70s] [NR-eGR]                        OverCon            
[05/14 04:09:14     70s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:09:14     70s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:09:14     70s] [NR-eGR] ----------------------------------------------
[05/14 04:09:14     70s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR] ----------------------------------------------
[05/14 04:09:14     70s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:09:14     70s] [NR-eGR] 
[05/14 04:09:14     70s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 04:09:14     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:09:14     70s] (I)      ============= Track Assignment ============
[05/14 04:09:14     70s] (I)      Started Track Assignment (1T) ( Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:09:14     70s] (I)      Run Multi-thread track assignment
[05/14 04:09:14     70s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] (I)      Started Export ( Curr Mem: 1510.50 MB )
[05/14 04:09:14     70s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:09:15     70s] [NR-eGR] ------------------------------------
[05/14 04:09:15     70s] [NR-eGR]  Metal1   (1H)             0   7970 
[05/14 04:09:15     70s] [NR-eGR]  Metal2   (2V)         15352  11932 
[05/14 04:09:15     70s] [NR-eGR]  Metal3   (3H)         17272    547 
[05/14 04:09:15     70s] [NR-eGR]  Metal4   (4V)          1239     13 
[05/14 04:09:15     70s] [NR-eGR]  Metal5   (5H)           145      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:09:15     70s] [NR-eGR] ------------------------------------
[05/14 04:09:15     70s] [NR-eGR]           Total        34009  20462 
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total half perimeter of net bounding box: 25333um
[05/14 04:09:15     70s] [NR-eGR] Total length: 34009um, number of vias: 20462
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total eGR-routed clock nets wire length: 2755um, number of vias: 1784
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Report for selected net(s) only.
[05/14 04:09:15     70s] [NR-eGR]                  Length (um)  Vias 
[05/14 04:09:15     70s] [NR-eGR] -----------------------------------
[05/14 04:09:15     70s] [NR-eGR]  Metal1   (1H)             0   671 
[05/14 04:09:15     70s] [NR-eGR]  Metal2   (2V)           772   784 
[05/14 04:09:15     70s] [NR-eGR]  Metal3   (3H)          1255   329 
[05/14 04:09:15     70s] [NR-eGR]  Metal4   (4V)           727     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal5   (5H)             0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 04:09:15     70s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 04:09:15     70s] [NR-eGR] -----------------------------------
[05/14 04:09:15     70s] [NR-eGR]           Total         2755  1784 
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total half perimeter of net bounding box: 864um
[05/14 04:09:15     70s] [NR-eGR] Total length: 2755um, number of vias: 1784
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total routed clock nets wire length: 2755um, number of vias: 1784
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1510.50 MB )
[05/14 04:09:15     70s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.29 sec, Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      ===================================== Runtime Summary =====================================
[05/14 04:09:15     70s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/14 04:09:15     70s] (I)      -------------------------------------------------------------------------------------------
[05/14 04:09:15     70s] (I)       Early Global Route kernel               100.00%  81.29 sec  81.58 sec  0.29 sec  0.13 sec 
[05/14 04:09:15     70s] (I)       +-Import and model                       34.04%  81.30 sec  81.40 sec  0.10 sec  0.05 sec 
[05/14 04:09:15     70s] (I)       | +-Create place DB                       4.59%  81.32 sec  81.34 sec  0.01 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | | +-Import place data                   4.51%  81.32 sec  81.33 sec  0.01 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read instances and placement      1.05%  81.32 sec  81.33 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read nets                         3.27%  81.33 sec  81.33 sec  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | +-Create route DB                      18.78%  81.34 sec  81.39 sec  0.05 sec  0.03 sec 
[05/14 04:09:15     70s] (I)       | | +-Import route data (1T)             16.81%  81.34 sec  81.39 sec  0.05 sec  0.03 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.02%  81.34 sec  81.35 sec  0.00 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read routing blockages          0.00%  81.34 sec  81.34 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read instance blockages         0.34%  81.34 sec  81.34 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read PG blockages               0.12%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read clock blockages            0.01%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read other blockages            0.01%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read halo blockages             0.02%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Read boundary cut boxes         0.00%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read blackboxes                   0.32%  81.35 sec  81.35 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read prerouted                    2.22%  81.35 sec  81.35 sec  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read unlegalized nets             0.19%  81.35 sec  81.36 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Read nets                         0.05%  81.36 sec  81.36 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Set up via pillars                0.00%  81.36 sec  81.36 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Initialize 3D grid graph          0.51%  81.36 sec  81.36 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Model blockage capacity          10.55%  81.36 sec  81.39 sec  0.03 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Initialize 3D capacity         10.05%  81.36 sec  81.39 sec  0.03 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | | | +-Move terms for access (1T)        0.16%  81.39 sec  81.39 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Read aux data                         0.00%  81.39 sec  81.39 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Others data preparation               0.04%  81.39 sec  81.39 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Create route kernel                   1.97%  81.39 sec  81.40 sec  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Global Routing                         28.48%  81.40 sec  81.48 sec  0.08 sec  0.04 sec 
[05/14 04:09:15     70s] (I)       | +-Initialization                        0.05%  81.40 sec  81.40 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Net group 1                          25.04%  81.40 sec  81.47 sec  0.07 sec  0.03 sec 
[05/14 04:09:15     70s] (I)       | | +-Generate topology                   2.14%  81.40 sec  81.40 sec  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1a                            0.61%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Pattern routing (1T)              0.35%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1b                            0.17%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1c                            0.01%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1d                            0.01%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1e                            1.32%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Route legalization                0.10%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | | +-Legalize Blockage Violations    0.03%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1f                            0.01%  81.43 sec  81.43 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1g                            1.52%  81.43 sec  81.44 sec  0.00 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | | | +-Post Routing                      1.41%  81.43 sec  81.44 sec  0.00 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | | +-Phase 1h                            5.43%  81.44 sec  81.46 sec  0.02 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | | +-Post Routing                      1.17%  81.44 sec  81.44 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Layer assignment (1T)               4.76%  81.46 sec  81.47 sec  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Export 3D cong map                      1.93%  81.48 sec  81.49 sec  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Export 2D cong map                    0.20%  81.48 sec  81.49 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Extract Global 3D Wires                 0.02%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Track Assignment (1T)                  12.94%  81.49 sec  81.52 sec  0.04 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | +-Initialization                        0.01%  81.49 sec  81.49 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Track Assignment Kernel              12.68%  81.49 sec  81.52 sec  0.04 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | +-Free Memory                           0.00%  81.52 sec  81.52 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Export                                 18.62%  81.52 sec  81.58 sec  0.05 sec  0.02 sec 
[05/14 04:09:15     70s] (I)       | +-Export DB wires                       0.51%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Export all nets                     0.35%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | | +-Set wire vias                       0.04%  81.53 sec  81.53 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       | +-Report wirelength                    13.32%  81.53 sec  81.57 sec  0.04 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | +-Update net boxes                      3.35%  81.57 sec  81.58 sec  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)       | +-Update timing                         0.00%  81.58 sec  81.58 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)       +-Postprocess design                      0.24%  81.58 sec  81.58 sec  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)      ===================== Summary by functions =====================
[05/14 04:09:15     70s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 04:09:15     70s] (I)      ----------------------------------------------------------------
[05/14 04:09:15     70s] (I)        0  Early Global Route kernel      100.00%  0.29 sec  0.13 sec 
[05/14 04:09:15     70s] (I)        1  Import and model                34.04%  0.10 sec  0.05 sec 
[05/14 04:09:15     70s] (I)        1  Global Routing                  28.48%  0.08 sec  0.04 sec 
[05/14 04:09:15     70s] (I)        1  Export                          18.62%  0.05 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        1  Track Assignment (1T)           12.94%  0.04 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        1  Export 3D cong map               1.93%  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        1  Postprocess design               0.24%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Net group 1                     25.04%  0.07 sec  0.03 sec 
[05/14 04:09:15     70s] (I)        2  Create route DB                 18.78%  0.05 sec  0.03 sec 
[05/14 04:09:15     70s] (I)        2  Report wirelength               13.32%  0.04 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        2  Track Assignment Kernel         12.68%  0.04 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        2  Create place DB                  4.59%  0.01 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        2  Update net boxes                 3.35%  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        2  Create route kernel              1.97%  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Export DB wires                  0.51%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Initialization                   0.07%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Import route data (1T)          16.81%  0.05 sec  0.03 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1h                         5.43%  0.02 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Layer assignment (1T)            4.76%  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Import place data                4.51%  0.01 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        3  Generate topology                2.14%  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1g                         1.52%  0.00 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1e                         1.32%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1a                         0.61%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Export all nets                  0.35%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1b                         0.17%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Model blockage capacity         10.55%  0.03 sec  0.02 sec 
[05/14 04:09:15     70s] (I)        4  Read nets                        3.32%  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        4  Post Routing                     2.57%  0.01 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        4  Read prerouted                   2.22%  0.01 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Read instances and placement     1.05%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Read blockages ( Layer 2-11 )    1.02%  0.00 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        4  Initialize 3D grid graph         0.51%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Pattern routing (1T)             0.35%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Read blackboxes                  0.32%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Read unlegalized nets            0.19%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Move terms for access (1T)       0.16%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Route legalization               0.10%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Initialize 3D capacity          10.05%  0.03 sec  0.01 sec 
[05/14 04:09:15     70s] (I)        5  Read instance blockages          0.34%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 04:09:15     70s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/14 04:09:15     70s]     Routing using eGR only done.
[05/14 04:09:15     70s] Net route status summary:
[05/14 04:09:15     70s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:09:15     70s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] CCOPT: Done with clock implementation routing.
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s]   Clock implementation routing done.
[05/14 04:09:15     70s]   Fixed 8 wires.
[05/14 04:09:15     70s]   CCOpt: Starting congestion repair using flow wrapper...
[05/14 04:09:15     70s]     Congestion Repair...
[05/14 04:09:15     70s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:10.4/0:03:41.3 (0.3), mem = 1507.5M
[05/14 04:09:15     70s] Info: Disable timing driven in postCTS congRepair.
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] Starting congRepair ...
[05/14 04:09:15     70s] User Input Parameters:
[05/14 04:09:15     70s] - Congestion Driven    : On
[05/14 04:09:15     70s] - Timing Driven        : Off
[05/14 04:09:15     70s] - Area-Violation Based : On
[05/14 04:09:15     70s] - Start Rollback Level : -5
[05/14 04:09:15     70s] - Legalized            : On
[05/14 04:09:15     70s] - Window Based         : Off
[05/14 04:09:15     70s] - eDen incr mode       : Off
[05/14 04:09:15     70s] - Small incr mode      : Off
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1507.5M, EPOCH TIME: 1747210155.120975
[05/14 04:09:15     70s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1507.5M, EPOCH TIME: 1747210155.126031
[05/14 04:09:15     70s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1507.5M, EPOCH TIME: 1747210155.126194
[05/14 04:09:15     70s] Starting Early Global Route congestion estimation: mem = 1507.5M
[05/14 04:09:15     70s] (I)      ==================== Layers =====================
[05/14 04:09:15     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:15     70s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:09:15     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:15     70s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:09:15     70s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:09:15     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:15     70s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:09:15     70s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:09:15     70s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:09:15     70s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:09:15     70s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:09:15     70s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:09:15     70s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:09:15     70s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:09:15     70s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:09:15     70s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:09:15     70s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:09:15     70s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:09:15     70s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:09:15     70s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:09:15     70s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:09:15     70s] (I)      Started Import and model ( Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      Default pattern map key = mcs4_default.
[05/14 04:09:15     70s] (I)      == Non-default Options ==
[05/14 04:09:15     70s] (I)      Maximum routing layer                              : 11
[05/14 04:09:15     70s] (I)      Number of threads                                  : 1
[05/14 04:09:15     70s] (I)      Use non-blocking free Dbs wires                    : false
[05/14 04:09:15     70s] (I)      Method to set GCell size                           : row
[05/14 04:09:15     70s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:09:15     70s] (I)      Use row-based GCell size
[05/14 04:09:15     70s] (I)      Use row-based GCell align
[05/14 04:09:15     70s] (I)      layer 0 area = 80000
[05/14 04:09:15     70s] (I)      layer 1 area = 80000
[05/14 04:09:15     70s] (I)      layer 2 area = 80000
[05/14 04:09:15     70s] (I)      layer 3 area = 80000
[05/14 04:09:15     70s] (I)      layer 4 area = 80000
[05/14 04:09:15     70s] (I)      layer 5 area = 80000
[05/14 04:09:15     70s] (I)      layer 6 area = 80000
[05/14 04:09:15     70s] (I)      layer 7 area = 80000
[05/14 04:09:15     70s] (I)      layer 8 area = 80000
[05/14 04:09:15     70s] (I)      layer 9 area = 400000
[05/14 04:09:15     70s] (I)      layer 10 area = 400000
[05/14 04:09:15     70s] (I)      GCell unit size   : 3420
[05/14 04:09:15     70s] (I)      GCell multiplier  : 1
[05/14 04:09:15     70s] (I)      GCell row height  : 3420
[05/14 04:09:15     70s] (I)      Actual row height : 3420
[05/14 04:09:15     70s] (I)      GCell align ref   : 5200 5320
[05/14 04:09:15     70s] [NR-eGR] Track table information for default rule: 
[05/14 04:09:15     70s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:09:15     70s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:09:15     70s] (I)      ==================== Default via =====================
[05/14 04:09:15     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:15     70s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:09:15     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:15     70s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:09:15     70s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:09:15     70s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:09:15     70s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:09:15     70s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:09:15     70s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:09:15     70s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:09:15     70s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:09:15     70s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:09:15     70s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:09:15     70s] (I)      +----+------------------+----------------------------+
[05/14 04:09:15     70s] [NR-eGR] Read 902 PG shapes
[05/14 04:09:15     70s] [NR-eGR] Read 0 clock shapes
[05/14 04:09:15     70s] [NR-eGR] Read 0 other shapes
[05/14 04:09:15     70s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:09:15     70s] [NR-eGR] #Instance Blockages : 0
[05/14 04:09:15     70s] [NR-eGR] #PG Blockages       : 902
[05/14 04:09:15     70s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:09:15     70s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:09:15     70s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:09:15     70s] [NR-eGR] #Other Blockages    : 0
[05/14 04:09:15     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:09:15     70s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2186
[05/14 04:09:15     70s] [NR-eGR] Read 1990 nets ( ignored 8 )
[05/14 04:09:15     70s] (I)      early_global_route_priority property id does not exist.
[05/14 04:09:15     70s] (I)      Read Num Blocks=902  Num Prerouted Wires=2186  Num CS=0
[05/14 04:09:15     70s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 1436
[05/14 04:09:15     70s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 665
[05/14 04:09:15     70s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 85
[05/14 04:09:15     70s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:09:15     70s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:09:15     70s] (I)      Number of ignored nets                =      8
[05/14 04:09:15     70s] (I)      Number of connected nets              =      0
[05/14 04:09:15     70s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/14 04:09:15     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:09:15     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:09:15     70s] (I)      Ndr track 0 does not exist
[05/14 04:09:15     70s] (I)      Ndr track 0 does not exist
[05/14 04:09:15     70s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:09:15     70s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:09:15     70s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:09:15     70s] (I)      Site width          :   400  (dbu)
[05/14 04:09:15     70s] (I)      Row height          :  3420  (dbu)
[05/14 04:09:15     70s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:09:15     70s] (I)      GCell width         :  3420  (dbu)
[05/14 04:09:15     70s] (I)      GCell height        :  3420  (dbu)
[05/14 04:09:15     70s] (I)      Grid                :   102   103    11
[05/14 04:09:15     70s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:09:15     70s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:09:15     70s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:09:15     70s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:09:15     70s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:09:15     70s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:09:15     70s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:09:15     70s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:09:15     70s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:09:15     70s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:09:15     70s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:09:15     70s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:09:15     70s] (I)      --------------------------------------------------------
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] [NR-eGR] ============ Routing rule table ============
[05/14 04:09:15     70s] [NR-eGR] Rule id: 0  Nets: 0
[05/14 04:09:15     70s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:09:15     70s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:09:15     70s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:09:15     70s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:09:15     70s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:09:15     70s] [NR-eGR] Rule id: 1  Nets: 1982
[05/14 04:09:15     70s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:09:15     70s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:09:15     70s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:09:15     70s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:15     70s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:09:15     70s] [NR-eGR] ========================================
[05/14 04:09:15     70s] [NR-eGR] 
[05/14 04:09:15     70s] (I)      =============== Blocked Tracks ===============
[05/14 04:09:15     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:15     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:09:15     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:15     70s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:09:15     70s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:09:15     70s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:09:15     70s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:09:15     70s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:09:15     70s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:09:15     70s] (I)      +-------+---------+----------+---------------+
[05/14 04:09:15     70s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      Reset routing kernel
[05/14 04:09:15     70s] (I)      Started Global Routing ( Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      totalPins=7315  totalGlobalPin=7274 (99.44%)
[05/14 04:09:15     70s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:09:15     70s] [NR-eGR] Layer group 1: route 1982 net(s) in layer range [2, 11]
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1a Route ============
[05/14 04:09:15     70s] (I)      Usage: 17348 = (9221 H, 8127 V) = (2.23% H, 2.05% V) = (1.577e+04um H, 1.390e+04um V)
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1b Route ============
[05/14 04:09:15     70s] (I)      Usage: 17348 = (9221 H, 8127 V) = (2.23% H, 2.05% V) = (1.577e+04um H, 1.390e+04um V)
[05/14 04:09:15     70s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.966508e+04um
[05/14 04:09:15     70s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:09:15     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1c Route ============
[05/14 04:09:15     70s] (I)      Usage: 17348 = (9221 H, 8127 V) = (2.23% H, 2.05% V) = (1.577e+04um H, 1.390e+04um V)
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1d Route ============
[05/14 04:09:15     70s] (I)      Usage: 17348 = (9221 H, 8127 V) = (2.23% H, 2.05% V) = (1.577e+04um H, 1.390e+04um V)
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1e Route ============
[05/14 04:09:15     70s] (I)      Usage: 17348 = (9221 H, 8127 V) = (2.23% H, 2.05% V) = (1.577e+04um H, 1.390e+04um V)
[05/14 04:09:15     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.966508e+04um
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] (I)      ============  Phase 1l Route ============
[05/14 04:09:15     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:09:15     70s] (I)      Layer  2:      89136     11514         0           0       88954    ( 0.00%) 
[05/14 04:09:15     70s] (I)      Layer  3:      93059     11164         0         909       92718    ( 0.97%) 
[05/14 04:09:15     70s] (I)      Layer  4:      89136      1907         0           0       88954    ( 0.00%) 
[05/14 04:09:15     70s] (I)      Layer  5:      93059       370         0         909       92718    ( 0.97%) 
[05/14 04:09:15     70s] (I)      Layer  6:      88554         0         0           0       88954    ( 0.00%) 
[05/14 04:09:15     70s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:09:15     70s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:09:15     70s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:09:15     70s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:09:15     70s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:09:15     70s] (I)      Total:        801609     24955         0        3999      799356    ( 0.50%) 
[05/14 04:09:15     70s] (I)      
[05/14 04:09:15     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:09:15     70s] [NR-eGR]                        OverCon            
[05/14 04:09:15     70s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:09:15     70s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:09:15     70s] [NR-eGR] ----------------------------------------------
[05/14 04:09:15     70s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR] ----------------------------------------------
[05/14 04:09:15     70s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:09:15     70s] [NR-eGR] 
[05/14 04:09:15     70s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:09:15     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:09:15     70s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1507.5M
[05/14 04:09:15     70s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.182, MEM:1507.5M, EPOCH TIME: 1747210155.308228
[05/14 04:09:15     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:1507.5M, EPOCH TIME: 1747210155.308303
[05/14 04:09:15     70s] [hotspot] +------------+---------------+---------------+
[05/14 04:09:15     70s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:09:15     70s] [hotspot] +------------+---------------+---------------+
[05/14 04:09:15     70s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:09:15     70s] [hotspot] +------------+---------------+---------------+
[05/14 04:09:15     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:09:15     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:09:15     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1507.5M, EPOCH TIME: 1747210155.309239
[05/14 04:09:15     70s] Skipped repairing congestion.
[05/14 04:09:15     70s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1507.5M, EPOCH TIME: 1747210155.309347
[05/14 04:09:15     70s] Starting Early Global Route wiring: mem = 1507.5M
[05/14 04:09:15     70s] (I)      ============= Track Assignment ============
[05/14 04:09:15     70s] (I)      Started Track Assignment (1T) ( Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:09:15     70s] (I)      Run Multi-thread track assignment
[05/14 04:09:15     70s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] (I)      Started Export ( Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:09:15     70s] [NR-eGR] ------------------------------------
[05/14 04:09:15     70s] [NR-eGR]  Metal1   (1H)             0   7970 
[05/14 04:09:15     70s] [NR-eGR]  Metal2   (2V)         14824  11886 
[05/14 04:09:15     70s] [NR-eGR]  Metal3   (3H)         16794    667 
[05/14 04:09:15     70s] [NR-eGR]  Metal4   (4V)          1765     78 
[05/14 04:09:15     70s] [NR-eGR]  Metal5   (5H)           649      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:09:15     70s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:09:15     70s] [NR-eGR] ------------------------------------
[05/14 04:09:15     70s] [NR-eGR]           Total        34032  20601 
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total half perimeter of net bounding box: 25333um
[05/14 04:09:15     70s] [NR-eGR] Total length: 34032um, number of vias: 20601
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 04:09:15     70s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:09:15     70s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1507.50 MB )
[05/14 04:09:15     70s] Early Global Route wiring runtime: 0.12 seconds, mem = 1505.5M
[05/14 04:09:15     70s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.116, MEM:1505.5M, EPOCH TIME: 1747210155.425343
[05/14 04:09:15     70s] Tdgp not successfully inited but do clear! skip clearing
[05/14 04:09:15     70s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/14 04:09:15     70s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:01:10.6/0:03:41.6 (0.3), mem = 1505.5M
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] =============================================================================================
[05/14 04:09:15     70s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/14 04:09:15     70s] =============================================================================================
[05/14 04:09:15     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:09:15     70s] ---------------------------------------------------------------------------------------------
[05/14 04:09:15     70s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 04:09:15     70s] ---------------------------------------------------------------------------------------------
[05/14 04:09:15     70s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 04:09:15     70s] ---------------------------------------------------------------------------------------------
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:09:15     70s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/14 04:09:15     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1505.5M, EPOCH TIME: 1747210155.466428
[05/14 04:09:15     70s] z: 2, totalTracks: 1
[05/14 04:09:15     70s] z: 4, totalTracks: 1
[05/14 04:09:15     70s] z: 6, totalTracks: 1
[05/14 04:09:15     70s] z: 8, totalTracks: 1
[05/14 04:09:15     70s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:09:15     70s] All LLGs are deleted
[05/14 04:09:15     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1505.5M, EPOCH TIME: 1747210155.473258
[05/14 04:09:15     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1505.5M, EPOCH TIME: 1747210155.473984
[05/14 04:09:15     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1505.5M, EPOCH TIME: 1747210155.474817
[05/14 04:09:15     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1505.5M, EPOCH TIME: 1747210155.476859
[05/14 04:09:15     70s] Core basic site is CoreSite
[05/14 04:09:15     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1505.5M, EPOCH TIME: 1747210155.530328
[05/14 04:09:15     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.028, MEM:1505.5M, EPOCH TIME: 1747210155.558543
[05/14 04:09:15     70s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:09:15     70s] SiteArray: use 405,504 bytes
[05/14 04:09:15     70s] SiteArray: current memory after site array memory allocation 1505.5M
[05/14 04:09:15     70s] SiteArray: FP blocked sites are writable
[05/14 04:09:15     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:09:15     70s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1505.5M, EPOCH TIME: 1747210155.564429
[05/14 04:09:15     70s] Process 45014 wires and vias for routing blockage and capacity analysis
[05/14 04:09:15     70s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1505.5M, EPOCH TIME: 1747210155.586273
[05/14 04:09:15     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.114, MEM:1505.5M, EPOCH TIME: 1747210155.591163
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:09:15     70s] OPERPROF:     Starting CMU at level 3, MEM:1505.5M, EPOCH TIME: 1747210155.596835
[05/14 04:09:15     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1505.5M, EPOCH TIME: 1747210155.599852
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:09:15     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.128, MEM:1505.5M, EPOCH TIME: 1747210155.602396
[05/14 04:09:15     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1505.5M, EPOCH TIME: 1747210155.602544
[05/14 04:09:15     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1505.5M, EPOCH TIME: 1747210155.602641
[05/14 04:09:15     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1505.5MB).
[05/14 04:09:15     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.139, MEM:1505.5M, EPOCH TIME: 1747210155.605576
[05/14 04:09:15     70s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.6 real=0:00:01.0)
[05/14 04:09:15     70s]   Leaving CCOpt scope - extractRC...
[05/14 04:09:15     70s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 04:09:15     70s] Extraction called for design 'mcs4' of instances=1982 and nets=2040 using extraction engine 'preRoute' .
[05/14 04:09:15     70s] PreRoute RC Extraction called for design mcs4.
[05/14 04:09:15     70s] RC Extraction called in multi-corner(2) mode.
[05/14 04:09:15     70s] RCMode: PreRoute
[05/14 04:09:15     70s]       RC Corner Indexes            0       1   
[05/14 04:09:15     70s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:09:15     70s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:09:15     70s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:09:15     70s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:09:15     70s] Shrink Factor                : 1.00000
[05/14 04:09:15     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:09:15     70s] Using Quantus QRC technology file ...
[05/14 04:09:15     70s] 
[05/14 04:09:15     70s] Trim Metal Layers:
[05/14 04:09:15     70s] LayerId::1 widthSet size::1
[05/14 04:09:15     70s] LayerId::2 widthSet size::1
[05/14 04:09:15     70s] LayerId::3 widthSet size::1
[05/14 04:09:15     70s] LayerId::4 widthSet size::1
[05/14 04:09:15     70s] LayerId::5 widthSet size::1
[05/14 04:09:15     70s] LayerId::6 widthSet size::1
[05/14 04:09:15     70s] LayerId::7 widthSet size::1
[05/14 04:09:15     70s] LayerId::8 widthSet size::1
[05/14 04:09:15     70s] LayerId::9 widthSet size::1
[05/14 04:09:15     70s] LayerId::10 widthSet size::1
[05/14 04:09:15     70s] LayerId::11 widthSet size::1
[05/14 04:09:15     70s] Updating RC grid for preRoute extraction ...
[05/14 04:09:15     70s] eee: pegSigSF::1.070000
[05/14 04:09:15     70s] Initializing multi-corner resistance tables ...
[05/14 04:09:15     70s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 04:09:15     70s] eee: l::2 avDens::0.157008 usedTrk::872.574356 availTrk::5557.500000 sigTrk::872.574356
[05/14 04:09:15     70s] eee: l::3 avDens::0.170033 usedTrk::994.691023 availTrk::5850.000000 sigTrk::994.691023
[05/14 04:09:15     70s] eee: l::4 avDens::0.020884 usedTrk::103.562924 availTrk::4959.000000 sigTrk::103.562924
[05/14 04:09:15     70s] eee: l::5 avDens::0.012176 usedTrk::39.449708 availTrk::3240.000000 sigTrk::39.449708
[05/14 04:09:15     70s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 04:09:15     70s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:15     70s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:15     70s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:15     70s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:15     70s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:09:15     70s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:09:15     70s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.053924 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:09:15     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1505.496M)
[05/14 04:09:15     70s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 04:09:15     70s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:15     70s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:09:15     70s] End AAE Lib Interpolated Model. (MEM=1505.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:09:15     70s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:15     70s]   Clock DAG stats after clustering cong repair call:
[05/14 04:09:15     70s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:15     70s]     misc counts      : r=1, pp=0
[05/14 04:09:15     70s]     cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:15     70s]     cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:15     70s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:15     70s]     wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:15     70s]     wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:15     70s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:15     70s]   Clock DAG net violations after clustering cong repair call: none
[05/14 04:09:15     70s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/14 04:09:15     70s]     Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]     Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/14 04:09:15     70s]      Bufs: CLKBUFX20: 7 
[05/14 04:09:15     70s]   Clock DAG hash after clustering cong repair call: 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]   Clock DAG hash after clustering cong repair call: 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]   Primary reporting skew groups after clustering cong repair call:
[05/14 04:09:15     70s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]         min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:15     70s]         max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:15     70s]   Skew group summary after clustering cong repair call:
[05/14 04:09:15     70s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]     skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:01.2)
[05/14 04:09:15     70s]   Stage::Clustering done. (took cpu=0:00:01.6 real=0:00:02.2)
[05/14 04:09:15     70s]   Stage::DRV Fixing...
[05/14 04:09:15     70s]   Fixing clock tree slew time and max cap violations...
[05/14 04:09:15     70s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:09:15     70s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/14 04:09:15     70s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:15     70s]       misc counts      : r=1, pp=0
[05/14 04:09:15     70s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:15     70s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:15     70s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:15     70s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:15     70s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:15     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:15     70s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/14 04:09:15     70s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/14 04:09:15     70s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/14 04:09:15     70s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:15     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:15     70s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:15     70s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:15     70s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:09:15     70s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/14 04:09:15     70s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:09:15     70s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 04:09:15     70s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:15     70s]       misc counts      : r=1, pp=0
[05/14 04:09:15     70s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:15     70s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:15     70s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:15     70s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:15     70s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:15     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:15     70s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/14 04:09:15     70s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 04:09:15     70s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/14 04:09:15     70s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:15     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:15     70s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:15     70s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:15     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:15     70s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:09:15     70s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:09:15     70s]   Stage::Insertion Delay Reduction...
[05/14 04:09:15     70s]   Removing unnecessary root buffering...
[05/14 04:09:15     70s]     Clock DAG hash before 'Removing unnecessary root buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/14 04:09:15     70s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:15     70s]       misc counts      : r=1, pp=0
[05/14 04:09:15     70s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:15     70s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:15     70s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:15     70s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:15     70s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:15     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:15     70s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/14 04:09:15     70s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/14 04:09:15     70s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:15     70s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/14 04:09:15     70s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:15     70s]     Clock DAG hash after 'Removing unnecessary root buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Clock DAG hash after 'Removing unnecessary root buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:15     70s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:15     70s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:15     70s]     Skew group summary after 'Removing unnecessary root buffering':
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:15     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:15     70s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:15     70s]   Removing unconstrained drivers...
[05/14 04:09:16     70s]     Clock DAG hash before 'Removing unconstrained drivers': 11726480869305901245 17604045306502385840
[05/14 04:09:16     70s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/14 04:09:16     70s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:16     70s]       misc counts      : r=1, pp=0
[05/14 04:09:16     70s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:16     70s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:16     70s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:16     70s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:16     70s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:16     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:16     70s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/14 04:09:16     70s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/14 04:09:16     70s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     70s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     70s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/14 04:09:16     70s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:16     70s]     Clock DAG hash after 'Removing unconstrained drivers': 11726480869305901245 17604045306502385840
[05/14 04:09:16     70s]     Clock DAG hash after 'Removing unconstrained drivers': 11726480869305901245 17604045306502385840
[05/14 04:09:16     70s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/14 04:09:16     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     70s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:16     70s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:16     70s]     Skew group summary after 'Removing unconstrained drivers':
[05/14 04:09:16     70s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     70s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:16     70s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:16     71s]   Reducing insertion delay 1...
[05/14 04:09:16     71s]     Clock DAG hash before 'Reducing insertion delay 1': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/14 04:09:16     71s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:16     71s]       misc counts      : r=1, pp=0
[05/14 04:09:16     71s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:16     71s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:16     71s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:16     71s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:16     71s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:16     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:16     71s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/14 04:09:16     71s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/14 04:09:16     71s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/14 04:09:16     71s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:16     71s]     Clock DAG hash after 'Reducing insertion delay 1': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Clock DAG hash after 'Reducing insertion delay 1': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:16     71s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:16     71s]     Skew group summary after 'Reducing insertion delay 1':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:16     71s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:09:16     71s]   Removing longest path buffering...
[05/14 04:09:16     71s]     Clock DAG hash before 'Removing longest path buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Clock DAG stats after 'Removing longest path buffering':
[05/14 04:09:16     71s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:16     71s]       misc counts      : r=1, pp=0
[05/14 04:09:16     71s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:16     71s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:16     71s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:16     71s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
[05/14 04:09:16     71s]       wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
[05/14 04:09:16     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:16     71s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/14 04:09:16     71s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/14 04:09:16     71s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/14 04:09:16     71s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:16     71s]     Clock DAG hash after 'Removing longest path buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Clock DAG hash after 'Removing longest path buffering': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:16     71s]           max path sink: i4004_sp_board_row_reg[2]/CK
[05/14 04:09:16     71s]     Skew group summary after 'Removing longest path buffering':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
[05/14 04:09:16     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:16     71s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:16     71s]   Reducing insertion delay 2...
[05/14 04:09:16     71s]     Clock DAG hash before 'Reducing insertion delay 2': 11726480869305901245 17604045306502385840
[05/14 04:09:16     71s]     Path optimization required 106 stage delay updates 
[05/14 04:09:16     71s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/14 04:09:16     71s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:16     71s]       misc counts      : r=1, pp=0
[05/14 04:09:16     71s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:16     71s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:16     71s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:16     71s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:16     71s]       wire lengths     : top=0.000um, trunk=198.930um, leaf=2546.883um, total=2745.813um
[05/14 04:09:16     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:16     71s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/14 04:09:16     71s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/14 04:09:16     71s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/14 04:09:16     71s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:16     71s]     Clock DAG hash after 'Reducing insertion delay 2': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Clock DAG hash after 'Reducing insertion delay 2': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:16     71s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:16     71s]           max path sink: i4004_ip_board_addr_rfsh_1_slave_reg/CK
[05/14 04:09:16     71s]     Skew group summary after 'Reducing insertion delay 2':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
[05/14 04:09:16     71s]     Legalizer API calls during this step: 59 succeeded with high effort: 59 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:16     71s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/14 04:09:16     71s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.8)
[05/14 04:09:16     71s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:03.2)
[05/14 04:09:16     71s]   CCOpt::Phase::Implementation...
[05/14 04:09:16     71s]   Stage::Reducing Power...
[05/14 04:09:16     71s]   Improving clock tree routing...
[05/14 04:09:16     71s]     Clock DAG hash before 'Improving clock tree routing': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Iteration 1...
[05/14 04:09:16     71s]     Iteration 1 done.
[05/14 04:09:16     71s]     Clock DAG stats after 'Improving clock tree routing':
[05/14 04:09:16     71s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:16     71s]       misc counts      : r=1, pp=0
[05/14 04:09:16     71s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/14 04:09:16     71s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/14 04:09:16     71s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:16     71s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:16     71s]       wire lengths     : top=0.000um, trunk=198.930um, leaf=2546.883um, total=2745.813um
[05/14 04:09:16     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:16     71s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/14 04:09:16     71s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/14 04:09:16     71s]       Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]       Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:16     71s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/14 04:09:16     71s]        Bufs: CLKBUFX20: 7 
[05/14 04:09:16     71s]     Clock DAG hash after 'Improving clock tree routing': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Clock DAG hash after 'Improving clock tree routing': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
[05/14 04:09:16     71s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:16     71s]           max path sink: i4004_ip_board_addr_rfsh_1_slave_reg/CK
[05/14 04:09:16     71s]     Skew group summary after 'Improving clock tree routing':
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
[05/14 04:09:16     71s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
[05/14 04:09:16     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:16     71s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:16     71s]   Reducing clock tree power 1...
[05/14 04:09:16     71s]     Clock DAG hash before 'Reducing clock tree power 1': 8379295579241385023 16274868208568384098
[05/14 04:09:16     71s]     Resizing gates: 
[05/14 04:09:16     71s]     Legalizer releasing space for clock trees
[05/14 04:09:16     71s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 04:09:17     71s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:17     71s]     100% 
[05/14 04:09:17     71s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[05/14 04:09:17     71s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:17     71s]       misc counts      : r=1, pp=0
[05/14 04:09:17     71s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 04:09:17     71s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 04:09:17     71s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:17     71s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:17     71s]       wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
[05/14 04:09:17     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:17     71s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[05/14 04:09:17     71s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[05/14 04:09:17     71s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:17     71s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:09:17     71s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[05/14 04:09:17     71s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 04:09:17     71s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 13483068667189437461 6185273992970203184
[05/14 04:09:17     71s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 13483068667189437461 6185273992970203184
[05/14 04:09:17     71s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[05/14 04:09:17     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     71s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:17     71s]           max path sink: rom_0_timing_recovery_a31_reg/CK
[05/14 04:09:17     71s]     Skew group summary after reducing clock tree power 1 iteration 1:
[05/14 04:09:17     71s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     71s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     71s]     Resizing gates: 
[05/14 04:09:17     71s]     Legalizer releasing space for clock trees
[05/14 04:09:17     71s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 04:09:17     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:17     72s]     100% 
[05/14 04:09:17     72s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/14 04:09:17     72s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:17     72s]       misc counts      : r=1, pp=0
[05/14 04:09:17     72s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 04:09:17     72s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 04:09:17     72s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:17     72s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:17     72s]       wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
[05/14 04:09:17     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:17     72s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/14 04:09:17     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/14 04:09:17     72s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:17     72s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:09:17     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/14 04:09:17     72s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 04:09:17     72s]     Clock DAG hash after 'Reducing clock tree power 1': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Clock DAG hash after 'Reducing clock tree power 1': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     72s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:17     72s]           max path sink: rom_0_timing_recovery_a31_reg/CK
[05/14 04:09:17     72s]     Skew group summary after 'Reducing clock tree power 1':
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
[05/14 04:09:17     72s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:17     72s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 04:09:17     72s]   Reducing clock tree power 2...
[05/14 04:09:17     72s]     Clock DAG hash before 'Reducing clock tree power 2': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Path optimization required 0 stage delay updates 
[05/14 04:09:17     72s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/14 04:09:17     72s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:17     72s]       misc counts      : r=1, pp=0
[05/14 04:09:17     72s]       cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 04:09:17     72s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 04:09:17     72s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:17     72s]       wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:17     72s]       wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
[05/14 04:09:17     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:17     72s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/14 04:09:17     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/14 04:09:17     72s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:17     72s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:09:17     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/14 04:09:17     72s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 04:09:17     72s]     Clock DAG hash after 'Reducing clock tree power 2': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Clock DAG hash after 'Reducing clock tree power 2': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
[05/14 04:09:17     72s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:09:17     72s]           max path sink: rom_0_timing_recovery_a31_reg/CK
[05/14 04:09:17     72s]     Skew group summary after 'Reducing clock tree power 2':
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
[05/14 04:09:17     72s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
[05/14 04:09:17     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:17     72s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:17     72s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.5)
[05/14 04:09:17     72s]   Stage::Balancing...
[05/14 04:09:17     72s]   Approximately balancing fragments step...
[05/14 04:09:17     72s]     Clock DAG hash before 'Approximately balancing fragments step': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]     Resolve constraints - Approximately balancing fragments...
[05/14 04:09:17     72s]     Resolving skew group constraints...
[05/14 04:09:17     72s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 04:09:17     72s]     Resolving skew group constraints done.
[05/14 04:09:17     72s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:09:17     72s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/14 04:09:17     72s]     Trial balancer estimated the amount of delay to be added in balancing: 24.843ns
[05/14 04:09:17     72s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:09:17     72s]     Approximately balancing fragments...
[05/14 04:09:17     72s]       Moving gates to improve sub-tree skew...
[05/14 04:09:17     72s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         Tried: 9 Succeeded: 0
[05/14 04:09:17     72s]         Topology Tried: 0 Succeeded: 0
[05/14 04:09:17     72s]         0 Succeeded with SS ratio
[05/14 04:09:17     72s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/14 04:09:17     72s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/14 04:09:17     72s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/14 04:09:17     72s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:17     72s]           misc counts      : r=1, pp=0
[05/14 04:09:17     72s]           cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 04:09:17     72s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 04:09:17     72s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:17     72s]           wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:17     72s]           wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
[05/14 04:09:17     72s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:17     72s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/14 04:09:17     72s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/14 04:09:17     72s]           Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:17     72s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:09:17     72s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/14 04:09:17     72s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 04:09:17     72s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:17     72s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:09:17     72s]       Approximately balancing fragments bottom up...
[05/14 04:09:17     72s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:09:17     72s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/14 04:09:17     72s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/14 04:09:17     72s]           misc counts      : r=1, pp=0
[05/14 04:09:17     72s]           cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
[05/14 04:09:17     72s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[05/14 04:09:17     72s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:09:17     72s]           wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
[05/14 04:09:17     72s]           wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
[05/14 04:09:17     72s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
[05/14 04:09:17     72s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/14 04:09:17     72s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/14 04:09:17     72s]           Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/14 04:09:17     72s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:09:17     72s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/14 04:09:17     72s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
[05/14 04:09:17     72s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 13483068667189437461 6185273992970203184
[05/14 04:09:17     72s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:09:17     72s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:09:17     72s]       Approximately balancing fragments, wire and cell delays...
[05/14 04:09:17     72s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/14 04:10:16    128s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/14 04:10:16    128s]           cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:16    128s]           misc counts      : r=1, pp=0
[05/14 04:10:16    128s]           cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:16    128s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:16    128s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:16    128s]           wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:16    128s]           wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:16    128s]           hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:16    128s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/14 04:10:16    128s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/14 04:10:16    128s]           Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:16    128s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:16    128s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/14 04:10:16    128s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:16    128s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/14 04:10:16    128s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/14 04:10:16    128s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/14 04:10:16    128s]           cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:16    128s]           misc counts      : r=1, pp=0
[05/14 04:10:16    128s]           cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:16    128s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:16    128s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:16    128s]           wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:16    128s]           wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:16    128s]           hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:16    128s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/14 04:10:16    128s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/14 04:10:16    128s]           Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:16    128s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:16    128s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/14 04:10:16    128s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:16    128s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/14 04:10:16    128s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:55.7 real=0:00:59.1)
[05/14 04:10:16    128s]     Approximately balancing fragments done.
[05/14 04:10:16    128s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/14 04:10:16    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:16    128s]       misc counts      : r=1, pp=0
[05/14 04:10:16    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:16    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:16    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:16    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:16    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:16    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:16    128s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/14 04:10:16    128s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/14 04:10:16    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:16    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:16    128s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/14 04:10:16    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:16    128s]     Clock DAG hash after 'Approximately balancing fragments step': 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]     Clock DAG hash after 'Approximately balancing fragments step': 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]     Legalizer API calls during this step: 11669 succeeded with high effort: 11669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:16    128s]   Approximately balancing fragments step done. (took cpu=0:00:56.0 real=0:00:59.5)
[05/14 04:10:16    128s]   Clock DAG stats after Approximately balancing fragments:
[05/14 04:10:16    128s]     cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:16    128s]     misc counts      : r=1, pp=0
[05/14 04:10:16    128s]     cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:16    128s]     cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:16    128s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:16    128s]     wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:16    128s]     wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:16    128s]     hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:16    128s]   Clock DAG net violations after Approximately balancing fragments: none
[05/14 04:10:16    128s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/14 04:10:16    128s]     Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:16    128s]     Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:16    128s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/14 04:10:16    128s]      Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:16    128s]   Clock DAG hash after Approximately balancing fragments: 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]   Clock DAG hash after Approximately balancing fragments: 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]   Primary reporting skew groups after Approximately balancing fragments:
[05/14 04:10:16    128s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]         min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:16    128s]         max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:16    128s]   Skew group summary after Approximately balancing fragments:
[05/14 04:10:16    128s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]     skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]   Improving fragments clock skew...
[05/14 04:10:16    128s]     Clock DAG hash before 'Improving fragments clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]     Clock DAG stats after 'Improving fragments clock skew':
[05/14 04:10:16    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:16    128s]       misc counts      : r=1, pp=0
[05/14 04:10:16    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:16    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:16    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:16    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:16    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:16    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:16    128s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/14 04:10:16    128s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/14 04:10:16    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:16    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:16    128s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/14 04:10:16    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:16    128s]     Clock DAG hash after 'Improving fragments clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]     Clock DAG hash after 'Improving fragments clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:16    128s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/14 04:10:16    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:16    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:16    128s]     Skew group summary after 'Improving fragments clock skew':
[05/14 04:10:16    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:16    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:16    128s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:17    128s]   Approximately balancing step...
[05/14 04:10:17    128s]     Clock DAG hash before 'Approximately balancing step': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Resolve constraints - Approximately balancing...
[05/14 04:10:17    128s]     Resolving skew group constraints...
[05/14 04:10:17    128s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 04:10:17    128s]     Resolving skew group constraints done.
[05/14 04:10:17    128s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:17    128s]     Approximately balancing...
[05/14 04:10:17    128s]       Approximately balancing, wire and cell delays...
[05/14 04:10:17    128s]       Approximately balancing, wire and cell delays, iteration 1...
[05/14 04:10:17    128s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/14 04:10:17    128s]           cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]           misc counts      : r=1, pp=0
[05/14 04:10:17    128s]           cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]           wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]           wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]           hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/14 04:10:17    128s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/14 04:10:17    128s]           Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/14 04:10:17    128s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/14 04:10:17    128s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:17    128s]     Approximately balancing done.
[05/14 04:10:17    128s]     Clock DAG stats after 'Approximately balancing step':
[05/14 04:10:17    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]       misc counts      : r=1, pp=0
[05/14 04:10:17    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]     Clock DAG net violations after 'Approximately balancing step': none
[05/14 04:10:17    128s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/14 04:10:17    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/14 04:10:17    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]     Clock DAG hash after 'Approximately balancing step': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG hash after 'Approximately balancing step': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Primary reporting skew groups after 'Approximately balancing step':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]     Skew group summary after 'Approximately balancing step':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:10:17    128s]   Fixing clock tree overload...
[05/14 04:10:17    128s]     Clock DAG hash before 'Fixing clock tree overload': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:10:17    128s]     Clock DAG stats after 'Fixing clock tree overload':
[05/14 04:10:17    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]       misc counts      : r=1, pp=0
[05/14 04:10:17    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/14 04:10:17    128s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/14 04:10:17    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/14 04:10:17    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]     Clock DAG hash after 'Fixing clock tree overload': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG hash after 'Fixing clock tree overload': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]     Skew group summary after 'Fixing clock tree overload':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:10:17    128s]   Approximately balancing paths...
[05/14 04:10:17    128s]     Clock DAG hash before 'Approximately balancing paths': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Added 0 buffers.
[05/14 04:10:17    128s]     Clock DAG stats after 'Approximately balancing paths':
[05/14 04:10:17    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]       misc counts      : r=1, pp=0
[05/14 04:10:17    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/14 04:10:17    128s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/14 04:10:17    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/14 04:10:17    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]     Clock DAG hash after 'Approximately balancing paths': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG hash after 'Approximately balancing paths': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
[05/14 04:10:17    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]     Skew group summary after 'Approximately balancing paths':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
[05/14 04:10:17    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:10:17    128s]   Stage::Balancing done. (took cpu=0:00:56.4 real=0:01:00)
[05/14 04:10:17    128s]   Stage::Polishing...
[05/14 04:10:17    128s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:10:17    128s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:17    128s]   Clock DAG stats before polishing:
[05/14 04:10:17    128s]     cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]     misc counts      : r=1, pp=0
[05/14 04:10:17    128s]     cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]     cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]     wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]     wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]     hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]   Clock DAG net violations before polishing: none
[05/14 04:10:17    128s]   Clock DAG primary half-corner transition distribution before polishing:
[05/14 04:10:17    128s]     Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]     Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]   Clock DAG library cell distribution before polishing {count}:
[05/14 04:10:17    128s]      Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]   Clock DAG hash before polishing: 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]   Clock DAG hash before polishing: 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]   Primary reporting skew groups before polishing:
[05/14 04:10:17    128s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]         min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]         max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]   Skew group summary before polishing:
[05/14 04:10:17    128s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]     skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]   Merging balancing drivers for power...
[05/14 04:10:17    128s]     Clock DAG hash before 'Merging balancing drivers for power': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Tried: 185 Succeeded: 0
[05/14 04:10:17    128s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/14 04:10:17    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]       misc counts      : r=1, pp=0
[05/14 04:10:17    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/14 04:10:17    128s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/14 04:10:17    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/14 04:10:17    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]     Clock DAG hash after 'Merging balancing drivers for power': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG hash after 'Merging balancing drivers for power': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]     Skew group summary after 'Merging balancing drivers for power':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
[05/14 04:10:17    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:17    128s]   Improving clock skew...
[05/14 04:10:17    128s]     Clock DAG hash before 'Improving clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG stats after 'Improving clock skew':
[05/14 04:10:17    128s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:17    128s]       misc counts      : r=1, pp=0
[05/14 04:10:17    128s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:17    128s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:17    128s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:17    128s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
[05/14 04:10:17    128s]       wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
[05/14 04:10:17    128s]       hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
[05/14 04:10:17    128s]     Clock DAG net violations after 'Improving clock skew': none
[05/14 04:10:17    128s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/14 04:10:17    128s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
[05/14 04:10:17    128s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:17    128s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/14 04:10:17    128s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:17    128s]     Clock DAG hash after 'Improving clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Clock DAG hash after 'Improving clock skew': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Primary reporting skew groups after 'Improving clock skew':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
[05/14 04:10:17    128s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:17    128s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:17    128s]     Skew group summary after 'Improving clock skew':
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
[05/14 04:10:17    128s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
[05/14 04:10:17    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:17    128s]   Moving gates to reduce wire capacitance...
[05/14 04:10:17    128s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/14 04:10:17    128s]     Iteration 1...
[05/14 04:10:17    128s]       Artificially removing short and long paths...
[05/14 04:10:17    128s]         Clock DAG hash before 'Artificially removing short and long paths': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]         For skew_group 1MHz_CLK/ConstraintMode_BC target band (49.850, 49.856)
[05/14 04:10:17    128s]         For skew_group 1MHz_CLK/ConstraintMode_WC target band (49.850, 49.856)
[05/14 04:10:17    128s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:17    128s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:17    128s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/14 04:10:17    128s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 12673357728739567983 2823222577858013998
[05/14 04:10:17    128s]         Legalizer releasing space for clock trees
[05/14 04:10:18    129s]         Legalizing clock trees...
[05/14 04:10:18    129s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:18    129s]         Legalizer API calls during this step: 397 succeeded with high effort: 397 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:18    129s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/14 04:10:18    129s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/14 04:10:18    129s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2934198750649065137 545610126574393608
[05/14 04:10:18    129s]         Moving gates: 
[05/14 04:10:18    129s]         Legalizer releasing space for clock trees
[05/14 04:10:18    129s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 04:10:22    133s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:22    133s]         100% 
[05/14 04:10:22    133s]         Legalizer API calls during this step: 2562 succeeded with high effort: 2562 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:22    133s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.5 real=0:00:04.5)
[05/14 04:10:22    133s]     Iteration 1 done.
[05/14 04:10:22    133s]     Iteration 2...
[05/14 04:10:22    133s]       Artificially removing short and long paths...
[05/14 04:10:22    133s]         Clock DAG hash before 'Artificially removing short and long paths': 3344352390279856741 13283316472958783412
[05/14 04:10:22    133s]         For skew_group 1MHz_CLK/ConstraintMode_BC target band (49.860, 49.866)
[05/14 04:10:22    133s]         For skew_group 1MHz_CLK/ConstraintMode_WC target band (49.860, 49.866)
[05/14 04:10:22    133s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:22    133s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:22    133s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/14 04:10:22    133s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 3344352390279856741 13283316472958783412
[05/14 04:10:22    133s]         Legalizer releasing space for clock trees
[05/14 04:10:23    134s]         Legalizing clock trees...
[05/14 04:10:23    134s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:23    134s]         Legalizer API calls during this step: 393 succeeded with high effort: 393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:23    134s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/14 04:10:23    134s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/14 04:10:23    134s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 3344352390279856741 13283316472958783412
[05/14 04:10:23    134s]         Moving gates: 
[05/14 04:10:23    134s]         Legalizer releasing space for clock trees
[05/14 04:10:23    134s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 04:10:27    138s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:27    138s]         100% 
[05/14 04:10:27    138s]         Legalizer API calls during this step: 2562 succeeded with high effort: 2562 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:27    138s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.2 real=0:00:04.3)
[05/14 04:10:27    138s]     Iteration 2 done.
[05/14 04:10:27    138s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/14 04:10:27    138s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/14 04:10:27    138s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:27    138s]       misc counts      : r=1, pp=0
[05/14 04:10:27    138s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:27    138s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:27    138s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:27    138s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.182pF, total=1.195pF
[05/14 04:10:27    138s]       wire lengths     : top=0.000um, trunk=16658.010um, leaf=2524.394um, total=19182.405um
[05/14 04:10:27    138s]       hp wire lengths  : top=0.000um, trunk=16554.750um, leaf=677.380um, total=17232.130um
[05/14 04:10:27    138s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[05/14 04:10:27    138s]       Remaining Transition : {count=9, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.016ns
[05/14 04:10:27    138s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/14 04:10:27    138s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.104ns {1 <= 0.060ns, 36 <= 0.080ns, 33 <= 0.090ns, 18 <= 0.095ns, 80 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:27    138s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:27    138s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/14 04:10:27    138s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:27    138s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:27    138s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:27    138s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]     Legalizer API calls during this step: 5914 succeeded with high effort: 5914 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:27    138s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:09.6 real=0:00:09.8)
[05/14 04:10:27    138s]   Reducing clock tree power 3...
[05/14 04:10:27    138s]     Clock DAG hash before 'Reducing clock tree power 3': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]     Artificially removing short and long paths...
[05/14 04:10:27    138s]       Clock DAG hash before 'Artificially removing short and long paths': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]       For skew_group 1MHz_CLK/ConstraintMode_BC target band (49.861, 49.866)
[05/14 04:10:27    138s]       For skew_group 1MHz_CLK/ConstraintMode_WC target band (49.861, 49.866)
[05/14 04:10:27    138s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:27    138s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:27    138s]     Initial gate capacitance is (rise=0.187pF fall=0.166pF).
[05/14 04:10:27    138s]     Resizing gates: 
[05/14 04:10:27    138s]     Legalizer releasing space for clock trees
[05/14 04:10:27    138s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/14 04:10:27    138s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:27    138s]     100% 
[05/14 04:10:27    138s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/14 04:10:27    138s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:27    138s]       misc counts      : r=1, pp=0
[05/14 04:10:27    138s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:27    138s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:27    138s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:27    138s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.182pF, total=1.195pF
[05/14 04:10:27    138s]       wire lengths     : top=0.000um, trunk=16658.010um, leaf=2524.394um, total=19182.405um
[05/14 04:10:27    138s]       hp wire lengths  : top=0.000um, trunk=16554.750um, leaf=677.380um, total=17232.130um
[05/14 04:10:27    138s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/14 04:10:27    138s]       Remaining Transition : {count=9, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.016ns
[05/14 04:10:27    138s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/14 04:10:27    138s]       Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.104ns {1 <= 0.060ns, 36 <= 0.080ns, 33 <= 0.090ns, 18 <= 0.095ns, 80 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:27    138s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:27    138s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/14 04:10:27    138s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:27    138s]     Clock DAG hash after 'Reducing clock tree power 3': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]     Clock DAG hash after 'Reducing clock tree power 3': 16595454261909654301 10825274386604061340
[05/14 04:10:27    138s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:27    138s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:27    138s]     Skew group summary after 'Reducing clock tree power 3':
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
[05/14 04:10:27    138s]     Legalizer API calls during this step: 366 succeeded with high effort: 366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:27    138s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/14 04:10:27    138s]   Improving insertion delay...
[05/14 04:10:27    138s]     Clock DAG hash before 'Improving insertion delay': 16595454261909654301 10825274386604061340
[05/14 04:10:34    145s]     Clock DAG stats after 'Improving insertion delay':
[05/14 04:10:34    145s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:34    145s]       misc counts      : r=1, pp=0
[05/14 04:10:34    145s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:34    145s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:34    145s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:34    145s]       wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
[05/14 04:10:34    145s]       wire lengths     : top=0.000um, trunk=16735.390um, leaf=2524.394um, total=19259.784um
[05/14 04:10:34    145s]       hp wire lengths  : top=0.000um, trunk=16609.880um, leaf=677.380um, total=17287.260um
[05/14 04:10:34    145s]     Clock DAG net violations after 'Improving insertion delay':
[05/14 04:10:34    145s]       Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
[05/14 04:10:34    145s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/14 04:10:34    145s]       Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:34    145s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:34    145s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/14 04:10:34    145s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:34    145s]     Clock DAG hash after 'Improving insertion delay': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]     Clock DAG hash after 'Improving insertion delay': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]     Primary reporting skew groups after 'Improving insertion delay':
[05/14 04:10:34    145s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
[05/14 04:10:34    145s]           min path sink: rom_1_io_out_reg[3]/CK
[05/14 04:10:34    145s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:34    145s]     Skew group summary after 'Improving insertion delay':
[05/14 04:10:34    145s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
[05/14 04:10:34    145s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
[05/14 04:10:34    145s]     Legalizer API calls during this step: 3386 succeeded with high effort: 3386 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:34    145s]   Improving insertion delay done. (took cpu=0:00:07.1 real=0:00:07.2)
[05/14 04:10:34    145s]   Wire Opt OverFix...
[05/14 04:10:34    145s]     Clock DAG hash before 'Wire Opt OverFix': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]     Wire Reduction extra effort...
[05/14 04:10:34    145s]       Clock DAG hash before 'Wire Reduction extra effort': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/14 04:10:34    145s]       Artificially removing short and long paths...
[05/14 04:10:34    145s]         Clock DAG hash before 'Artificially removing short and long paths': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]         For skew_group 1MHz_CLK/ConstraintMode_BC target band (49.905, 49.911)
[05/14 04:10:34    145s]         For skew_group 1MHz_CLK/ConstraintMode_WC target band (49.905, 49.911)
[05/14 04:10:34    145s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:34    145s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:34    145s]       Global shorten wires A0...
[05/14 04:10:34    145s]         Clock DAG hash before 'Global shorten wires A0': 17474707762881228724 5287808559937306797
[05/14 04:10:34    145s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:34    145s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:34    145s]       Move For Wirelength - core...
[05/14 04:10:34    145s]         Clock DAG hash before 'Move For Wirelength - core': 17474707762881228724 5287808559937306797
[05/14 04:10:38    149s]         Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=14, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=913, accepted=3
[05/14 04:10:38    149s]         Max accepted move=13.620um, total accepted move=29.220um, average move=9.740um
[05/14 04:10:41    152s]         Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=16, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=915, accepted=0
[05/14 04:10:41    152s]         Max accepted move=0.000um, total accepted move=0.000um
[05/14 04:10:41    152s]         Legalizer API calls during this step: 1885 succeeded with high effort: 1885 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:41    152s]       Move For Wirelength - core done. (took cpu=0:00:06.8 real=0:00:06.8)
[05/14 04:10:41    152s]       Global shorten wires A1...
[05/14 04:10:41    152s]         Clock DAG hash before 'Global shorten wires A1': 16553676312449203820 10992003034344064165
[05/14 04:10:41    152s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:41    152s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:41    152s]       Move For Wirelength - core...
[05/14 04:10:41    152s]         Clock DAG hash before 'Move For Wirelength - core': 16553676312449203820 10992003034344064165
[05/14 04:10:43    154s]         Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=25, computed=158, moveTooSmall=166, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=415, accepted=0
[05/14 04:10:43    154s]         Max accepted move=0.000um, total accepted move=0.000um
[05/14 04:10:43    154s]         Legalizer API calls during this step: 427 succeeded with high effort: 427 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:43    154s]       Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.9)
[05/14 04:10:43    154s]       Global shorten wires B...
[05/14 04:10:43    154s]         Clock DAG hash before 'Global shorten wires B': 16553676312449203820 10992003034344064165
[05/14 04:10:44    154s]         Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:44    154s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/14 04:10:44    154s]       Move For Wirelength - branch...
[05/14 04:10:44    154s]         Clock DAG hash before 'Move For Wirelength - branch': 16553676312449203820 10992003034344064165
[05/14 04:10:46    156s]         Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=569, accepted=0
[05/14 04:10:46    156s]         Max accepted move=0.000um, total accepted move=0.000um
[05/14 04:10:46    156s]         Legalizer API calls during this step: 580 succeeded with high effort: 580 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:46    156s]       Move For Wirelength - branch done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/14 04:10:46    156s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/14 04:10:46    156s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/14 04:10:46    156s]         cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:46    156s]         misc counts      : r=1, pp=0
[05/14 04:10:46    156s]         cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:46    156s]         cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:46    156s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:46    156s]         wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
[05/14 04:10:46    156s]         wire lengths     : top=0.000um, trunk=16729.465um, leaf=2527.424um, total=19256.890um
[05/14 04:10:46    156s]         hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
[05/14 04:10:46    156s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/14 04:10:46    156s]         Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
[05/14 04:10:46    156s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/14 04:10:46    156s]         Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:46    156s]         Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:46    156s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/14 04:10:46    156s]          Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:46    156s]       Clock DAG hash after 'Wire Reduction extra effort': 16553676312449203820 10992003034344064165
[05/14 04:10:46    156s]       Clock DAG hash after 'Wire Reduction extra effort': 16553676312449203820 10992003034344064165
[05/14 04:10:46    156s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/14 04:10:46    156s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    156s]             min path sink: shiftreg_shifter_reg[2]/CK
[05/14 04:10:46    156s]             max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:46    156s]       Skew group summary after 'Wire Reduction extra effort':
[05/14 04:10:46    156s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    156s]         skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    156s]       Legalizer API calls during this step: 2929 succeeded with high effort: 2929 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:46    156s]     Wire Reduction extra effort done. (took cpu=0:00:11.2 real=0:00:11.3)
[05/14 04:10:46    156s]     Optimizing orientation...
[05/14 04:10:46    156s]     FlipOpt...
[05/14 04:10:46    156s]     Disconnecting clock tree from netlist...
[05/14 04:10:46    156s]     Disconnecting clock tree from netlist done.
[05/14 04:10:46    156s]     Performing Single Threaded FlipOpt
[05/14 04:10:46    156s]     Optimizing orientation on clock cells...
[05/14 04:10:46    156s]       Orientation Wirelength Optimization: Attempted = 185 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 183 , Other = 0
[05/14 04:10:46    156s]     Optimizing orientation on clock cells done.
[05/14 04:10:46    156s]     Resynthesising clock tree into netlist...
[05/14 04:10:46    156s]       Reset timing graph...
[05/14 04:10:46    156s] Ignoring AAE DB Resetting ...
[05/14 04:10:46    156s]       Reset timing graph done.
[05/14 04:10:46    156s]     Resynthesising clock tree into netlist done.
[05/14 04:10:46    156s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:10:46    156s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:10:46    156s] End AAE Lib Interpolated Model. (MEM=1546.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:10:46    157s]     Clock DAG stats after 'Wire Opt OverFix':
[05/14 04:10:46    157s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:46    157s]       misc counts      : r=1, pp=0
[05/14 04:10:46    157s]       cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:46    157s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:46    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:46    157s]       wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
[05/14 04:10:46    157s]       wire lengths     : top=0.000um, trunk=16729.465um, leaf=2527.424um, total=19256.890um
[05/14 04:10:46    157s]       hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
[05/14 04:10:46    157s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/14 04:10:46    157s]       Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
[05/14 04:10:46    157s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/14 04:10:46    157s]       Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:46    157s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/14 04:10:46    157s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/14 04:10:46    157s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:46    157s]     Clock DAG hash after 'Wire Opt OverFix': 16553676312449203820 10992003034344064165
[05/14 04:10:46    157s]     Clock DAG hash after 'Wire Opt OverFix': 16553676312449203820 10992003034344064165
[05/14 04:10:46    157s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/14 04:10:46    157s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    157s]           min path sink: shiftreg_shifter_reg[2]/CK
[05/14 04:10:46    157s]           max path sink: rom_1_chipsel_reg/CK
[05/14 04:10:46    157s]     Skew group summary after 'Wire Opt OverFix':
[05/14 04:10:46    157s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    157s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
[05/14 04:10:46    157s]     Legalizer API calls during this step: 2929 succeeded with high effort: 2929 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:46    157s]   Wire Opt OverFix done. (took cpu=0:00:11.4 real=0:00:11.6)
[05/14 04:10:46    157s]   Total capacitance is (rise=1.388pF fall=1.366pF), of which (rise=1.200pF fall=1.200pF) is wire, and (rise=0.187pF fall=0.166pF) is gate.
[05/14 04:10:46    157s]   Stage::Polishing done. (took cpu=0:00:28.6 real=0:00:29.1)
[05/14 04:10:46    157s]   Stage::Updating netlist...
[05/14 04:10:46    157s]   Reset timing graph...
[05/14 04:10:46    157s] Ignoring AAE DB Resetting ...
[05/14 04:10:46    157s]   Reset timing graph done.
[05/14 04:10:46    157s]   Setting non-default rules before calling refine place.
[05/14 04:10:46    157s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:10:46    157s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1546.7M, EPOCH TIME: 1747210246.509021
[05/14 04:10:46    157s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.014, MEM:1505.7M, EPOCH TIME: 1747210246.523219
[05/14 04:10:46    157s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:46    157s]   Leaving CCOpt scope - ClockRefiner...
[05/14 04:10:46    157s]   Assigned high priority to 183 instances.
[05/14 04:10:46    157s]   Soft fixed 183 clock instances.
[05/14 04:10:46    157s]   Performing Clock Only Refine Place.
[05/14 04:10:46    157s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/14 04:10:46    157s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1505.7M, EPOCH TIME: 1747210246.562332
[05/14 04:10:46    157s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1505.7M, EPOCH TIME: 1747210246.562600
[05/14 04:10:46    157s] z: 2, totalTracks: 1
[05/14 04:10:46    157s] z: 4, totalTracks: 1
[05/14 04:10:46    157s] z: 6, totalTracks: 1
[05/14 04:10:46    157s] z: 8, totalTracks: 1
[05/14 04:10:46    157s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:10:46    157s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1505.7M, EPOCH TIME: 1747210246.569712
[05/14 04:10:46    157s] Info: 183 insts are soft-fixed.
[05/14 04:10:46    157s] 
[05/14 04:10:46    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:10:46    157s] OPERPROF:       Starting CMU at level 4, MEM:1505.7M, EPOCH TIME: 1747210246.616308
[05/14 04:10:46    157s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.019, MEM:1505.7M, EPOCH TIME: 1747210246.634871
[05/14 04:10:46    157s] 
[05/14 04:10:46    157s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:10:46    157s] Info: 183 insts are soft-fixed.
[05/14 04:10:46    157s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.069, MEM:1505.7M, EPOCH TIME: 1747210246.638869
[05/14 04:10:46    157s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1505.7M, EPOCH TIME: 1747210246.639008
[05/14 04:10:46    157s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1505.7M, EPOCH TIME: 1747210246.639101
[05/14 04:10:46    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1505.7MB).
[05/14 04:10:46    157s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.077, MEM:1505.7M, EPOCH TIME: 1747210246.640061
[05/14 04:10:46    157s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.078, MEM:1505.7M, EPOCH TIME: 1747210246.640139
[05/14 04:10:46    157s] TDRefine: refinePlace mode is spiral
[05/14 04:10:46    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.3
[05/14 04:10:46    157s] OPERPROF: Starting RefinePlace at level 1, MEM:1505.7M, EPOCH TIME: 1747210246.640248
[05/14 04:10:46    157s] *** Starting refinePlace (0:02:37 mem=1505.7M) ***
[05/14 04:10:46    157s] Total net bbox length = 4.184e+04 (2.162e+04 2.023e+04) (ext = 1.971e+02)
[05/14 04:10:46    157s] 
[05/14 04:10:46    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:10:46    157s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1505.7M, EPOCH TIME: 1747210246.643960
[05/14 04:10:46    157s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:10:46    157s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1505.7M, EPOCH TIME: 1747210246.645093
[05/14 04:10:46    157s] Info: 183 insts are soft-fixed.
[05/14 04:10:46    157s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:46    157s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:46    157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:46    157s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:46    157s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:46    157s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1505.7M, EPOCH TIME: 1747210246.657211
[05/14 04:10:46    157s] Starting refinePlace ...
[05/14 04:10:46    157s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:46    157s] One DDP V2 for no tweak run.
[05/14 04:10:46    157s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:46    157s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1505.7MB
[05/14 04:10:46    157s] Statistics of distance of Instance movement in refine placement:
[05/14 04:10:46    157s]   maximum (X+Y) =         0.00 um
[05/14 04:10:46    157s]   mean    (X+Y) =         0.00 um
[05/14 04:10:46    157s] Summary Report:
[05/14 04:10:46    157s] Instances move: 0 (out of 2158 movable)
[05/14 04:10:46    157s] Instances flipped: 0
[05/14 04:10:46    157s] Mean displacement: 0.00 um
[05/14 04:10:46    157s] Max displacement: 0.00 um 
[05/14 04:10:46    157s] Total instances moved : 0
[05/14 04:10:46    157s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.004, MEM:1505.7M, EPOCH TIME: 1747210246.661328
[05/14 04:10:46    157s] Total net bbox length = 4.184e+04 (2.162e+04 2.023e+04) (ext = 1.971e+02)
[05/14 04:10:46    157s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1505.7MB
[05/14 04:10:46    157s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1505.7MB) @(0:02:37 - 0:02:37).
[05/14 04:10:46    157s] *** Finished refinePlace (0:02:37 mem=1505.7M) ***
[05/14 04:10:46    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.3
[05/14 04:10:46    157s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.041, MEM:1505.7M, EPOCH TIME: 1747210246.681633
[05/14 04:10:46    157s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1505.7M, EPOCH TIME: 1747210246.681733
[05/14 04:10:46    157s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1505.7M, EPOCH TIME: 1747210246.694559
[05/14 04:10:46    157s]   ClockRefiner summary
[05/14 04:10:46    157s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 840).
[05/14 04:10:46    157s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 183).
[05/14 04:10:46    157s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/14 04:10:46    157s]   Restoring pStatusCts on 183 clock instances.
[05/14 04:10:46    157s]   Revert refine place priority changes on 0 instances.
[05/14 04:10:46    157s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:46    157s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:10:46    157s]   CCOpt::Phase::Implementation done. (took cpu=0:01:26 real=0:01:30)
[05/14 04:10:46    157s]   CCOpt::Phase::eGRPC...
[05/14 04:10:46    157s]   eGR Post Conditioning loop iteration 0...
[05/14 04:10:46    157s]     Clock implementation routing...
[05/14 04:10:46    157s]       Leaving CCOpt scope - Routing Tools...
[05/14 04:10:46    157s] Net route status summary:
[05/14 04:10:46    157s]   Clock:       184 (unrouted=184, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:46    157s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:46    157s]       Routing using eGR only...
[05/14 04:10:46    157s]         Early Global Route - eGR only step...
[05/14 04:10:46    157s] (ccopt eGR): There are 184 nets for routing of which 184 have one or more fixed wires.
[05/14 04:10:46    157s] (ccopt eGR): Start to route 184 all nets
[05/14 04:10:46    157s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1505.71 MB )
[05/14 04:10:46    157s] (I)      ==================== Layers =====================
[05/14 04:10:46    157s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:46    157s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:10:46    157s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:46    157s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:10:46    157s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:10:46    157s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:46    157s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:10:46    157s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:10:46    157s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:10:46    157s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:10:46    157s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:10:46    157s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:10:46    157s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:10:46    157s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:10:46    157s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:10:46    157s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:10:46    157s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:10:46    157s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:10:46    157s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:10:46    157s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:10:46    157s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:46    157s] (I)      Started Import and model ( Curr Mem: 1505.71 MB )
[05/14 04:10:46    157s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:46    157s] (I)      == Non-default Options ==
[05/14 04:10:46    157s] (I)      Clean congestion better                            : true
[05/14 04:10:46    157s] (I)      Estimate vias on DPT layer                         : true
[05/14 04:10:46    157s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 04:10:46    157s] (I)      Layer constraints as soft constraints              : true
[05/14 04:10:46    157s] (I)      Soft top layer                                     : true
[05/14 04:10:46    157s] (I)      Skip prospective layer relax nets                  : true
[05/14 04:10:46    157s] (I)      Better NDR handling                                : true
[05/14 04:10:46    157s] (I)      Improved NDR modeling in LA                        : true
[05/14 04:10:46    157s] (I)      Routing cost fix for NDR handling                  : true
[05/14 04:10:46    157s] (I)      Block tracks for preroutes                         : true
[05/14 04:10:46    157s] (I)      Assign IRoute by net group key                     : true
[05/14 04:10:46    157s] (I)      Block unroutable channels                          : true
[05/14 04:10:46    157s] (I)      Block unroutable channels 3D                       : true
[05/14 04:10:46    157s] (I)      Bound layer relaxed segment wl                     : true
[05/14 04:10:46    157s] (I)      Blocked pin reach length threshold                 : 2
[05/14 04:10:46    157s] (I)      Check blockage within NDR space in TA              : true
[05/14 04:10:46    157s] (I)      Skip must join for term with via pillar            : true
[05/14 04:10:46    157s] (I)      Model find APA for IO pin                          : true
[05/14 04:10:46    157s] (I)      On pin location for off pin term                   : true
[05/14 04:10:46    157s] (I)      Handle EOL spacing                                 : true
[05/14 04:10:46    157s] (I)      Merge PG vias by gap                               : true
[05/14 04:10:46    157s] (I)      Maximum routing layer                              : 11
[05/14 04:10:46    157s] (I)      Route selected nets only                           : true
[05/14 04:10:46    157s] (I)      Refine MST                                         : true
[05/14 04:10:46    157s] (I)      Honor PRL                                          : true
[05/14 04:10:46    157s] (I)      Strong congestion aware                            : true
[05/14 04:10:46    157s] (I)      Improved initial location for IRoutes              : true
[05/14 04:10:46    157s] (I)      Multi panel TA                                     : true
[05/14 04:10:46    157s] (I)      Penalize wire overlap                              : true
[05/14 04:10:46    157s] (I)      Expand small instance blockage                     : true
[05/14 04:10:46    157s] (I)      Reduce via in TA                                   : true
[05/14 04:10:46    157s] (I)      SS-aware routing                                   : true
[05/14 04:10:46    157s] (I)      Improve tree edge sharing                          : true
[05/14 04:10:46    157s] (I)      Improve 2D via estimation                          : true
[05/14 04:10:46    157s] (I)      Refine Steiner tree                                : true
[05/14 04:10:46    157s] (I)      Build spine tree                                   : true
[05/14 04:10:46    157s] (I)      Model pass through capacity                        : true
[05/14 04:10:46    157s] (I)      Extend blockages by a half GCell                   : true
[05/14 04:10:46    157s] (I)      Consider pin shapes                                : true
[05/14 04:10:46    157s] (I)      Consider pin shapes for all nodes                  : true
[05/14 04:10:46    157s] (I)      Consider NR APA                                    : true
[05/14 04:10:46    157s] (I)      Consider IO pin shape                              : true
[05/14 04:10:46    157s] (I)      Fix pin connection bug                             : true
[05/14 04:10:46    157s] (I)      Consider layer RC for local wires                  : true
[05/14 04:10:46    157s] (I)      Route to clock mesh pin                            : true
[05/14 04:10:46    157s] (I)      LA-aware pin escape length                         : 2
[05/14 04:10:46    157s] (I)      Connect multiple ports                             : true
[05/14 04:10:46    157s] (I)      Split for must join                                : true
[05/14 04:10:46    157s] (I)      Number of threads                                  : 1
[05/14 04:10:46    157s] (I)      Routing effort level                               : 10000
[05/14 04:10:46    157s] (I)      Prefer layer length threshold                      : 8
[05/14 04:10:46    157s] (I)      Overflow penalty cost                              : 10
[05/14 04:10:46    157s] (I)      A-star cost                                        : 0.300000
[05/14 04:10:46    157s] (I)      Misalignment cost                                  : 10.000000
[05/14 04:10:46    157s] (I)      Threshold for short IRoute                         : 6
[05/14 04:10:46    157s] (I)      Via cost during post routing                       : 1.000000
[05/14 04:10:46    157s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 04:10:46    157s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 04:10:46    157s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 04:10:46    157s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 04:10:46    157s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 04:10:46    157s] (I)      PG-aware similar topology routing                  : true
[05/14 04:10:46    157s] (I)      Maze routing via cost fix                          : true
[05/14 04:10:46    157s] (I)      Apply PRL on PG terms                              : true
[05/14 04:10:46    157s] (I)      Apply PRL on obs objects                           : true
[05/14 04:10:46    157s] (I)      Handle range-type spacing rules                    : true
[05/14 04:10:46    157s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 04:10:46    157s] (I)      Parallel spacing query fix                         : true
[05/14 04:10:46    157s] (I)      Force source to root IR                            : true
[05/14 04:10:46    157s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 04:10:46    157s] (I)      Do not relax to DPT layer                          : true
[05/14 04:10:46    157s] (I)      No DPT in post routing                             : true
[05/14 04:10:46    157s] (I)      Modeling PG via merging fix                        : true
[05/14 04:10:46    157s] (I)      Shield aware TA                                    : true
[05/14 04:10:46    157s] (I)      Strong shield aware TA                             : true
[05/14 04:10:46    157s] (I)      Overflow calculation fix in LA                     : true
[05/14 04:10:46    157s] (I)      Post routing fix                                   : true
[05/14 04:10:46    157s] (I)      Strong post routing                                : true
[05/14 04:10:46    157s] (I)      Access via pillar from top                         : true
[05/14 04:10:46    157s] (I)      NDR via pillar fix                                 : true
[05/14 04:10:46    157s] (I)      Violation on path threshold                        : 1
[05/14 04:10:46    157s] (I)      Pass through capacity modeling                     : true
[05/14 04:10:46    157s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 04:10:46    157s] (I)      Select term pin box for io pin                     : true
[05/14 04:10:46    157s] (I)      Penalize NDR sharing                               : true
[05/14 04:10:46    157s] (I)      Enable special modeling                            : false
[05/14 04:10:46    157s] (I)      Keep fixed segments                                : true
[05/14 04:10:46    157s] (I)      Reorder net groups by key                          : true
[05/14 04:10:46    157s] (I)      Increase net scenic ratio                          : true
[05/14 04:10:46    157s] (I)      Method to set GCell size                           : row
[05/14 04:10:46    157s] (I)      Connect multiple ports and must join fix           : true
[05/14 04:10:46    157s] (I)      Avoid high resistance layers                       : true
[05/14 04:10:46    157s] (I)      Model find APA for IO pin fix                      : true
[05/14 04:10:46    157s] (I)      Avoid connecting non-metal layers                  : true
[05/14 04:10:46    157s] (I)      Use track pitch for NDR                            : true
[05/14 04:10:46    157s] (I)      Enable layer relax to lower layer                  : true
[05/14 04:10:46    157s] (I)      Enable layer relax to upper layer                  : true
[05/14 04:10:46    157s] (I)      Top layer relaxation fix                           : true
[05/14 04:10:46    157s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:10:46    157s] (I)      Use row-based GCell size
[05/14 04:10:46    157s] (I)      Use row-based GCell align
[05/14 04:10:46    157s] (I)      layer 0 area = 80000
[05/14 04:10:46    157s] (I)      layer 1 area = 80000
[05/14 04:10:46    157s] (I)      layer 2 area = 80000
[05/14 04:10:46    157s] (I)      layer 3 area = 80000
[05/14 04:10:46    157s] (I)      layer 4 area = 80000
[05/14 04:10:46    157s] (I)      layer 5 area = 80000
[05/14 04:10:46    157s] (I)      layer 6 area = 80000
[05/14 04:10:46    157s] (I)      layer 7 area = 80000
[05/14 04:10:46    157s] (I)      layer 8 area = 80000
[05/14 04:10:46    157s] (I)      layer 9 area = 400000
[05/14 04:10:46    157s] (I)      layer 10 area = 400000
[05/14 04:10:46    157s] (I)      GCell unit size   : 3420
[05/14 04:10:46    157s] (I)      GCell multiplier  : 1
[05/14 04:10:46    157s] (I)      GCell row height  : 3420
[05/14 04:10:46    157s] (I)      Actual row height : 3420
[05/14 04:10:46    157s] (I)      GCell align ref   : 5200 5320
[05/14 04:10:46    157s] [NR-eGR] Track table information for default rule: 
[05/14 04:10:46    157s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:10:46    157s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:10:46    157s] (I)      ==================== Default via =====================
[05/14 04:10:46    157s] (I)      +----+------------------+----------------------------+
[05/14 04:10:46    157s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:10:46    157s] (I)      +----+------------------+----------------------------+
[05/14 04:10:46    157s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:10:46    157s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:10:46    157s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:10:46    157s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:10:46    157s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:10:46    157s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:10:46    157s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:10:46    157s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:10:46    157s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:10:46    157s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:10:46    157s] (I)      +----+------------------+----------------------------+
[05/14 04:10:46    157s] [NR-eGR] Read 806 PG shapes
[05/14 04:10:46    157s] [NR-eGR] Read 0 clock shapes
[05/14 04:10:46    157s] [NR-eGR] Read 0 other shapes
[05/14 04:10:46    157s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:10:46    157s] [NR-eGR] #Instance Blockages : 0
[05/14 04:10:46    157s] [NR-eGR] #PG Blockages       : 806
[05/14 04:10:46    157s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:10:46    157s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:10:46    157s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:10:46    157s] [NR-eGR] #Other Blockages    : 0
[05/14 04:10:46    157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:10:46    157s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:10:46    157s] [NR-eGR] Read 2166 nets ( ignored 1982 )
[05/14 04:10:46    157s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 04:10:46    157s] (I)      early_global_route_priority property id does not exist.
[05/14 04:10:46    157s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 04:10:46    157s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:10:46    157s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:46    157s] (I)      Moved 1 terms for better access 
[05/14 04:10:46    157s] (I)      Number of ignored nets                =      0
[05/14 04:10:46    157s] (I)      Number of connected nets              =      0
[05/14 04:10:46    157s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:10:46    157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:10:46    157s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:10:46    157s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:10:46    157s] [NR-eGR] There are 184 clock nets ( 184 with NDR ).
[05/14 04:10:46    157s] (I)      Ndr track 0 does not exist
[05/14 04:10:46    157s] (I)      Ndr track 0 does not exist
[05/14 04:10:46    157s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:10:46    157s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:10:46    157s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:10:46    157s] (I)      Site width          :   400  (dbu)
[05/14 04:10:46    157s] (I)      Row height          :  3420  (dbu)
[05/14 04:10:46    157s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:10:46    157s] (I)      GCell width         :  3420  (dbu)
[05/14 04:10:46    157s] (I)      GCell height        :  3420  (dbu)
[05/14 04:10:46    157s] (I)      Grid                :   102   103    11
[05/14 04:10:46    157s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:10:46    157s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:10:46    157s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:10:46    157s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:10:46    157s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:10:46    157s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:10:46    157s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:10:46    157s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:10:46    157s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:10:46    157s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:10:46    157s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:10:46    157s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:10:46    157s] (I)      --------------------------------------------------------
[05/14 04:10:46    157s] 
[05/14 04:10:46    157s] [NR-eGR] ============ Routing rule table ============
[05/14 04:10:46    157s] [NR-eGR] Rule id: 0  Nets: 184
[05/14 04:10:46    157s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:10:46    157s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:10:46    157s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:10:46    157s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:10:46    157s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:10:46    157s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 04:10:46    157s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:10:46    157s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:10:46    157s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:10:46    157s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:10:46    157s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:10:46    157s] [NR-eGR] ========================================
[05/14 04:10:46    157s] [NR-eGR] 
[05/14 04:10:46    157s] (I)      =============== Blocked Tracks ===============
[05/14 04:10:46    157s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:46    157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:10:46    157s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:46    157s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:10:46    157s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:10:46    157s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:10:46    157s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:10:46    157s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:10:46    157s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:10:46    157s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:46    157s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 1505.71 MB )
[05/14 04:10:46    157s] (I)      Reset routing kernel
[05/14 04:10:46    157s] (I)      Started Global Routing ( Curr Mem: 1505.71 MB )
[05/14 04:10:46    157s] (I)      totalPins=1024  totalGlobalPin=1024 (100.00%)
[05/14 04:10:46    157s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:10:46    157s] [NR-eGR] Layer group 1: route 184 net(s) in layer range [3, 4]
[05/14 04:10:46    157s] (I)      
[05/14 04:10:46    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:46    157s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:10:46    157s] (I)      Usage: 11205 = (5233 H, 5972 V) = (5.58% H, 6.64% V) = (8.948e+03um H, 1.021e+04um V)
[05/14 04:10:46    157s] (I)      
[05/14 04:10:46    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:46    157s] (I)      Usage: 11205 = (5233 H, 5972 V) = (5.58% H, 6.64% V) = (8.948e+03um H, 1.021e+04um V)
[05/14 04:10:46    157s] (I)      Overflow of layer group 1: 0.04% H + 0.02% V. EstWL: 1.916055e+04um
[05/14 04:10:46    157s] (I)      
[05/14 04:10:46    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:46    157s] (I)      Level2 Grid: 21 x 21
[05/14 04:10:46    157s] (I)      Usage: 11205 = (5233 H, 5972 V) = (5.58% H, 6.64% V) = (8.948e+03um H, 1.021e+04um V)
[05/14 04:10:46    157s] (I)      
[05/14 04:10:46    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 11213 = (5235 H, 5978 V) = (5.58% H, 6.65% V) = (8.952e+03um H, 1.022e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 11213 = (5235 H, 5978 V) = (5.58% H, 6.65% V) = (8.952e+03um H, 1.022e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.917423e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 11213 = (5235 H, 5978 V) = (5.58% H, 6.65% V) = (8.952e+03um H, 1.022e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 11188 = (5233 H, 5955 V) = (5.58% H, 6.62% V) = (8.948e+03um H, 1.018e+04um V)
[05/14 04:10:47    157s] (I)      #Nets         : 184
[05/14 04:10:47    157s] (I)      #Relaxed nets : 1
[05/14 04:10:47    157s] (I)      Wire length   : 10993
[05/14 04:10:47    157s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 11190 = (5235 H, 5955 V) = (5.58% H, 6.62% V) = (8.952e+03um H, 1.018e+04um V)
[05/14 04:10:47    157s] (I)      total 2D Cap : 367148 = (187792 H, 179356 V)
[05/14 04:10:47    157s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.947348e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.947348e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 11388 = (5320 H, 6068 V) = (2.83% H, 3.38% V) = (9.097e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 11385 = (5317 H, 6068 V) = (2.83% H, 3.38% V) = (9.092e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      #Nets         : 1
[05/14 04:10:47    157s] (I)      #Relaxed nets : 1
[05/14 04:10:47    157s] (I)      Wire length   : 0
[05/14 04:10:47    157s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 11385 = (5317 H, 6068 V) = (2.83% H, 3.38% V) = (9.092e+03um H, 1.038e+04um V)
[05/14 04:10:47    157s] (I)      total 2D Cap : 551522 = (281938 H, 269584 V)
[05/14 04:10:47    157s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.980693e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.980693e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 11583 = (5402 H, 6181 V) = (1.92% H, 2.29% V) = (9.237e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 11580 = (5399 H, 6181 V) = (1.91% H, 2.29% V) = (9.232e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      #Nets         : 1
[05/14 04:10:47    157s] (I)      #Relaxed nets : 1
[05/14 04:10:47    157s] (I)      Wire length   : 0
[05/14 04:10:47    157s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 11580 = (5399 H, 6181 V) = (1.91% H, 2.29% V) = (9.232e+03um H, 1.057e+04um V)
[05/14 04:10:47    157s] (I)      total 2D Cap : 681615 = (376084 H, 305531 V)
[05/14 04:10:47    157s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.014038e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.014038e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 11778 = (5484 H, 6294 V) = (1.46% H, 2.06% V) = (9.378e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 11775 = (5481 H, 6294 V) = (1.46% H, 2.06% V) = (9.373e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      #Nets         : 1
[05/14 04:10:47    157s] (I)      #Relaxed nets : 1
[05/14 04:10:47    157s] (I)      Wire length   : 0
[05/14 04:10:47    157s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 11775 = (5481 H, 6294 V) = (1.46% H, 2.06% V) = (9.373e+03um H, 1.076e+04um V)
[05/14 04:10:47    157s] (I)      total 2D Cap : 719253 = (413722 H, 305531 V)
[05/14 04:10:47    157s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.047383e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.047383e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 11973 = (5566 H, 6407 V) = (1.35% H, 2.10% V) = (9.518e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 11970 = (5563 H, 6407 V) = (1.34% H, 2.10% V) = (9.513e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      #Nets         : 1
[05/14 04:10:47    157s] (I)      #Relaxed nets : 1
[05/14 04:10:47    157s] (I)      Wire length   : 0
[05/14 04:10:47    157s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 11970 = (5563 H, 6407 V) = (1.34% H, 2.10% V) = (9.513e+03um H, 1.096e+04um V)
[05/14 04:10:47    157s] (I)      total 2D Cap : 809279 = (413722 H, 395557 V)
[05/14 04:10:47    157s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1a Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1b Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.114073e+04um
[05/14 04:10:47    157s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:10:47    157s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1c Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1d Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1e Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.114073e+04um
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1f Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1g Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] (I)      ============  Phase 1h Route ============
[05/14 04:10:47    157s] (I)      Usage: 12363 = (5730 H, 6633 V) = (1.38% H, 1.68% V) = (9.798e+03um H, 1.134e+04um V)
[05/14 04:10:47    157s] (I)      
[05/14 04:10:47    157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:10:47    157s] [NR-eGR]                        OverCon            
[05/14 04:10:47    157s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:10:47    157s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:10:47    157s] [NR-eGR] ----------------------------------------------
[05/14 04:10:47    157s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR] ----------------------------------------------
[05/14 04:10:47    157s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:10:47    157s] [NR-eGR] 
[05/14 04:10:47    157s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.24 sec, Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 04:10:47    157s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:10:47    157s] (I)      ============= Track Assignment ============
[05/14 04:10:47    157s] (I)      Started Track Assignment (1T) ( Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:10:47    157s] (I)      Run Multi-thread track assignment
[05/14 04:10:47    157s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] (I)      Started Export ( Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:10:47    157s] [NR-eGR] ------------------------------------
[05/14 04:10:47    157s] [NR-eGR]  Metal1   (1H)             0   8322 
[05/14 04:10:47    157s] [NR-eGR]  Metal2   (2V)         14915  12254 
[05/14 04:10:47    157s] [NR-eGR]  Metal3   (3H)         24576   1006 
[05/14 04:10:47    157s] [NR-eGR]  Metal4   (4V)         10458     80 
[05/14 04:10:47    157s] [NR-eGR]  Metal5   (5H)           651      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:10:47    157s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:10:47    157s] [NR-eGR] ------------------------------------
[05/14 04:10:47    157s] [NR-eGR]           Total        50599  21662 
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] [NR-eGR] Total half perimeter of net bounding box: 41845um
[05/14 04:10:47    157s] [NR-eGR] Total length: 50599um, number of vias: 21662
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] [NR-eGR] Total eGR-routed clock nets wire length: 19322um, number of vias: 2845
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] [NR-eGR] Report for selected net(s) only.
[05/14 04:10:47    157s] [NR-eGR]                  Length (um)  Vias 
[05/14 04:10:47    157s] [NR-eGR] -----------------------------------
[05/14 04:10:47    157s] [NR-eGR]  Metal1   (1H)             0  1023 
[05/14 04:10:47    157s] [NR-eGR]  Metal2   (2V)           862  1152 
[05/14 04:10:47    157s] [NR-eGR]  Metal3   (3H)          9037   668 
[05/14 04:10:47    157s] [NR-eGR]  Metal4   (4V)          9420     2 
[05/14 04:10:47    157s] [NR-eGR]  Metal5   (5H)             2     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 04:10:47    157s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 04:10:47    157s] [NR-eGR] -----------------------------------
[05/14 04:10:47    157s] [NR-eGR]           Total        19322  2845 
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] [NR-eGR] Total half perimeter of net bounding box: 17377um
[05/14 04:10:47    157s] [NR-eGR] Total length: 19322um, number of vias: 2845
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] [NR-eGR] Total routed clock nets wire length: 19322um, number of vias: 2845
[05/14 04:10:47    157s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:47    157s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.39 sec, Curr Mem: 1505.71 MB )
[05/14 04:10:47    157s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:10:47    157s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:10:47    157s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:10:47    157s] (I)       Early Global Route kernel                   100.00%  173.38 sec  173.77 sec  0.39 sec  0.20 sec 
[05/14 04:10:47    157s] (I)       +-Import and model                           25.11%  173.39 sec  173.48 sec  0.10 sec  0.05 sec 
[05/14 04:10:47    157s] (I)       | +-Create place DB                           3.49%  173.39 sec  173.40 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Import place data                       3.44%  173.39 sec  173.40 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read instances and placement          1.00%  173.39 sec  173.39 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read nets                             2.31%  173.39 sec  173.40 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | +-Create route DB                          18.30%  173.40 sec  173.47 sec  0.07 sec  0.03 sec 
[05/14 04:10:47    157s] (I)       | | +-Import route data (1T)                 17.84%  173.40 sec  173.47 sec  0.07 sec  0.03 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.78%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read routing blockages              0.00%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read instance blockages             0.28%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read PG blockages                   0.09%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read clock blockages                0.01%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read other blockages                0.01%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read halo blockages                 0.01%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Read boundary cut boxes             0.00%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read blackboxes                       0.01%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read prerouted                        0.27%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read unlegalized nets                 0.15%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Read nets                             0.06%  173.41 sec  173.41 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Set up via pillars                    0.00%  173.42 sec  173.42 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Initialize 3D grid graph              0.26%  173.42 sec  173.42 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Model blockage capacity              12.01%  173.42 sec  173.47 sec  0.05 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Initialize 3D capacity             10.05%  173.43 sec  173.47 sec  0.04 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | | | +-Move terms for access (1T)            0.22%  173.47 sec  173.47 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Read aux data                             0.00%  173.47 sec  173.47 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Others data preparation                   0.03%  173.47 sec  173.47 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Create route kernel                       1.67%  173.47 sec  173.48 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       +-Global Routing                             60.74%  173.49 sec  173.72 sec  0.24 sec  0.10 sec 
[05/14 04:10:47    157s] (I)       | +-Initialization                            0.05%  173.49 sec  173.49 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 1                              36.26%  173.49 sec  173.63 sec  0.14 sec  0.06 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       1.89%  173.49 sec  173.49 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                0.62%  173.50 sec  173.50 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.36%  173.50 sec  173.50 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.06%  173.50 sec  173.50 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                1.25%  173.50 sec  173.51 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Monotonic routing (1T)                0.51%  173.50 sec  173.51 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.33%  173.51 sec  173.51 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Two level Routing                     0.28%  173.51 sec  173.51 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  173.51 sec  173.51 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  173.51 sec  173.51 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                               19.75%  173.51 sec  173.59 sec  0.08 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Detoured routing (1T)                19.66%  173.51 sec  173.59 sec  0.08 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                0.20%  173.59 sec  173.59 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.11%  173.59 sec  173.59 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.06%  173.59 sec  173.59 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.01%  173.59 sec  173.59 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                1.25%  173.59 sec  173.59 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          1.18%  173.59 sec  173.59 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                4.45%  173.59 sec  173.61 sec  0.02 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.65%  173.60 sec  173.60 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Layer assignment (1T)                   3.93%  173.61 sec  173.63 sec  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 2                               4.32%  173.63 sec  173.65 sec  0.02 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       0.23%  173.63 sec  173.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                0.23%  173.63 sec  173.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.16%  173.63 sec  173.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                0.04%  173.63 sec  173.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.00%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                                0.00%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                2.09%  173.64 sec  173.64 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.04%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.01%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.01%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                0.15%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.11%  173.64 sec  173.64 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                0.05%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.02%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 3                               1.45%  173.65 sec  173.65 sec  0.01 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       0.21%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                0.19%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.14%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                0.03%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                                0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                0.09%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.04%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.01%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                0.14%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.10%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                0.05%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.02%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 4                               2.39%  173.65 sec  173.66 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       0.21%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                0.21%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.15%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                0.03%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.00%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                                0.00%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                0.09%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.04%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.00%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.00%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                0.15%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.11%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                0.05%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.02%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 5                               4.11%  173.66 sec  173.68 sec  0.02 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       0.21%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                1.46%  173.66 sec  173.67 sec  0.01 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.15%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                0.04%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.01%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                                0.00%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                0.24%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.04%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.00%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.01%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                1.07%  173.67 sec  173.68 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.15%  173.67 sec  173.67 sec  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                0.09%  173.68 sec  173.68 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.03%  173.68 sec  173.68 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Net group 6                              11.11%  173.68 sec  173.72 sec  0.04 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | | +-Generate topology                       0.00%  173.68 sec  173.68 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1a                                0.93%  173.70 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Pattern routing (1T)                  0.14%  173.70 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Add via demand to 2D                  0.05%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1b                                0.04%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1c                                0.00%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1d                                0.00%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1e                                0.10%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Route legalization                    0.04%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | | +-Legalize Blockage Violations        0.00%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1f                                0.00%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1g                                0.06%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.02%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Phase 1h                                0.05%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | | +-Post Routing                          0.02%  173.71 sec  173.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Layer assignment (1T)                   2.35%  173.71 sec  173.72 sec  0.01 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       +-Export 3D cong map                          0.79%  173.72 sec  173.73 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Export 2D cong map                        0.07%  173.73 sec  173.73 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       +-Extract Global 3D Wires                     0.04%  173.73 sec  173.73 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       +-Track Assignment (1T)                       5.35%  173.73 sec  173.75 sec  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | +-Initialization                            0.01%  173.73 sec  173.73 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Track Assignment Kernel                   5.18%  173.73 sec  173.75 sec  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | +-Free Memory                               0.00%  173.75 sec  173.75 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       +-Export                                      5.14%  173.75 sec  173.77 sec  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)       | +-Export DB wires                           0.48%  173.75 sec  173.75 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Export all nets                         0.33%  173.75 sec  173.75 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | | +-Set wire vias                           0.06%  173.75 sec  173.75 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       | +-Report wirelength                         1.90%  173.75 sec  173.76 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | +-Update net boxes                          1.74%  173.76 sec  173.77 sec  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)       | +-Update timing                             0.00%  173.77 sec  173.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)       +-Postprocess design                          0.15%  173.77 sec  173.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)      ======================= Summary by functions ========================
[05/14 04:10:47    157s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:10:47    157s] (I)      ---------------------------------------------------------------------
[05/14 04:10:47    157s] (I)        0  Early Global Route kernel           100.00%  0.39 sec  0.20 sec 
[05/14 04:10:47    157s] (I)        1  Global Routing                       60.74%  0.24 sec  0.10 sec 
[05/14 04:10:47    157s] (I)        1  Import and model                     25.11%  0.10 sec  0.05 sec 
[05/14 04:10:47    157s] (I)        1  Track Assignment (1T)                 5.35%  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        1  Export                                5.14%  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        1  Export 3D cong map                    0.79%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        1  Postprocess design                    0.15%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Net group 1                          36.26%  0.14 sec  0.06 sec 
[05/14 04:10:47    157s] (I)        2  Create route DB                      18.30%  0.07 sec  0.03 sec 
[05/14 04:10:47    157s] (I)        2  Net group 6                          11.11%  0.04 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Track Assignment Kernel               5.18%  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        2  Net group 2                           4.32%  0.02 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Net group 5                           4.11%  0.02 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Create place DB                       3.49%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Net group 4                           2.39%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Report wirelength                     1.90%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Update net boxes                      1.74%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Create route kernel                   1.67%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        2  Net group 3                           1.45%  0.01 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Export DB wires                       0.48%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Export 2D cong map                    0.07%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1d                             19.77%  0.08 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        3  Import route data (1T)               17.84%  0.07 sec  0.03 sec 
[05/14 04:10:47    157s] (I)        3  Layer assignment (1T)                 6.28%  0.02 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1h                              4.75%  0.02 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1a                              3.64%  0.01 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Import place data                     3.44%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1g                              2.82%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1e                              2.80%  0.01 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        3  Generate topology                     2.74%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1b                              1.42%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1c                              0.36%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Export all nets                       0.33%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Set wire vias                         0.06%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        3  Phase 1f                              0.04%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Detoured routing (1T)                19.66%  0.08 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        4  Model blockage capacity              12.01%  0.05 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        4  Post Routing                          2.38%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        4  Read nets                             2.37%  0.01 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        4  Pattern routing (1T)                  1.10%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Read instances and placement          1.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Read blockages ( Layer 2-11 )         0.78%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Monotonic routing (1T)                0.51%  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        4  Route legalization                    0.29%  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        4  Two level Routing                     0.28%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Read prerouted                        0.27%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Initialize 3D grid graph              0.26%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Move terms for access (1T)            0.22%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Read unlegalized nets                 0.15%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Pattern Routing Avoiding Blockages    0.06%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Initialize 3D capacity               10.05%  0.04 sec  0.02 sec 
[05/14 04:10:47    157s] (I)        5  Read instance blockages               0.28%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Two Level Routing (Regular)           0.10%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.01 sec 
[05/14 04:10:47    157s] (I)        5  Two Level Routing (Strong)            0.03%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:10:47    157s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/14 04:10:47    157s]       Routing using eGR only done.
[05/14 04:10:47    157s] Net route status summary:
[05/14 04:10:47    157s]   Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=184, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:47    157s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:47    157s] 
[05/14 04:10:47    157s] CCOPT: Done with clock implementation routing.
[05/14 04:10:47    157s] 
[05/14 04:10:47    157s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.6)
[05/14 04:10:47    157s]     Clock implementation routing done.
[05/14 04:10:47    157s]     Leaving CCOpt scope - extractRC...
[05/14 04:10:47    157s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 04:10:47    157s] Extraction called for design 'mcs4' of instances=2158 and nets=2216 using extraction engine 'preRoute' .
[05/14 04:10:47    157s] PreRoute RC Extraction called for design mcs4.
[05/14 04:10:47    157s] RC Extraction called in multi-corner(2) mode.
[05/14 04:10:47    157s] RCMode: PreRoute
[05/14 04:10:47    157s]       RC Corner Indexes            0       1   
[05/14 04:10:47    157s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:10:47    157s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:10:47    157s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:10:47    157s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:10:47    157s] Shrink Factor                : 1.00000
[05/14 04:10:47    157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:10:47    157s] Using Quantus QRC technology file ...
[05/14 04:10:47    157s] 
[05/14 04:10:47    157s] Trim Metal Layers:
[05/14 04:10:47    157s] LayerId::1 widthSet size::1
[05/14 04:10:47    157s] LayerId::2 widthSet size::1
[05/14 04:10:47    157s] LayerId::3 widthSet size::1
[05/14 04:10:47    157s] LayerId::4 widthSet size::1
[05/14 04:10:47    157s] LayerId::5 widthSet size::1
[05/14 04:10:47    157s] LayerId::6 widthSet size::1
[05/14 04:10:47    157s] LayerId::7 widthSet size::1
[05/14 04:10:47    157s] LayerId::8 widthSet size::1
[05/14 04:10:47    157s] LayerId::9 widthSet size::1
[05/14 04:10:47    157s] LayerId::10 widthSet size::1
[05/14 04:10:47    157s] LayerId::11 widthSet size::1
[05/14 04:10:47    157s] Updating RC grid for preRoute extraction ...
[05/14 04:10:47    157s] eee: pegSigSF::1.070000
[05/14 04:10:47    157s] Initializing multi-corner resistance tables ...
[05/14 04:10:47    157s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 04:10:47    157s] eee: l::2 avDens::0.122427 usedTrk::879.271965 availTrk::7182.000000 sigTrk::879.271965
[05/14 04:10:47    157s] eee: l::3 avDens::0.185379 usedTrk::1468.204907 availTrk::7920.000000 sigTrk::1468.204907
[05/14 04:10:47    157s] eee: l::4 avDens::0.094264 usedTrk::660.886954 availTrk::7011.000000 sigTrk::660.886954
[05/14 04:10:47    157s] eee: l::5 avDens::0.012216 usedTrk::39.578363 availTrk::3240.000000 sigTrk::39.578363
[05/14 04:10:47    157s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 04:10:47    157s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:47    157s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:47    157s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:47    157s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:47    157s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:47    157s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:10:47    157s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257013 ; uaWl: 1.000000 ; uaWlH: 0.053924 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:10:47    157s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1505.707M)
[05/14 04:10:47    157s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 04:10:47    157s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:10:47    157s]     Leaving CCOpt scope - Initializing placement interface...
[05/14 04:10:47    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1505.7M, EPOCH TIME: 1747210247.461133
[05/14 04:10:47    157s] z: 2, totalTracks: 1
[05/14 04:10:47    157s] z: 4, totalTracks: 1
[05/14 04:10:47    157s] z: 6, totalTracks: 1
[05/14 04:10:47    157s] z: 8, totalTracks: 1
[05/14 04:10:47    157s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:10:47    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1505.7M, EPOCH TIME: 1747210247.469284
[05/14 04:10:47    157s] 
[05/14 04:10:47    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:10:47    157s] OPERPROF:     Starting CMU at level 3, MEM:1505.7M, EPOCH TIME: 1747210247.516849
[05/14 04:10:47    157s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1505.7M, EPOCH TIME: 1747210247.518514
[05/14 04:10:47    157s] 
[05/14 04:10:47    157s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:10:47    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1505.7M, EPOCH TIME: 1747210247.519198
[05/14 04:10:47    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1505.7M, EPOCH TIME: 1747210247.538839
[05/14 04:10:47    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1505.7M, EPOCH TIME: 1747210247.539016
[05/14 04:10:47    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1505.7MB).
[05/14 04:10:47    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.081, MEM:1505.7M, EPOCH TIME: 1747210247.542545
[05/14 04:10:47    157s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:47    157s]     Legalizer reserving space for clock trees
[05/14 04:10:47    157s]     Calling post conditioning for eGRPC...
[05/14 04:10:47    157s]       eGRPC...
[05/14 04:10:47    157s]         eGRPC active optimizations:
[05/14 04:10:47    157s]          - Move Down
[05/14 04:10:47    157s]          - Downsizing before DRV sizing
[05/14 04:10:47    157s]          - DRV fixing with sizing
[05/14 04:10:47    157s]          - Move to fanout
[05/14 04:10:47    157s]          - Cloning
[05/14 04:10:47    157s]         
[05/14 04:10:47    157s]         Currently running CTS, using active skew data
[05/14 04:10:47    157s]         Reset bufferability constraints...
[05/14 04:10:47    157s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/14 04:10:47    157s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:10:47    157s] End AAE Lib Interpolated Model. (MEM=1505.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:10:47    157s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:47    157s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:47    157s]         Clock DAG stats eGRPC initial state:
[05/14 04:10:47    157s]           cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:47    157s]           misc counts      : r=1, pp=0
[05/14 04:10:47    157s]           cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:47    157s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:47    157s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:47    157s]           wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
[05/14 04:10:47    157s]           wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
[05/14 04:10:47    157s]           hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
[05/14 04:10:47    157s]         Clock DAG net violations eGRPC initial state:
[05/14 04:10:47    157s]           Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
[05/14 04:10:47    157s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/14 04:10:47    157s]           Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:47    157s]           Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:47    157s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/14 04:10:47    157s]            Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:47    157s]         Clock DAG hash eGRPC initial state: 16553676312449203820 10992003034344064165
[05/14 04:10:47    157s]         Clock DAG hash eGRPC initial state: 16553676312449203820 10992003034344064165
[05/14 04:10:47    157s]         Primary reporting skew groups eGRPC initial state:
[05/14 04:10:47    157s]           skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
[05/14 04:10:47    157s]               min path sink: shiftreg_shifter_reg[9]/CK
[05/14 04:10:47    157s]               max path sink: ram_0_ram3_ram_array_reg[13][3]/CK
[05/14 04:10:47    157s]         Skew group summary eGRPC initial state:
[05/14 04:10:47    157s]           skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
[05/14 04:10:47    157s]           skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
[05/14 04:10:47    157s]         eGRPC Moving buffers...
[05/14 04:10:47    157s]           Clock DAG hash before 'eGRPC Moving buffers': 16553676312449203820 10992003034344064165
[05/14 04:10:47    157s]           Violation analysis...
[05/14 04:10:47    157s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:47    157s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:10:47    158s]           
[05/14 04:10:47    158s]             Nodes to move:         54
[05/14 04:10:47    158s]             Processed:             54
[05/14 04:10:47    158s]             Moved (slew improved): 0
[05/14 04:10:47    158s]             Moved (slew fixed):    0
[05/14 04:10:47    158s]             Not moved:             54
[05/14 04:10:47    158s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/14 04:10:47    158s]             cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:47    158s]             misc counts      : r=1, pp=0
[05/14 04:10:47    158s]             cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:47    158s]             cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:47    158s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:47    158s]             wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
[05/14 04:10:47    158s]             wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
[05/14 04:10:47    158s]             hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
[05/14 04:10:47    158s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/14 04:10:47    158s]             Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
[05/14 04:10:47    158s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/14 04:10:47    158s]             Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:47    158s]             Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:47    158s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/14 04:10:47    158s]              Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:47    158s]           Clock DAG hash after 'eGRPC Moving buffers': 16553676312449203820 10992003034344064165
[05/14 04:10:47    158s]           Clock DAG hash after 'eGRPC Moving buffers': 16553676312449203820 10992003034344064165
[05/14 04:10:47    158s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/14 04:10:47    158s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:47    158s]                 min path sink: shiftreg_shifter_reg[9]/CK
[05/14 04:10:47    158s]                 max path sink: ram_0_ram3_ram_array_reg[13][3]/CK
[05/14 04:10:47    158s]           Skew group summary after 'eGRPC Moving buffers':
[05/14 04:10:47    158s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:47    158s]             skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:47    158s]           Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:47    158s]         eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/14 04:10:47    158s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/14 04:10:48    158s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16553676312449203820 10992003034344064165
[05/14 04:10:48    158s]           Artificially removing long paths...
[05/14 04:10:48    158s]             Clock DAG hash before 'Artificially removing long paths': 16553676312449203820 10992003034344064165
[05/14 04:10:48    158s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:48    158s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:48    158s]           Modifying slew-target multiplier from 1 to 0.9
[05/14 04:10:48    158s]           Downsizing prefiltering...
[05/14 04:10:48    158s]           Downsizing prefiltering done.
[05/14 04:10:48    158s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:10:48    158s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 155, numSkippedDueToCloseToSkewTarget = 29
[05/14 04:10:48    158s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/14 04:10:48    158s]           Reverting slew-target multiplier from 0.9 to 1
[05/14 04:10:48    158s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 04:10:48    158s]             cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:48    158s]             misc counts      : r=1, pp=0
[05/14 04:10:48    158s]             cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
[05/14 04:10:48    158s]             cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/14 04:10:48    158s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:48    158s]             wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
[05/14 04:10:48    158s]             wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
[05/14 04:10:48    158s]             hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
[05/14 04:10:48    158s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 04:10:48    158s]             Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
[05/14 04:10:48    158s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 04:10:48    158s]             Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:48    158s]             Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:48    158s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/14 04:10:48    158s]              Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
[05/14 04:10:48    158s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16553676312449203820 10992003034344064165
[05/14 04:10:48    158s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16553676312449203820 10992003034344064165
[05/14 04:10:48    158s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 04:10:48    158s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:48    158s]                 min path sink: shiftreg_shifter_reg[9]/CK
[05/14 04:10:48    158s]                 max path sink: ram_0_ram3_ram_array_reg[13][3]/CK
[05/14 04:10:48    158s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/14 04:10:48    158s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:48    158s]             skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
[05/14 04:10:48    158s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:48    158s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:48    158s]         eGRPC Fixing DRVs...
[05/14 04:10:48    158s]           Clock DAG hash before 'eGRPC Fixing DRVs': 16553676312449203820 10992003034344064165
[05/14 04:10:48    158s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:10:49    159s]           CCOpt-eGRPC: considered: 184, tested: 184, violation detected: 97, violation ignored (due to small violation): 11, cannot run: 0, attempted: 86, unsuccessful: 0, sized: 85
[05/14 04:10:49    159s]           
[05/14 04:10:49    159s]           PRO Statistics: Fix DRVs (cell sizing):
[05/14 04:10:49    159s]           =======================================
[05/14 04:10:49    159s]           
[05/14 04:10:49    159s]           Cell changes by Net Type:
[05/14 04:10:49    159s]           
[05/14 04:10:49    159s]           -----------------------------------------------------------------------------------------------------------------------------
[05/14 04:10:49    159s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/14 04:10:49    159s]           -----------------------------------------------------------------------------------------------------------------------------
[05/14 04:10:49    159s]           top                0                    0                    0            0                    0                    0
[05/14 04:10:49    159s]           trunk             84 [97.7%]           84 (100.0%)           0            0                   84 (100.0%)           0 (0.0%)
[05/14 04:10:49    159s]           leaf               2 [2.3%]             1 (50.0%)            0            0                    1 (50.0%)            1 (50.0%)
[05/14 04:10:49    159s]           -----------------------------------------------------------------------------------------------------------------------------
[05/14 04:10:49    159s]           Total             86 [100.0%]          85 (98.8%)            0            0                   85 (98.8%)            1 (1.2%)
[05/14 04:10:49    159s]           -----------------------------------------------------------------------------------------------------------------------------
[05/14 04:10:49    159s]           
[05/14 04:10:49    159s]           Upsized: 85, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 30.096um^2 (8.544%)
[05/14 04:10:49    159s]           Max. move: 3.420um (CTS_cdb_buf_00041 and 73 others), Min. move: 0.000um, Avg. move: 0.107um
[05/14 04:10:49    159s]           
[05/14 04:10:49    159s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/14 04:10:49    159s]             cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:49    159s]             misc counts      : r=1, pp=0
[05/14 04:10:49    159s]             cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
[05/14 04:10:49    159s]             cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
[05/14 04:10:49    159s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:49    159s]             wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
[05/14 04:10:49    159s]             wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
[05/14 04:10:49    159s]             hp wire lengths  : top=0.000um, trunk=16611.320um, leaf=677.380um, total=17288.700um
[05/14 04:10:49    159s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/14 04:10:49    159s]             Remaining Transition : {count=17, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.029ns
[05/14 04:10:49    159s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/14 04:10:49    159s]             Trunk : target=0.100ns count=177 avg=0.083ns sd=0.011ns min=0.004ns max=0.104ns {2 <= 0.060ns, 97 <= 0.080ns, 29 <= 0.090ns, 18 <= 0.095ns, 18 <= 0.100ns} {13 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:49    159s]             Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.006ns min=0.089ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:49    159s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/14 04:10:49    159s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
[05/14 04:10:49    159s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6855209515426717779 15903037282534537122
[05/14 04:10:49    159s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6855209515426717779 15903037282534537122
[05/14 04:10:49    159s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/14 04:10:49    159s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
[05/14 04:10:49    159s]                 min path sink: shiftreg_shifter_reg[9]/CK
[05/14 04:10:49    159s]                 max path sink: ram_0_ram3_ram_array_reg[13][3]/CK
[05/14 04:10:49    159s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/14 04:10:49    159s]             skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
[05/14 04:10:49    159s]             skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
[05/14 04:10:49    159s]           Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:10:49    159s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Slew Diagnostics: After DRV fixing
[05/14 04:10:49    159s]         ==================================
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Global Causes:
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         -------------------------------------
[05/14 04:10:49    159s]         Cause
[05/14 04:10:49    159s]         -------------------------------------
[05/14 04:10:49    159s]         DRV fixing with buffering is disabled
[05/14 04:10:49    159s]         -------------------------------------
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Top 5 overslews:
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         -----------------------------------------------------------------------------
[05/14 04:10:49    159s]         Overslew    Causes                                      Driving Pin
[05/14 04:10:49    159s]         -----------------------------------------------------------------------------
[05/14 04:10:49    159s]         0.004ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00098/Y
[05/14 04:10:49    159s]         0.004ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00064/Y
[05/14 04:10:49    159s]         0.003ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00191/Y
[05/14 04:10:49    159s]         0.003ns     Inst already optimally sized (CLKBUFX16)    CTS_ccl_a_buf_00007/Y
[05/14 04:10:49    159s]         0.003ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00020/Y
[05/14 04:10:49    159s]         -----------------------------------------------------------------------------
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Slew diagnostics counts from the 17 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         Cause                                       Occurences
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         Violation below threshold for DRV sizing        11
[05/14 04:10:49    159s]         Inst already optimally sized                     1
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Violation diagnostics counts from the 17 nodes that have violations:
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         Cause                                       Occurences
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         Violation below threshold for DRV sizing        11
[05/14 04:10:49    159s]         Inst already optimally sized                     1
[05/14 04:10:49    159s]         ------------------------------------------------------
[05/14 04:10:49    159s]         
[05/14 04:10:49    159s]         Reconnecting optimized routes...
[05/14 04:10:49    159s]         Reset timing graph...
[05/14 04:10:49    159s] Ignoring AAE DB Resetting ...
[05/14 04:10:49    159s]         Reset timing graph done.
[05/14 04:10:49    159s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:49    159s]         Violation analysis...
[05/14 04:10:49    159s] End AAE Lib Interpolated Model. (MEM=1546.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:10:49    159s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:49    159s]         Moving clock insts towards fanout...
[05/14 04:10:49    159s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[05/14 04:10:49    159s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:10:49    159s]         Clock instances to consider for cloning: 0
[05/14 04:10:49    159s]         Reset timing graph...
[05/14 04:10:49    159s] Ignoring AAE DB Resetting ...
[05/14 04:10:49    159s]         Reset timing graph done.
[05/14 04:10:49    159s]         Set dirty flag on 86 instances, 172 nets
[05/14 04:10:49    159s] End AAE Lib Interpolated Model. (MEM=1546.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:10:49    159s]         Clock DAG stats before routing clock trees:
[05/14 04:10:49    159s]           cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:10:49    159s]           misc counts      : r=1, pp=0
[05/14 04:10:49    159s]           cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
[05/14 04:10:49    159s]           cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
[05/14 04:10:49    159s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:10:49    159s]           wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
[05/14 04:10:49    159s]           wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
[05/14 04:10:49    159s]           hp wire lengths  : top=0.000um, trunk=16557.820um, leaf=677.380um, total=17235.200um
[05/14 04:10:49    159s]         Clock DAG net violations before routing clock trees:
[05/14 04:10:49    159s]           Remaining Transition : {count=17, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.029ns
[05/14 04:10:49    159s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/14 04:10:49    159s]           Trunk : target=0.100ns count=177 avg=0.083ns sd=0.011ns min=0.004ns max=0.104ns {2 <= 0.060ns, 97 <= 0.080ns, 29 <= 0.090ns, 18 <= 0.095ns, 18 <= 0.100ns} {13 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:49    159s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.006ns min=0.089ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:10:49    159s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/14 04:10:49    159s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
[05/14 04:10:49    159s]         Clock DAG hash before routing clock trees: 17028554463754927939 15207551185522342130
[05/14 04:10:49    159s]         Clock DAG hash before routing clock trees: 17028554463754927939 15207551185522342130
[05/14 04:10:49    159s]         Primary reporting skew groups before routing clock trees:
[05/14 04:10:49    159s]           skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
[05/14 04:10:49    159s]               min path sink: shiftreg_shifter_reg[9]/CK
[05/14 04:10:49    159s]               max path sink: ram_0_ram3_ram_array_reg[13][3]/CK
[05/14 04:10:49    159s]         Skew group summary before routing clock trees:
[05/14 04:10:49    159s]           skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
[05/14 04:10:49    159s]           skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
[05/14 04:10:49    159s]       eGRPC done.
[05/14 04:10:49    159s]     Calling post conditioning for eGRPC done.
[05/14 04:10:49    159s]   eGR Post Conditioning loop iteration 0 done.
[05/14 04:10:49    159s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/14 04:10:49    159s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:10:49    159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1556.5M, EPOCH TIME: 1747210249.492311
[05/14 04:10:49    159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:1553.5M, EPOCH TIME: 1747210249.509281
[05/14 04:10:49    159s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:10:49    159s]   Leaving CCOpt scope - ClockRefiner...
[05/14 04:10:49    159s]   Assigned high priority to 0 instances.
[05/14 04:10:49    159s]   Soft fixed 183 clock instances.
[05/14 04:10:49    159s]   Performing Single Pass Refine Place.
[05/14 04:10:49    159s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/14 04:10:49    159s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1543.9M, EPOCH TIME: 1747210249.542296
[05/14 04:10:49    159s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1543.9M, EPOCH TIME: 1747210249.542535
[05/14 04:10:49    159s] z: 2, totalTracks: 1
[05/14 04:10:49    159s] z: 4, totalTracks: 1
[05/14 04:10:49    159s] z: 6, totalTracks: 1
[05/14 04:10:49    159s] z: 8, totalTracks: 1
[05/14 04:10:49    159s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:10:49    159s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1543.9M, EPOCH TIME: 1747210249.548418
[05/14 04:10:49    159s] Info: 183 insts are soft-fixed.
[05/14 04:10:49    159s] 
[05/14 04:10:49    159s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:10:49    159s] OPERPROF:       Starting CMU at level 4, MEM:1543.9M, EPOCH TIME: 1747210249.598424
[05/14 04:10:49    159s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1543.9M, EPOCH TIME: 1747210249.602947
[05/14 04:10:49    159s] 
[05/14 04:10:49    159s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:10:49    159s] Info: 183 insts are soft-fixed.
[05/14 04:10:49    159s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.058, MEM:1543.9M, EPOCH TIME: 1747210249.606207
[05/14 04:10:49    159s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1543.9M, EPOCH TIME: 1747210249.609412
[05/14 04:10:49    159s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1543.9M, EPOCH TIME: 1747210249.609584
[05/14 04:10:49    159s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1543.9MB).
[05/14 04:10:49    159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.068, MEM:1543.9M, EPOCH TIME: 1747210249.610589
[05/14 04:10:49    159s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.068, MEM:1543.9M, EPOCH TIME: 1747210249.610664
[05/14 04:10:49    159s] TDRefine: refinePlace mode is spiral
[05/14 04:10:49    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.4
[05/14 04:10:49    159s] OPERPROF: Starting RefinePlace at level 1, MEM:1543.9M, EPOCH TIME: 1747210249.610766
[05/14 04:10:49    159s] *** Starting refinePlace (0:02:40 mem=1543.9M) ***
[05/14 04:10:49    159s] Total net bbox length = 4.179e+04 (2.162e+04 2.017e+04) (ext = 1.968e+02)
[05/14 04:10:49    159s] 
[05/14 04:10:49    159s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:10:49    159s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1543.9M, EPOCH TIME: 1747210249.614375
[05/14 04:10:49    159s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:10:49    159s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1543.9M, EPOCH TIME: 1747210249.615584
[05/14 04:10:49    159s] Info: 183 insts are soft-fixed.
[05/14 04:10:49    159s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:49    159s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:49    159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:10:49    159s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:49    159s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:49    159s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1543.9M, EPOCH TIME: 1747210249.655382
[05/14 04:10:49    159s] Starting refinePlace ...
[05/14 04:10:49    159s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:49    159s] One DDP V2 for no tweak run.
[05/14 04:10:49    159s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:49    159s] ** Cut row section cpu time 0:00:00.0.
[05/14 04:10:49    159s]    Spread Effort: high, standalone mode, useDDP on.
[05/14 04:10:49    159s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1543.9MB) @(0:02:40 - 0:02:40).
[05/14 04:10:49    159s] Move report: preRPlace moves 129 insts, mean move: 0.84 um, max move: 3.71 um 
[05/14 04:10:49    159s] 	Max move on inst (g24934__2346): (82.80, 71.06) --> (84.80, 72.77)
[05/14 04:10:49    159s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/14 04:10:49    159s] 	Violation at original loc: Placement Blockage Violation
[05/14 04:10:49    159s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:10:49    159s] 
[05/14 04:10:49    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:10:49    159s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/14 04:10:49    159s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:10:49    159s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:10:49    159s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1543.9MB) @(0:02:40 - 0:02:40).
[05/14 04:10:49    159s] Move report: Detail placement moves 129 insts, mean move: 0.84 um, max move: 3.71 um 
[05/14 04:10:49    159s] 	Max move on inst (g24934__2346): (82.80, 71.06) --> (84.80, 72.77)
[05/14 04:10:49    159s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1543.9MB
[05/14 04:10:49    159s] Statistics of distance of Instance movement in refine placement:
[05/14 04:10:49    159s]   maximum (X+Y) =         3.71 um
[05/14 04:10:49    159s]   inst (g24934__2346) with max move: (82.8, 71.06) -> (84.8, 72.77)
[05/14 04:10:49    159s]   mean    (X+Y) =         0.84 um
[05/14 04:10:49    159s] Summary Report:
[05/14 04:10:49    159s] Instances move: 129 (out of 2158 movable)
[05/14 04:10:49    159s] Instances flipped: 0
[05/14 04:10:49    159s] Mean displacement: 0.84 um
[05/14 04:10:49    159s] Max displacement: 3.71 um (Instance: g24934__2346) (82.8, 71.06) -> (84.8, 72.77)
[05/14 04:10:49    159s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/14 04:10:49    159s] 	Violation at original loc: Placement Blockage Violation
[05/14 04:10:49    159s] Total instances moved : 129
[05/14 04:10:49    159s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.157, MEM:1543.9M, EPOCH TIME: 1747210249.811882
[05/14 04:10:49    159s] Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
[05/14 04:10:49    159s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1543.9MB
[05/14 04:10:49    159s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1543.9MB) @(0:02:40 - 0:02:40).
[05/14 04:10:49    159s] *** Finished refinePlace (0:02:40 mem=1543.9M) ***
[05/14 04:10:49    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.4
[05/14 04:10:49    159s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.204, MEM:1543.9M, EPOCH TIME: 1747210249.815255
[05/14 04:10:49    159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1543.9M, EPOCH TIME: 1747210249.815327
[05/14 04:10:49    159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.009, MEM:1505.9M, EPOCH TIME: 1747210249.824615
[05/14 04:10:49    159s]   ClockRefiner summary
[05/14 04:10:49    159s]   All clock instances: Moved 32, flipped 4 and cell swapped 0 (out of a total of 840).
[05/14 04:10:49    159s]   The largest move was 3.11 um for ram_0_timing_recovery_m22_reg.
[05/14 04:10:49    159s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 183).
[05/14 04:10:49    159s]   Clock sinks: Moved 32, flipped 4 and cell swapped 0 (out of a total of 657).
[05/14 04:10:49    159s]   The largest move was 3.11 um for ram_0_timing_recovery_m22_reg.
[05/14 04:10:49    159s]   Restoring pStatusCts on 183 clock instances.
[05/14 04:10:49    159s]   Revert refine place priority changes on 0 instances.
[05/14 04:10:49    159s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:10:49    159s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.5 real=0:00:03.1)
[05/14 04:10:49    159s]   CCOpt::Phase::Routing...
[05/14 04:10:49    159s]   Clock implementation routing...
[05/14 04:10:49    159s]     Leaving CCOpt scope - Routing Tools...
[05/14 04:10:49    159s] Net route status summary:
[05/14 04:10:49    159s]   Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=184, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:49    159s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:10:49    159s]     Routing using eGR in eGR->NR Step...
[05/14 04:10:49    159s]       Early Global Route - eGR->Nr High Frequency step...
[05/14 04:10:49    159s] (ccopt eGR): There are 184 nets for routing of which 184 have one or more fixed wires.
[05/14 04:10:49    159s] (ccopt eGR): Start to route 184 all nets
[05/14 04:10:49    159s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1505.92 MB )
[05/14 04:10:49    159s] (I)      ==================== Layers =====================
[05/14 04:10:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:49    159s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:10:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:49    159s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:10:49    159s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:10:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:49    159s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:10:49    159s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:10:49    159s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:10:49    159s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:10:49    159s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:10:49    159s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:10:49    159s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:10:49    159s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:10:49    159s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:10:49    159s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:10:49    159s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:10:49    159s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:10:49    159s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:10:49    159s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:10:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:10:49    159s] (I)      Started Import and model ( Curr Mem: 1505.92 MB )
[05/14 04:10:49    159s] (I)      Default pattern map key = mcs4_default.
[05/14 04:10:49    159s] (I)      == Non-default Options ==
[05/14 04:10:49    159s] (I)      Clean congestion better                            : true
[05/14 04:10:49    159s] (I)      Estimate vias on DPT layer                         : true
[05/14 04:10:49    159s] (I)      Clean congestion layer assignment rounds           : 3
[05/14 04:10:49    159s] (I)      Layer constraints as soft constraints              : true
[05/14 04:10:49    159s] (I)      Soft top layer                                     : true
[05/14 04:10:49    159s] (I)      Skip prospective layer relax nets                  : true
[05/14 04:10:49    159s] (I)      Better NDR handling                                : true
[05/14 04:10:49    159s] (I)      Improved NDR modeling in LA                        : true
[05/14 04:10:49    159s] (I)      Routing cost fix for NDR handling                  : true
[05/14 04:10:49    159s] (I)      Block tracks for preroutes                         : true
[05/14 04:10:49    159s] (I)      Assign IRoute by net group key                     : true
[05/14 04:10:49    159s] (I)      Block unroutable channels                          : true
[05/14 04:10:49    159s] (I)      Block unroutable channels 3D                       : true
[05/14 04:10:49    159s] (I)      Bound layer relaxed segment wl                     : true
[05/14 04:10:49    159s] (I)      Blocked pin reach length threshold                 : 2
[05/14 04:10:49    159s] (I)      Check blockage within NDR space in TA              : true
[05/14 04:10:49    159s] (I)      Skip must join for term with via pillar            : true
[05/14 04:10:49    159s] (I)      Model find APA for IO pin                          : true
[05/14 04:10:49    159s] (I)      On pin location for off pin term                   : true
[05/14 04:10:49    159s] (I)      Handle EOL spacing                                 : true
[05/14 04:10:49    159s] (I)      Merge PG vias by gap                               : true
[05/14 04:10:49    159s] (I)      Maximum routing layer                              : 11
[05/14 04:10:49    159s] (I)      Route selected nets only                           : true
[05/14 04:10:49    159s] (I)      Refine MST                                         : true
[05/14 04:10:49    159s] (I)      Honor PRL                                          : true
[05/14 04:10:49    159s] (I)      Strong congestion aware                            : true
[05/14 04:10:49    159s] (I)      Improved initial location for IRoutes              : true
[05/14 04:10:49    159s] (I)      Multi panel TA                                     : true
[05/14 04:10:49    159s] (I)      Penalize wire overlap                              : true
[05/14 04:10:49    159s] (I)      Expand small instance blockage                     : true
[05/14 04:10:49    159s] (I)      Reduce via in TA                                   : true
[05/14 04:10:49    159s] (I)      SS-aware routing                                   : true
[05/14 04:10:49    159s] (I)      Improve tree edge sharing                          : true
[05/14 04:10:49    159s] (I)      Improve 2D via estimation                          : true
[05/14 04:10:49    159s] (I)      Refine Steiner tree                                : true
[05/14 04:10:49    159s] (I)      Build spine tree                                   : true
[05/14 04:10:49    159s] (I)      Model pass through capacity                        : true
[05/14 04:10:49    159s] (I)      Extend blockages by a half GCell                   : true
[05/14 04:10:49    159s] (I)      Consider pin shapes                                : true
[05/14 04:10:49    159s] (I)      Consider pin shapes for all nodes                  : true
[05/14 04:10:49    159s] (I)      Consider NR APA                                    : true
[05/14 04:10:49    159s] (I)      Consider IO pin shape                              : true
[05/14 04:10:49    159s] (I)      Fix pin connection bug                             : true
[05/14 04:10:49    159s] (I)      Consider layer RC for local wires                  : true
[05/14 04:10:49    159s] (I)      Route to clock mesh pin                            : true
[05/14 04:10:49    159s] (I)      LA-aware pin escape length                         : 2
[05/14 04:10:49    159s] (I)      Connect multiple ports                             : true
[05/14 04:10:49    159s] (I)      Split for must join                                : true
[05/14 04:10:49    159s] (I)      Number of threads                                  : 1
[05/14 04:10:49    159s] (I)      Routing effort level                               : 10000
[05/14 04:10:49    159s] (I)      Prefer layer length threshold                      : 8
[05/14 04:10:49    159s] (I)      Overflow penalty cost                              : 10
[05/14 04:10:49    159s] (I)      A-star cost                                        : 0.300000
[05/14 04:10:49    159s] (I)      Misalignment cost                                  : 10.000000
[05/14 04:10:49    159s] (I)      Threshold for short IRoute                         : 6
[05/14 04:10:49    159s] (I)      Via cost during post routing                       : 1.000000
[05/14 04:10:49    159s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/14 04:10:49    159s] (I)      Source-to-sink ratio                               : 0.300000
[05/14 04:10:49    159s] (I)      Scenic ratio bound                                 : 3.000000
[05/14 04:10:49    159s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/14 04:10:49    159s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/14 04:10:49    159s] (I)      PG-aware similar topology routing                  : true
[05/14 04:10:49    159s] (I)      Maze routing via cost fix                          : true
[05/14 04:10:49    159s] (I)      Apply PRL on PG terms                              : true
[05/14 04:10:49    159s] (I)      Apply PRL on obs objects                           : true
[05/14 04:10:49    159s] (I)      Handle range-type spacing rules                    : true
[05/14 04:10:49    159s] (I)      PG gap threshold multiplier                        : 10.000000
[05/14 04:10:49    159s] (I)      Parallel spacing query fix                         : true
[05/14 04:10:49    159s] (I)      Force source to root IR                            : true
[05/14 04:10:49    159s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/14 04:10:49    159s] (I)      Do not relax to DPT layer                          : true
[05/14 04:10:49    159s] (I)      No DPT in post routing                             : true
[05/14 04:10:49    159s] (I)      Modeling PG via merging fix                        : true
[05/14 04:10:49    159s] (I)      Shield aware TA                                    : true
[05/14 04:10:49    159s] (I)      Strong shield aware TA                             : true
[05/14 04:10:49    159s] (I)      Overflow calculation fix in LA                     : true
[05/14 04:10:49    159s] (I)      Post routing fix                                   : true
[05/14 04:10:49    159s] (I)      Strong post routing                                : true
[05/14 04:10:49    159s] (I)      Access via pillar from top                         : true
[05/14 04:10:49    159s] (I)      NDR via pillar fix                                 : true
[05/14 04:10:49    159s] (I)      Violation on path threshold                        : 1
[05/14 04:10:49    159s] (I)      Pass through capacity modeling                     : true
[05/14 04:10:49    159s] (I)      Select the non-relaxed segments in post routing stage : true
[05/14 04:10:49    159s] (I)      Select term pin box for io pin                     : true
[05/14 04:10:49    159s] (I)      Penalize NDR sharing                               : true
[05/14 04:10:49    159s] (I)      Enable special modeling                            : false
[05/14 04:10:49    159s] (I)      Keep fixed segments                                : true
[05/14 04:10:49    159s] (I)      Reorder net groups by key                          : true
[05/14 04:10:49    159s] (I)      Increase net scenic ratio                          : true
[05/14 04:10:49    159s] (I)      Method to set GCell size                           : row
[05/14 04:10:49    159s] (I)      Connect multiple ports and must join fix           : true
[05/14 04:10:49    159s] (I)      Avoid high resistance layers                       : true
[05/14 04:10:49    159s] (I)      Model find APA for IO pin fix                      : true
[05/14 04:10:49    159s] (I)      Avoid connecting non-metal layers                  : true
[05/14 04:10:49    159s] (I)      Use track pitch for NDR                            : true
[05/14 04:10:49    159s] (I)      Enable layer relax to lower layer                  : true
[05/14 04:10:49    159s] (I)      Enable layer relax to upper layer                  : true
[05/14 04:10:49    159s] (I)      Top layer relaxation fix                           : true
[05/14 04:10:49    159s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:10:49    159s] (I)      Use row-based GCell size
[05/14 04:10:49    159s] (I)      Use row-based GCell align
[05/14 04:10:49    159s] (I)      layer 0 area = 80000
[05/14 04:10:49    159s] (I)      layer 1 area = 80000
[05/14 04:10:49    159s] (I)      layer 2 area = 80000
[05/14 04:10:49    159s] (I)      layer 3 area = 80000
[05/14 04:10:49    159s] (I)      layer 4 area = 80000
[05/14 04:10:49    159s] (I)      layer 5 area = 80000
[05/14 04:10:49    159s] (I)      layer 6 area = 80000
[05/14 04:10:49    159s] (I)      layer 7 area = 80000
[05/14 04:10:49    159s] (I)      layer 8 area = 80000
[05/14 04:10:49    159s] (I)      layer 9 area = 400000
[05/14 04:10:49    159s] (I)      layer 10 area = 400000
[05/14 04:10:49    159s] (I)      GCell unit size   : 3420
[05/14 04:10:49    159s] (I)      GCell multiplier  : 1
[05/14 04:10:49    159s] (I)      GCell row height  : 3420
[05/14 04:10:49    159s] (I)      Actual row height : 3420
[05/14 04:10:49    159s] (I)      GCell align ref   : 5200 5320
[05/14 04:10:49    159s] [NR-eGR] Track table information for default rule: 
[05/14 04:10:49    159s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:10:49    159s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:10:49    159s] (I)      ==================== Default via =====================
[05/14 04:10:49    159s] (I)      +----+------------------+----------------------------+
[05/14 04:10:49    159s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/14 04:10:49    159s] (I)      +----+------------------+----------------------------+
[05/14 04:10:49    159s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/14 04:10:49    159s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/14 04:10:50    159s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/14 04:10:50    159s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/14 04:10:50    159s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/14 04:10:50    159s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/14 04:10:50    159s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/14 04:10:50    159s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/14 04:10:50    159s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/14 04:10:50    159s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/14 04:10:50    159s] (I)      +----+------------------+----------------------------+
[05/14 04:10:50    159s] [NR-eGR] Read 806 PG shapes
[05/14 04:10:50    159s] [NR-eGR] Read 0 clock shapes
[05/14 04:10:50    159s] [NR-eGR] Read 0 other shapes
[05/14 04:10:50    159s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:10:50    159s] [NR-eGR] #Instance Blockages : 0
[05/14 04:10:50    159s] [NR-eGR] #PG Blockages       : 806
[05/14 04:10:50    159s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:10:50    159s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:10:50    159s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:10:50    159s] [NR-eGR] #Other Blockages    : 0
[05/14 04:10:50    159s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:10:50    159s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/14 04:10:50    159s] [NR-eGR] Read 2166 nets ( ignored 1982 )
[05/14 04:10:50    159s] [NR-eGR] Connected 0 must-join pins/ports
[05/14 04:10:50    159s] (I)      early_global_route_priority property id does not exist.
[05/14 04:10:50    159s] (I)      Read Num Blocks=1306  Num Prerouted Wires=0  Num CS=0
[05/14 04:10:50    159s] (I)      Layer 1 (V) : #blockages 100 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 3 (V) : #blockages 100 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:10:50    159s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:10:50    159s] (I)      Moved 1 terms for better access 
[05/14 04:10:50    159s] (I)      Number of ignored nets                =      0
[05/14 04:10:50    159s] (I)      Number of connected nets              =      0
[05/14 04:10:50    159s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:10:50    159s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:10:50    159s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:10:50    159s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:10:50    159s] [NR-eGR] There are 184 clock nets ( 184 with NDR ).
[05/14 04:10:50    159s] (I)      Ndr track 0 does not exist
[05/14 04:10:50    159s] (I)      Ndr track 0 does not exist
[05/14 04:10:50    159s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:10:50    159s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:10:50    159s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:10:50    159s] (I)      Site width          :   400  (dbu)
[05/14 04:10:50    159s] (I)      Row height          :  3420  (dbu)
[05/14 04:10:50    159s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:10:50    159s] (I)      GCell width         :  3420  (dbu)
[05/14 04:10:50    159s] (I)      GCell height        :  3420  (dbu)
[05/14 04:10:50    159s] (I)      Grid                :   102   103    11
[05/14 04:10:50    159s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:10:50    159s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:10:50    159s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:10:50    159s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:10:50    159s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:10:50    159s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:10:50    159s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:10:50    159s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:10:50    159s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:10:50    159s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:10:50    159s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:10:50    159s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:10:50    159s] (I)      --------------------------------------------------------
[05/14 04:10:50    159s] 
[05/14 04:10:50    159s] [NR-eGR] ============ Routing rule table ============
[05/14 04:10:50    159s] [NR-eGR] Rule id: 0  Nets: 184
[05/14 04:10:50    159s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:10:50    159s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:10:50    159s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:10:50    159s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:10:50    159s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:10:50    159s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 04:10:50    159s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:10:50    159s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:10:50    159s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:10:50    159s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:10:50    159s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:10:50    159s] [NR-eGR] ========================================
[05/14 04:10:50    159s] [NR-eGR] 
[05/14 04:10:50    159s] (I)      =============== Blocked Tracks ===============
[05/14 04:10:50    159s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:50    159s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:10:50    159s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:50    159s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:10:50    159s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:10:50    159s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:10:50    159s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:10:50    159s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:10:50    159s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:10:50    159s] (I)      +-------+---------+----------+---------------+
[05/14 04:10:50    159s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1505.92 MB )
[05/14 04:10:50    159s] (I)      Reset routing kernel
[05/14 04:10:50    159s] (I)      Started Global Routing ( Curr Mem: 1505.92 MB )
[05/14 04:10:50    159s] (I)      totalPins=1024  totalGlobalPin=1023 (99.90%)
[05/14 04:10:50    159s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:10:50    159s] [NR-eGR] Layer group 1: route 184 net(s) in layer range [3, 4]
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    159s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:10:50    159s] (I)      Usage: 11171 = (5229 H, 5942 V) = (5.57% H, 6.61% V) = (8.942e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    159s] (I)      Usage: 11171 = (5229 H, 5942 V) = (5.57% H, 6.61% V) = (8.942e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] (I)      Overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.910241e+04um
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    159s] (I)      Level2 Grid: 21 x 21
[05/14 04:10:50    159s] (I)      Usage: 11171 = (5229 H, 5942 V) = (5.57% H, 6.61% V) = (8.942e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    159s] (I)      Usage: 11175 = (5233 H, 5942 V) = (5.58% H, 6.61% V) = (8.948e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    159s] (I)      Usage: 11175 = (5233 H, 5942 V) = (5.58% H, 6.61% V) = (8.948e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.910925e+04um
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    159s] (I)      Usage: 11175 = (5233 H, 5942 V) = (5.58% H, 6.61% V) = (8.948e+03um H, 1.016e+04um V)
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    159s] (I)      Usage: 11162 = (5231 H, 5931 V) = (5.57% H, 6.60% V) = (8.945e+03um H, 1.014e+04um V)
[05/14 04:10:50    159s] (I)      #Nets         : 184
[05/14 04:10:50    159s] (I)      #Relaxed nets : 1
[05/14 04:10:50    159s] (I)      Wire length   : 10967
[05/14 04:10:50    159s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    159s] (I)      Usage: 11163 = (5231 H, 5932 V) = (5.57% H, 6.60% V) = (8.945e+03um H, 1.014e+04um V)
[05/14 04:10:50    159s] (I)      total 2D Cap : 367148 = (187792 H, 179356 V)
[05/14 04:10:50    159s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[05/14 04:10:50    159s] (I)      
[05/14 04:10:50    159s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.942731e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.942731e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    160s] (I)      Usage: 11361 = (5316 H, 6045 V) = (2.83% H, 3.37% V) = (9.090e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    160s] (I)      Usage: 11358 = (5313 H, 6045 V) = (2.83% H, 3.37% V) = (9.085e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      #Nets         : 1
[05/14 04:10:50    160s] (I)      #Relaxed nets : 1
[05/14 04:10:50    160s] (I)      Wire length   : 0
[05/14 04:10:50    160s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    160s] (I)      Usage: 11358 = (5313 H, 6045 V) = (2.83% H, 3.37% V) = (9.085e+03um H, 1.034e+04um V)
[05/14 04:10:50    160s] (I)      total 2D Cap : 551522 = (281938 H, 269584 V)
[05/14 04:10:50    160s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.976076e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.976076e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    160s] (I)      Usage: 11556 = (5398 H, 6158 V) = (1.91% H, 2.28% V) = (9.231e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    160s] (I)      Usage: 11553 = (5395 H, 6158 V) = (1.91% H, 2.28% V) = (9.225e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      #Nets         : 1
[05/14 04:10:50    160s] (I)      #Relaxed nets : 1
[05/14 04:10:50    160s] (I)      Wire length   : 0
[05/14 04:10:50    160s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    160s] (I)      Usage: 11553 = (5395 H, 6158 V) = (1.91% H, 2.28% V) = (9.225e+03um H, 1.053e+04um V)
[05/14 04:10:50    160s] (I)      total 2D Cap : 681615 = (376084 H, 305531 V)
[05/14 04:10:50    160s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.009421e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.009421e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    160s] (I)      Usage: 11751 = (5480 H, 6271 V) = (1.46% H, 2.05% V) = (9.371e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    160s] (I)      Usage: 11748 = (5477 H, 6271 V) = (1.46% H, 2.05% V) = (9.366e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      #Nets         : 1
[05/14 04:10:50    160s] (I)      #Relaxed nets : 1
[05/14 04:10:50    160s] (I)      Wire length   : 0
[05/14 04:10:50    160s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    160s] (I)      Usage: 11748 = (5477 H, 6271 V) = (1.46% H, 2.05% V) = (9.366e+03um H, 1.072e+04um V)
[05/14 04:10:50    160s] (I)      total 2D Cap : 719253 = (413722 H, 305531 V)
[05/14 04:10:50    160s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.042766e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.042766e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    160s] (I)      Usage: 11946 = (5562 H, 6384 V) = (1.34% H, 2.09% V) = (9.511e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    160s] (I)      Usage: 11943 = (5559 H, 6384 V) = (1.34% H, 2.09% V) = (9.506e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      #Nets         : 1
[05/14 04:10:50    160s] (I)      #Relaxed nets : 1
[05/14 04:10:50    160s] (I)      Wire length   : 0
[05/14 04:10:50    160s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    160s] (I)      Usage: 11943 = (5559 H, 6384 V) = (1.34% H, 2.09% V) = (9.506e+03um H, 1.092e+04um V)
[05/14 04:10:50    160s] (I)      total 2D Cap : 809279 = (413722 H, 395557 V)
[05/14 04:10:50    160s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1a Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1b Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.109456e+04um
[05/14 04:10:50    160s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:10:50    160s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1c Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1d Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1e Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.109456e+04um
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1f Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1g Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] (I)      ============  Phase 1h Route ============
[05/14 04:10:50    160s] (I)      Usage: 12336 = (5726 H, 6610 V) = (1.38% H, 1.67% V) = (9.791e+03um H, 1.130e+04um V)
[05/14 04:10:50    160s] (I)      
[05/14 04:10:50    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:10:50    160s] [NR-eGR]                        OverCon            
[05/14 04:10:50    160s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:10:50    160s] [NR-eGR]        Layer             (1-0)    OverCon
[05/14 04:10:50    160s] [NR-eGR] ----------------------------------------------
[05/14 04:10:50    160s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR] ----------------------------------------------
[05/14 04:10:50    160s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/14 04:10:50    160s] [NR-eGR] 
[05/14 04:10:50    160s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.20 sec, Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] (I)      total 2D Cap : 809283 = (413722 H, 395561 V)
[05/14 04:10:50    160s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:10:50    160s] (I)      ============= Track Assignment ============
[05/14 04:10:50    160s] (I)      Started Track Assignment (1T) ( Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:10:50    160s] (I)      Run Multi-thread track assignment
[05/14 04:10:50    160s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] (I)      Started Export ( Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:10:50    160s] [NR-eGR] ------------------------------------
[05/14 04:10:50    160s] [NR-eGR]  Metal1   (1H)             0   8322 
[05/14 04:10:50    160s] [NR-eGR]  Metal2   (2V)         14896  12266 
[05/14 04:10:50    160s] [NR-eGR]  Metal3   (3H)         24580   1003 
[05/14 04:10:50    160s] [NR-eGR]  Metal4   (4V)         10408     78 
[05/14 04:10:50    160s] [NR-eGR]  Metal5   (5H)           649      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal6   (6V)             0      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:10:50    160s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:10:50    160s] [NR-eGR] ------------------------------------
[05/14 04:10:50    160s] [NR-eGR]           Total        50532  21669 
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] [NR-eGR] Total half perimeter of net bounding box: 41839um
[05/14 04:10:50    160s] [NR-eGR] Total length: 50532um, number of vias: 21669
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] [NR-eGR] Total eGR-routed clock nets wire length: 19255um, number of vias: 2852
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] [NR-eGR] Report for selected net(s) only.
[05/14 04:10:50    160s] [NR-eGR]                  Length (um)  Vias 
[05/14 04:10:50    160s] [NR-eGR] -----------------------------------
[05/14 04:10:50    160s] [NR-eGR]  Metal1   (1H)             0  1023 
[05/14 04:10:50    160s] [NR-eGR]  Metal2   (2V)           844  1164 
[05/14 04:10:50    160s] [NR-eGR]  Metal3   (3H)          9042   665 
[05/14 04:10:50    160s] [NR-eGR]  Metal4   (4V)          9370     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal5   (5H)             0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal6   (6V)             0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal7   (7H)             0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal8   (8V)             0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal9   (9H)             0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal10  (10V)            0     0 
[05/14 04:10:50    160s] [NR-eGR]  Metal11  (11H)            0     0 
[05/14 04:10:50    160s] [NR-eGR] -----------------------------------
[05/14 04:10:50    160s] [NR-eGR]           Total        19255  2852 
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] [NR-eGR] Total half perimeter of net bounding box: 17325um
[05/14 04:10:50    160s] [NR-eGR] Total length: 19255um, number of vias: 2852
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] [NR-eGR] Total routed clock nets wire length: 19255um, number of vias: 2852
[05/14 04:10:50    160s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:10:50    160s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.36 sec, Curr Mem: 1505.92 MB )
[05/14 04:10:50    160s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:10:50    160s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:10:50    160s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:10:50    160s] (I)       Early Global Route kernel                   100.00%  176.52 sec  176.88 sec  0.36 sec  0.22 sec 
[05/14 04:10:50    160s] (I)       +-Import and model                           15.08%  176.53 sec  176.59 sec  0.05 sec  0.05 sec 
[05/14 04:10:50    160s] (I)       | +-Create place DB                           3.59%  176.53 sec  176.54 sec  0.01 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | | +-Import place data                       3.53%  176.53 sec  176.54 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read instances and placement          0.94%  176.53 sec  176.54 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read nets                             2.45%  176.54 sec  176.54 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | +-Create route DB                           9.21%  176.55 sec  176.58 sec  0.03 sec  0.03 sec 
[05/14 04:10:50    160s] (I)       | | +-Import route data (1T)                  8.72%  176.55 sec  176.58 sec  0.03 sec  0.03 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read blockages ( Layer 2-11 )         1.77%  176.55 sec  176.56 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read routing blockages              0.00%  176.55 sec  176.55 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read instance blockages             0.31%  176.55 sec  176.55 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read PG blockages                   0.90%  176.55 sec  176.55 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read clock blockages                0.01%  176.56 sec  176.56 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read other blockages                0.01%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read halo blockages                 0.02%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Read boundary cut boxes             0.00%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read blackboxes                       0.01%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read prerouted                        0.31%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read unlegalized nets                 0.19%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Read nets                             0.06%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Set up via pillars                    0.00%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Initialize 3D grid graph              0.22%  176.56 sec  176.56 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Model blockage capacity               4.63%  176.56 sec  176.58 sec  0.02 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Initialize 3D capacity              3.92%  176.56 sec  176.58 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Move terms for access (1T)            0.15%  176.58 sec  176.58 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Read aux data                             0.00%  176.58 sec  176.58 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Others data preparation                   0.05%  176.58 sec  176.58 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Create route kernel                       1.74%  176.58 sec  176.59 sec  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Global Routing                             54.61%  176.59 sec  176.79 sec  0.20 sec  0.10 sec 
[05/14 04:10:50    160s] (I)       | +-Initialization                            0.07%  176.59 sec  176.59 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 1                              17.80%  176.59 sec  176.65 sec  0.06 sec  0.05 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       1.97%  176.59 sec  176.59 sec  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.89%  176.60 sec  176.60 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.54%  176.60 sec  176.60 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  176.60 sec  176.60 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.90%  176.60 sec  176.60 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Monotonic routing (1T)                0.68%  176.60 sec  176.60 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.37%  176.60 sec  176.61 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Two level Routing                     0.30%  176.60 sec  176.61 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  176.60 sec  176.61 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  176.61 sec  176.61 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                3.82%  176.61 sec  176.62 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Detoured routing (1T)                 3.70%  176.61 sec  176.62 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                0.22%  176.62 sec  176.62 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.12%  176.62 sec  176.62 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.07%  176.62 sec  176.62 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.62 sec  176.62 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                1.11%  176.62 sec  176.63 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          1.04%  176.62 sec  176.63 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.58%  176.63 sec  176.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.50%  176.63 sec  176.63 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Layer assignment (1T)                   6.42%  176.63 sec  176.65 sec  0.02 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 2                              11.27%  176.65 sec  176.69 sec  0.04 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       0.26%  176.65 sec  176.65 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.55%  176.66 sec  176.66 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.42%  176.66 sec  176.66 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.05%  176.66 sec  176.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.01%  176.66 sec  176.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                0.01%  176.66 sec  176.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                4.46%  176.66 sec  176.68 sec  0.02 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.05%  176.66 sec  176.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.01%  176.66 sec  176.66 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.68 sec  176.68 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                3.84%  176.68 sec  176.69 sec  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.12%  176.68 sec  176.68 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.10%  176.69 sec  176.69 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.03%  176.69 sec  176.69 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 3                               2.87%  176.69 sec  176.70 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       0.32%  176.69 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.24%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.16%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.04%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.01%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                0.00%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                0.10%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.04%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.00%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                0.18%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.13%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.07%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.02%  176.70 sec  176.70 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 4                               9.90%  176.70 sec  176.74 sec  0.04 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       0.25%  176.70 sec  176.71 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.32%  176.72 sec  176.72 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.23%  176.72 sec  176.72 sec  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.05%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.01%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                0.01%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                0.17%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.06%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.01%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.72 sec  176.72 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                2.11%  176.72 sec  176.73 sec  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.17%  176.73 sec  176.73 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.11%  176.74 sec  176.74 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.03%  176.74 sec  176.74 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 5                               7.13%  176.74 sec  176.77 sec  0.03 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       0.23%  176.74 sec  176.74 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.22%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.16%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.03%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.00%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                0.00%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                0.93%  176.76 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.04%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.00%  176.76 sec  176.76 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                0.17%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.12%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.06%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.02%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Net group 6                               3.22%  176.77 sec  176.78 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | | +-Generate topology                       0.00%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1a                                0.26%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Pattern routing (1T)                  0.15%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Add via demand to 2D                  0.02%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1b                                0.04%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1c                                0.00%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1d                                0.00%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1e                                0.10%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Route legalization                    0.04%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | | +-Legalize Blockage Violations        0.00%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1f                                0.01%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1g                                0.06%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.02%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Phase 1h                                0.06%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | | +-Post Routing                          0.02%  176.77 sec  176.77 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Layer assignment (1T)                   1.18%  176.77 sec  176.78 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Export 3D cong map                          2.43%  176.79 sec  176.80 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | +-Export 2D cong map                        0.17%  176.79 sec  176.80 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Extract Global 3D Wires                     0.09%  176.80 sec  176.80 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Track Assignment (1T)                      12.40%  176.80 sec  176.84 sec  0.05 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | +-Initialization                            0.02%  176.80 sec  176.80 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Track Assignment Kernel                  12.14%  176.80 sec  176.84 sec  0.04 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | +-Free Memory                               0.00%  176.84 sec  176.84 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Export                                     10.65%  176.84 sec  176.88 sec  0.04 sec  0.02 sec 
[05/14 04:10:50    160s] (I)       | +-Export DB wires                           0.87%  176.84 sec  176.84 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Export all nets                         0.60%  176.84 sec  176.84 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | | +-Set wire vias                           0.12%  176.84 sec  176.84 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       | +-Report wirelength                         6.81%  176.84 sec  176.87 sec  0.02 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | +-Update net boxes                          2.72%  176.87 sec  176.88 sec  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)       | +-Update timing                             0.00%  176.88 sec  176.88 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)       +-Postprocess design                          0.23%  176.88 sec  176.88 sec  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)      ======================= Summary by functions ========================
[05/14 04:10:50    160s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:10:50    160s] (I)      ---------------------------------------------------------------------
[05/14 04:10:50    160s] (I)        0  Early Global Route kernel           100.00%  0.36 sec  0.22 sec 
[05/14 04:10:50    160s] (I)        1  Global Routing                       54.61%  0.20 sec  0.10 sec 
[05/14 04:10:50    160s] (I)        1  Import and model                     15.08%  0.05 sec  0.05 sec 
[05/14 04:10:50    160s] (I)        1  Track Assignment (1T)                12.40%  0.05 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        1  Export                               10.65%  0.04 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        1  Export 3D cong map                    2.43%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        1  Postprocess design                    0.23%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        1  Extract Global 3D Wires               0.09%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Net group 1                          17.80%  0.06 sec  0.05 sec 
[05/14 04:10:50    160s] (I)        2  Track Assignment Kernel              12.14%  0.04 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        2  Net group 2                          11.27%  0.04 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Net group 4                           9.90%  0.04 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Create route DB                       9.21%  0.03 sec  0.03 sec 
[05/14 04:10:50    160s] (I)        2  Net group 5                           7.13%  0.03 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Report wirelength                     6.81%  0.02 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Create place DB                       3.59%  0.01 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        2  Net group 6                           3.22%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Net group 3                           2.87%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Update net boxes                      2.72%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        2  Create route kernel                   1.74%  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Export DB wires                       0.87%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Initialization                        0.09%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Import route data (1T)                8.72%  0.03 sec  0.03 sec 
[05/14 04:10:50    160s] (I)        3  Layer assignment (1T)                 7.60%  0.03 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1g                              7.46%  0.03 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1e                              5.97%  0.02 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1d                              3.85%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        3  Import place data                     3.53%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        3  Generate topology                     3.03%  0.01 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1a                              2.47%  0.01 sec  0.03 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1b                              1.10%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1h                              0.97%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Export all nets                       0.60%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1c                              0.40%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        3  Phase 1f                              0.04%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Model blockage capacity               4.63%  0.02 sec  0.02 sec 
[05/14 04:10:50    160s] (I)        4  Detoured routing (1T)                 3.70%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        4  Read nets                             2.51%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        4  Post Routing                          2.22%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        4  Read blockages ( Layer 2-11 )         1.77%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        4  Pattern routing (1T)                  1.67%  0.01 sec  0.03 sec 
[05/14 04:10:50    160s] (I)        4  Read instances and placement          0.94%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Monotonic routing (1T)                0.68%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Route legalization                    0.36%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Read prerouted                        0.31%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Two level Routing                     0.30%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Initialize 3D grid graph              0.22%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Read unlegalized nets                 0.19%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Move terms for access (1T)            0.15%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Pattern Routing Avoiding Blockages    0.10%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Initialize 3D capacity                3.92%  0.01 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        5  Read PG blockages                     0.90%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Read instance blockages               0.31%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Two Level Routing (Regular)           0.09%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Legalize Blockage Violations          0.08%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.01 sec 
[05/14 04:10:50    160s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:10:50    160s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/14 04:10:50    160s]     Routing using eGR in eGR->NR Step done.
[05/14 04:10:50    160s]     Routing using NR in eGR->NR Step...
[05/14 04:10:50    160s] 
[05/14 04:10:50    160s] CCOPT: Preparing to route 184 clock nets with NanoRoute.
[05/14 04:10:50    160s]   All net are default rule.
[05/14 04:10:50    160s]   Preferred NanoRoute mode settings: Current
[05/14 04:10:50    160s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/14 04:10:50    160s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/14 04:10:50    160s] To increase the message display limit, refer to the product command reference manual.
[05/14 04:10:50    160s]       Clock detailed routing...
[05/14 04:10:50    160s]         NanoRoute...
[05/14 04:10:50    160s] % Begin globalDetailRoute (date=05/14 04:10:50, mem=1256.2M)
[05/14 04:10:50    160s] 
[05/14 04:10:50    160s] globalDetailRoute
[05/14 04:10:50    160s] 
[05/14 04:10:50    160s] #Start globalDetailRoute on Wed May 14 04:10:50 2025
[05/14 04:10:50    160s] #
[05/14 04:10:50    160s] ### Time Record (globalDetailRoute) is installed.
[05/14 04:10:50    160s] ### Time Record (Pre Callback) is installed.
[05/14 04:10:50    160s] ### Time Record (Pre Callback) is uninstalled.
[05/14 04:10:50    160s] ### Time Record (DB Import) is installed.
[05/14 04:10:50    160s] ### Time Record (Timing Data Generation) is installed.
[05/14 04:10:50    160s] ### Time Record (Timing Data Generation) is uninstalled.
[05/14 04:10:50    160s] ### Net info: total nets: 2216
[05/14 04:10:50    160s] ### Net info: dirty nets: 0
[05/14 04:10:50    160s] ### Net info: marked as disconnected nets: 0
[05/14 04:10:50    160s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=184)
[05/14 04:10:50    160s] #num needed restored net=0
[05/14 04:10:50    160s] #need_extraction net=0 (total=2216)
[05/14 04:10:50    160s] ### Net info: fully routed nets: 184
[05/14 04:10:50    160s] ### Net info: trivial (< 2 pins) nets: 47
[05/14 04:10:50    160s] ### Net info: unrouted nets: 1985
[05/14 04:10:50    160s] ### Net info: re-extraction nets: 0
[05/14 04:10:50    160s] ### Net info: selected nets: 184
[05/14 04:10:50    160s] ### Net info: ignored nets: 0
[05/14 04:10:50    160s] ### Net info: skip routing nets: 0
[05/14 04:10:50    160s] ### import design signature (6): route=152272814 fixed_route=49789096 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1905554277 dirty_area=0 del_dirty_area=0 cell=1686511975 placement=373904852 pin_access=1 inst_pattern=1
[05/14 04:10:50    160s] ### Time Record (DB Import) is uninstalled.
[05/14 04:10:50    160s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/14 04:10:50    160s] #Wire/Via statistics before line assignment ...
[05/14 04:10:50    160s] #Total number of nets with non-default rule or having extra spacing = 184
[05/14 04:10:50    160s] #Total wire length = 19255 um.
[05/14 04:10:50    160s] #Total half perimeter of net bounding box = 17495 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal1 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal2 = 844 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal3 = 9042 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal4 = 9370 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal5 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 04:10:50    160s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 04:10:50    160s] #Total number of vias = 2852
[05/14 04:10:50    160s] #Up-Via Summary (total 2852):
[05/14 04:10:50    160s] #           
[05/14 04:10:50    160s] #-----------------------
[05/14 04:10:50    160s] # Metal1           1023
[05/14 04:10:50    160s] # Metal2           1164
[05/14 04:10:50    160s] # Metal3            665
[05/14 04:10:50    160s] #-----------------------
[05/14 04:10:50    160s] #                  2852 
[05/14 04:10:50    160s] #
[05/14 04:10:50    160s] ### Time Record (Data Preparation) is installed.
[05/14 04:10:50    160s] #Start routing data preparation on Wed May 14 04:10:50 2025
[05/14 04:10:50    160s] #
[05/14 04:10:50    160s] #Minimum voltage of a net in the design = 0.000.
[05/14 04:10:50    160s] #Maximum voltage of a net in the design = 1.320.
[05/14 04:10:50    160s] #Voltage range [0.000 - 1.320] has 2207 nets.
[05/14 04:10:50    160s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/14 04:10:50    160s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/14 04:10:50    160s] #Build and mark too close pins for the same net.
[05/14 04:10:50    160s] ### Time Record (Cell Pin Access) is installed.
[05/14 04:10:50    160s] #Initial pin access analysis.
[05/14 04:10:57    166s] #Detail pin access analysis.
[05/14 04:10:57    166s] ### Time Record (Cell Pin Access) is uninstalled.
[05/14 04:10:57    166s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/14 04:10:57    166s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/14 04:10:57    166s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/14 04:10:57    166s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/14 04:10:57    166s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.06 (MB), peak = 1298.63 (MB)
[05/14 04:10:57    166s] #Regenerating Ggrids automatically.
[05/14 04:10:57    166s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/14 04:10:57    166s] #Using automatically generated G-grids.
[05/14 04:10:57    166s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/14 04:10:58    167s] #Done routing data preparation.
[05/14 04:10:58    167s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1275.72 (MB), peak = 1298.63 (MB)
[05/14 04:10:58    167s] ### Time Record (Data Preparation) is uninstalled.
[05/14 04:10:58    167s] #Data initialization: cpu:00:00:07, real:00:00:07, mem:1.2 GB, peak:1.3 GB
[05/14 04:10:58    167s] 
[05/14 04:10:58    167s] Trim Metal Layers:
[05/14 04:10:58    167s] LayerId::1 widthSet size::1
[05/14 04:10:58    167s] LayerId::2 widthSet size::1
[05/14 04:10:58    167s] LayerId::3 widthSet size::1
[05/14 04:10:58    167s] LayerId::4 widthSet size::1
[05/14 04:10:58    167s] LayerId::5 widthSet size::1
[05/14 04:10:58    167s] LayerId::6 widthSet size::1
[05/14 04:10:58    167s] LayerId::7 widthSet size::1
[05/14 04:10:58    167s] LayerId::8 widthSet size::1
[05/14 04:10:58    167s] LayerId::9 widthSet size::1
[05/14 04:10:58    167s] LayerId::10 widthSet size::1
[05/14 04:10:58    167s] LayerId::11 widthSet size::1
[05/14 04:10:58    167s] Updating RC grid for preRoute extraction ...
[05/14 04:10:58    167s] eee: pegSigSF::1.070000
[05/14 04:10:58    167s] Initializing multi-corner resistance tables ...
[05/14 04:10:58    167s] eee: l::1 avDens::0.096051 usedTrk::1045.994152 availTrk::10890.000000 sigTrk::1045.994152
[05/14 04:10:58    167s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::6 avDens::0.021147 usedTrk::19.888889 availTrk::940.500000 sigTrk::19.888889
[05/14 04:10:58    167s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:10:58    167s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:10:58    167s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/14 04:10:58    167s] #Successfully loaded pre-route RC model
[05/14 04:10:58    167s] #Enabled timing driven Line Assignment.
[05/14 04:10:58    167s] ### Time Record (Line Assignment) is installed.
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #Begin Line Assignment ...
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #Begin build data ...
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #Distribution of nets:
[05/14 04:10:58    167s] #       20 ( 0         pin),     27 ( 1         pin),    941 ( 2         pin),
[05/14 04:10:58    167s] #      743 ( 3         pin),    128 ( 4         pin),    191 ( 5         pin),
[05/14 04:10:58    167s] #       34 ( 6         pin),     26 ( 7         pin),     20 ( 8         pin),
[05/14 04:10:58    167s] #       27 ( 9         pin),     38 (10-19      pin),      4 (20-29      pin),
[05/14 04:10:58    167s] #        1 (30-39      pin),      1 (60-69      pin),      9 (80-89      pin),
[05/14 04:10:58    167s] #        6 (90-99      pin),      0 (>=2000     pin).
[05/14 04:10:58    167s] #Total: 2216 nets, 184 (8.3%) fully global routed, 184 clocks,
[05/14 04:10:58    167s] #       184 nets have extra space, 184 nets have layer range,
[05/14 04:10:58    167s] #       184 nets have weight, 184 nets have avoid detour,
[05/14 04:10:58    167s] #       184 nets have priority.
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #Nets in 1 layer range:
[05/14 04:10:58    167s] #   (Metal3, Metal4) :      184 ( 8.3%)
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #184 nets selected.
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[05/14 04:10:58    167s] #
[05/14 04:10:58    167s] #Net length summary:
[05/14 04:10:58    167s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/14 04:10:58    167s] #---------------------------------------------------
[05/14 04:10:58    167s] #Metal1        0       0       0(  0%)    1023( 23%)
[05/14 04:10:58    167s] #Metal2        0     821     821(  4%)    2688( 61%)
[05/14 04:10:58    167s] #Metal3     9063       0    9063( 47%)     665( 15%)
[05/14 04:10:58    167s] #Metal4        0    9369    9369( 49%)       0(  0%)
[05/14 04:10:58    167s] #Metal5        0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal6        0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal7        0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal8        0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal9        0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal10       0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #Metal11       0       0       0(  0%)       0(  0%)
[05/14 04:10:58    167s] #---------------------------------------------------
[05/14 04:10:58    167s] #           9063   10191   19255          4376      
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Net length and overlap summary:
[05/14 04:10:58    168s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/14 04:10:58    168s] #-----------------------------------------------------------------------------------------------
[05/14 04:10:58    168s] #Metal1        0       0       0(  0%)    1023( 35%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal2        0     904     904(  5%)    1281( 44%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal3     9020       0    9020( 47%)     594( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal4        0    9325    9325( 48%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/14 04:10:58    168s] #-----------------------------------------------------------------------------------------------
[05/14 04:10:58    168s] #           9020   10229   19249          2898             0            0              0        
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Line Assignment statistics:
[05/14 04:10:58    168s] #Cpu time = 00:00:00
[05/14 04:10:58    168s] #Elapsed time = 00:00:01
[05/14 04:10:58    168s] #Increased memory = 5.78 (MB)
[05/14 04:10:58    168s] #Total memory = 1287.58 (MB)
[05/14 04:10:58    168s] #Peak memory = 1298.63 (MB)
[05/14 04:10:58    168s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Begin assignment summary ...
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #  Total number of segments             = 2062
[05/14 04:10:58    168s] #  Total number of overlap segments     =    0 (  0.0%)
[05/14 04:10:58    168s] #  Total number of assigned segments    =  989 ( 48.0%)
[05/14 04:10:58    168s] #  Total number of shifted segments     =   14 (  0.7%)
[05/14 04:10:58    168s] #  Average movement of shifted segments =    4.14 tracks
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #  Total number of overlaps             =    0
[05/14 04:10:58    168s] #  Total length of overlaps             =    0 um
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #End assignment summary.
[05/14 04:10:58    168s] ### Time Record (Line Assignment) is uninstalled.
[05/14 04:10:58    168s] #Wire/Via statistics after line assignment ...
[05/14 04:10:58    168s] #Total number of nets with non-default rule or having extra spacing = 184
[05/14 04:10:58    168s] #Total wire length = 19028 um.
[05/14 04:10:58    168s] #Total half perimeter of net bounding box = 17495 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal1 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal2 = 682 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal3 = 9020 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal4 = 9325 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal5 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 04:10:58    168s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 04:10:58    168s] #Total number of vias = 2898
[05/14 04:10:58    168s] #Up-Via Summary (total 2898):
[05/14 04:10:58    168s] #           
[05/14 04:10:58    168s] #-----------------------
[05/14 04:10:58    168s] # Metal1           1023
[05/14 04:10:58    168s] # Metal2           1281
[05/14 04:10:58    168s] # Metal3            594
[05/14 04:10:58    168s] #-----------------------
[05/14 04:10:58    168s] #                  2898 
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Routing data preparation, pin analysis, line assignment statistics:
[05/14 04:10:58    168s] #Cpu time = 00:00:08
[05/14 04:10:58    168s] #Elapsed time = 00:00:08
[05/14 04:10:58    168s] #Increased memory = 30.08 (MB)
[05/14 04:10:58    168s] #Total memory = 1286.33 (MB)
[05/14 04:10:58    168s] #Peak memory = 1298.63 (MB)
[05/14 04:10:58    168s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/14 04:10:58    168s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/14 04:10:58    168s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/14 04:10:58    168s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/14 04:10:58    168s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/14 04:10:58    168s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/14 04:10:58    168s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/14 04:10:58    168s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/14 04:10:58    168s] #       311f
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Skip comparing routing design signature in db-snapshot flow
[05/14 04:10:58    168s] ### Time Record (Detail Routing) is installed.
[05/14 04:10:58    168s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/14 04:10:58    168s] #
[05/14 04:10:58    168s] #Start Detail Routing..
[05/14 04:10:58    168s] #start initial detail routing ...
[05/14 04:10:58    168s] ### Design has 186 dirty nets
[05/14 04:11:04    173s] ### Routing stats: routing = 73.66% drc-check-only = 5.55%
[05/14 04:11:04    173s] #   number of violations = 0
[05/14 04:11:04    173s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1293.31 (MB), peak = 1318.77 (MB)
[05/14 04:11:04    173s] #Complete Detail Routing.
[05/14 04:11:04    173s] #Total number of nets with non-default rule or having extra spacing = 184
[05/14 04:11:04    173s] #Total wire length = 19396 um.
[05/14 04:11:04    173s] #Total half perimeter of net bounding box = 17495 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal1 = 1 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal2 = 436 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal3 = 9276 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal4 = 9683 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal5 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal6 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal7 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal8 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal9 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal10 = 0 um.
[05/14 04:11:04    173s] #Total wire length on LAYER Metal11 = 0 um.
[05/14 04:11:04    173s] #Total number of vias = 2838
[05/14 04:11:04    173s] #Up-Via Summary (total 2838):
[05/14 04:11:04    173s] #           
[05/14 04:11:04    173s] #-----------------------
[05/14 04:11:04    173s] # Metal1           1023
[05/14 04:11:04    173s] # Metal2            973
[05/14 04:11:04    173s] # Metal3            842
[05/14 04:11:04    173s] #-----------------------
[05/14 04:11:04    173s] #                  2838 
[05/14 04:11:04    173s] #
[05/14 04:11:04    173s] #Total number of DRC violations = 0
[05/14 04:11:04    173s] ### Time Record (Detail Routing) is uninstalled.
[05/14 04:11:04    173s] #Cpu time = 00:00:06
[05/14 04:11:04    173s] #Elapsed time = 00:00:06
[05/14 04:11:04    173s] #Increased memory = 7.00 (MB)
[05/14 04:11:04    173s] #Total memory = 1293.33 (MB)
[05/14 04:11:04    173s] #Peak memory = 1318.77 (MB)
[05/14 04:11:04    173s] #Skip updating routing design signature in db-snapshot flow
[05/14 04:11:04    173s] #detailRoute Statistics:
[05/14 04:11:04    173s] #Cpu time = 00:00:06
[05/14 04:11:04    173s] #Elapsed time = 00:00:06
[05/14 04:11:04    173s] #Increased memory = 7.01 (MB)
[05/14 04:11:04    173s] #Total memory = 1293.34 (MB)
[05/14 04:11:04    173s] #Peak memory = 1318.77 (MB)
[05/14 04:11:04    173s] ### Time Record (DB Export) is installed.
[05/14 04:11:04    173s] ### export design design signature (11): route=325135980 fixed_route=49789096 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1610291418 dirty_area=0 del_dirty_area=0 cell=1686511975 placement=373904852 pin_access=1189749032 inst_pattern=1
[05/14 04:11:04    174s] #	no debugging net set
[05/14 04:11:04    174s] ### Time Record (DB Export) is uninstalled.
[05/14 04:11:04    174s] ### Time Record (Post Callback) is installed.
[05/14 04:11:04    174s] ### Time Record (Post Callback) is uninstalled.
[05/14 04:11:04    174s] #
[05/14 04:11:04    174s] #globalDetailRoute statistics:
[05/14 04:11:04    174s] #Cpu time = 00:00:14
[05/14 04:11:04    174s] #Elapsed time = 00:00:14
[05/14 04:11:04    174s] #Increased memory = 41.71 (MB)
[05/14 04:11:04    174s] #Total memory = 1297.93 (MB)
[05/14 04:11:04    174s] #Peak memory = 1318.77 (MB)
[05/14 04:11:04    174s] #Number of warnings = 0
[05/14 04:11:04    174s] #Total number of warnings = 17
[05/14 04:11:04    174s] #Number of fails = 0
[05/14 04:11:04    174s] #Total number of fails = 0
[05/14 04:11:04    174s] #Complete globalDetailRoute on Wed May 14 04:11:04 2025
[05/14 04:11:04    174s] #
[05/14 04:11:04    174s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1189749032 inst_pattern=1
[05/14 04:11:04    174s] ### Time Record (globalDetailRoute) is uninstalled.
[05/14 04:11:04    174s] ### 
[05/14 04:11:04    174s] ###   Scalability Statistics
[05/14 04:11:04    174s] ### 
[05/14 04:11:04    174s] ### --------------------------------+----------------+----------------+----------------+
[05/14 04:11:04    174s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/14 04:11:04    174s] ### --------------------------------+----------------+----------------+----------------+
[05/14 04:11:04    174s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/14 04:11:04    174s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/14 04:11:04    174s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/14 04:11:04    174s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/14 04:11:04    174s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/14 04:11:04    174s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/14 04:11:04    174s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/14 04:11:04    174s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[05/14 04:11:04    174s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[05/14 04:11:04    174s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[05/14 04:11:04    174s] ### --------------------------------+----------------+----------------+----------------+
[05/14 04:11:04    174s] ### 
[05/14 04:11:04    174s] % End globalDetailRoute (date=05/14 04:11:04, total cpu=0:00:13.9, real=0:00:14.0, peak res=1318.8M, current mem=1297.6M)
[05/14 04:11:04    174s]         NanoRoute done. (took cpu=0:00:13.9 real=0:00:14.3)
[05/14 04:11:04    174s]       Clock detailed routing done.
[05/14 04:11:04    174s] Skipping check of guided vs. routed net lengths.
[05/14 04:11:04    174s] Set FIXED routing status on 184 net(s)
[05/14 04:11:04    174s] Set FIXED placed status on 183 instance(s)
[05/14 04:11:04    174s]       Route Remaining Unrouted Nets...
[05/14 04:11:04    174s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/14 04:11:04    174s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1540.8M, EPOCH TIME: 1747210264.822598
[05/14 04:11:04    174s] All LLGs are deleted
[05/14 04:11:04    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1540.8M, EPOCH TIME: 1747210264.822758
[05/14 04:11:04    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1540.8M, EPOCH TIME: 1747210264.823738
[05/14 04:11:04    174s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1540.8M, EPOCH TIME: 1747210264.823966
[05/14 04:11:04    174s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1540.8M
[05/14 04:11:04    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1540.8M
[05/14 04:11:04    174s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      ==================== Layers =====================
[05/14 04:11:04    174s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:04    174s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:11:04    174s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:04    174s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:11:04    174s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:11:04    174s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:04    174s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:11:04    174s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:11:04    174s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:11:04    174s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:11:04    174s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:11:04    174s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:11:04    174s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:11:04    174s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:11:04    174s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:11:04    174s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:11:04    174s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:11:04    174s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:11:04    174s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:11:04    174s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:11:04    174s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:04    174s] (I)      Started Import and model ( Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:04    174s] (I)      == Non-default Options ==
[05/14 04:11:04    174s] (I)      Maximum routing layer                              : 11
[05/14 04:11:04    174s] (I)      Number of threads                                  : 1
[05/14 04:11:04    174s] (I)      Method to set GCell size                           : row
[05/14 04:11:04    174s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:11:04    174s] (I)      Use row-based GCell size
[05/14 04:11:04    174s] (I)      Use row-based GCell align
[05/14 04:11:04    174s] (I)      layer 0 area = 80000
[05/14 04:11:04    174s] (I)      layer 1 area = 80000
[05/14 04:11:04    174s] (I)      layer 2 area = 80000
[05/14 04:11:04    174s] (I)      layer 3 area = 80000
[05/14 04:11:04    174s] (I)      layer 4 area = 80000
[05/14 04:11:04    174s] (I)      layer 5 area = 80000
[05/14 04:11:04    174s] (I)      layer 6 area = 80000
[05/14 04:11:04    174s] (I)      layer 7 area = 80000
[05/14 04:11:04    174s] (I)      layer 8 area = 80000
[05/14 04:11:04    174s] (I)      layer 9 area = 400000
[05/14 04:11:04    174s] (I)      layer 10 area = 400000
[05/14 04:11:04    174s] (I)      GCell unit size   : 3420
[05/14 04:11:04    174s] (I)      GCell multiplier  : 1
[05/14 04:11:04    174s] (I)      GCell row height  : 3420
[05/14 04:11:04    174s] (I)      Actual row height : 3420
[05/14 04:11:04    174s] (I)      GCell align ref   : 5200 5320
[05/14 04:11:04    174s] [NR-eGR] Track table information for default rule: 
[05/14 04:11:04    174s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:11:04    174s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:11:04    174s] (I)      ================== Default via ===================
[05/14 04:11:04    174s] (I)      +----+------------------+------------------------+
[05/14 04:11:04    174s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:11:04    174s] (I)      +----+------------------+------------------------+
[05/14 04:11:04    174s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:11:04    174s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:11:04    174s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:11:04    174s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:11:04    174s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:11:04    174s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:11:04    174s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:11:04    174s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:11:04    174s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:11:04    174s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:11:04    174s] (I)      +----+------------------+------------------------+
[05/14 04:11:04    174s] [NR-eGR] Read 902 PG shapes
[05/14 04:11:04    174s] [NR-eGR] Read 0 clock shapes
[05/14 04:11:04    174s] [NR-eGR] Read 0 other shapes
[05/14 04:11:04    174s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:11:04    174s] [NR-eGR] #Instance Blockages : 0
[05/14 04:11:04    174s] [NR-eGR] #PG Blockages       : 902
[05/14 04:11:04    174s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:11:04    174s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:11:04    174s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:11:04    174s] [NR-eGR] #Other Blockages    : 0
[05/14 04:11:04    174s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:11:04    174s] [NR-eGR] Num Prerouted Nets = 184  Num Prerouted Wires = 3184
[05/14 04:11:04    174s] [NR-eGR] Read 2166 nets ( ignored 184 )
[05/14 04:11:04    174s] (I)      early_global_route_priority property id does not exist.
[05/14 04:11:04    174s] (I)      Read Num Blocks=902  Num Prerouted Wires=3184  Num CS=0
[05/14 04:11:04    174s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 1427
[05/14 04:11:04    174s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1469
[05/14 04:11:04    174s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 288
[05/14 04:11:04    174s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:11:04    174s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:04    174s] (I)      Number of ignored nets                =    184
[05/14 04:11:04    174s] (I)      Number of connected nets              =      0
[05/14 04:11:04    174s] (I)      Number of fixed nets                  =    184.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:11:04    174s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:11:04    174s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:11:04    174s] (I)      Ndr track 0 does not exist
[05/14 04:11:04    174s] (I)      Ndr track 0 does not exist
[05/14 04:11:04    174s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:11:04    174s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:11:04    174s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:11:04    174s] (I)      Site width          :   400  (dbu)
[05/14 04:11:04    174s] (I)      Row height          :  3420  (dbu)
[05/14 04:11:04    174s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:11:04    174s] (I)      GCell width         :  3420  (dbu)
[05/14 04:11:04    174s] (I)      GCell height        :  3420  (dbu)
[05/14 04:11:04    174s] (I)      Grid                :   102   103    11
[05/14 04:11:04    174s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:11:04    174s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:11:04    174s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:11:04    174s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:11:04    174s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:11:04    174s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:11:04    174s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:11:04    174s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:11:04    174s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:11:04    174s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:11:04    174s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:11:04    174s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:11:04    174s] (I)      --------------------------------------------------------
[05/14 04:11:04    174s] 
[05/14 04:11:04    174s] [NR-eGR] ============ Routing rule table ============
[05/14 04:11:04    174s] [NR-eGR] Rule id: 0  Nets: 0
[05/14 04:11:04    174s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:11:04    174s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:11:04    174s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:11:04    174s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:11:04    174s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:11:04    174s] [NR-eGR] Rule id: 1  Nets: 1982
[05/14 04:11:04    174s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:11:04    174s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:11:04    174s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:11:04    174s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:11:04    174s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:11:04    174s] [NR-eGR] ========================================
[05/14 04:11:04    174s] [NR-eGR] 
[05/14 04:11:04    174s] (I)      =============== Blocked Tracks ===============
[05/14 04:11:04    174s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:04    174s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:11:04    174s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:04    174s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:11:04    174s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:11:04    174s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:11:04    174s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:11:04    174s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:11:04    174s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:11:04    174s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:04    174s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      Reset routing kernel
[05/14 04:11:04    174s] (I)      Started Global Routing ( Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      totalPins=7315  totalGlobalPin=7265 (99.32%)
[05/14 04:11:04    174s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:11:04    174s] [NR-eGR] Layer group 1: route 1982 net(s) in layer range [2, 11]
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1a Route ============
[05/14 04:11:04    174s] (I)      Usage: 17374 = (9225 H, 8149 V) = (2.23% H, 2.06% V) = (1.577e+04um H, 1.393e+04um V)
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1b Route ============
[05/14 04:11:04    174s] (I)      Usage: 17374 = (9225 H, 8149 V) = (2.23% H, 2.06% V) = (1.577e+04um H, 1.393e+04um V)
[05/14 04:11:04    174s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.970954e+04um
[05/14 04:11:04    174s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:11:04    174s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1c Route ============
[05/14 04:11:04    174s] (I)      Usage: 17374 = (9225 H, 8149 V) = (2.23% H, 2.06% V) = (1.577e+04um H, 1.393e+04um V)
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1d Route ============
[05/14 04:11:04    174s] (I)      Usage: 17374 = (9225 H, 8149 V) = (2.23% H, 2.06% V) = (1.577e+04um H, 1.393e+04um V)
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1e Route ============
[05/14 04:11:04    174s] (I)      Usage: 17374 = (9225 H, 8149 V) = (2.23% H, 2.06% V) = (1.577e+04um H, 1.393e+04um V)
[05/14 04:11:04    174s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.970954e+04um
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] (I)      ============  Phase 1l Route ============
[05/14 04:11:04    174s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:11:04    174s] (I)      Layer  2:      89136     10521         0           0       88954    ( 0.00%) 
[05/14 04:11:04    174s] (I)      Layer  3:      93059     21196        13         909       92718    ( 0.97%) 
[05/14 04:11:04    174s] (I)      Layer  4:      89136     15616        20           0       88954    ( 0.00%) 
[05/14 04:11:04    174s] (I)      Layer  5:      93059      2451         0         909       92718    ( 0.97%) 
[05/14 04:11:04    174s] (I)      Layer  6:      88554       471         0           0       88954    ( 0.00%) 
[05/14 04:11:04    174s] (I)      Layer  7:      93223        11         0         909       92718    ( 0.97%) 
[05/14 04:11:04    174s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:11:04    174s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:11:04    174s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:11:04    174s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:11:04    174s] (I)      Total:        801609     50266        33        3999      799356    ( 0.50%) 
[05/14 04:11:04    174s] (I)      
[05/14 04:11:04    174s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:11:04    174s] [NR-eGR]                        OverCon            
[05/14 04:11:04    174s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:11:04    174s] [NR-eGR]        Layer             (1-2)    OverCon
[05/14 04:11:04    174s] [NR-eGR] ----------------------------------------------
[05/14 04:11:04    174s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal3 ( 3)        11( 0.11%)   ( 0.11%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal4 ( 4)        17( 0.16%)   ( 0.16%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:04    174s] [NR-eGR] ----------------------------------------------
[05/14 04:11:04    174s] [NR-eGR]        Total        28( 0.03%)   ( 0.03%) 
[05/14 04:11:04    174s] [NR-eGR] 
[05/14 04:11:04    174s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:11:04    174s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:11:04    174s] (I)      ============= Track Assignment ============
[05/14 04:11:04    174s] (I)      Started Track Assignment (1T) ( Curr Mem: 1540.79 MB )
[05/14 04:11:04    174s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:11:04    174s] (I)      Run Multi-thread track assignment
[05/14 04:11:05    174s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 1540.79 MB )
[05/14 04:11:05    174s] (I)      Started Export ( Curr Mem: 1540.79 MB )
[05/14 04:11:05    174s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:11:05    174s] [NR-eGR] ------------------------------------
[05/14 04:11:05    174s] [NR-eGR]  Metal1   (1H)             0   8322 
[05/14 04:11:05    174s] [NR-eGR]  Metal2   (2V)         13145  11838 
[05/14 04:11:05    174s] [NR-eGR]  Metal3   (3H)         21390   2255 
[05/14 04:11:05    174s] [NR-eGR]  Metal4   (4V)         11282   1225 
[05/14 04:11:05    174s] [NR-eGR]  Metal5   (5H)          4111    310 
[05/14 04:11:05    174s] [NR-eGR]  Metal6   (6V)           816      2 
[05/14 04:11:05    174s] [NR-eGR]  Metal7   (7H)            20      0 
[05/14 04:11:05    174s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:11:05    174s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:11:05    174s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:11:05    174s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:11:05    174s] [NR-eGR] ------------------------------------
[05/14 04:11:05    174s] [NR-eGR]           Total        50764  23952 
[05/14 04:11:05    174s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:05    174s] [NR-eGR] Total half perimeter of net bounding box: 41839um
[05/14 04:11:05    174s] [NR-eGR] Total length: 50764um, number of vias: 23952
[05/14 04:11:05    174s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:05    174s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 04:11:05    174s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:05    174s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1540.79 MB )
[05/14 04:11:05    174s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.29 sec, Curr Mem: 1540.79 MB )
[05/14 04:11:05    174s] (I)      ====================================== Runtime Summary ======================================
[05/14 04:11:05    174s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 04:11:05    174s] (I)      ---------------------------------------------------------------------------------------------
[05/14 04:11:05    174s] (I)       Early Global Route kernel               100.00%  191.38 sec  191.67 sec  0.29 sec  0.21 sec 
[05/14 04:11:05    174s] (I)       +-Import and model                       26.36%  191.39 sec  191.47 sec  0.08 sec  0.05 sec 
[05/14 04:11:05    174s] (I)       | +-Create place DB                       5.59%  191.39 sec  191.40 sec  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | | +-Import place data                   5.52%  191.39 sec  191.40 sec  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read instances and placement      2.08%  191.39 sec  191.39 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read nets                         3.27%  191.39 sec  191.40 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | +-Create route DB                      17.62%  191.40 sec  191.46 sec  0.05 sec  0.03 sec 
[05/14 04:11:05    174s] (I)       | | +-Import route data (1T)             17.45%  191.40 sec  191.46 sec  0.05 sec  0.03 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.95%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read routing blockages          0.00%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read instance blockages         0.35%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read PG blockages               0.09%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read clock blockages            0.01%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read other blockages            0.01%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read halo blockages             0.02%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Read boundary cut boxes         0.00%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read blackboxes                   0.01%  191.41 sec  191.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read prerouted                    1.57%  191.41 sec  191.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read unlegalized nets             0.21%  191.42 sec  191.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Read nets                         0.48%  191.42 sec  191.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Set up via pillars                0.01%  191.42 sec  191.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Initialize 3D grid graph          0.05%  191.42 sec  191.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | | +-Model blockage capacity          12.40%  191.42 sec  191.46 sec  0.04 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Initialize 3D capacity         12.04%  191.42 sec  191.45 sec  0.04 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | +-Read aux data                         0.00%  191.46 sec  191.46 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Others data preparation               0.10%  191.46 sec  191.46 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Create route kernel                   2.51%  191.46 sec  191.46 sec  0.01 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Global Routing                         22.46%  191.47 sec  191.53 sec  0.07 sec  0.05 sec 
[05/14 04:11:05    174s] (I)       | +-Initialization                        0.33%  191.47 sec  191.47 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Net group 1                          19.20%  191.47 sec  191.52 sec  0.06 sec  0.05 sec 
[05/14 04:11:05    174s] (I)       | | +-Generate topology                   1.34%  191.47 sec  191.47 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1a                            4.42%  191.48 sec  191.49 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | | | +-Pattern routing (1T)              3.63%  191.48 sec  191.49 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | | | +-Add via demand to 2D              0.32%  191.49 sec  191.49 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1b                            0.05%  191.49 sec  191.49 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1c                            0.01%  191.49 sec  191.49 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1d                            0.01%  191.49 sec  191.49 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1e                            0.42%  191.49 sec  191.49 sec  0.00 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | | | +-Route legalization                0.31%  191.49 sec  191.49 sec  0.00 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | | | | +-Legalize Blockage Violations    0.24%  191.49 sec  191.49 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | | +-Phase 1l                           10.99%  191.49 sec  191.52 sec  0.03 sec  0.03 sec 
[05/14 04:11:05    174s] (I)       | | | +-Layer assignment (1T)            10.10%  191.49 sec  191.52 sec  0.03 sec  0.03 sec 
[05/14 04:11:05    174s] (I)       | +-Clean cong LA                         0.00%  191.52 sec  191.52 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Export 3D cong map                      1.80%  191.53 sec  191.54 sec  0.01 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Export 2D cong map                    0.17%  191.54 sec  191.54 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Extract Global 3D Wires                 0.29%  191.54 sec  191.54 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Track Assignment (1T)                  28.10%  191.54 sec  191.62 sec  0.08 sec  0.05 sec 
[05/14 04:11:05    174s] (I)       | +-Initialization                        0.06%  191.54 sec  191.54 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Track Assignment Kernel              27.67%  191.54 sec  191.62 sec  0.08 sec  0.04 sec 
[05/14 04:11:05    174s] (I)       | +-Free Memory                           0.00%  191.62 sec  191.62 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Export                                 15.98%  191.62 sec  191.67 sec  0.05 sec  0.04 sec 
[05/14 04:11:05    174s] (I)       | +-Export DB wires                       7.32%  191.62 sec  191.64 sec  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | | +-Export all nets                     5.65%  191.62 sec  191.64 sec  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)       | | +-Set wire vias                       1.17%  191.64 sec  191.64 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       | +-Report wirelength                     4.24%  191.64 sec  191.66 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | +-Update net boxes                      4.11%  191.66 sec  191.67 sec  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)       | +-Update timing                         0.00%  191.67 sec  191.67 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)       +-Postprocess design                      0.32%  191.67 sec  191.67 sec  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)      ===================== Summary by functions =====================
[05/14 04:11:05    174s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 04:11:05    174s] (I)      ----------------------------------------------------------------
[05/14 04:11:05    174s] (I)        0  Early Global Route kernel      100.00%  0.29 sec  0.21 sec 
[05/14 04:11:05    174s] (I)        1  Track Assignment (1T)           28.10%  0.08 sec  0.05 sec 
[05/14 04:11:05    174s] (I)        1  Import and model                26.36%  0.08 sec  0.05 sec 
[05/14 04:11:05    174s] (I)        1  Global Routing                  22.46%  0.07 sec  0.05 sec 
[05/14 04:11:05    174s] (I)        1  Export                          15.98%  0.05 sec  0.04 sec 
[05/14 04:11:05    174s] (I)        1  Export 3D cong map               1.80%  0.01 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        1  Postprocess design               0.32%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        1  Extract Global 3D Wires          0.29%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Track Assignment Kernel         27.67%  0.08 sec  0.04 sec 
[05/14 04:11:05    174s] (I)        2  Net group 1                     19.20%  0.06 sec  0.05 sec 
[05/14 04:11:05    174s] (I)        2  Create route DB                 17.62%  0.05 sec  0.03 sec 
[05/14 04:11:05    174s] (I)        2  Export DB wires                  7.32%  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        2  Create place DB                  5.59%  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        2  Report wirelength                4.24%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        2  Update net boxes                 4.11%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        2  Create route kernel              2.51%  0.01 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Initialization                   0.39%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        3  Import route data (1T)          17.45%  0.05 sec  0.03 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1l                        10.99%  0.03 sec  0.03 sec 
[05/14 04:11:05    174s] (I)        3  Export all nets                  5.65%  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        3  Import place data                5.52%  0.02 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1a                         4.42%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        3  Generate topology                1.34%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        3  Set wire vias                    1.17%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1e                         0.42%  0.00 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Model blockage capacity         12.40%  0.04 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        4  Layer assignment (1T)           10.10%  0.03 sec  0.03 sec 
[05/14 04:11:05    174s] (I)        4  Read nets                        3.75%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        4  Pattern routing (1T)             3.63%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        4  Read instances and placement     2.08%  0.01 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        4  Read prerouted                   1.57%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Read blockages ( Layer 2-11 )    0.95%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Add via demand to 2D             0.32%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Route legalization               0.31%  0.00 sec  0.01 sec 
[05/14 04:11:05    174s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Initialize 3D capacity          12.04%  0.04 sec  0.02 sec 
[05/14 04:11:05    174s] (I)        5  Read instance blockages          0.35%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Legalize Blockage Violations     0.24%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 04:11:05    174s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:11:05    174s]     Routing using NR in eGR->NR Step done.
[05/14 04:11:05    174s] Net route status summary:
[05/14 04:11:05    174s]   Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=184, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:11:05    174s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:11:05    174s] 
[05/14 04:11:05    174s] CCOPT: Done with clock implementation routing.
[05/14 04:11:05    174s] 
[05/14 04:11:05    174s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.6 real=0:00:15.3)
[05/14 04:11:05    174s]   Clock implementation routing done.
[05/14 04:11:05    174s]   Leaving CCOpt scope - extractRC...
[05/14 04:11:05    174s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/14 04:11:05    174s] Extraction called for design 'mcs4' of instances=2158 and nets=2216 using extraction engine 'preRoute' .
[05/14 04:11:05    174s] PreRoute RC Extraction called for design mcs4.
[05/14 04:11:05    174s] RC Extraction called in multi-corner(2) mode.
[05/14 04:11:05    174s] RCMode: PreRoute
[05/14 04:11:05    174s]       RC Corner Indexes            0       1   
[05/14 04:11:05    174s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:11:05    174s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:05    174s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:05    174s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:05    174s] Shrink Factor                : 1.00000
[05/14 04:11:05    174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:11:05    174s] Using Quantus QRC technology file ...
[05/14 04:11:05    174s] 
[05/14 04:11:05    174s] Trim Metal Layers:
[05/14 04:11:05    174s] LayerId::1 widthSet size::1
[05/14 04:11:05    174s] LayerId::2 widthSet size::1
[05/14 04:11:05    174s] LayerId::3 widthSet size::1
[05/14 04:11:05    174s] LayerId::4 widthSet size::1
[05/14 04:11:05    174s] LayerId::5 widthSet size::1
[05/14 04:11:05    174s] LayerId::6 widthSet size::1
[05/14 04:11:05    174s] LayerId::7 widthSet size::1
[05/14 04:11:05    174s] LayerId::8 widthSet size::1
[05/14 04:11:05    174s] LayerId::9 widthSet size::1
[05/14 04:11:05    174s] LayerId::10 widthSet size::1
[05/14 04:11:05    174s] LayerId::11 widthSet size::1
[05/14 04:11:05    174s] Updating RC grid for preRoute extraction ...
[05/14 04:11:05    174s] eee: pegSigSF::1.070000
[05/14 04:11:05    174s] Initializing multi-corner resistance tables ...
[05/14 04:11:05    174s] eee: l::1 avDens::0.096053 usedTrk::1046.016960 availTrk::10890.000000 sigTrk::1046.016960
[05/14 04:11:05    174s] eee: l::2 avDens::0.119162 usedTrk::774.315935 availTrk::6498.000000 sigTrk::774.315935
[05/14 04:11:05    174s] eee: l::3 avDens::0.162158 usedTrk::1284.291963 availTrk::7920.000000 sigTrk::1284.291963
[05/14 04:11:05    174s] eee: l::4 avDens::0.100605 usedTrk::713.944122 availTrk::7096.500000 sigTrk::713.944122
[05/14 04:11:05    174s] eee: l::5 avDens::0.050923 usedTrk::242.901317 availTrk::4770.000000 sigTrk::242.901317
[05/14 04:11:05    174s] eee: l::6 avDens::0.017263 usedTrk::67.894152 availTrk::3933.000000 sigTrk::67.894152
[05/14 04:11:05    174s] eee: l::7 avDens::0.004332 usedTrk::1.169591 availTrk::270.000000 sigTrk::1.169591
[05/14 04:11:05    174s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:05    174s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:05    174s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:05    174s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:05    174s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:05    174s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248048 ; uaWl: 1.000000 ; uaWlH: 0.208660 ; aWlH: 0.000000 ; Pmax: 0.816100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:11:05    174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1540.785M)
[05/14 04:11:05    174s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/14 04:11:05    174s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:11:05    174s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:11:05    174s] End AAE Lib Interpolated Model. (MEM=1540.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:05    174s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:11:05    174s]   Clock DAG stats after routing clock trees:
[05/14 04:11:05    174s]     cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:05    174s]     misc counts      : r=1, pp=0
[05/14 04:11:05    174s]     cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
[05/14 04:11:05    174s]     cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
[05/14 04:11:05    174s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:05    174s]     wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:05    174s]     wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:05    174s]     hp wire lengths  : top=0.000um, trunk=16557.820um, leaf=677.380um, total=17235.200um
[05/14 04:11:05    174s]   Clock DAG net violations after routing clock trees:
[05/14 04:11:05    174s]     Remaining Transition : {count=15, worst=[0.007ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.026ns
[05/14 04:11:05    174s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/14 04:11:05    174s]     Trunk : target=0.100ns count=177 avg=0.082ns sd=0.011ns min=0.004ns max=0.107ns {2 <= 0.060ns, 104 <= 0.080ns, 26 <= 0.090ns, 17 <= 0.095ns, 16 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:11:05    174s]     Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.006ns min=0.088ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/14 04:11:05    174s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/14 04:11:05    174s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
[05/14 04:11:05    174s]   Clock DAG hash after routing clock trees: 3839410835610485619 17783137194686696202
[05/14 04:11:05    174s]   Clock DAG hash after routing clock trees: 3839410835610485619 17783137194686696202
[05/14 04:11:05    174s]   Primary reporting skew groups after routing clock trees:
[05/14 04:11:05    174s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
[05/14 04:11:05    174s]         min path sink: ram_0_rfsh_addr_reg[4]/CK
[05/14 04:11:05    174s]         max path sink: ram_0_ram3_ram_array_reg[5][3]/CK
[05/14 04:11:05    174s]   Skew group summary after routing clock trees:
[05/14 04:11:05    174s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
[05/14 04:11:05    174s]     skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
[05/14 04:11:05    174s]   CCOpt::Phase::Routing done. (took cpu=0:00:14.9 real=0:00:15.7)
[05/14 04:11:05    174s]   CCOpt::Phase::PostConditioning...
[05/14 04:11:05    174s]   Leaving CCOpt scope - Initializing placement interface...
[05/14 04:11:05    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:1588.6M, EPOCH TIME: 1747210265.508124
[05/14 04:11:05    174s] z: 2, totalTracks: 1
[05/14 04:11:05    174s] z: 4, totalTracks: 1
[05/14 04:11:05    174s] z: 6, totalTracks: 1
[05/14 04:11:05    174s] z: 8, totalTracks: 1
[05/14 04:11:05    174s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:05    174s] All LLGs are deleted
[05/14 04:11:05    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1588.6M, EPOCH TIME: 1747210265.540262
[05/14 04:11:05    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1588.6M, EPOCH TIME: 1747210265.541015
[05/14 04:11:05    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1588.6M, EPOCH TIME: 1747210265.541907
[05/14 04:11:05    174s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1588.6M, EPOCH TIME: 1747210265.543991
[05/14 04:11:05    174s] Core basic site is CoreSite
[05/14 04:11:05    174s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1588.6M, EPOCH TIME: 1747210265.636495
[05/14 04:11:05    174s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:1588.6M, EPOCH TIME: 1747210265.656301
[05/14 04:11:05    174s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:11:05    174s] SiteArray: use 405,504 bytes
[05/14 04:11:05    174s] SiteArray: current memory after site array memory allocation 1588.6M
[05/14 04:11:05    174s] SiteArray: FP blocked sites are writable
[05/14 04:11:05    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:11:05    174s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1588.6M, EPOCH TIME: 1747210265.661480
[05/14 04:11:05    174s] Process 49060 wires and vias for routing blockage and capacity analysis
[05/14 04:11:05    174s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.035, MEM:1588.6M, EPOCH TIME: 1747210265.696618
[05/14 04:11:05    174s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.158, MEM:1588.6M, EPOCH TIME: 1747210265.701566
[05/14 04:11:05    174s] 
[05/14 04:11:05    174s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:05    174s] OPERPROF:     Starting CMU at level 3, MEM:1588.6M, EPOCH TIME: 1747210265.706513
[05/14 04:11:05    174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1588.6M, EPOCH TIME: 1747210265.709106
[05/14 04:11:05    174s] 
[05/14 04:11:05    174s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:11:05    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.170, MEM:1588.6M, EPOCH TIME: 1747210265.711866
[05/14 04:11:05    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1588.6M, EPOCH TIME: 1747210265.712027
[05/14 04:11:05    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1588.6M, EPOCH TIME: 1747210265.712122
[05/14 04:11:05    174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1588.6MB).
[05/14 04:11:05    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.208, MEM:1588.6M, EPOCH TIME: 1747210265.715788
[05/14 04:11:05    174s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:11:05    174s]   Removing CTS place status from clock tree and sinks.
[05/14 04:11:05    174s]   Removed CTS place status from 183 clock cells (out of 185 ) and 0 clock sinks (out of 0 ).
[05/14 04:11:05    174s]   Legalizer reserving space for clock trees
[05/14 04:11:05    174s]   PostConditioning...
[05/14 04:11:05    174s]     PostConditioning active optimizations:
[05/14 04:11:05    174s]      - DRV fixing with initial upsizing, sizing and buffering
[05/14 04:11:05    174s]      - Skew fixing with sizing
[05/14 04:11:05    174s]     
[05/14 04:11:05    174s]     Currently running CTS, using active skew data
[05/14 04:11:05    174s]     Reset bufferability constraints...
[05/14 04:11:05    174s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/14 04:11:05    174s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:11:05    174s]     PostConditioning Upsizing To Fix DRVs...
[05/14 04:11:05    174s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3839410835610485619 17783137194686696202
[05/14 04:11:05    174s]       Fixing clock tree DRVs with upsizing: ...End AAE Lib Interpolated Model. (MEM=1579.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:05    174s] 20% ...40% ...60% ...80% ...100% 
[05/14 04:11:06    175s]       CCOpt-PostConditioning: considered: 184, tested: 184, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 15
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/14 04:11:06    175s]       ============================================
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Cell changes by Net Type:
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/14 04:11:06    175s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       top                0                    0                    0            0                    0                    0
[05/14 04:11:06    175s]       trunk             12 [80.0%]           12 (100.0%)           0            0                   12 (100.0%)           0 (0.0%)
[05/14 04:11:06    175s]       leaf               3 [20.0%]            3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
[05/14 04:11:06    175s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Total             15 [100.0%]          15 (100.0%)           0            0                   15 (100.0%)           0 (0.0%)
[05/14 04:11:06    175s]       ----------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Upsized: 15, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 9.234um^2 (2.415%)
[05/14 04:11:06    175s]       Max. move: 2.342um (CTS_ccl_a_buf_00003 and 13 others), Min. move: 0.000um, Avg. move: 0.297um
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/14 04:11:06    175s]         cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:06    175s]         misc counts      : r=1, pp=0
[05/14 04:11:06    175s]         cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:06    175s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:06    175s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:06    175s]         wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:06    175s]         wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:06    175s]         hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:06    175s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[05/14 04:11:06    175s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/14 04:11:06    175s]         Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:06    175s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:06    175s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/14 04:11:06    175s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]             min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:06    175s]             max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:06    175s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]       Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:11:06    175s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/14 04:11:06    175s]     Recomputing CTS skew targets...
[05/14 04:11:06    175s]     Resolving skew group constraints...
[05/14 04:11:06    175s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/14 04:11:06    175s]     Resolving skew group constraints done.
[05/14 04:11:06    175s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:11:06    175s]     PostConditioning Fixing DRVs...
[05/14 04:11:06    175s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:11:06    175s]       CCOpt-PostConditioning: considered: 184, tested: 184, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       PRO Statistics: Fix DRVs (cell sizing):
[05/14 04:11:06    175s]       =======================================
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Cell changes by Net Type:
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       top                0            0           0            0                    0                0
[05/14 04:11:06    175s]       trunk              0            0           0            0                    0                0
[05/14 04:11:06    175s]       leaf               0            0           0            0                    0                0
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Total              0            0           0            0                    0                0
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/14 04:11:06    175s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/14 04:11:06    175s]         cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:06    175s]         misc counts      : r=1, pp=0
[05/14 04:11:06    175s]         cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:06    175s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:06    175s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:06    175s]         wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:06    175s]         wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:06    175s]         hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:06    175s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[05/14 04:11:06    175s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/14 04:11:06    175s]         Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:06    175s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:06    175s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/14 04:11:06    175s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]             min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:06    175s]             max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:06    175s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
[05/14 04:11:06    175s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:11:06    175s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:11:06    175s]     Buffering to fix DRVs...
[05/14 04:11:06    175s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/14 04:11:06    175s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/14 04:11:06    175s]     Inserted 0 buffers and inverters.
[05/14 04:11:06    175s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/14 04:11:06    175s]     CCOpt-PostConditioning: nets considered: 184, nets tested: 184, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/14 04:11:06    175s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/14 04:11:06    175s]       cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:06    175s]       misc counts      : r=1, pp=0
[05/14 04:11:06    175s]       cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:06    175s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:06    175s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:06    175s]       wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:06    175s]       wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:06    175s]       hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:06    175s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/14 04:11:06    175s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/14 04:11:06    175s]       Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:06    175s]       Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:06    175s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/14 04:11:06    175s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:06    175s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/14 04:11:06    175s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]           min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:06    175s]           max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:06    175s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/14 04:11:06    175s]       skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]       skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     Slew Diagnostics: After DRV fixing
[05/14 04:11:06    175s]     ==================================
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     Global Causes:
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     -----
[05/14 04:11:06    175s]     Cause
[05/14 04:11:06    175s]     -----
[05/14 04:11:06    175s]       (empty table)
[05/14 04:11:06    175s]     -----
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     Top 5 overslews:
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     ---------------------------------
[05/14 04:11:06    175s]     Overslew    Causes    Driving Pin
[05/14 04:11:06    175s]     ---------------------------------
[05/14 04:11:06    175s]       (empty table)
[05/14 04:11:06    175s]     ---------------------------------
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]     Cause    Occurences
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]       (empty table)
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]     Cause    Occurences
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]       (empty table)
[05/14 04:11:06    175s]     -------------------
[05/14 04:11:06    175s]     
[05/14 04:11:06    175s]     PostConditioning Fixing Skew by cell sizing...
[05/14 04:11:06    175s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Path optimization required 0 stage delay updates 
[05/14 04:11:06    175s]       Resized 0 clock insts to decrease delay.
[05/14 04:11:06    175s]       Fixing short paths with downsize only
[05/14 04:11:06    175s]       Path optimization required 0 stage delay updates 
[05/14 04:11:06    175s]       Resized 0 clock insts to increase delay.
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       PRO Statistics: Fix Skew (cell sizing):
[05/14 04:11:06    175s]       =======================================
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Cell changes by Net Type:
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       top                0            0           0            0                    0                0
[05/14 04:11:06    175s]       trunk              0            0           0            0                    0                0
[05/14 04:11:06    175s]       leaf               0            0           0            0                    0                0
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       Total              0            0           0            0                    0                0
[05/14 04:11:06    175s]       -------------------------------------------------------------------------------------------------
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/14 04:11:06    175s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/14 04:11:06    175s]       
[05/14 04:11:06    175s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/14 04:11:06    175s]         cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:06    175s]         misc counts      : r=1, pp=0
[05/14 04:11:06    175s]         cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:06    175s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:06    175s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:06    175s]         wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:06    175s]         wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:06    175s]         hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:06    175s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[05/14 04:11:06    175s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/14 04:11:06    175s]         Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:06    175s]         Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:06    175s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/14 04:11:06    175s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1868915226680849594 10637453061675051939
[05/14 04:11:06    175s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]             min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:06    175s]             max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:06    175s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]         skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:06    175s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/14 04:11:06    175s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/14 04:11:06    175s]     Reconnecting optimized routes...
[05/14 04:11:06    175s]     Reset timing graph...
[05/14 04:11:06    175s] Ignoring AAE DB Resetting ...
[05/14 04:11:06    175s]     Reset timing graph done.
[05/14 04:11:06    175s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:11:06    175s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/14 04:11:06    175s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1582.1M, EPOCH TIME: 1747210266.809031
[05/14 04:11:06    175s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:1541.1M, EPOCH TIME: 1747210266.824403
[05/14 04:11:06    175s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:11:06    175s]     Leaving CCOpt scope - ClockRefiner...
[05/14 04:11:06    175s]     Assigned high priority to 0 instances.
[05/14 04:11:06    175s]     Soft fixed 183 clock instances.
[05/14 04:11:06    175s]     Performing Single Pass Refine Place.
[05/14 04:11:06    175s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/14 04:11:06    175s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1541.1M, EPOCH TIME: 1747210266.850713
[05/14 04:11:06    175s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1541.1M, EPOCH TIME: 1747210266.850911
[05/14 04:11:06    175s] z: 2, totalTracks: 1
[05/14 04:11:06    175s] z: 4, totalTracks: 1
[05/14 04:11:06    175s] z: 6, totalTracks: 1
[05/14 04:11:06    175s] z: 8, totalTracks: 1
[05/14 04:11:06    175s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:06    175s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1541.1M, EPOCH TIME: 1747210266.859269
[05/14 04:11:06    175s] Info: 183 insts are soft-fixed.
[05/14 04:11:06    175s] 
[05/14 04:11:06    175s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:06    175s] OPERPROF:       Starting CMU at level 4, MEM:1541.1M, EPOCH TIME: 1747210266.909249
[05/14 04:11:06    175s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1541.1M, EPOCH TIME: 1747210266.910957
[05/14 04:11:06    175s] 
[05/14 04:11:06    175s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:11:06    175s] Info: 183 insts are soft-fixed.
[05/14 04:11:06    175s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1541.1M, EPOCH TIME: 1747210266.911900
[05/14 04:11:06    175s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1541.1M, EPOCH TIME: 1747210266.912002
[05/14 04:11:06    175s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1541.1M, EPOCH TIME: 1747210266.912083
[05/14 04:11:06    175s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1541.1MB).
[05/14 04:11:06    175s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1541.1M, EPOCH TIME: 1747210266.912944
[05/14 04:11:06    175s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:1541.1M, EPOCH TIME: 1747210266.913031
[05/14 04:11:06    175s] TDRefine: refinePlace mode is spiral
[05/14 04:11:06    175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.5
[05/14 04:11:06    175s] OPERPROF: Starting RefinePlace at level 1, MEM:1541.1M, EPOCH TIME: 1747210266.913130
[05/14 04:11:06    175s] *** Starting refinePlace (0:02:56 mem=1541.1M) ***
[05/14 04:11:06    175s] Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
[05/14 04:11:06    175s] 
[05/14 04:11:06    175s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:06    175s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1541.1M, EPOCH TIME: 1747210266.917417
[05/14 04:11:06    175s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:11:06    175s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.011, MEM:1541.1M, EPOCH TIME: 1747210266.928383
[05/14 04:11:06    175s] Info: 183 insts are soft-fixed.
[05/14 04:11:06    175s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:06    175s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:06    175s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:06    175s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:06    175s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:06    175s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1541.1M, EPOCH TIME: 1747210266.944238
[05/14 04:11:06    175s] Starting refinePlace ...
[05/14 04:11:06    175s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:06    175s] One DDP V2 for no tweak run.
[05/14 04:11:06    175s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:06    175s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 04:11:06    175s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1541.1MB) @(0:02:56 - 0:02:56).
[05/14 04:11:06    175s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:06    175s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:11:06    175s] 
[05/14 04:11:06    175s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:11:07    175s] Move report: legalization moves 12 insts, mean move: 0.79 um, max move: 1.71 um spiral
[05/14 04:11:07    175s] 	Max move on inst (g31377): (99.40, 81.32) --> (99.40, 83.03)
[05/14 04:11:07    175s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:07    175s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:07    175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1544.1MB) @(0:02:56 - 0:02:56).
[05/14 04:11:07    175s] Move report: Detail placement moves 12 insts, mean move: 0.79 um, max move: 1.71 um 
[05/14 04:11:07    175s] 	Max move on inst (g31377): (99.40, 81.32) --> (99.40, 83.03)
[05/14 04:11:07    175s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1544.1MB
[05/14 04:11:07    175s] Statistics of distance of Instance movement in refine placement:
[05/14 04:11:07    175s]   maximum (X+Y) =         1.71 um
[05/14 04:11:07    175s]   inst (g31377) with max move: (99.4, 81.32) -> (99.4, 83.03)
[05/14 04:11:07    175s]   mean    (X+Y) =         0.79 um
[05/14 04:11:07    175s] Summary Report:
[05/14 04:11:07    175s] Instances move: 12 (out of 2158 movable)
[05/14 04:11:07    175s] Instances flipped: 0
[05/14 04:11:07    175s] Mean displacement: 0.79 um
[05/14 04:11:07    175s] Max displacement: 1.71 um (Instance: g31377) (99.4, 81.32) -> (99.4, 83.03)
[05/14 04:11:07    175s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: AND2X4
[05/14 04:11:07    175s] 	Violation at original loc: Placement Blockage Violation
[05/14 04:11:07    175s] Total instances moved : 12
[05/14 04:11:07    175s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.127, MEM:1544.1M, EPOCH TIME: 1747210267.071724
[05/14 04:11:07    175s] Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
[05/14 04:11:07    175s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1544.1MB
[05/14 04:11:07    175s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1544.1MB) @(0:02:56 - 0:02:56).
[05/14 04:11:07    175s] *** Finished refinePlace (0:02:56 mem=1544.1M) ***
[05/14 04:11:07    175s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.5
[05/14 04:11:07    175s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.163, MEM:1544.1M, EPOCH TIME: 1747210267.075745
[05/14 04:11:07    175s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1544.1M, EPOCH TIME: 1747210267.075843
[05/14 04:11:07    175s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1541.1M, EPOCH TIME: 1747210267.091313
[05/14 04:11:07    175s]     ClockRefiner summary
[05/14 04:11:07    175s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 840).
[05/14 04:11:07    175s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 183).
[05/14 04:11:07    175s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/14 04:11:07    175s]     Restoring pStatusCts on 183 clock instances.
[05/14 04:11:07    175s]     Revert refine place priority changes on 0 instances.
[05/14 04:11:07    175s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/14 04:11:07    175s]     Set dirty flag on 27 instances, 30 nets
[05/14 04:11:07    175s]   PostConditioning done.
[05/14 04:11:07    175s] Net route status summary:
[05/14 04:11:07    175s]   Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=184, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:11:07    175s]   Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
[05/14 04:11:07    175s]   Update timing and DAG stats after post-conditioning...
[05/14 04:11:07    175s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:11:07    175s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:11:07    175s] End AAE Lib Interpolated Model. (MEM=1541.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:07    175s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:11:07    175s]   Clock DAG stats after post-conditioning:
[05/14 04:11:07    175s]     cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:07    175s]     misc counts      : r=1, pp=0
[05/14 04:11:07    175s]     cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:07    175s]     cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:07    175s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:07    175s]     wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:07    175s]     wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:07    175s]     hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:07    175s]   Clock DAG net violations after post-conditioning: none
[05/14 04:11:07    175s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/14 04:11:07    175s]     Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:07    175s]     Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:07    175s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/14 04:11:07    175s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:07    175s]   Clock DAG hash after post-conditioning: 1868915226680849594 10637453061675051939
[05/14 04:11:07    175s]   Clock DAG hash after post-conditioning: 1868915226680849594 10637453061675051939
[05/14 04:11:07    176s]   Primary reporting skew groups after post-conditioning:
[05/14 04:11:07    176s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:07    176s]         min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:07    176s]         max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:07    176s]   Skew group summary after post-conditioning:
[05/14 04:11:07    176s]     skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:07    176s]     skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:07    176s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.9)
[05/14 04:11:07    176s]   Setting CTS place status to fixed for clock tree and sinks.
[05/14 04:11:07    176s]   numClockCells = 185, numClockCellsFixed = 185, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/14 04:11:07    176s]   Post-balance tidy up or trial balance steps...
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG stats at end of CTS:
[05/14 04:11:07    176s]   ==============================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   -------------------------------------------------------------
[05/14 04:11:07    176s]   Cell type                     Count    Area       Capacitance
[05/14 04:11:07    176s]   -------------------------------------------------------------
[05/14 04:11:07    176s]   Buffers                        183     391.590       0.068
[05/14 04:11:07    176s]   Inverters                        0       0.000       0.000
[05/14 04:11:07    176s]   Integrated Clock Gates           0       0.000       0.000
[05/14 04:11:07    176s]   Non-Integrated Clock Gates       0       0.000       0.000
[05/14 04:11:07    176s]   Clock Logic                      0       0.000       0.000
[05/14 04:11:07    176s]   All                            183     391.590       0.068
[05/14 04:11:07    176s]   -------------------------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG wire lengths at end of CTS:
[05/14 04:11:07    176s]   =====================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   --------------------
[05/14 04:11:07    176s]   Type     Wire Length
[05/14 04:11:07    176s]   --------------------
[05/14 04:11:07    176s]   Top           0.000
[05/14 04:11:07    176s]   Trunk     16713.235
[05/14 04:11:07    176s]   Leaf       2682.340
[05/14 04:11:07    176s]   Total     19395.575
[05/14 04:11:07    176s]   --------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG hp wire lengths at end of CTS:
[05/14 04:11:07    176s]   ========================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   -----------------------
[05/14 04:11:07    176s]   Type     hp Wire Length
[05/14 04:11:07    176s]   -----------------------
[05/14 04:11:07    176s]   Top            0.000
[05/14 04:11:07    176s]   Trunk      16559.930
[05/14 04:11:07    176s]   Leaf         678.090
[05/14 04:11:07    176s]   Total      17238.020
[05/14 04:11:07    176s]   -----------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG capacitances at end of CTS:
[05/14 04:11:07    176s]   =====================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   --------------------------------
[05/14 04:11:07    176s]   Type     Gate     Wire     Total
[05/14 04:11:07    176s]   --------------------------------
[05/14 04:11:07    176s]   Top      0.000    0.000    0.000
[05/14 04:11:07    176s]   Trunk    0.068    1.082    1.150
[05/14 04:11:07    176s]   Leaf     0.138    0.194    0.333
[05/14 04:11:07    176s]   Total    0.206    1.276    1.483
[05/14 04:11:07    176s]   --------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG sink capacitances at end of CTS:
[05/14 04:11:07    176s]   ==========================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   --------------------------------------------------------
[05/14 04:11:07    176s]   Count    Total    Average    Std. Dev.    Min      Max
[05/14 04:11:07    176s]   --------------------------------------------------------
[05/14 04:11:07    176s]    657     0.138     0.000       0.000      0.000    0.000
[05/14 04:11:07    176s]   --------------------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG net violations at end of CTS:
[05/14 04:11:07    176s]   =======================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   None
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/14 04:11:07    176s]   ====================================================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
[05/14 04:11:07    176s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   Trunk       0.100      177      0.080       0.010      0.004    0.100    {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}         -
[05/14 04:11:07    176s]   Leaf        0.100        7      0.091       0.006      0.086    0.099    {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}              -
[05/14 04:11:07    176s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG library cell distribution at end of CTS:
[05/14 04:11:07    176s]   ==================================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   ------------------------------------------
[05/14 04:11:07    176s]   Name         Type      Inst     Inst Area 
[05/14 04:11:07    176s]                          Count    (um^2)
[05/14 04:11:07    176s]   ------------------------------------------
[05/14 04:11:07    176s]   CLKBUFX20    buffer      5        41.040
[05/14 04:11:07    176s]   CLKBUFX16    buffer      2        13.680
[05/14 04:11:07    176s]   CLKBUFX12    buffer      1         5.130
[05/14 04:11:07    176s]   CLKBUFX3     buffer     95       194.940
[05/14 04:11:07    176s]   CLKBUFX2     buffer     80       136.800
[05/14 04:11:07    176s]   ------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Clock DAG hash at end of CTS: 1868915226680849594 10637453061675051939
[05/14 04:11:07    176s]   Clock DAG hash at end of CTS: 1868915226680849594 10637453061675051939
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Primary reporting skew groups summary at end of CTS:
[05/14 04:11:07    176s]   ====================================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   Half-corner                 Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_BC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Skew group summary at end of CTS:
[05/14 04:11:07    176s]   =================================
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   Half-corner                 Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_BC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
[05/14 04:11:07    176s]   DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_WC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
[05/14 04:11:07    176s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Found a total of 0 clock tree pins with a slew violation.
[05/14 04:11:07    176s]   
[05/14 04:11:07    176s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:11:07    176s] Synthesizing clock trees done.
[05/14 04:11:07    176s] Tidy Up And Update Timing...
[05/14 04:11:07    176s] External - Set all clocks to propagated mode...
[05/14 04:11:07    176s] Innovus updating I/O latencies
[05/14 04:11:07    176s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:11:07    176s] #################################################################################
[05/14 04:11:07    176s] # Design Stage: PreRoute
[05/14 04:11:07    176s] # Design Name: mcs4
[05/14 04:11:07    176s] # Design Mode: 45nm
[05/14 04:11:07    176s] # Analysis Mode: MMMC OCV 
[05/14 04:11:07    176s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:11:07    176s] # Signoff Settings: SI Off 
[05/14 04:11:07    176s] #################################################################################
[05/14 04:11:07    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 1609.4M, InitMEM = 1609.4M)
[05/14 04:11:07    176s] Start delay calculation (fullDC) (1 T). (MEM=1609.45)
[05/14 04:11:07    176s] End AAE Lib Interpolated Model. (MEM=1617.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:08    176s] Total number of fetched objects 2193
[05/14 04:11:08    176s] Total number of fetched objects 2193
[05/14 04:11:08    177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:08    177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:08    177s] End delay calculation. (MEM=1644.33 CPU=0:00:00.3 REAL=0:00:00.0)
[05/14 04:11:08    177s] End delay calculation (fullDC). (MEM=1644.33 CPU=0:00:00.5 REAL=0:00:01.0)
[05/14 04:11:08    177s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1644.3M) ***
[05/14 04:11:08    177s] Setting all clocks to propagated mode.
[05/14 04:11:08    177s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.2)
[05/14 04:11:08    177s] Clock DAG stats after update timingGraph:
[05/14 04:11:08    177s]   cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
[05/14 04:11:08    177s]   misc counts      : r=1, pp=0
[05/14 04:11:08    177s]   cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
[05/14 04:11:08    177s]   cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
[05/14 04:11:08    177s]   sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/14 04:11:08    177s]   wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
[05/14 04:11:08    177s]   wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
[05/14 04:11:08    177s]   hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
[05/14 04:11:08    177s] Clock DAG net violations after update timingGraph: none
[05/14 04:11:08    177s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/14 04:11:08    177s]   Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
[05/14 04:11:08    177s]   Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/14 04:11:08    177s] Clock DAG library cell distribution after update timingGraph {count}:
[05/14 04:11:08    177s]    Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
[05/14 04:11:08    177s] Clock DAG hash after update timingGraph: 1868915226680849594 10637453061675051939
[05/14 04:11:08    177s] Clock DAG hash after update timingGraph: 1868915226680849594 10637453061675051939
[05/14 04:11:08    177s] Primary reporting skew groups after update timingGraph:
[05/14 04:11:08    177s]   skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:08    177s]       min path sink: i4004_ip_board_dram_array_reg[1][6]/CK
[05/14 04:11:08    177s]       max path sink: i4004_sp_board_dram_temp_reg[0]/CK
[05/14 04:11:08    177s] Skew group summary after update timingGraph:
[05/14 04:11:08    177s]   skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:08    177s]   skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
[05/14 04:11:08    177s] Logging CTS constraint violations...
[05/14 04:11:08    177s]   No violations found.
[05/14 04:11:08    177s] Logging CTS constraint violations done.
[05/14 04:11:08    177s] Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.3)
[05/14 04:11:08    177s] Runtime done. (took cpu=0:01:50 real=0:01:58)
[05/14 04:11:08    177s] Runtime Report Coverage % = 100
[05/14 04:11:08    177s] Runtime Summary
[05/14 04:11:08    177s] ===============
[05/14 04:11:08    177s] Clock Runtime:  (83%) Core CTS          98.48 (Init 2.05, Construction 1.77, Implementation 89.74, eGRPC 2.19, PostConditioning 1.61, Other 1.11)
[05/14 04:11:08    177s] Clock Runtime:  (14%) CTS services      16.88 (RefinePlace 1.10, EarlyGlobalClock 1.12, NanoRoute 14.26, ExtractRC 0.41, TimingAnalysis 0.00)
[05/14 04:11:08    177s] Clock Runtime:   (1%) Other CTS          2.22 (Init 0.37, CongRepair/EGR-DP 0.65, TimingUpdate 1.19, Other 0.00)
[05/14 04:11:08    177s] Clock Runtime: (100%) Total            117.58
[05/14 04:11:08    177s] 
[05/14 04:11:08    177s] 
[05/14 04:11:08    177s] Runtime Summary:
[05/14 04:11:08    177s] ================
[05/14 04:11:08    177s] 
[05/14 04:11:08    177s] -------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:08    177s] wall    % time  children  called  name
[05/14 04:11:08    177s] -------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:08    177s] 117.63  100.00   117.63     0       
[05/14 04:11:08    177s] 117.63  100.00   117.58     1     Runtime
[05/14 04:11:08    177s]   0.11    0.10     0.11     1     CCOpt::Phase::Initialization
[05/14 04:11:08    177s]   0.11    0.10     0.11     1       Check Prerequisites
[05/14 04:11:08    177s]   0.11    0.09     0.00     1         Leaving CCOpt scope - CheckPlace
[05/14 04:11:08    177s]   2.21    1.88     2.19     1     CCOpt::Phase::PreparingToBalance
[05/14 04:11:08    177s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[05/14 04:11:08    177s]   0.26    0.22     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/14 04:11:08    177s]   0.19    0.16     0.17     1       Legalization setup
[05/14 04:11:08    177s]   0.16    0.13     0.00     2         Leaving CCOpt scope - Initializing placement interface
[05/14 04:11:08    177s]   0.01    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   1.73    1.47     0.00     1       Validating CTS configuration
[05/14 04:11:08    177s]   0.00    0.00     0.00     1         Checking module port directions
[05/14 04:11:08    177s]   0.00    0.00     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[05/14 04:11:08    177s]   0.11    0.09     0.09     1     Preparing To Balance
[05/14 04:11:08    177s]   0.01    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   0.08    0.07     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/14 04:11:08    177s]   3.24    2.75     3.23     1     CCOpt::Phase::Construction
[05/14 04:11:08    177s]   2.23    1.90     2.22     1       Stage::Clustering
[05/14 04:11:08    177s]   1.05    0.89     0.96     1         Clustering
[05/14 04:11:08    177s]   0.00    0.00     0.00     1           Initialize for clustering
[05/14 04:11:08    177s]   0.37    0.31     0.00     1           Bottom-up phase
[05/14 04:11:08    177s]   0.59    0.50     0.56     1           Legalizing clock trees
[05/14 04:11:08    177s]   0.41    0.35     0.00     1             Leaving CCOpt scope - ClockRefiner
[05/14 04:11:08    177s]   0.01    0.01     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   0.09    0.08     0.00     1             Leaving CCOpt scope - Initializing placement interface
[05/14 04:11:08    177s]   0.04    0.04     0.00     1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   1.17    1.00     1.10     1         CongRepair After Initial Clustering
[05/14 04:11:08    177s]   0.96    0.82     0.72     1           Leaving CCOpt scope - Early Global Route
[05/14 04:11:08    177s]   0.39    0.33     0.00     1             Early Global Route - eGR only step
[05/14 04:11:08    177s]   0.34    0.29     0.00     1             Congestion Repair
[05/14 04:11:08    177s]   0.10    0.08     0.00     1           Leaving CCOpt scope - extractRC
[05/14 04:11:08    177s]   0.04    0.03     0.00     1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   0.16    0.14     0.16     1       Stage::DRV Fixing
[05/14 04:11:08    177s]   0.07    0.06     0.00     1         Fixing clock tree slew time and max cap violations
[05/14 04:11:08    177s]   0.09    0.08     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[05/14 04:11:08    177s]   0.84    0.71     0.83     1       Stage::Insertion Delay Reduction
[05/14 04:11:08    177s]   0.03    0.03     0.00     1         Removing unnecessary root buffering
[05/14 04:11:08    177s]   0.03    0.03     0.00     1         Removing unconstrained drivers
[05/14 04:11:08    177s]   0.26    0.22     0.00     1         Reducing insertion delay 1
[05/14 04:11:08    177s]   0.04    0.03     0.00     1         Removing longest path buffering
[05/14 04:11:08    177s]   0.48    0.40     0.00     1         Reducing insertion delay 2
[05/14 04:11:08    177s]  89.89   76.42    89.89     1     CCOpt::Phase::Implementation
[05/14 04:11:08    177s]   0.48    0.40     0.47     1       Stage::Reducing Power
[05/14 04:11:08    177s]   0.02    0.02     0.00     1         Improving clock tree routing
[05/14 04:11:08    177s]   0.40    0.34     0.00     1         Reducing clock tree power 1
[05/14 04:11:08    177s]   0.00    0.00     0.00     2           Legalizing clock trees
[05/14 04:11:08    177s]   0.05    0.04     0.00     1         Reducing clock tree power 2
[05/14 04:11:08    177s]  60.10   51.09    60.01     1       Stage::Balancing
[05/14 04:11:08    177s]  59.49   50.58    59.46     1         Approximately balancing fragments step
[05/14 04:11:08    177s]   0.13    0.11     0.00     1           Resolve constraints - Approximately balancing fragments
[05/14 04:11:08    177s]   0.03    0.02     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/14 04:11:08    177s]   0.07    0.06     0.00     1           Moving gates to improve sub-tree skew
[05/14 04:11:08    177s]   0.15    0.13     0.00     1           Approximately balancing fragments bottom up
[05/14 04:11:08    177s]  59.08   50.23     0.00     1           Approximately balancing fragments, wire and cell delays
[05/14 04:11:08    177s]   0.14    0.12     0.00     1         Improving fragments clock skew
[05/14 04:11:08    177s]   0.26    0.22     0.20     1         Approximately balancing step
[05/14 04:11:08    177s]   0.08    0.07     0.00     1           Resolve constraints - Approximately balancing
[05/14 04:11:08    177s]   0.12    0.10     0.00     1           Approximately balancing, wire and cell delays
[05/14 04:11:08    177s]   0.05    0.04     0.00     1         Fixing clock tree overload
[05/14 04:11:08    177s]   0.07    0.06     0.00     1         Approximately balancing paths
[05/14 04:11:08    177s]  29.10   24.74    29.02     1       Stage::Polishing
[05/14 04:11:08    177s]   0.13    0.11     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   0.05    0.04     0.00     1         Merging balancing drivers for power
[05/14 04:11:08    177s]   0.08    0.07     0.00     1         Improving clock skew
[05/14 04:11:08    177s]   9.76    8.30     9.66     1         Moving gates to reduce wire capacitance
[05/14 04:11:08    177s]   0.05    0.04     0.00     2           Artificially removing short and long paths
[05/14 04:11:08    177s]   0.47    0.40     0.03     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/14 04:11:08    177s]   0.03    0.03     0.00     1             Legalizing clock trees
[05/14 04:11:08    177s]   4.54    3.86     0.01     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/14 04:11:08    177s]   0.01    0.01     0.00     1             Legalizing clock trees
[05/14 04:11:08    177s]   0.32    0.27     0.03     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/14 04:11:08    177s]   0.03    0.02     0.00     1             Legalizing clock trees
[05/14 04:11:08    177s]   4.28    3.64     0.01     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/14 04:11:08    177s]   0.01    0.01     0.00     1             Legalizing clock trees
[05/14 04:11:08    177s]   0.23    0.20     0.02     1         Reducing clock tree power 3
[05/14 04:11:08    177s]   0.01    0.01     0.00     1           Artificially removing short and long paths
[05/14 04:11:08    177s]   0.01    0.01     0.00     1           Legalizing clock trees
[05/14 04:11:08    177s]   7.18    6.11     0.00     1         Improving insertion delay
[05/14 04:11:08    177s]  11.59    9.85    11.36     1         Wire Opt OverFix
[05/14 04:11:08    177s]  11.30    9.61    11.21     1           Wire Reduction extra effort
[05/14 04:11:08    177s]   0.03    0.02     0.00     1             Artificially removing short and long paths
[05/14 04:11:08    177s]   0.06    0.05     0.00     1             Global shorten wires A0
[05/14 04:11:08    177s]   8.65    7.36     0.00     2             Move For Wirelength - core
[05/14 04:11:08    177s]   0.08    0.07     0.00     1             Global shorten wires A1
[05/14 04:11:08    177s]   0.35    0.30     0.00     1             Global shorten wires B
[05/14 04:11:08    177s]   2.04    1.74     0.00     1             Move For Wirelength - branch
[05/14 04:11:08    177s]   0.06    0.05     0.06     1           Optimizing orientation
[05/14 04:11:08    177s]   0.06    0.05     0.00     1             FlipOpt
[05/14 04:11:08    177s]   0.21    0.18     0.16     1       Stage::Updating netlist
[05/14 04:11:08    177s]   0.01    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   0.15    0.13     0.00     1         Leaving CCOpt scope - ClockRefiner
[05/14 04:11:08    177s]   3.13    2.66     2.86     1     CCOpt::Phase::eGRPC
[05/14 04:11:08    177s]   0.56    0.48     0.49     1       Leaving CCOpt scope - Routing Tools
[05/14 04:11:08    177s]   0.49    0.42     0.00     1         Early Global Route - eGR only step
[05/14 04:11:08    177s]   0.15    0.13     0.00     1       Leaving CCOpt scope - extractRC
[05/14 04:11:08    177s]   0.08    0.07     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/14 04:11:08    177s]   0.07    0.06     0.07     1       Reset bufferability constraints
[05/14 04:11:08    177s]   0.07    0.06     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   0.33    0.28     0.01     1       eGRPC Moving buffers
[05/14 04:11:08    177s]   0.01    0.01     0.00     1         Violation analysis
[05/14 04:11:08    177s]   0.12    0.11     0.02     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/14 04:11:08    177s]   0.02    0.02     0.00     1         Artificially removing long paths
[05/14 04:11:08    177s]   0.98    0.83     0.00     1       eGRPC Fixing DRVs
[05/14 04:11:08    177s]   0.03    0.02     0.00     1       Reconnecting optimized routes
[05/14 04:11:08    177s]   0.09    0.08     0.00     1       Violation analysis
[05/14 04:11:08    177s]   0.14    0.12     0.00     1       Moving clock insts towards fanout
[05/14 04:11:08    177s]   0.02    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   0.29    0.25     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/14 04:11:08    177s]  15.66   13.31    15.54     1     CCOpt::Phase::Routing
[05/14 04:11:08    177s]  15.29   12.99    15.05     1       Leaving CCOpt scope - Routing Tools
[05/14 04:11:08    177s]   0.48    0.41     0.00     1         Early Global Route - eGR->Nr High Frequency step
[05/14 04:11:08    177s]  14.26   12.12     0.00     1         NanoRoute
[05/14 04:11:08    177s]   0.31    0.27     0.00     1         Route Remaining Unrouted Nets
[05/14 04:11:08    177s]   0.16    0.14     0.00     1       Leaving CCOpt scope - extractRC
[05/14 04:11:08    177s]   0.10    0.08     0.00     1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   1.86    1.58     1.63     1     CCOpt::Phase::PostConditioning
[05/14 04:11:08    177s]   0.21    0.18     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/14 04:11:08    177s]   0.00    0.00     0.00     1       Reset bufferability constraints
[05/14 04:11:08    177s]   0.58    0.50     0.00     1       PostConditioning Upsizing To Fix DRVs
[05/14 04:11:08    177s]   0.14    0.12     0.00     1       Recomputing CTS skew targets
[05/14 04:11:08    177s]   0.10    0.08     0.00     1       PostConditioning Fixing DRVs
[05/14 04:11:08    177s]   0.07    0.06     0.00     1       Buffering to fix DRVs
[05/14 04:11:08    177s]   0.14    0.11     0.00     1       PostConditioning Fixing Skew by cell sizing
[05/14 04:11:08    177s]   0.02    0.02     0.00     1       Reconnecting optimized routes
[05/14 04:11:08    177s]   0.02    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/14 04:11:08    177s]   0.25    0.21     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/14 04:11:08    177s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[05/14 04:11:08    177s]   0.11    0.09     0.00     1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/14 04:11:08    177s]   0.08    0.07     0.00     1     Post-balance tidy up or trial balance steps
[05/14 04:11:08    177s]   1.29    1.10     1.19     1     Tidy Up And Update Timing
[05/14 04:11:08    177s]   1.19    1.01     0.00     1       External - Set all clocks to propagated mode
[05/14 04:11:08    177s] -------------------------------------------------------------------------------------------------------------------------
[05/14 04:11:08    177s] 
[05/14 04:11:08    177s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/14 04:11:08    177s] Synthesizing clock trees with CCOpt done.
[05/14 04:11:08    177s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/14 04:11:08    177s] Type 'man IMPSP-9025' for more detail.
[05/14 04:11:08    177s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1295.0M, totSessionCpu=0:02:57 **
[05/14 04:11:08    177s] GigaOpt running with 1 threads.
[05/14 04:11:08    177s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 04:11:08    177s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 04:11:08    177s] *** InitOpt #1 [begin] : totSession cpu/real = 0:02:57.5/0:05:35.1 (0.5), mem = 1526.0M
[05/14 04:11:08    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1526.0M, EPOCH TIME: 1747210268.982027
[05/14 04:11:08    177s] z: 2, totalTracks: 1
[05/14 04:11:08    177s] z: 4, totalTracks: 1
[05/14 04:11:08    177s] z: 6, totalTracks: 1
[05/14 04:11:08    177s] z: 8, totalTracks: 1
[05/14 04:11:08    177s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:08    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1526.0M, EPOCH TIME: 1747210268.990400
[05/14 04:11:09    177s] 
[05/14 04:11:09    177s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:09    177s] OPERPROF:     Starting CMU at level 3, MEM:1526.0M, EPOCH TIME: 1747210269.022134
[05/14 04:11:09    177s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1526.0M, EPOCH TIME: 1747210269.023686
[05/14 04:11:09    177s] 
[05/14 04:11:09    177s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:11:09    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1526.0M, EPOCH TIME: 1747210269.030027
[05/14 04:11:09    177s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1526.0M, EPOCH TIME: 1747210269.030154
[05/14 04:11:09    177s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1526.0M, EPOCH TIME: 1747210269.030225
[05/14 04:11:09    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1526.0MB).
[05/14 04:11:09    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:1526.0M, EPOCH TIME: 1747210269.030831
[05/14 04:11:09    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1526.0M, EPOCH TIME: 1747210269.031078
[05/14 04:11:09    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1526.0M, EPOCH TIME: 1747210269.039617
[05/14 04:11:09    177s] 
[05/14 04:11:09    177s] Creating Lib Analyzer ...
[05/14 04:11:09    177s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:11:09    177s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:11:09    177s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:09    177s] 
[05/14 04:11:09    177s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:10    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=1550.0M
[05/14 04:11:10    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=1550.0M
[05/14 04:11:10    178s] Creating Lib Analyzer, finished. 
[05/14 04:11:10    178s] Effort level <high> specified for reg2reg path_group
[05/14 04:11:10    178s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1328.2M, totSessionCpu=0:02:59 **
[05/14 04:11:10    178s] *** optDesign -postCTS ***
[05/14 04:11:10    178s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 04:11:10    178s] Hold Target Slack: user slack 0
[05/14 04:11:10    178s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 04:11:10    178s] setUsefulSkewMode -ecoRoute false
[05/14 04:11:10    178s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/14 04:11:10    178s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1552.0M, EPOCH TIME: 1747210270.313518
[05/14 04:11:10    178s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.078, MEM:1552.0M, EPOCH TIME: 1747210270.391764
[05/14 04:11:10    178s] Multi-VT timing optimization disabled based on library information.
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:11:10    178s] Deleting Lib Analyzer.
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Deleting Cell Server End ...
[05/14 04:11:10    178s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:11:10    178s] Summary for sequential cells identification: 
[05/14 04:11:10    178s]   Identified SBFF number: 104
[05/14 04:11:10    178s]   Identified MBFF number: 16
[05/14 04:11:10    178s]   Identified SB Latch number: 0
[05/14 04:11:10    178s]   Identified MB Latch number: 0
[05/14 04:11:10    178s]   Not identified SBFF number: 16
[05/14 04:11:10    178s]   Not identified MBFF number: 0
[05/14 04:11:10    178s]   Not identified SB Latch number: 0
[05/14 04:11:10    178s]   Not identified MB Latch number: 0
[05/14 04:11:10    178s]   Number of sequential cells which are not FFs: 32
[05/14 04:11:10    178s]  Visiting view : AnalysisView_WC
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:11:10    178s]  Visiting view : AnalysisView_BC
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:11:10    178s]  Visiting view : AnalysisView_WC
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:11:10    178s]  Visiting view : AnalysisView_BC
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:11:10    178s] TLC MultiMap info (StdDelay):
[05/14 04:11:10    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:11:10    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:11:10    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:11:10    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:11:10    178s]  Setting StdDelay to: 38ps
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Deleting Cell Server End ...
[05/14 04:11:10    178s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1552.0M, EPOCH TIME: 1747210270.529255
[05/14 04:11:10    178s] All LLGs are deleted
[05/14 04:11:10    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1552.0M, EPOCH TIME: 1747210270.529439
[05/14 04:11:10    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1552.0M, EPOCH TIME: 1747210270.529597
[05/14 04:11:10    178s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1544.0M, EPOCH TIME: 1747210270.533545
[05/14 04:11:10    178s] Start to check current routing status for nets...
[05/14 04:11:10    178s] All nets are already routed correctly.
[05/14 04:11:10    178s] End to check current routing status for nets (mem=1544.0M)
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] Creating Lib Analyzer ...
[05/14 04:11:10    178s] 
[05/14 04:11:10    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:11:10    178s] Summary for sequential cells identification: 
[05/14 04:11:10    178s]   Identified SBFF number: 104
[05/14 04:11:10    178s]   Identified MBFF number: 16
[05/14 04:11:10    178s]   Identified SB Latch number: 0
[05/14 04:11:10    178s]   Identified MB Latch number: 0
[05/14 04:11:10    178s]   Not identified SBFF number: 16
[05/14 04:11:10    178s]   Not identified MBFF number: 0
[05/14 04:11:10    178s]   Not identified SB Latch number: 0
[05/14 04:11:10    178s]   Not identified MB Latch number: 0
[05/14 04:11:10    178s]   Number of sequential cells which are not FFs: 32
[05/14 04:11:10    178s]  Visiting view : AnalysisView_WC
[05/14 04:11:10    178s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:11:10    179s]  Visiting view : AnalysisView_BC
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:11:10    179s]  Visiting view : AnalysisView_WC
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:11:10    179s]  Visiting view : AnalysisView_BC
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:11:10    179s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:11:10    179s] TLC MultiMap info (StdDelay):
[05/14 04:11:10    179s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:11:10    179s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:11:10    179s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 04:11:10    179s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 04:11:10    179s]  Setting StdDelay to: 41.7ps
[05/14 04:11:10    179s] 
[05/14 04:11:10    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:11:10    179s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:11:10    179s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:11:10    179s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:10    179s] 
[05/14 04:11:10    179s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:11    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=1554.1M
[05/14 04:11:11    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=1554.1M
[05/14 04:11:11    179s] Creating Lib Analyzer, finished. 
[05/14 04:11:11    179s] ### Creating TopoMgr, started
[05/14 04:11:11    179s] ### Creating TopoMgr, finished
[05/14 04:11:11    179s] 
[05/14 04:11:11    179s] Footprint cell information for calculating maxBufDist
[05/14 04:11:11    179s] *info: There are 10 candidate Buffer cells
[05/14 04:11:11    179s] *info: There are 12 candidate Inverter cells
[05/14 04:11:11    179s] 
[05/14 04:11:12    180s] #optDebug: Start CG creation (mem=1582.7M)
[05/14 04:11:12    180s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/14 04:11:12    180s] (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgPrt (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgEgp (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgPbk (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgNrb(cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgObs (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgCon (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s]  ...processing cgPdm (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1778.0M)
[05/14 04:11:12    180s] Compute RC Scale Done ...
[05/14 04:11:12    180s] All LLGs are deleted
[05/14 04:11:12    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1768.4M, EPOCH TIME: 1747210272.388155
[05/14 04:11:12    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1768.4M, EPOCH TIME: 1747210272.388667
[05/14 04:11:12    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1768.4M, EPOCH TIME: 1747210272.389396
[05/14 04:11:12    180s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1768.4M, EPOCH TIME: 1747210272.393868
[05/14 04:11:12    180s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1768.4M, EPOCH TIME: 1747210272.436686
[05/14 04:11:12    180s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1768.4M, EPOCH TIME: 1747210272.437285
[05/14 04:11:12    180s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1768.4M, EPOCH TIME: 1747210272.442774
[05/14 04:11:12    180s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1768.4M, EPOCH TIME: 1747210272.447123
[05/14 04:11:12    180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1768.4M, EPOCH TIME: 1747210272.448989
[05/14 04:11:12    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.062, MEM:1768.4M, EPOCH TIME: 1747210272.450898
[05/14 04:11:12    180s] Starting delay calculation for Setup views
[05/14 04:11:12    180s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:11:12    180s] #################################################################################
[05/14 04:11:12    180s] # Design Stage: PreRoute
[05/14 04:11:12    180s] # Design Name: mcs4
[05/14 04:11:12    180s] # Design Mode: 45nm
[05/14 04:11:12    180s] # Analysis Mode: MMMC OCV 
[05/14 04:11:12    180s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:11:12    180s] # Signoff Settings: SI Off 
[05/14 04:11:12    180s] #################################################################################
[05/14 04:11:12    180s] Calculate early delays in OCV mode...
[05/14 04:11:12    180s] Calculate late delays in OCV mode...
[05/14 04:11:12    180s] Calculate early delays in OCV mode...
[05/14 04:11:12    180s] Calculate late delays in OCV mode...
[05/14 04:11:12    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1768.4M, InitMEM = 1768.4M)
[05/14 04:11:12    180s] Start delay calculation (fullDC) (1 T). (MEM=1768.45)
[05/14 04:11:12    181s] End AAE Lib Interpolated Model. (MEM=1788.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:13    181s] Total number of fetched objects 2193
[05/14 04:11:13    181s] Total number of fetched objects 2193
[05/14 04:11:13    182s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:13    182s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:13    182s] End delay calculation. (MEM=1772.45 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:11:13    182s] End delay calculation (fullDC). (MEM=1772.45 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:11:13    182s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1772.4M) ***
[05/14 04:11:13    182s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:02 mem=1772.4M)
[05/14 04:11:14    182s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.579 | 899.180 | 699.579 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |     9 (485)      |   -1.081   |     10 (492)     |
|   max_fanout   |     20 (20)      |     0      |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.369%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1467.3M, totSessionCpu=0:03:02 **
[05/14 04:11:14    182s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.9/0:00:05.2 (1.0), totSession cpu/real = 0:03:02.4/0:05:40.3 (0.5), mem = 1687.7M
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] =============================================================================================
[05/14 04:11:14    182s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/14 04:11:14    182s] =============================================================================================
[05/14 04:11:14    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:14    182s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:01.8 /  0:00:01.6    0.9
[05/14 04:11:14    182s] [ DrvReport              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:11:14    182s] [ CellServerInit         ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:11:14    182s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  36.8 % )     0:00:01.9 /  0:00:01.9    1.0
[05/14 04:11:14    182s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:14    182s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (  16.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 04:11:14    182s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:14    182s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:01.4 /  0:00:01.3    0.9
[05/14 04:11:14    182s] [ FullDelayCalc          ]      1   0:00:01.3  (  25.7 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 04:11:14    182s] [ TimingReport           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:14    182s] [ MISC                   ]          0:00:00.6  (  11.3 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s]  InitOpt #1 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.9    1.0
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] ** INFO : this run is activating low effort ccoptDesign flow
[05/14 04:11:14    182s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:14    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1687.7M
[05/14 04:11:14    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:1687.7M, EPOCH TIME: 1747210274.171528
[05/14 04:11:14    182s] z: 2, totalTracks: 1
[05/14 04:11:14    182s] z: 4, totalTracks: 1
[05/14 04:11:14    182s] z: 6, totalTracks: 1
[05/14 04:11:14    182s] z: 8, totalTracks: 1
[05/14 04:11:14    182s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:14    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1687.7M, EPOCH TIME: 1747210274.181371
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:14    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.070, MEM:1687.7M, EPOCH TIME: 1747210274.250912
[05/14 04:11:14    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1687.7M, EPOCH TIME: 1747210274.251054
[05/14 04:11:14    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1687.7M, EPOCH TIME: 1747210274.251148
[05/14 04:11:14    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1687.7MB).
[05/14 04:11:14    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.080, MEM:1687.7M, EPOCH TIME: 1747210274.252010
[05/14 04:11:14    182s] TotalInstCnt at PhyDesignMc Initialization: 2,158
[05/14 04:11:14    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1687.7M
[05/14 04:11:14    182s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1687.7M, EPOCH TIME: 1747210274.277202
[05/14 04:11:14    182s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1687.7M, EPOCH TIME: 1747210274.287514
[05/14 04:11:14    182s] TotalInstCnt at PhyDesignMc Destruction: 2,158
[05/14 04:11:14    182s] OPTC: m1 20.0 20.0
[05/14 04:11:14    182s] #optDebug: fT-E <X 2 0 0 1>
[05/14 04:11:14    182s] -congRepairInPostCTS false                 # bool, default=false, private
[05/14 04:11:14    182s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/14 04:11:14    182s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 04:11:14    182s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:02.7/0:05:40.7 (0.5), mem = 1687.7M
[05/14 04:11:14    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.1
[05/14 04:11:14    182s] ### Creating RouteCongInterface, started
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] #optDebug: {0, 1.000}
[05/14 04:11:14    182s] ### Creating RouteCongInterface, finished
[05/14 04:11:14    182s] Updated routing constraints on 0 nets.
[05/14 04:11:14    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.1
[05/14 04:11:14    182s] Bottom Preferred Layer:
[05/14 04:11:14    182s] +---------------+------------+----------+
[05/14 04:11:14    182s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:14    182s] +---------------+------------+----------+
[05/14 04:11:14    182s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:14    182s] +---------------+------------+----------+
[05/14 04:11:14    182s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:02.7/0:05:40.7 (0.5), mem = 1687.7M
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] =============================================================================================
[05/14 04:11:14    182s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/14 04:11:14    182s] =============================================================================================
[05/14 04:11:14    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:11:14    182s] [ MISC                   ]          0:00:00.0  (  22.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:11:14    182s] ---------------------------------------------------------------------------------------------
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] End: GigaOpt Route Type Constraints Refinement
[05/14 04:11:14    182s] *** Starting optimizing excluded clock nets MEM= 1687.7M) ***
[05/14 04:11:14    182s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1687.7M) ***
[05/14 04:11:14    182s] *** Starting optimizing excluded clock nets MEM= 1687.7M) ***
[05/14 04:11:14    182s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1687.7M) ***
[05/14 04:11:14    182s] Info: Done creating the CCOpt slew target map.
[05/14 04:11:14    182s] Begin: GigaOpt high fanout net optimization
[05/14 04:11:14    182s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 04:11:14    182s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 04:11:14    182s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:02.8/0:05:40.8 (0.5), mem = 1687.7M
[05/14 04:11:14    182s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:14    182s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:14    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.2
[05/14 04:11:14    182s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:14    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=1687.7M
[05/14 04:11:14    182s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:11:14    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:1687.7M, EPOCH TIME: 1747210274.674826
[05/14 04:11:14    182s] z: 2, totalTracks: 1
[05/14 04:11:14    182s] z: 4, totalTracks: 1
[05/14 04:11:14    182s] z: 6, totalTracks: 1
[05/14 04:11:14    182s] z: 8, totalTracks: 1
[05/14 04:11:14    182s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:14    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1687.7M, EPOCH TIME: 1747210274.682617
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:14    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.090, MEM:1687.7M, EPOCH TIME: 1747210274.772163
[05/14 04:11:14    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1687.7M, EPOCH TIME: 1747210274.775253
[05/14 04:11:14    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1687.7M, EPOCH TIME: 1747210274.775393
[05/14 04:11:14    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1687.7MB).
[05/14 04:11:14    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.101, MEM:1687.7M, EPOCH TIME: 1747210274.776057
[05/14 04:11:14    182s] TotalInstCnt at PhyDesignMc Initialization: 2,158
[05/14 04:11:14    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=1687.7M
[05/14 04:11:14    182s] ### Creating RouteCongInterface, started
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:11:14    182s] 
[05/14 04:11:14    182s] #optDebug: {0, 1.000}
[05/14 04:11:14    182s] ### Creating RouteCongInterface, finished
[05/14 04:11:14    182s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:14    182s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1687.7M
[05/14 04:11:14    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1687.7M
[05/14 04:11:15    183s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:15    183s] Total-nets :: 2166, Stn-nets :: 27, ratio :: 1.24654 %, Total-len 50764, Stn-len 3533.24
[05/14 04:11:15    183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1725.9M, EPOCH TIME: 1747210275.138725
[05/14 04:11:15    183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1687.9M, EPOCH TIME: 1747210275.149812
[05/14 04:11:15    183s] TotalInstCnt at PhyDesignMc Destruction: 2,158
[05/14 04:11:15    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.2
[05/14 04:11:15    183s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:03:03.2/0:05:41.3 (0.5), mem = 1687.9M
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s] =============================================================================================
[05/14 04:11:15    183s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/14 04:11:15    183s] =============================================================================================
[05/14 04:11:15    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:15    183s] ---------------------------------------------------------------------------------------------
[05/14 04:11:15    183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:15    183s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  23.2 % )     0:00:00.1 /  0:00:00.1    0.6
[05/14 04:11:15    183s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:11:15    183s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:15    183s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:15    183s] [ MISC                   ]          0:00:00.4  (  74.3 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 04:11:15    183s] ---------------------------------------------------------------------------------------------
[05/14 04:11:15    183s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[05/14 04:11:15    183s] ---------------------------------------------------------------------------------------------
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 04:11:15    183s] End: GigaOpt high fanout net optimization
[05/14 04:11:15    183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:11:15    183s] Deleting Lib Analyzer.
[05/14 04:11:15    183s] Begin: GigaOpt DRV Optimization
[05/14 04:11:15    183s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/14 04:11:15    183s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:03.3/0:05:41.4 (0.5), mem = 1703.9M
[05/14 04:11:15    183s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:15    183s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:15    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.3
[05/14 04:11:15    183s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:15    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=1703.9M
[05/14 04:11:15    183s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:11:15    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:1703.9M, EPOCH TIME: 1747210275.279501
[05/14 04:11:15    183s] z: 2, totalTracks: 1
[05/14 04:11:15    183s] z: 4, totalTracks: 1
[05/14 04:11:15    183s] z: 6, totalTracks: 1
[05/14 04:11:15    183s] z: 8, totalTracks: 1
[05/14 04:11:15    183s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:15    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1703.9M, EPOCH TIME: 1747210275.284753
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:15    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1703.9M, EPOCH TIME: 1747210275.314080
[05/14 04:11:15    183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1703.9M, EPOCH TIME: 1747210275.314194
[05/14 04:11:15    183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1703.9M, EPOCH TIME: 1747210275.314259
[05/14 04:11:15    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1703.9MB).
[05/14 04:11:15    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1703.9M, EPOCH TIME: 1747210275.314785
[05/14 04:11:15    183s] TotalInstCnt at PhyDesignMc Initialization: 2,158
[05/14 04:11:15    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=1703.9M
[05/14 04:11:15    183s] ### Creating RouteCongInterface, started
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s] Creating Lib Analyzer ...
[05/14 04:11:15    183s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:11:15    183s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:11:15    183s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:15    183s] 
[05/14 04:11:15    183s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:16    184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=1703.9M
[05/14 04:11:16    184s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=1703.9M
[05/14 04:11:16    184s] Creating Lib Analyzer, finished. 
[05/14 04:11:16    184s] 
[05/14 04:11:16    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:11:16    184s] 
[05/14 04:11:16    184s] #optDebug: {0, 1.000}
[05/14 04:11:16    184s] ### Creating RouteCongInterface, finished
[05/14 04:11:16    184s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:16    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1703.9M
[05/14 04:11:16    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1703.9M
[05/14 04:11:16    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1761.1M, EPOCH TIME: 1747210276.490086
[05/14 04:11:16    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1761.1M, EPOCH TIME: 1747210276.490378
[05/14 04:11:16    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:16    184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:11:16    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:16    184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:11:16    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:16    184s] Info: violation cost 2100.325439 (cap = 4.272945, tran = 2096.052490, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:16    184s] |    26|   878|    -1.14|     4|     8|    -0.00|    20|    20|     0|     0|   699.58|     0.00|       0|       0|       0| 29.37%|          |         |
[05/14 04:11:17    185s] Info: violation cost 31.140358 (cap = 4.272945, tran = 26.867413, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:17    185s] |     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|      22|       0|      12| 29.51%| 0:00:01.0|  1864.5M|
[05/14 04:11:17    185s] Info: violation cost 31.140358 (cap = 4.272945, tran = 26.867413, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:17    185s] |     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%| 0:00:00.0|  1864.5M|
[05/14 04:11:17    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] ###############################################################################
[05/14 04:11:17    185s] #
[05/14 04:11:17    185s] #  Large fanout net report:  
[05/14 04:11:17    185s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:11:17    185s] #     - current density: 29.51
[05/14 04:11:17    185s] #
[05/14 04:11:17    185s] #  List of high fanout nets:
[05/14 04:11:17    185s] #
[05/14 04:11:17    185s] ###############################################################################
[05/14 04:11:17    185s] Bottom Preferred Layer:
[05/14 04:11:17    185s] +---------------+------------+----------+
[05/14 04:11:17    185s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:17    185s] +---------------+------------+----------+
[05/14 04:11:17    185s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:17    185s] +---------------+------------+----------+
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] =======================================================================
[05/14 04:11:17    185s]                 Reasons for remaining drv violations
[05/14 04:11:17    185s] =======================================================================
[05/14 04:11:17    185s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] MultiBuffering failure reasons
[05/14 04:11:17    185s] ------------------------------------------------
[05/14 04:11:17    185s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1864.5M) ***
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1864.5M, EPOCH TIME: 1747210277.723408
[05/14 04:11:17    185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1815.5M, EPOCH TIME: 1747210277.741324
[05/14 04:11:17    185s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1815.5M, EPOCH TIME: 1747210277.744582
[05/14 04:11:17    185s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1815.5M, EPOCH TIME: 1747210277.744819
[05/14 04:11:17    185s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1815.5M, EPOCH TIME: 1747210277.753323
[05/14 04:11:17    185s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:1815.5M, EPOCH TIME: 1747210277.806931
[05/14 04:11:17    185s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1815.5M, EPOCH TIME: 1747210277.807092
[05/14 04:11:17    185s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1815.5M, EPOCH TIME: 1747210277.807207
[05/14 04:11:17    185s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1815.5M, EPOCH TIME: 1747210277.807921
[05/14 04:11:17    185s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1815.5M, EPOCH TIME: 1747210277.810554
[05/14 04:11:17    185s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.066, MEM:1815.5M, EPOCH TIME: 1747210277.810723
[05/14 04:11:17    185s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:1815.5M, EPOCH TIME: 1747210277.810785
[05/14 04:11:17    185s] TDRefine: refinePlace mode is spiral
[05/14 04:11:17    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.6
[05/14 04:11:17    185s] OPERPROF: Starting RefinePlace at level 1, MEM:1815.5M, EPOCH TIME: 1747210277.810865
[05/14 04:11:17    185s] *** Starting refinePlace (0:03:06 mem=1815.5M) ***
[05/14 04:11:17    185s] Total net bbox length = 4.250e+04 (2.184e+04 2.066e+04) (ext = 1.968e+02)
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:17    185s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1815.5M, EPOCH TIME: 1747210277.815321
[05/14 04:11:17    185s]   Signal wire search tree: 5510 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:11:17    185s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.003, MEM:1815.5M, EPOCH TIME: 1747210277.817956
[05/14 04:11:17    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:17    185s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:17    185s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:17    185s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1815.5M, EPOCH TIME: 1747210277.830726
[05/14 04:11:17    185s] Starting refinePlace ...
[05/14 04:11:17    185s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:17    185s] One DDP V2 for no tweak run.
[05/14 04:11:17    185s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:17    185s]   Spread Effort: high, standalone mode, useDDP on.
[05/14 04:11:17    185s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1815.5MB) @(0:03:06 - 0:03:06).
[05/14 04:11:17    185s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:17    185s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:11:17    185s] 
[05/14 04:11:17    185s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:11:17    185s] Move report: legalization moves 32 insts, mean move: 1.34 um, max move: 5.13 um spiral
[05/14 04:11:17    185s] 	Max move on inst (g30583__3680): (106.80, 101.84) --> (106.80, 96.71)
[05/14 04:11:17    185s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:11:17    185s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:17    185s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1819.6MB) @(0:03:06 - 0:03:06).
[05/14 04:11:17    185s] Move report: Detail placement moves 32 insts, mean move: 1.34 um, max move: 5.13 um 
[05/14 04:11:18    185s] 	Max move on inst (g30583__3680): (106.80, 101.84) --> (106.80, 96.71)
[05/14 04:11:18    185s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1819.6MB
[05/14 04:11:18    185s] Statistics of distance of Instance movement in refine placement:
[05/14 04:11:18    185s]   maximum (X+Y) =         5.13 um
[05/14 04:11:18    185s]   inst (g30583__3680) with max move: (106.8, 101.84) -> (106.8, 96.71)
[05/14 04:11:18    185s]   mean    (X+Y) =         1.34 um
[05/14 04:11:18    185s] Summary Report:
[05/14 04:11:18    185s] Instances move: 32 (out of 1997 movable)
[05/14 04:11:18    185s] Instances flipped: 0
[05/14 04:11:18    185s] Mean displacement: 1.34 um
[05/14 04:11:18    185s] Max displacement: 5.13 um (Instance: g30583__3680) (106.8, 101.84) -> (106.8, 96.71)
[05/14 04:11:18    185s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[05/14 04:11:18    185s] Total instances moved : 32
[05/14 04:11:18    185s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.150, REAL:0.175, MEM:1819.6M, EPOCH TIME: 1747210278.006095
[05/14 04:11:18    185s] Total net bbox length = 4.252e+04 (2.184e+04 2.067e+04) (ext = 1.968e+02)
[05/14 04:11:18    185s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1819.6MB
[05/14 04:11:18    185s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1819.6MB) @(0:03:06 - 0:03:06).
[05/14 04:11:18    185s] *** Finished refinePlace (0:03:06 mem=1819.6M) ***
[05/14 04:11:18    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.6
[05/14 04:11:18    185s] OPERPROF: Finished RefinePlace at level 1, CPU:0.170, REAL:0.199, MEM:1819.6M, EPOCH TIME: 1747210278.009406
[05/14 04:11:18    185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.6M, EPOCH TIME: 1747210278.025941
[05/14 04:11:18    185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1816.6M, EPOCH TIME: 1747210278.040861
[05/14 04:11:18    185s] *** maximum move = 5.13 um ***
[05/14 04:11:18    185s] *** Finished re-routing un-routed nets (1816.6M) ***
[05/14 04:11:18    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.6M, EPOCH TIME: 1747210278.052917
[05/14 04:11:18    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.6M, EPOCH TIME: 1747210278.061877
[05/14 04:11:18    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1816.6M, EPOCH TIME: 1747210278.092571
[05/14 04:11:18    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1816.6M, EPOCH TIME: 1747210278.092715
[05/14 04:11:18    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1816.6M, EPOCH TIME: 1747210278.092784
[05/14 04:11:18    185s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1816.6M, EPOCH TIME: 1747210278.093222
[05/14 04:11:18    185s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.004, MEM:1816.6M, EPOCH TIME: 1747210278.096772
[05/14 04:11:18    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1816.6M, EPOCH TIME: 1747210278.097056
[05/14 04:11:18    185s] 
[05/14 04:11:18    185s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1816.6M) ***
[05/14 04:11:18    185s] Total-nets :: 2188, Stn-nets :: 69, ratio :: 3.15356 %, Total-len 50586.5, Stn-len 8432
[05/14 04:11:18    185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1797.5M, EPOCH TIME: 1747210278.140521
[05/14 04:11:18    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1730.5M, EPOCH TIME: 1747210278.159034
[05/14 04:11:18    186s] TotalInstCnt at PhyDesignMc Destruction: 2,180
[05/14 04:11:18    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.3
[05/14 04:11:18    186s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.7/0:00:02.9 (0.9), totSession cpu/real = 0:03:06.0/0:05:44.3 (0.5), mem = 1730.5M
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s] =============================================================================================
[05/14 04:11:18    186s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/14 04:11:18    186s] =============================================================================================
[05/14 04:11:18    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:18    186s] ---------------------------------------------------------------------------------------------
[05/14 04:11:18    186s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 04:11:18    186s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  26.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 04:11:18    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:18    186s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:18    186s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 04:11:18    186s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:18    186s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.0    1.0
[05/14 04:11:18    186s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:18    186s] [ OptEval                ]      4   0:00:00.7  (  23.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 04:11:18    186s] [ OptCommit              ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:11:18    186s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/14 04:11:18    186s] [ IncrDelayCalc          ]     16   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 04:11:18    186s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:11:18    186s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.0    0.2
[05/14 04:11:18    186s] [ RefinePlace            ]      1   0:00:00.4  (  13.7 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 04:11:18    186s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:11:18    186s] [ MISC                   ]          0:00:00.4  (  15.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 04:11:18    186s] ---------------------------------------------------------------------------------------------
[05/14 04:11:18    186s]  DrvOpt #2 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.7    0.9
[05/14 04:11:18    186s] ---------------------------------------------------------------------------------------------
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s] End: GigaOpt DRV Optimization
[05/14 04:11:18    186s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 04:11:18    186s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1487.3M, totSessionCpu=0:03:06 **
[05/14 04:11:18    186s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:11:18    186s] Deleting Lib Analyzer.
[05/14 04:11:18    186s] Begin: GigaOpt Global Optimization
[05/14 04:11:18    186s] *info: use new DP (enabled)
[05/14 04:11:18    186s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/14 04:11:18    186s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:18    186s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:18    186s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:06.1/0:05:44.4 (0.5), mem = 1768.6M
[05/14 04:11:18    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.4
[05/14 04:11:18    186s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:18    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1768.6M
[05/14 04:11:18    186s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:11:18    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1768.6M, EPOCH TIME: 1747210278.252729
[05/14 04:11:18    186s] z: 2, totalTracks: 1
[05/14 04:11:18    186s] z: 4, totalTracks: 1
[05/14 04:11:18    186s] z: 6, totalTracks: 1
[05/14 04:11:18    186s] z: 8, totalTracks: 1
[05/14 04:11:18    186s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:18    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.6M, EPOCH TIME: 1747210278.258338
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:18    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1768.6M, EPOCH TIME: 1747210278.293501
[05/14 04:11:18    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1768.6M, EPOCH TIME: 1747210278.296558
[05/14 04:11:18    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1768.6M, EPOCH TIME: 1747210278.296716
[05/14 04:11:18    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1768.6MB).
[05/14 04:11:18    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.045, MEM:1768.6M, EPOCH TIME: 1747210278.297332
[05/14 04:11:18    186s] TotalInstCnt at PhyDesignMc Initialization: 2,180
[05/14 04:11:18    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1768.6M
[05/14 04:11:18    186s] ### Creating RouteCongInterface, started
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s] Creating Lib Analyzer ...
[05/14 04:11:18    186s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:11:18    186s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:11:18    186s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:18    186s] 
[05/14 04:11:18    186s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:19    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=1768.6M
[05/14 04:11:19    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=1768.6M
[05/14 04:11:19    186s] Creating Lib Analyzer, finished. 
[05/14 04:11:19    186s] 
[05/14 04:11:19    186s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:11:19    186s] 
[05/14 04:11:19    186s] #optDebug: {0, 1.000}
[05/14 04:11:19    186s] ### Creating RouteCongInterface, finished
[05/14 04:11:19    186s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:19    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=1768.6M
[05/14 04:11:19    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=1768.6M
[05/14 04:11:19    187s] *info: 184 clock nets excluded
[05/14 04:11:19    187s] *info: 10 multi-driver nets excluded.
[05/14 04:11:19    187s] *info: 18 no-driver nets excluded.
[05/14 04:11:19    187s] *info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:19    187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.7M, EPOCH TIME: 1747210279.601102
[05/14 04:11:19    187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1747210279.601369
[05/14 04:11:19    187s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/14 04:11:19    187s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:11:19    187s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/14 04:11:19    187s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:11:19    187s] |   0.000|   0.000|   29.51%|   0:00:00.0| 1787.7M|AnalysisView_WC|       NA| NA                                           |
[05/14 04:11:19    187s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:11:19    187s] 
[05/14 04:11:19    187s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.7M) ***
[05/14 04:11:19    187s] 
[05/14 04:11:19    187s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.7M) ***
[05/14 04:11:19    187s] Bottom Preferred Layer:
[05/14 04:11:19    187s] +---------------+------------+----------+
[05/14 04:11:19    187s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:19    187s] +---------------+------------+----------+
[05/14 04:11:19    187s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:19    187s] +---------------+------------+----------+
[05/14 04:11:19    187s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/14 04:11:19    187s] Total-nets :: 2188, Stn-nets :: 69, ratio :: 3.15356 %, Total-len 50586.5, Stn-len 8432
[05/14 04:11:19    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1768.6M, EPOCH TIME: 1747210279.811078
[05/14 04:11:19    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.010, MEM:1728.6M, EPOCH TIME: 1747210279.821374
[05/14 04:11:19    187s] TotalInstCnt at PhyDesignMc Destruction: 2,180
[05/14 04:11:19    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.4
[05/14 04:11:19    187s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:03:07.6/0:05:46.0 (0.5), mem = 1728.6M
[05/14 04:11:19    187s] 
[05/14 04:11:19    187s] =============================================================================================
[05/14 04:11:19    187s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/14 04:11:19    187s] =============================================================================================
[05/14 04:11:19    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:19    187s] ---------------------------------------------------------------------------------------------
[05/14 04:11:19    187s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:11:19    187s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  49.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 04:11:19    187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:19    187s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.8
[05/14 04:11:19    187s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/14 04:11:19    187s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:19    187s] [ TransformInit          ]      1   0:00:00.5  (  29.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/14 04:11:19    187s] [ MISC                   ]          0:00:00.2  (  15.6 % )     0:00:00.2 /  0:00:00.2    0.8
[05/14 04:11:19    187s] ---------------------------------------------------------------------------------------------
[05/14 04:11:19    187s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/14 04:11:19    187s] ---------------------------------------------------------------------------------------------
[05/14 04:11:19    187s] 
[05/14 04:11:19    187s] End: GigaOpt Global Optimization
[05/14 04:11:19    187s] *** Timing Is met
[05/14 04:11:19    187s] *** Check timing (0:00:00.0)
[05/14 04:11:19    187s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:11:19    187s] Deleting Lib Analyzer.
[05/14 04:11:19    187s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/14 04:11:19    187s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:19    187s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:19    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1728.6M
[05/14 04:11:19    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1728.6M
[05/14 04:11:19    187s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/14 04:11:19    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1728.6M, EPOCH TIME: 1747210279.872292
[05/14 04:11:19    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:1728.6M, EPOCH TIME: 1747210279.923311
[05/14 04:11:20    187s] Begin: GigaOpt DRV Optimization
[05/14 04:11:20    187s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/14 04:11:20    187s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:03:07.7/0:05:46.2 (0.5), mem = 1724.6M
[05/14 04:11:20    187s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:20    187s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:20    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.5
[05/14 04:11:20    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:20    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1724.6M
[05/14 04:11:20    187s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:11:20    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1724.6M, EPOCH TIME: 1747210280.014304
[05/14 04:11:20    187s] z: 2, totalTracks: 1
[05/14 04:11:20    187s] z: 4, totalTracks: 1
[05/14 04:11:20    187s] z: 6, totalTracks: 1
[05/14 04:11:20    187s] z: 8, totalTracks: 1
[05/14 04:11:20    187s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:20    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1724.6M, EPOCH TIME: 1747210280.025025
[05/14 04:11:20    187s] 
[05/14 04:11:20    187s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:20    187s] 
[05/14 04:11:20    187s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:20    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.055, MEM:1724.6M, EPOCH TIME: 1747210280.079714
[05/14 04:11:20    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1724.6M, EPOCH TIME: 1747210280.082406
[05/14 04:11:20    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1724.6M, EPOCH TIME: 1747210280.082570
[05/14 04:11:20    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1724.6MB).
[05/14 04:11:20    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.069, MEM:1724.6M, EPOCH TIME: 1747210280.083380
[05/14 04:11:20    187s] TotalInstCnt at PhyDesignMc Initialization: 2,180
[05/14 04:11:20    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1724.6M
[05/14 04:11:20    187s] ### Creating RouteCongInterface, started
[05/14 04:11:20    187s] 
[05/14 04:11:20    187s] Creating Lib Analyzer ...
[05/14 04:11:20    187s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:11:20    187s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:11:20    187s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:20    187s] 
[05/14 04:11:20    187s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:20    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=1730.7M
[05/14 04:11:20    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=1730.7M
[05/14 04:11:20    188s] Creating Lib Analyzer, finished. 
[05/14 04:11:20    188s] 
[05/14 04:11:20    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:11:20    188s] 
[05/14 04:11:20    188s] #optDebug: {0, 1.000}
[05/14 04:11:20    188s] ### Creating RouteCongInterface, finished
[05/14 04:11:20    188s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:20    188s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1730.7M
[05/14 04:11:20    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1730.7M
[05/14 04:11:21    188s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.9M, EPOCH TIME: 1747210281.155910
[05/14 04:11:21    188s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1787.9M, EPOCH TIME: 1747210281.156136
[05/14 04:11:21    188s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:21    188s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:11:21    188s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:21    188s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:11:21    188s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:21    188s] Info: violation cost 31.140358 (cap = 4.272945, tran = 26.867413, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:21    188s] |     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%|          |         |
[05/14 04:11:21    188s] Info: violation cost 31.140358 (cap = 4.272945, tran = 26.867413, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:21    188s] |     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%| 0:00:00.0|  1811.5M|
[05/14 04:11:21    188s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] ###############################################################################
[05/14 04:11:21    188s] #
[05/14 04:11:21    188s] #  Large fanout net report:  
[05/14 04:11:21    188s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:11:21    188s] #     - current density: 29.51
[05/14 04:11:21    188s] #
[05/14 04:11:21    188s] #  List of high fanout nets:
[05/14 04:11:21    188s] #
[05/14 04:11:21    188s] ###############################################################################
[05/14 04:11:21    188s] Bottom Preferred Layer:
[05/14 04:11:21    188s] +---------------+------------+----------+
[05/14 04:11:21    188s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:21    188s] +---------------+------------+----------+
[05/14 04:11:21    188s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:21    188s] +---------------+------------+----------+
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] =======================================================================
[05/14 04:11:21    188s]                 Reasons for remaining drv violations
[05/14 04:11:21    188s] =======================================================================
[05/14 04:11:21    188s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] MultiBuffering failure reasons
[05/14 04:11:21    188s] ------------------------------------------------
[05/14 04:11:21    188s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1811.5M) ***
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] Total-nets :: 2188, Stn-nets :: 69, ratio :: 3.15356 %, Total-len 50586.5, Stn-len 8432
[05/14 04:11:21    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1792.4M, EPOCH TIME: 1747210281.258682
[05/14 04:11:21    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1731.4M, EPOCH TIME: 1747210281.272480
[05/14 04:11:21    188s] TotalInstCnt at PhyDesignMc Destruction: 2,180
[05/14 04:11:21    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.5
[05/14 04:11:21    188s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:03:08.9/0:05:47.4 (0.5), mem = 1731.4M
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] =============================================================================================
[05/14 04:11:21    188s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/14 04:11:21    188s] =============================================================================================
[05/14 04:11:21    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:21    188s] ---------------------------------------------------------------------------------------------
[05/14 04:11:21    188s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:11:21    188s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  54.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 04:11:21    188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:21    188s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/14 04:11:21    188s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 04:11:21    188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:21    188s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 04:11:21    188s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:21    188s] [ OptEval                ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:11:21    188s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:21    188s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:11:21    188s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:11:21    188s] [ MISC                   ]          0:00:00.4  (  30.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 04:11:21    188s] ---------------------------------------------------------------------------------------------
[05/14 04:11:21    188s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.2    1.0
[05/14 04:11:21    188s] ---------------------------------------------------------------------------------------------
[05/14 04:11:21    188s] 
[05/14 04:11:21    188s] End: GigaOpt DRV Optimization
[05/14 04:11:21    188s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 04:11:21    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1731.4M, EPOCH TIME: 1747210281.287775
[05/14 04:11:21    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:1731.4M, EPOCH TIME: 1747210281.338859
[05/14 04:11:21    189s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1731.4M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.713 | 899.435 | 699.713 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     26 (26)      |     0      |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:11:21    189s] Density: 29.512%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1489.1M, totSessionCpu=0:03:09 **
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s] Active setup views:
[05/14 04:11:21    189s]  AnalysisView_BC
[05/14 04:11:21    189s]   Dominating endpoints: 0
[05/14 04:11:21    189s]   Dominating TNS: -0.000
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s]  AnalysisView_WC
[05/14 04:11:21    189s]   Dominating endpoints: 0
[05/14 04:11:21    189s]   Dominating TNS: -0.000
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s] Deleting Lib Analyzer.
[05/14 04:11:21    189s] **INFO: Flow update: Design timing is met.
[05/14 04:11:21    189s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:11:21    189s] **INFO: Flow update: Design timing is met.
[05/14 04:11:21    189s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:21    189s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:21    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1725.7M
[05/14 04:11:21    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1725.7M
[05/14 04:11:21    189s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:21    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=1783.0M
[05/14 04:11:21    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:1783.0M, EPOCH TIME: 1747210281.830732
[05/14 04:11:21    189s] z: 2, totalTracks: 1
[05/14 04:11:21    189s] z: 4, totalTracks: 1
[05/14 04:11:21    189s] z: 6, totalTracks: 1
[05/14 04:11:21    189s] z: 8, totalTracks: 1
[05/14 04:11:21    189s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:21    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1783.0M, EPOCH TIME: 1747210281.836673
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:21    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.051, MEM:1783.0M, EPOCH TIME: 1747210281.887945
[05/14 04:11:21    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1783.0M, EPOCH TIME: 1747210281.888097
[05/14 04:11:21    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1783.0M, EPOCH TIME: 1747210281.888190
[05/14 04:11:21    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1783.0MB).
[05/14 04:11:21    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1783.0M, EPOCH TIME: 1747210281.889138
[05/14 04:11:21    189s] TotalInstCnt at PhyDesignMc Initialization: 2,180
[05/14 04:11:21    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1783.0M
[05/14 04:11:21    189s] Begin: Area Reclaim Optimization
[05/14 04:11:21    189s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:03:09.5/0:05:48.1 (0.5), mem = 1783.0M
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s] Creating Lib Analyzer ...
[05/14 04:11:21    189s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:11:21    189s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:11:21    189s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:11:21    189s] 
[05/14 04:11:21    189s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:22    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:10 mem=1789.0M
[05/14 04:11:22    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:10 mem=1789.0M
[05/14 04:11:22    190s] Creating Lib Analyzer, finished. 
[05/14 04:11:22    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.6
[05/14 04:11:22    190s] ### Creating RouteCongInterface, started
[05/14 04:11:22    190s] 
[05/14 04:11:22    190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/14 04:11:22    190s] 
[05/14 04:11:22    190s] #optDebug: {0, 1.000}
[05/14 04:11:22    190s] ### Creating RouteCongInterface, finished
[05/14 04:11:22    190s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:22    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1789.0M
[05/14 04:11:22    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1789.0M
[05/14 04:11:22    190s] Usable buffer cells for single buffer setup transform:
[05/14 04:11:22    190s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 04:11:22    190s] Number of usable buffer cells above: 10
[05/14 04:11:23    190s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1789.0M, EPOCH TIME: 1747210283.108394
[05/14 04:11:23    190s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1789.0M, EPOCH TIME: 1747210283.108699
[05/14 04:11:23    190s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 29.51
[05/14 04:11:23    190s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:23    190s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 04:11:23    190s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:23    190s] |   29.51%|        -|   0.000|   0.000|   0:00:00.0| 1789.0M|
[05/14 04:11:23    190s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:11:26    193s] |   29.30%|       69|   0.000|   0.000|   0:00:03.0| 1926.0M|
[05/14 04:11:26    193s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:11:26    193s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:26    193s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 29.30
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/14 04:11:26    193s] --------------------------------------------------------------
[05/14 04:11:26    193s] |                                   | Total     | Sequential |
[05/14 04:11:26    193s] --------------------------------------------------------------
[05/14 04:11:26    193s] | Num insts resized                 |       0  |       0    |
[05/14 04:11:26    193s] | Num insts undone                  |       0  |       0    |
[05/14 04:11:26    193s] | Num insts Downsized               |       0  |       0    |
[05/14 04:11:26    193s] | Num insts Samesized               |       0  |       0    |
[05/14 04:11:26    193s] | Num insts Upsized                 |       0  |       0    |
[05/14 04:11:26    193s] | Num multiple commits+uncommits    |       0  |       -    |
[05/14 04:11:26    193s] --------------------------------------------------------------
[05/14 04:11:26    193s] Bottom Preferred Layer:
[05/14 04:11:26    193s] +---------------+------------+----------+
[05/14 04:11:26    193s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:26    193s] +---------------+------------+----------+
[05/14 04:11:26    193s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:26    193s] +---------------+------------+----------+
[05/14 04:11:26    193s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:05.0) **
[05/14 04:11:26    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.6
[05/14 04:11:26    193s] *** AreaOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:03:13.7/0:05:52.4 (0.5), mem = 1926.0M
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s] =============================================================================================
[05/14 04:11:26    193s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/14 04:11:26    193s] =============================================================================================
[05/14 04:11:26    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:26    193s] ---------------------------------------------------------------------------------------------
[05/14 04:11:26    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/14 04:11:26    193s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  19.9 % )     0:00:00.9 /  0:00:00.8    1.0
[05/14 04:11:26    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:26    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:11:26    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:26    193s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:03.1 /  0:00:03.0    1.0
[05/14 04:11:26    193s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:26    193s] [ OptEval                ]     18   0:00:02.1  (  48.4 % )     0:00:02.1 /  0:00:02.1    1.0
[05/14 04:11:26    193s] [ OptCommit              ]     18   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:26    193s] [ PostCommitDelayUpdate  ]     18   0:00:00.1  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 04:11:26    193s] [ IncrDelayCalc          ]     78   0:00:00.6  (  13.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/14 04:11:26    193s] [ IncrTimingUpdate       ]     12   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/14 04:11:26    193s] [ MISC                   ]          0:00:00.4  (   8.9 % )     0:00:00.4 /  0:00:00.3    0.9
[05/14 04:11:26    193s] ---------------------------------------------------------------------------------------------
[05/14 04:11:26    193s]  AreaOpt #1 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.2    1.0
[05/14 04:11:26    193s] ---------------------------------------------------------------------------------------------
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.0M, EPOCH TIME: 1747210286.243893
[05/14 04:11:26    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.023, MEM:1755.0M, EPOCH TIME: 1747210286.266470
[05/14 04:11:26    193s] TotalInstCnt at PhyDesignMc Destruction: 2,173
[05/14 04:11:26    193s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1754.96M, totSessionCpu=0:03:14).
[05/14 04:11:26    193s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/14 04:11:26    193s] Info: 184 nets with fixed/cover wires excluded.
[05/14 04:11:26    193s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:26    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1755.0M
[05/14 04:11:26    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1755.0M
[05/14 04:11:26    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:26    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=1812.2M
[05/14 04:11:26    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.2M, EPOCH TIME: 1747210286.331895
[05/14 04:11:26    193s] z: 2, totalTracks: 1
[05/14 04:11:26    193s] z: 4, totalTracks: 1
[05/14 04:11:26    193s] z: 6, totalTracks: 1
[05/14 04:11:26    193s] z: 8, totalTracks: 1
[05/14 04:11:26    193s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:11:26    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.2M, EPOCH TIME: 1747210286.351516
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:26    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:1812.2M, EPOCH TIME: 1747210286.394871
[05/14 04:11:26    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1812.2M, EPOCH TIME: 1747210286.395000
[05/14 04:11:26    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1812.2M, EPOCH TIME: 1747210286.395068
[05/14 04:11:26    193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1812.2MB).
[05/14 04:11:26    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.066, MEM:1812.2M, EPOCH TIME: 1747210286.398190
[05/14 04:11:26    193s] TotalInstCnt at PhyDesignMc Initialization: 2,173
[05/14 04:11:26    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1812.2M
[05/14 04:11:26    193s] Begin: Area Reclaim Optimization
[05/14 04:11:26    193s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:03:13.9/0:05:52.6 (0.5), mem = 1812.2M
[05/14 04:11:26    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.7
[05/14 04:11:26    193s] ### Creating RouteCongInterface, started
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:11:26    193s] 
[05/14 04:11:26    193s] #optDebug: {0, 1.000}
[05/14 04:11:26    193s] ### Creating RouteCongInterface, finished
[05/14 04:11:26    193s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:26    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1812.2M
[05/14 04:11:26    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1812.2M
[05/14 04:11:26    194s] Usable buffer cells for single buffer setup transform:
[05/14 04:11:26    194s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 04:11:26    194s] Number of usable buffer cells above: 10
[05/14 04:11:26    194s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1812.2M, EPOCH TIME: 1747210286.826613
[05/14 04:11:26    194s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1812.2M, EPOCH TIME: 1747210286.826906
[05/14 04:11:26    194s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 29.30
[05/14 04:11:26    194s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:26    194s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 04:11:26    194s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:26    194s] |   29.30%|        -|   0.083|   0.000|   0:00:00.0| 1812.2M|
[05/14 04:11:26    194s] |   29.30%|        0|   0.083|   0.000|   0:00:00.0| 1812.2M|
[05/14 04:11:26    194s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:11:26    194s] |   29.30%|        0|   0.083|   0.000|   0:00:00.0| 1812.2M|
[05/14 04:11:27    194s] |   29.30%|        0|   0.083|   0.000|   0:00:01.0| 1812.2M|
[05/14 04:11:28    196s] |   27.67%|      350|   0.083|   0.000|   0:00:01.0| 1835.8M|
[05/14 04:11:29    196s] |   27.49%|       43|   0.083|   0.000|   0:00:01.0| 1835.8M|
[05/14 04:11:29    196s] |   27.48%|        4|   0.083|   0.000|   0:00:00.0| 1835.8M|
[05/14 04:11:29    196s] |   27.48%|        0|   0.083|   0.000|   0:00:00.0| 1835.8M|
[05/14 04:11:29    196s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:11:29    196s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/14 04:11:29    196s] |   27.48%|        0|   0.083|   0.000|   0:00:00.0| 1835.8M|
[05/14 04:11:29    196s] +---------+---------+--------+--------+------------+--------+
[05/14 04:11:29    196s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 27.48
[05/14 04:11:29    196s] 
[05/14 04:11:29    196s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 397 **
[05/14 04:11:29    196s] --------------------------------------------------------------
[05/14 04:11:29    196s] |                                   | Total     | Sequential |
[05/14 04:11:29    196s] --------------------------------------------------------------
[05/14 04:11:29    196s] | Num insts resized                 |     392  |      15    |
[05/14 04:11:29    196s] | Num insts undone                  |       0  |       0    |
[05/14 04:11:29    196s] | Num insts Downsized               |     392  |      15    |
[05/14 04:11:29    196s] | Num insts Samesized               |       0  |       0    |
[05/14 04:11:29    196s] | Num insts Upsized                 |       0  |       0    |
[05/14 04:11:29    196s] | Num multiple commits+uncommits    |       5  |       -    |
[05/14 04:11:29    196s] --------------------------------------------------------------
[05/14 04:11:29    196s] Bottom Preferred Layer:
[05/14 04:11:29    196s] +---------------+------------+----------+
[05/14 04:11:29    196s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:29    196s] +---------------+------------+----------+
[05/14 04:11:29    196s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:29    196s] +---------------+------------+----------+
[05/14 04:11:29    196s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[05/14 04:11:29    196s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1835.8M, EPOCH TIME: 1747210289.601507
[05/14 04:11:29    196s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1835.8M, EPOCH TIME: 1747210289.615414
[05/14 04:11:29    196s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1835.8M, EPOCH TIME: 1747210289.619780
[05/14 04:11:29    196s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1835.8M, EPOCH TIME: 1747210289.620458
[05/14 04:11:29    196s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1835.8M, EPOCH TIME: 1747210289.627980
[05/14 04:11:29    196s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.049, MEM:1835.8M, EPOCH TIME: 1747210289.677011
[05/14 04:11:29    196s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1835.8M, EPOCH TIME: 1747210289.677188
[05/14 04:11:29    196s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1835.8M, EPOCH TIME: 1747210289.677276
[05/14 04:11:29    196s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1835.8M, EPOCH TIME: 1747210289.681612
[05/14 04:11:29    196s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1835.8M, EPOCH TIME: 1747210289.684916
[05/14 04:11:29    196s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.065, MEM:1835.8M, EPOCH TIME: 1747210289.685133
[05/14 04:11:29    196s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.065, MEM:1835.8M, EPOCH TIME: 1747210289.685204
[05/14 04:11:29    196s] TDRefine: refinePlace mode is spiral
[05/14 04:11:29    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.7
[05/14 04:11:29    196s] OPERPROF: Starting RefinePlace at level 1, MEM:1835.8M, EPOCH TIME: 1747210289.685302
[05/14 04:11:29    196s] *** Starting refinePlace (0:03:17 mem=1835.8M) ***
[05/14 04:11:29    196s] Total net bbox length = 4.246e+04 (2.181e+04 2.065e+04) (ext = 1.978e+02)
[05/14 04:11:29    196s] 
[05/14 04:11:29    196s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:29    196s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1835.8M, EPOCH TIME: 1747210289.690395
[05/14 04:11:29    196s]   Signal wire search tree: 5510 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:11:29    196s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.006, MEM:1835.8M, EPOCH TIME: 1747210289.696230
[05/14 04:11:29    196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:29    196s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:29    196s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:29    196s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1835.8M, EPOCH TIME: 1747210289.713296
[05/14 04:11:29    196s] Starting refinePlace ...
[05/14 04:11:29    196s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:29    196s] One DDP V2 for no tweak run.
[05/14 04:11:29    196s] 
[05/14 04:11:29    196s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:11:29    197s] Move report: legalization moves 43 insts, mean move: 0.79 um, max move: 3.62 um spiral
[05/14 04:11:29    197s] 	Max move on inst (FE_OFC52_n_1017): (70.60, 122.36) --> (70.80, 118.94)
[05/14 04:11:29    197s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:11:29    197s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:29    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1838.9MB) @(0:03:17 - 0:03:17).
[05/14 04:11:29    197s] Move report: Detail placement moves 43 insts, mean move: 0.79 um, max move: 3.62 um 
[05/14 04:11:29    197s] 	Max move on inst (FE_OFC52_n_1017): (70.60, 122.36) --> (70.80, 118.94)
[05/14 04:11:29    197s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1838.9MB
[05/14 04:11:29    197s] Statistics of distance of Instance movement in refine placement:
[05/14 04:11:29    197s]   maximum (X+Y) =         3.62 um
[05/14 04:11:29    197s]   inst (FE_OFC52_n_1017) with max move: (70.6, 122.36) -> (70.8, 118.94)
[05/14 04:11:29    197s]   mean    (X+Y) =         0.79 um
[05/14 04:11:29    197s] Summary Report:
[05/14 04:11:29    197s] Instances move: 43 (out of 1990 movable)
[05/14 04:11:29    197s] Instances flipped: 0
[05/14 04:11:29    197s] Mean displacement: 0.79 um
[05/14 04:11:29    197s] Max displacement: 3.62 um (Instance: FE_OFC52_n_1017) (70.6, 122.36) -> (70.8, 118.94)
[05/14 04:11:29    197s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
[05/14 04:11:29    197s] Total instances moved : 43
[05/14 04:11:29    197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.170, REAL:0.197, MEM:1838.9M, EPOCH TIME: 1747210289.909918
[05/14 04:11:29    197s] Total net bbox length = 4.247e+04 (2.183e+04 2.065e+04) (ext = 1.978e+02)
[05/14 04:11:29    197s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1838.9MB
[05/14 04:11:29    197s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1838.9MB) @(0:03:17 - 0:03:17).
[05/14 04:11:29    197s] *** Finished refinePlace (0:03:17 mem=1838.9M) ***
[05/14 04:11:29    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.7
[05/14 04:11:29    197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.180, REAL:0.231, MEM:1838.9M, EPOCH TIME: 1747210289.916568
[05/14 04:11:29    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1838.9M, EPOCH TIME: 1747210289.926992
[05/14 04:11:29    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1835.9M, EPOCH TIME: 1747210289.935839
[05/14 04:11:29    197s] *** maximum move = 3.62 um ***
[05/14 04:11:29    197s] *** Finished re-routing un-routed nets (1835.9M) ***
[05/14 04:11:29    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1835.9M, EPOCH TIME: 1747210289.955610
[05/14 04:11:29    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.9M, EPOCH TIME: 1747210289.960696
[05/14 04:11:29    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1835.9M, EPOCH TIME: 1747210289.988982
[05/14 04:11:29    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1835.9M, EPOCH TIME: 1747210289.989119
[05/14 04:11:29    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1835.9M, EPOCH TIME: 1747210289.989188
[05/14 04:11:29    197s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1835.9M, EPOCH TIME: 1747210289.989905
[05/14 04:11:29    197s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.006, MEM:1835.9M, EPOCH TIME: 1747210289.995857
[05/14 04:11:29    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.040, MEM:1835.9M, EPOCH TIME: 1747210289.996106
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1835.9M) ***
[05/14 04:11:30    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.7
[05/14 04:11:30    197s] *** AreaOpt #2 [finish] : cpu/real = 0:00:03.4/0:00:03.6 (0.9), totSession cpu/real = 0:03:17.3/0:05:56.2 (0.6), mem = 1835.9M
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s] =============================================================================================
[05/14 04:11:30    197s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/14 04:11:30    197s] =============================================================================================
[05/14 04:11:30    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:30    197s] ---------------------------------------------------------------------------------------------
[05/14 04:11:30    197s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 04:11:30    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:30    197s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:11:30    197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:30    197s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.6 % )     0:00:02.6 /  0:00:02.6    1.0
[05/14 04:11:30    197s] [ OptGetWeight           ]    108   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:30    197s] [ OptEval                ]    108   0:00:00.5  (  14.2 % )     0:00:00.5 /  0:00:00.5    1.1
[05/14 04:11:30    197s] [ OptCommit              ]    108   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:11:30    197s] [ PostCommitDelayUpdate  ]    108   0:00:00.1  (   3.9 % )     0:00:01.4 /  0:00:01.4    1.0
[05/14 04:11:30    197s] [ IncrDelayCalc          ]    164   0:00:01.2  (  34.2 % )     0:00:01.2 /  0:00:01.3    1.0
[05/14 04:11:30    197s] [ RefinePlace            ]      1   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.4    0.8
[05/14 04:11:30    197s] [ IncrTimingUpdate       ]     30   0:00:00.6  (  16.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/14 04:11:30    197s] [ MISC                   ]          0:00:00.5  (  13.8 % )     0:00:00.5 /  0:00:00.5    0.9
[05/14 04:11:30    197s] ---------------------------------------------------------------------------------------------
[05/14 04:11:30    197s]  AreaOpt #2 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.4    0.9
[05/14 04:11:30    197s] ---------------------------------------------------------------------------------------------
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1816.8M, EPOCH TIME: 1747210290.032315
[05/14 04:11:30    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1754.8M, EPOCH TIME: 1747210290.044073
[05/14 04:11:30    197s] TotalInstCnt at PhyDesignMc Destruction: 2,173
[05/14 04:11:30    197s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1754.77M, totSessionCpu=0:03:17).
[05/14 04:11:30    197s] postCtsLateCongRepair #1 0
[05/14 04:11:30    197s] postCtsLateCongRepair #1 0
[05/14 04:11:30    197s] postCtsLateCongRepair #1 0
[05/14 04:11:30    197s] postCtsLateCongRepair #1 0
[05/14 04:11:30    197s] Starting local wire reclaim
[05/14 04:11:30    197s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1754.8M, EPOCH TIME: 1747210290.122684
[05/14 04:11:30    197s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1754.8M, EPOCH TIME: 1747210290.125373
[05/14 04:11:30    197s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1754.8M, EPOCH TIME: 1747210290.125613
[05/14 04:11:30    197s] z: 2, totalTracks: 1
[05/14 04:11:30    197s] z: 4, totalTracks: 1
[05/14 04:11:30    197s] z: 6, totalTracks: 1
[05/14 04:11:30    197s] z: 8, totalTracks: 1
[05/14 04:11:30    197s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:11:30    197s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1754.8M, EPOCH TIME: 1747210290.145189
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:30    197s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.060, MEM:1754.8M, EPOCH TIME: 1747210290.205614
[05/14 04:11:30    197s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1754.8M, EPOCH TIME: 1747210290.205793
[05/14 04:11:30    197s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1754.8M, EPOCH TIME: 1747210290.205888
[05/14 04:11:30    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1754.8MB).
[05/14 04:11:30    197s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.086, MEM:1754.8M, EPOCH TIME: 1747210290.211532
[05/14 04:11:30    197s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.086, MEM:1754.8M, EPOCH TIME: 1747210290.211674
[05/14 04:11:30    197s] TDRefine: refinePlace mode is spiral
[05/14 04:11:30    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.8
[05/14 04:11:30    197s] OPERPROF:   Starting RefinePlace at level 2, MEM:1754.8M, EPOCH TIME: 1747210290.211783
[05/14 04:11:30    197s] *** Starting refinePlace (0:03:17 mem=1754.8M) ***
[05/14 04:11:30    197s] Total net bbox length = 4.247e+04 (2.183e+04 2.065e+04) (ext = 1.978e+02)
[05/14 04:11:30    197s] 
[05/14 04:11:30    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:30    197s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1754.8M, EPOCH TIME: 1747210290.214169
[05/14 04:11:30    197s]   Signal wire search tree: 5510 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:11:30    197s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.005, MEM:1754.8M, EPOCH TIME: 1747210290.219175
[05/14 04:11:30    197s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:30    197s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:30    197s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1754.8M, EPOCH TIME: 1747210290.222800
[05/14 04:11:30    197s] Starting refinePlace ...
[05/14 04:11:30    197s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:30    197s] One DDP V2 for no tweak run.
[05/14 04:11:30    197s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1754.8M, EPOCH TIME: 1747210290.225033
[05/14 04:11:30    197s] OPERPROF:         Starting spMPad at level 5, MEM:1754.8M, EPOCH TIME: 1747210290.230563
[05/14 04:11:30    197s] OPERPROF:           Starting spContextMPad at level 6, MEM:1754.8M, EPOCH TIME: 1747210290.231555
[05/14 04:11:30    197s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1754.8M, EPOCH TIME: 1747210290.231656
[05/14 04:11:30    197s] MP Top (1990): mp=1.050. U=0.265.
[05/14 04:11:30    197s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.002, MEM:1754.8M, EPOCH TIME: 1747210290.232504
[05/14 04:11:30    197s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1754.8M, EPOCH TIME: 1747210290.232919
[05/14 04:11:30    197s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1754.8M, EPOCH TIME: 1747210290.232988
[05/14 04:11:30    197s] OPERPROF:             Starting InitSKP at level 7, MEM:1754.8M, EPOCH TIME: 1747210290.233349
[05/14 04:11:30    197s] no activity file in design. spp won't run.
[05/14 04:11:30    197s] no activity file in design. spp won't run.
[05/14 04:11:30    197s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[05/14 04:11:30    197s] OPERPROF:             Finished InitSKP at level 7, CPU:0.170, REAL:0.168, MEM:1754.8M, EPOCH TIME: 1747210290.401556
[05/14 04:11:30    197s] Timing cost in AAE based: 7.6773188402876258
[05/14 04:11:30    197s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.210, REAL:0.203, MEM:1755.8M, EPOCH TIME: 1747210290.436332
[05/14 04:11:30    197s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.210, REAL:0.204, MEM:1755.8M, EPOCH TIME: 1747210290.437001
[05/14 04:11:30    197s] SKP cleared!
[05/14 04:11:30    197s] AAE Timing clean up.
[05/14 04:11:30    197s] Tweakage: fix icg 1, fix clk 0.
[05/14 04:11:30    197s] Tweakage: density cost 1, scale 0.4.
[05/14 04:11:30    197s] Tweakage: activity cost 0, scale 1.0.
[05/14 04:11:30    197s] Tweakage: timing cost on, scale 1.0.
[05/14 04:11:30    197s] OPERPROF:         Starting CoreOperation at level 5, MEM:1755.8M, EPOCH TIME: 1747210290.438756
[05/14 04:11:30    197s] Tweakage swap 168 pairs.
[05/14 04:11:30    197s] Tweakage swap 42 pairs.
[05/14 04:11:30    197s] Tweakage swap 17 pairs.
[05/14 04:11:30    198s] Tweakage swap 5 pairs.
[05/14 04:11:30    198s] Tweakage swap 4 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 0 pairs.
[05/14 04:11:31    198s] Tweakage swap 60 pairs.
[05/14 04:11:31    198s] Tweakage swap 14 pairs.
[05/14 04:11:31    198s] Tweakage swap 2 pairs.
[05/14 04:11:31    199s] Tweakage swap 0 pairs.
[05/14 04:11:31    199s] Tweakage swap 15 pairs.
[05/14 04:11:32    199s] Tweakage swap 1 pairs.
[05/14 04:11:32    199s] Tweakage swap 0 pairs.
[05/14 04:11:32    199s] Tweakage swap 0 pairs.
[05/14 04:11:32    199s] Tweakage swap 1 pairs.
[05/14 04:11:32    199s] Tweakage swap 0 pairs.
[05/14 04:11:32    199s] Tweakage swap 0 pairs.
[05/14 04:11:32    199s] Tweakage swap 0 pairs.
[05/14 04:11:32    199s] Tweakage move 373 insts.
[05/14 04:11:32    199s] Tweakage move 159 insts.
[05/14 04:11:32    199s] Tweakage move 32 insts.
[05/14 04:11:32    199s] Tweakage move 3 insts.
[05/14 04:11:32    199s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.990, REAL:2.006, MEM:1755.8M, EPOCH TIME: 1747210292.445049
[05/14 04:11:32    199s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.200, REAL:2.223, MEM:1755.8M, EPOCH TIME: 1747210292.448461
[05/14 04:11:32    199s] Move report: Congestion aware Tweak moves 706 insts, mean move: 2.66 um, max move: 28.50 um 
[05/14 04:11:32    199s] 	Max move on inst (FE_OFC17_n_239): (103.60, 118.94) --> (115.00, 101.84)
[05/14 04:11:32    199s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.2, real=0:00:02.0, mem=1755.8mb) @(0:03:17 - 0:03:20).
[05/14 04:11:32    199s] 
[05/14 04:11:32    199s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:11:32    199s] Move report: legalization moves 19 insts, mean move: 0.84 um, max move: 3.11 um spiral
[05/14 04:11:32    199s] 	Max move on inst (i4004_ip_board_row_reg[1]): (129.60, 33.44) --> (128.20, 31.73)
[05/14 04:11:32    199s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:11:32    199s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:32    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1758.8MB) @(0:03:20 - 0:03:20).
[05/14 04:11:32    199s] Move report: Detail placement moves 720 insts, mean move: 2.62 um, max move: 28.50 um 
[05/14 04:11:32    199s] 	Max move on inst (FE_OFC17_n_239): (103.60, 118.94) --> (115.00, 101.84)
[05/14 04:11:32    199s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1758.8MB
[05/14 04:11:32    199s] Statistics of distance of Instance movement in refine placement:
[05/14 04:11:32    199s]   maximum (X+Y) =        28.50 um
[05/14 04:11:32    199s]   inst (FE_OFC17_n_239) with max move: (103.6, 118.94) -> (115, 101.84)
[05/14 04:11:32    199s]   mean    (X+Y) =         2.62 um
[05/14 04:11:32    199s] Summary Report:
[05/14 04:11:32    199s] Instances move: 720 (out of 1990 movable)
[05/14 04:11:32    199s] Instances flipped: 0
[05/14 04:11:32    199s] Mean displacement: 2.62 um
[05/14 04:11:32    199s] Max displacement: 28.50 um (Instance: FE_OFC17_n_239) (103.6, 118.94) -> (115, 101.84)
[05/14 04:11:32    199s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
[05/14 04:11:32    199s] Total instances moved : 720
[05/14 04:11:32    199s] Ripped up 1328 affected routes.
[05/14 04:11:32    199s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.330, REAL:2.380, MEM:1758.8M, EPOCH TIME: 1747210292.602759
[05/14 04:11:32    199s] Total net bbox length = 4.199e+04 (2.159e+04 2.041e+04) (ext = 1.858e+02)
[05/14 04:11:32    199s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1758.8MB
[05/14 04:11:32    199s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=1758.8MB) @(0:03:17 - 0:03:20).
[05/14 04:11:32    199s] *** Finished refinePlace (0:03:20 mem=1758.8M) ***
[05/14 04:11:32    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.8
[05/14 04:11:32    199s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.350, REAL:2.395, MEM:1758.8M, EPOCH TIME: 1747210292.606562
[05/14 04:11:32    199s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1758.8M, EPOCH TIME: 1747210292.606637
[05/14 04:11:32    199s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:1754.8M, EPOCH TIME: 1747210292.613568
[05/14 04:11:32    199s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.420, REAL:2.491, MEM:1754.8M, EPOCH TIME: 1747210292.613709
[05/14 04:11:32    199s] eGR doReRoute: optGuide
[05/14 04:11:32    199s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1754.8M, EPOCH TIME: 1747210292.666278
[05/14 04:11:32    199s] All LLGs are deleted
[05/14 04:11:32    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1754.8M, EPOCH TIME: 1747210292.666462
[05/14 04:11:32    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1754.8M, EPOCH TIME: 1747210292.667504
[05/14 04:11:32    199s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1754.8M, EPOCH TIME: 1747210292.667740
[05/14 04:11:32    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1754.8M
[05/14 04:11:32    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1754.8M
[05/14 04:11:32    199s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      ==================== Layers =====================
[05/14 04:11:32    199s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:32    199s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:11:32    199s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:32    199s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:11:32    199s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:11:32    199s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:32    199s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:11:32    199s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:11:32    199s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:11:32    199s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:11:32    199s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:11:32    199s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:11:32    199s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:11:32    199s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:11:32    199s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:11:32    199s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:11:32    199s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:11:32    199s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:11:32    199s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:11:32    199s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:11:32    199s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:11:32    199s] (I)      Started Import and model ( Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:32    199s] (I)      == Non-default Options ==
[05/14 04:11:32    199s] (I)      Maximum routing layer                              : 11
[05/14 04:11:32    199s] (I)      Number of threads                                  : 1
[05/14 04:11:32    199s] (I)      Method to set GCell size                           : row
[05/14 04:11:32    199s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:11:32    199s] (I)      Use row-based GCell size
[05/14 04:11:32    199s] (I)      Use row-based GCell align
[05/14 04:11:32    199s] (I)      layer 0 area = 80000
[05/14 04:11:32    199s] (I)      layer 1 area = 80000
[05/14 04:11:32    199s] (I)      layer 2 area = 80000
[05/14 04:11:32    199s] (I)      layer 3 area = 80000
[05/14 04:11:32    199s] (I)      layer 4 area = 80000
[05/14 04:11:32    199s] (I)      layer 5 area = 80000
[05/14 04:11:32    199s] (I)      layer 6 area = 80000
[05/14 04:11:32    199s] (I)      layer 7 area = 80000
[05/14 04:11:32    199s] (I)      layer 8 area = 80000
[05/14 04:11:32    199s] (I)      layer 9 area = 400000
[05/14 04:11:32    199s] (I)      layer 10 area = 400000
[05/14 04:11:32    199s] (I)      GCell unit size   : 3420
[05/14 04:11:32    199s] (I)      GCell multiplier  : 1
[05/14 04:11:32    199s] (I)      GCell row height  : 3420
[05/14 04:11:32    199s] (I)      Actual row height : 3420
[05/14 04:11:32    199s] (I)      GCell align ref   : 5200 5320
[05/14 04:11:32    199s] [NR-eGR] Track table information for default rule: 
[05/14 04:11:32    199s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:11:32    199s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:11:32    199s] (I)      ================== Default via ===================
[05/14 04:11:32    199s] (I)      +----+------------------+------------------------+
[05/14 04:11:32    199s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:11:32    199s] (I)      +----+------------------+------------------------+
[05/14 04:11:32    199s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:11:32    199s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:11:32    199s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:11:32    199s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:11:32    199s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:11:32    199s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:11:32    199s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:11:32    199s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:11:32    199s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:11:32    199s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:11:32    199s] (I)      +----+------------------+------------------------+
[05/14 04:11:32    199s] [NR-eGR] Read 902 PG shapes
[05/14 04:11:32    199s] [NR-eGR] Read 0 clock shapes
[05/14 04:11:32    199s] [NR-eGR] Read 0 other shapes
[05/14 04:11:32    199s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:11:32    199s] [NR-eGR] #Instance Blockages : 0
[05/14 04:11:32    199s] [NR-eGR] #PG Blockages       : 902
[05/14 04:11:32    199s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:11:32    199s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:11:32    199s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:11:32    199s] [NR-eGR] #Other Blockages    : 0
[05/14 04:11:32    199s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:11:32    199s] [NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[05/14 04:11:32    199s] [NR-eGR] Read 2181 nets ( ignored 180 )
[05/14 04:11:32    199s] (I)      early_global_route_priority property id does not exist.
[05/14 04:11:32    199s] (I)      Read Num Blocks=902  Num Prerouted Wires=2186  Num CS=0
[05/14 04:11:32    199s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 927
[05/14 04:11:32    199s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1037
[05/14 04:11:32    199s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 222
[05/14 04:11:32    199s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:11:32    199s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:11:32    199s] (I)      Number of ignored nets                =    180
[05/14 04:11:32    199s] (I)      Number of connected nets              =      0
[05/14 04:11:32    199s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:11:32    199s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:11:32    199s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:11:32    199s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:11:32    199s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[05/14 04:11:32    199s] (I)      Ndr track 0 does not exist
[05/14 04:11:32    199s] (I)      Ndr track 0 does not exist
[05/14 04:11:32    199s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:11:32    199s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:11:32    199s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:11:32    199s] (I)      Site width          :   400  (dbu)
[05/14 04:11:32    199s] (I)      Row height          :  3420  (dbu)
[05/14 04:11:32    199s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:11:32    199s] (I)      GCell width         :  3420  (dbu)
[05/14 04:11:32    199s] (I)      GCell height        :  3420  (dbu)
[05/14 04:11:32    199s] (I)      Grid                :   102   103    11
[05/14 04:11:32    199s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:11:32    199s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:11:32    199s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:11:32    199s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:11:32    199s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:11:32    199s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:11:32    199s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:11:32    199s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:11:32    199s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:11:32    199s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:11:32    199s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:11:32    199s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:11:32    199s] (I)      --------------------------------------------------------
[05/14 04:11:32    199s] 
[05/14 04:11:32    199s] [NR-eGR] ============ Routing rule table ============
[05/14 04:11:32    199s] [NR-eGR] Rule id: 0  Nets: 1997
[05/14 04:11:32    199s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:11:32    199s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:11:32    199s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:11:32    199s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:11:32    199s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:11:32    199s] [NR-eGR] Rule id: 1  Nets: 4
[05/14 04:11:32    199s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:11:32    199s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:11:32    199s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:11:32    199s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:11:32    199s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:11:32    199s] [NR-eGR] ========================================
[05/14 04:11:32    199s] [NR-eGR] 
[05/14 04:11:32    199s] (I)      =============== Blocked Tracks ===============
[05/14 04:11:32    199s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:32    199s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:11:32    199s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:32    199s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:11:32    199s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:11:32    199s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:11:32    199s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:11:32    199s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:11:32    199s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:11:32    199s] (I)      +-------+---------+----------+---------------+
[05/14 04:11:32    199s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      Reset routing kernel
[05/14 04:11:32    199s] (I)      Started Global Routing ( Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      totalPins=7725  totalGlobalPin=7631 (98.78%)
[05/14 04:11:32    199s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:11:32    199s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1a Route ============
[05/14 04:11:32    199s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:11:32    199s] (I)      Usage: 798 = (374 H, 424 V) = (0.40% H, 0.47% V) = (6.395e+02um H, 7.250e+02um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1b Route ============
[05/14 04:11:32    199s] (I)      Usage: 798 = (374 H, 424 V) = (0.40% H, 0.47% V) = (6.395e+02um H, 7.250e+02um V)
[05/14 04:11:32    199s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.364580e+03um
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1c Route ============
[05/14 04:11:32    199s] (I)      Level2 Grid: 21 x 21
[05/14 04:11:32    199s] (I)      Usage: 798 = (374 H, 424 V) = (0.40% H, 0.47% V) = (6.395e+02um H, 7.250e+02um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1d Route ============
[05/14 04:11:32    199s] (I)      Usage: 800 = (375 H, 425 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.268e+02um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1e Route ============
[05/14 04:11:32    199s] (I)      Usage: 800 = (375 H, 425 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.268e+02um V)
[05/14 04:11:32    199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1l Route ============
[05/14 04:11:32    199s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:11:32    199s] [NR-eGR] Layer group 2: route 1997 net(s) in layer range [2, 11]
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1a Route ============
[05/14 04:11:32    199s] (I)      Usage: 17924 = (9540 H, 8384 V) = (2.31% H, 2.12% V) = (1.631e+04um H, 1.434e+04um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1b Route ============
[05/14 04:11:32    199s] (I)      Usage: 17924 = (9540 H, 8384 V) = (2.31% H, 2.12% V) = (1.631e+04um H, 1.434e+04um V)
[05/14 04:11:32    199s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.065004e+04um
[05/14 04:11:32    199s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:11:32    199s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1c Route ============
[05/14 04:11:32    199s] (I)      Usage: 17924 = (9540 H, 8384 V) = (2.31% H, 2.12% V) = (1.631e+04um H, 1.434e+04um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1d Route ============
[05/14 04:11:32    199s] (I)      Usage: 17924 = (9540 H, 8384 V) = (2.31% H, 2.12% V) = (1.631e+04um H, 1.434e+04um V)
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1e Route ============
[05/14 04:11:32    199s] (I)      Usage: 17924 = (9540 H, 8384 V) = (2.31% H, 2.12% V) = (1.631e+04um H, 1.434e+04um V)
[05/14 04:11:32    199s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.065004e+04um
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] (I)      ============  Phase 1l Route ============
[05/14 04:11:32    199s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:11:32    199s] (I)      Layer  2:      89136     10307         0           0       88954    ( 0.00%) 
[05/14 04:11:32    199s] (I)      Layer  3:      93059     20801        19         909       92718    ( 0.97%) 
[05/14 04:11:32    199s] (I)      Layer  4:      89136     15374        31           0       88954    ( 0.00%) 
[05/14 04:11:32    199s] (I)      Layer  5:      93059      2450         0         909       92718    ( 0.97%) 
[05/14 04:11:32    199s] (I)      Layer  6:      88554       496         0           0       88954    ( 0.00%) 
[05/14 04:11:32    199s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:11:32    199s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:11:32    199s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:11:32    199s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:11:32    199s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:11:32    199s] (I)      Total:        801609     49428        50        3999      799356    ( 0.50%) 
[05/14 04:11:32    199s] (I)      
[05/14 04:11:32    199s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:11:32    199s] [NR-eGR]                        OverCon            
[05/14 04:11:32    199s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:11:32    199s] [NR-eGR]        Layer             (1-2)    OverCon
[05/14 04:11:32    199s] [NR-eGR] ----------------------------------------------
[05/14 04:11:32    199s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal3 ( 3)        19( 0.18%)   ( 0.18%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal4 ( 4)        27( 0.26%)   ( 0.26%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:11:32    199s] [NR-eGR] ----------------------------------------------
[05/14 04:11:32    199s] [NR-eGR]        Total        46( 0.04%)   ( 0.04%) 
[05/14 04:11:32    199s] [NR-eGR] 
[05/14 04:11:32    199s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.12 sec, Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:11:32    199s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:11:32    199s] (I)      ============= Track Assignment ============
[05/14 04:11:32    199s] (I)      Started Track Assignment (1T) ( Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:11:32    199s] (I)      Run Multi-thread track assignment
[05/14 04:11:32    199s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] (I)      Started Export ( Curr Mem: 1754.83 MB )
[05/14 04:11:32    199s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:11:32    199s] [NR-eGR] ------------------------------------
[05/14 04:11:32    199s] [NR-eGR]  Metal1   (1H)             0   8352 
[05/14 04:11:32    199s] [NR-eGR]  Metal2   (2V)         12920  11572 
[05/14 04:11:32    199s] [NR-eGR]  Metal3   (3H)         21113   2431 
[05/14 04:11:32    199s] [NR-eGR]  Metal4   (4V)         11106   1187 
[05/14 04:11:32    199s] [NR-eGR]  Metal5   (5H)          4104    293 
[05/14 04:11:32    199s] [NR-eGR]  Metal6   (6V)           859      2 
[05/14 04:11:32    199s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:11:32    199s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:11:32    199s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:11:32    199s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:11:32    199s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:11:32    199s] [NR-eGR] ------------------------------------
[05/14 04:11:32    199s] [NR-eGR]           Total        50102  23837 
[05/14 04:11:32    199s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:32    199s] [NR-eGR] Total half perimeter of net bounding box: 41993um
[05/14 04:11:32    199s] [NR-eGR] Total length: 50102um, number of vias: 23837
[05/14 04:11:32    199s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:32    199s] [NR-eGR] Total eGR-routed clock nets wire length: 1454um, number of vias: 1336
[05/14 04:11:32    199s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:11:33    200s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1736.82 MB )
[05/14 04:11:33    200s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.35 sec, Curr Mem: 1706.82 MB )
[05/14 04:11:33    200s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:11:33    200s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:11:33    200s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:11:33    200s] (I)       Early Global Route kernel                   100.00%  219.22 sec  219.57 sec  0.35 sec  0.27 sec 
[05/14 04:11:33    200s] (I)       +-Import and model                           18.42%  219.23 sec  219.29 sec  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)       | +-Create place DB                           3.97%  219.23 sec  219.24 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | +-Import place data                       3.91%  219.23 sec  219.24 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read instances and placement          1.03%  219.23 sec  219.23 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read nets                             2.75%  219.23 sec  219.24 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | +-Create route DB                          10.05%  219.24 sec  219.28 sec  0.04 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       | | +-Import route data (1T)                  9.89%  219.24 sec  219.28 sec  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read blockages ( Layer 2-11 )         2.23%  219.25 sec  219.25 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read routing blockages              0.00%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read instance blockages             0.38%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read PG blockages                   0.64%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read clock blockages                0.01%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read other blockages                0.01%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read halo blockages                 0.02%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Read boundary cut boxes             0.00%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read blackboxes                       0.01%  219.25 sec  219.25 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read prerouted                        1.06%  219.25 sec  219.26 sec  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read unlegalized nets                 0.22%  219.26 sec  219.26 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Read nets                             0.43%  219.26 sec  219.26 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Set up via pillars                    0.01%  219.26 sec  219.26 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Initialize 3D grid graph              0.06%  219.26 sec  219.26 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Model blockage capacity               4.14%  219.26 sec  219.28 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Initialize 3D capacity              3.87%  219.26 sec  219.28 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | +-Read aux data                             0.00%  219.28 sec  219.28 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Others data preparation                   0.11%  219.28 sec  219.28 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Create route kernel                       3.82%  219.28 sec  219.29 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       +-Global Routing                             34.55%  219.29 sec  219.42 sec  0.12 sec  0.08 sec 
[05/14 04:11:33    200s] (I)       | +-Initialization                            0.29%  219.29 sec  219.29 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Net group 1                               4.22%  219.30 sec  219.31 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | +-Generate topology                       0.10%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1a                                0.55%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Pattern routing (1T)                  0.35%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.06%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1b                                0.36%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Monotonic routing (1T)                0.27%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1c                                0.30%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Two level Routing                     0.25%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  219.30 sec  219.30 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1d                                1.52%  219.30 sec  219.31 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | +-Detoured routing (1T)                 1.44%  219.30 sec  219.31 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1e                                0.15%  219.31 sec  219.31 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Route legalization                    0.06%  219.31 sec  219.31 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Legalize Blockage Violations        0.01%  219.31 sec  219.31 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1l                                0.55%  219.31 sec  219.31 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Layer assignment (1T)                 0.48%  219.31 sec  219.31 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Net group 2                              28.11%  219.31 sec  219.41 sec  0.10 sec  0.06 sec 
[05/14 04:11:33    200s] (I)       | | +-Generate topology                       1.13%  219.31 sec  219.31 sec  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1a                               11.78%  219.32 sec  219.36 sec  0.04 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | +-Pattern routing (1T)                  3.22%  219.32 sec  219.33 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | | | +-Add via demand to 2D                  0.33%  219.36 sec  219.36 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1b                                0.05%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1c                                0.01%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1d                                0.01%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1e                                0.49%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | +-Route legalization                    0.39%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | | | +-Legalize Blockage Violations        0.32%  219.37 sec  219.37 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | | +-Phase 1l                                9.68%  219.38 sec  219.41 sec  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       | | | +-Layer assignment (1T)                 8.93%  219.38 sec  219.41 sec  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       | +-Clean cong LA                             0.00%  219.41 sec  219.41 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       +-Export 3D cong map                          1.94%  219.42 sec  219.42 sec  0.01 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Export 2D cong map                        0.58%  219.42 sec  219.42 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       +-Extract Global 3D Wires                     0.23%  219.42 sec  219.43 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       +-Track Assignment (1T)                      16.70%  219.43 sec  219.48 sec  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)       | +-Initialization                            0.05%  219.43 sec  219.43 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       | +-Track Assignment Kernel                  16.32%  219.43 sec  219.48 sec  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)       | +-Free Memory                               0.00%  219.48 sec  219.48 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)       +-Export                                     23.39%  219.49 sec  219.57 sec  0.08 sec  0.08 sec 
[05/14 04:11:33    200s] (I)       | +-Export DB wires                           8.17%  219.49 sec  219.51 sec  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       | | +-Export all nets                         6.13%  219.49 sec  219.51 sec  0.02 sec  0.02 sec 
[05/14 04:11:33    200s] (I)       | | +-Set wire vias                           1.30%  219.51 sec  219.51 sec  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | +-Report wirelength                         3.17%  219.51 sec  219.53 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | +-Update net boxes                          1.78%  219.53 sec  219.53 sec  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)       | +-Update timing                            10.01%  219.53 sec  219.57 sec  0.04 sec  0.03 sec 
[05/14 04:11:33    200s] (I)       +-Postprocess design                          1.39%  219.57 sec  219.57 sec  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)      ======================= Summary by functions ========================
[05/14 04:11:33    200s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:11:33    200s] (I)      ---------------------------------------------------------------------
[05/14 04:11:33    200s] (I)        0  Early Global Route kernel           100.00%  0.35 sec  0.27 sec 
[05/14 04:11:33    200s] (I)        1  Global Routing                       34.55%  0.12 sec  0.08 sec 
[05/14 04:11:33    200s] (I)        1  Export                               23.39%  0.08 sec  0.08 sec 
[05/14 04:11:33    200s] (I)        1  Import and model                     18.42%  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)        1  Track Assignment (1T)                16.70%  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)        1  Export 3D cong map                    1.94%  0.01 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        1  Postprocess design                    1.39%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Net group 2                          28.11%  0.10 sec  0.06 sec 
[05/14 04:11:33    200s] (I)        2  Track Assignment Kernel              16.32%  0.06 sec  0.05 sec 
[05/14 04:11:33    200s] (I)        2  Create route DB                      10.05%  0.04 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        2  Update timing                        10.01%  0.04 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        2  Export DB wires                       8.17%  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        2  Net group 1                           4.22%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        2  Create place DB                       3.97%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        2  Create route kernel                   3.82%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        2  Report wirelength                     3.17%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        2  Update net boxes                      1.78%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        2  Export 2D cong map                    0.58%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Initialization                        0.34%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1a                             12.33%  0.04 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1l                             10.23%  0.04 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        3  Import route data (1T)                9.89%  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        3  Export all nets                       6.13%  0.02 sec  0.02 sec 
[05/14 04:11:33    200s] (I)        3  Import place data                     3.91%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1d                              1.54%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        3  Set wire vias                         1.30%  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        3  Generate topology                     1.24%  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1e                              0.64%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1b                              0.41%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        3  Phase 1c                              0.31%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Layer assignment (1T)                 9.42%  0.03 sec  0.03 sec 
[05/14 04:11:33    200s] (I)        4  Model blockage capacity               4.14%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Pattern routing (1T)                  3.57%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Read nets                             3.18%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Read blockages ( Layer 2-11 )         2.23%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Detoured routing (1T)                 1.44%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Read prerouted                        1.06%  0.00 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        4  Read instances and placement          1.03%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Route legalization                    0.45%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Add via demand to 2D                  0.33%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Monotonic routing (1T)                0.27%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Two level Routing                     0.25%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Read unlegalized nets                 0.22%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Pattern Routing Avoiding Blockages    0.06%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Initialize 3D capacity                3.87%  0.01 sec  0.01 sec 
[05/14 04:11:33    200s] (I)        5  Read PG blockages                     0.64%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read instance blockages               0.38%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Legalize Blockage Violations          0.33%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Two Level Routing (Regular)           0.04%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:11:33    200s] Extraction called for design 'mcs4' of instances=2173 and nets=2231 using extraction engine 'preRoute' .
[05/14 04:11:33    200s] PreRoute RC Extraction called for design mcs4.
[05/14 04:11:33    200s] RC Extraction called in multi-corner(2) mode.
[05/14 04:11:33    200s] RCMode: PreRoute
[05/14 04:11:33    200s]       RC Corner Indexes            0       1   
[05/14 04:11:33    200s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:11:33    200s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:33    200s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:33    200s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:33    200s] Shrink Factor                : 1.00000
[05/14 04:11:33    200s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:11:33    200s] Using Quantus QRC technology file ...
[05/14 04:11:33    200s] 
[05/14 04:11:33    200s] Trim Metal Layers:
[05/14 04:11:33    200s] LayerId::1 widthSet size::1
[05/14 04:11:33    200s] LayerId::2 widthSet size::1
[05/14 04:11:33    200s] LayerId::3 widthSet size::1
[05/14 04:11:33    200s] LayerId::4 widthSet size::1
[05/14 04:11:33    200s] LayerId::5 widthSet size::1
[05/14 04:11:33    200s] LayerId::6 widthSet size::1
[05/14 04:11:33    200s] LayerId::7 widthSet size::1
[05/14 04:11:33    200s] LayerId::8 widthSet size::1
[05/14 04:11:33    200s] LayerId::9 widthSet size::1
[05/14 04:11:33    200s] LayerId::10 widthSet size::1
[05/14 04:11:33    200s] LayerId::11 widthSet size::1
[05/14 04:11:33    200s] Updating RC grid for preRoute extraction ...
[05/14 04:11:33    200s] eee: pegSigSF::1.070000
[05/14 04:11:33    200s] Initializing multi-corner resistance tables ...
[05/14 04:11:33    200s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:11:33    200s] eee: l::2 avDens::0.117258 usedTrk::761.940639 availTrk::6498.000000 sigTrk::761.940639
[05/14 04:11:33    200s] eee: l::3 avDens::0.161816 usedTrk::1267.015436 availTrk::7830.000000 sigTrk::1267.015436
[05/14 04:11:33    200s] eee: l::4 avDens::0.099120 usedTrk::703.402132 availTrk::7096.500000 sigTrk::703.402132
[05/14 04:11:33    200s] eee: l::5 avDens::0.051957 usedTrk::243.158158 availTrk::4680.000000 sigTrk::243.158158
[05/14 04:11:33    200s] eee: l::6 avDens::0.020002 usedTrk::70.117836 availTrk::3505.500000 sigTrk::70.117836
[05/14 04:11:33    200s] eee: l::7 avDens::0.000130 usedTrk::0.011696 availTrk::90.000000 sigTrk::0.011696
[05/14 04:11:33    200s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:33    200s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:33    200s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:33    200s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:33    200s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:33    200s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245511 ; uaWl: 1.000000 ; uaWlH: 0.201554 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:11:33    200s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1706.824M)
[05/14 04:11:33    200s] Compute RC Scale Done ...
[05/14 04:11:33    200s] OPERPROF: Starting HotSpotCal at level 1, MEM:1725.9M, EPOCH TIME: 1747210293.265966
[05/14 04:11:33    200s] [hotspot] +------------+---------------+---------------+
[05/14 04:11:33    200s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:11:33    200s] [hotspot] +------------+---------------+---------------+
[05/14 04:11:33    200s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:11:33    200s] [hotspot] +------------+---------------+---------------+
[05/14 04:11:33    200s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:11:33    200s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:11:33    200s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1725.9M, EPOCH TIME: 1747210293.269071
[05/14 04:11:33    200s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/14 04:11:33    200s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 04:11:33    200s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:03:20.3/0:05:59.4 (0.6), mem = 1725.9M
[05/14 04:11:33    200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.8
[05/14 04:11:33    200s] ### Creating RouteCongInterface, started
[05/14 04:11:33    200s] 
[05/14 04:11:33    200s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:11:33    200s] 
[05/14 04:11:33    200s] #optDebug: {0, 1.000}
[05/14 04:11:33    200s] ### Creating RouteCongInterface, finished
[05/14 04:11:33    200s] Updated routing constraints on 0 nets.
[05/14 04:11:33    200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.8
[05/14 04:11:33    200s] Bottom Preferred Layer:
[05/14 04:11:33    200s] +---------------+------------+----------+
[05/14 04:11:33    200s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:33    200s] +---------------+------------+----------+
[05/14 04:11:33    200s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:33    200s] +---------------+------------+----------+
[05/14 04:11:33    200s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:03:20.3/0:05:59.5 (0.6), mem = 1725.9M
[05/14 04:11:33    200s] 
[05/14 04:11:33    200s] =============================================================================================
[05/14 04:11:33    200s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/14 04:11:33    200s] =============================================================================================
[05/14 04:11:33    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:33    200s] ---------------------------------------------------------------------------------------------
[05/14 04:11:33    200s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  74.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:11:33    200s] [ MISC                   ]          0:00:00.0  (  25.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:33    200s] ---------------------------------------------------------------------------------------------
[05/14 04:11:33    200s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:11:33    200s] ---------------------------------------------------------------------------------------------
[05/14 04:11:33    200s] 
[05/14 04:11:33    200s] End: GigaOpt Route Type Constraints Refinement
[05/14 04:11:33    200s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:11:33    200s] #################################################################################
[05/14 04:11:33    200s] # Design Stage: PreRoute
[05/14 04:11:33    200s] # Design Name: mcs4
[05/14 04:11:33    200s] # Design Mode: 45nm
[05/14 04:11:33    200s] # Analysis Mode: MMMC OCV 
[05/14 04:11:33    200s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:11:33    200s] # Signoff Settings: SI Off 
[05/14 04:11:33    200s] #################################################################################
[05/14 04:11:33    200s] Calculate early delays in OCV mode...
[05/14 04:11:33    200s] Calculate late delays in OCV mode...
[05/14 04:11:33    200s] Calculate early delays in OCV mode...
[05/14 04:11:33    200s] Calculate late delays in OCV mode...
[05/14 04:11:33    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 1715.9M, InitMEM = 1715.9M)
[05/14 04:11:33    200s] Start delay calculation (fullDC) (1 T). (MEM=1715.9)
[05/14 04:11:33    200s] End AAE Lib Interpolated Model. (MEM=1735.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:34    201s] Total number of fetched objects 2208
[05/14 04:11:34    201s] Total number of fetched objects 2208
[05/14 04:11:34    201s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:34    201s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:11:34    201s] End delay calculation. (MEM=1748.85 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 04:11:34    201s] End delay calculation (fullDC). (MEM=1748.85 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 04:11:34    201s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1748.9M) ***
[05/14 04:11:34    201s] Begin: GigaOpt postEco DRV Optimization
[05/14 04:11:34    201s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/14 04:11:34    201s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:03:21.7/0:06:00.8 (0.6), mem = 1748.9M
[05/14 04:11:34    201s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:11:34    201s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:11:34    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.9
[05/14 04:11:34    201s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:11:34    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=1748.9M
[05/14 04:11:34    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1748.9M, EPOCH TIME: 1747210294.700864
[05/14 04:11:34    201s] z: 2, totalTracks: 1
[05/14 04:11:34    201s] z: 4, totalTracks: 1
[05/14 04:11:34    201s] z: 6, totalTracks: 1
[05/14 04:11:34    201s] z: 8, totalTracks: 1
[05/14 04:11:34    201s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:11:34    201s] All LLGs are deleted
[05/14 04:11:34    201s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1748.9M, EPOCH TIME: 1747210294.709912
[05/14 04:11:34    201s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1748.9M, EPOCH TIME: 1747210294.710654
[05/14 04:11:34    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1748.9M, EPOCH TIME: 1747210294.711628
[05/14 04:11:34    201s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1748.9M, EPOCH TIME: 1747210294.713524
[05/14 04:11:34    201s] Core basic site is CoreSite
[05/14 04:11:34    201s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1748.9M, EPOCH TIME: 1747210294.761634
[05/14 04:11:34    201s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.013, MEM:1748.9M, EPOCH TIME: 1747210294.774877
[05/14 04:11:34    201s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:11:34    201s] SiteArray: use 405,504 bytes
[05/14 04:11:34    201s] SiteArray: current memory after site array memory allocation 1748.9M
[05/14 04:11:34    201s] SiteArray: FP blocked sites are writable
[05/14 04:11:34    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:11:34    201s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1748.9M, EPOCH TIME: 1747210294.778944
[05/14 04:11:34    201s] Process 48523 wires and vias for routing blockage and capacity analysis
[05/14 04:11:34    201s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1748.9M, EPOCH TIME: 1747210294.799276
[05/14 04:11:34    201s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.087, MEM:1748.9M, EPOCH TIME: 1747210294.800718
[05/14 04:11:34    201s] 
[05/14 04:11:34    201s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:34    201s] 
[05/14 04:11:34    201s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:34    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.095, MEM:1748.9M, EPOCH TIME: 1747210294.806712
[05/14 04:11:34    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1748.9M, EPOCH TIME: 1747210294.806831
[05/14 04:11:34    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1748.9M, EPOCH TIME: 1747210294.806914
[05/14 04:11:34    201s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1748.9MB).
[05/14 04:11:34    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.109, MEM:1748.9M, EPOCH TIME: 1747210294.809884
[05/14 04:11:34    201s] TotalInstCnt at PhyDesignMc Initialization: 2,173
[05/14 04:11:34    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1748.9M
[05/14 04:11:34    201s] ### Creating RouteCongInterface, started
[05/14 04:11:34    201s] 
[05/14 04:11:34    201s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:11:34    201s] 
[05/14 04:11:34    201s] #optDebug: {0, 1.000}
[05/14 04:11:34    201s] ### Creating RouteCongInterface, finished
[05/14 04:11:34    201s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:11:34    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1748.9M
[05/14 04:11:34    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1748.9M
[05/14 04:11:35    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1783.2M, EPOCH TIME: 1747210295.107324
[05/14 04:11:35    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1783.2M, EPOCH TIME: 1747210295.107577
[05/14 04:11:35    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:35    202s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:11:35    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:35    202s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:11:35    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:35    202s] Info: violation cost 36.563202 (cap = 4.345791, tran = 32.217411, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:35    202s] |     4|   188|    -1.01|     4|     8|    -0.00|    26|    26|     0|     0|   699.70|     0.00|       0|       0|       0| 27.48%|          |         |
[05/14 04:11:35    202s] Info: violation cost 32.022129 (cap = 4.345791, tran = 27.676338, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:35    202s] |     1|     7|    -1.01|     4|     8|    -0.00|    27|    27|     0|     0|   699.70|     0.00|       1|       0|       3| 27.49%| 0:00:00.0|  1830.4M|
[05/14 04:11:35    202s] Info: violation cost 32.022129 (cap = 4.345791, tran = 27.676338, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:11:35    202s] |     1|     7|    -1.01|     4|     8|    -0.00|    27|    27|     0|     0|   699.70|     0.00|       0|       0|       0| 27.49%| 0:00:00.0|  1830.4M|
[05/14 04:11:35    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] ###############################################################################
[05/14 04:11:35    202s] #
[05/14 04:11:35    202s] #  Large fanout net report:  
[05/14 04:11:35    202s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:11:35    202s] #     - current density: 27.49
[05/14 04:11:35    202s] #
[05/14 04:11:35    202s] #  List of high fanout nets:
[05/14 04:11:35    202s] #
[05/14 04:11:35    202s] ###############################################################################
[05/14 04:11:35    202s] Bottom Preferred Layer:
[05/14 04:11:35    202s] +---------------+------------+----------+
[05/14 04:11:35    202s] |     Layer     |    CLK     |   Rule   |
[05/14 04:11:35    202s] +---------------+------------+----------+
[05/14 04:11:35    202s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:11:35    202s] +---------------+------------+----------+
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] =======================================================================
[05/14 04:11:35    202s]                 Reasons for remaining drv violations
[05/14 04:11:35    202s] =======================================================================
[05/14 04:11:35    202s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] MultiBuffering failure reasons
[05/14 04:11:35    202s] ------------------------------------------------
[05/14 04:11:35    202s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1830.4M) ***
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Total-nets :: 2182, Stn-nets :: 26, ratio :: 1.19157 %, Total-len 50102.2, Stn-len 3134.64
[05/14 04:11:35    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1811.3M, EPOCH TIME: 1747210295.405410
[05/14 04:11:35    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1744.3M, EPOCH TIME: 1747210295.417455
[05/14 04:11:35    202s] TotalInstCnt at PhyDesignMc Destruction: 2,174
[05/14 04:11:35    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.9
[05/14 04:11:35    202s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (0.9), totSession cpu/real = 0:03:22.3/0:06:01.6 (0.6), mem = 1744.3M
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] =============================================================================================
[05/14 04:11:35    202s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/14 04:11:35    202s] =============================================================================================
[05/14 04:11:35    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:35    202s] ---------------------------------------------------------------------------------------------
[05/14 04:11:35    202s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:35    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:35    202s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:35    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:11:35    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:35    202s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 04:11:35    202s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:35    202s] [ OptEval                ]      2   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 04:11:35    202s] [ OptCommit              ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:11:35    202s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:11:35    202s] [ IncrDelayCalc          ]      4   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:11:35    202s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:11:35    202s] [ DrvComputeSummary      ]      3   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 04:11:35    202s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:11:35    202s] [ MISC                   ]          0:00:00.3  (  42.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 04:11:35    202s] ---------------------------------------------------------------------------------------------
[05/14 04:11:35    202s]  DrvOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    0.9
[05/14 04:11:35    202s] ---------------------------------------------------------------------------------------------
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] End: GigaOpt postEco DRV Optimization
[05/14 04:11:35    202s] **INFO: Flow update: Design timing is met.
[05/14 04:11:35    202s] Running refinePlace -preserveRouting true -hardFence false
[05/14 04:11:35    202s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1744.3M, EPOCH TIME: 1747210295.424381
[05/14 04:11:35    202s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1744.3M, EPOCH TIME: 1747210295.424499
[05/14 04:11:35    202s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1744.3M, EPOCH TIME: 1747210295.424603
[05/14 04:11:35    202s] z: 2, totalTracks: 1
[05/14 04:11:35    202s] z: 4, totalTracks: 1
[05/14 04:11:35    202s] z: 6, totalTracks: 1
[05/14 04:11:35    202s] z: 8, totalTracks: 1
[05/14 04:11:35    202s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:11:35    202s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1744.3M, EPOCH TIME: 1747210295.435149
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:11:35    202s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.055, MEM:1744.3M, EPOCH TIME: 1747210295.490437
[05/14 04:11:35    202s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1744.3M, EPOCH TIME: 1747210295.490664
[05/14 04:11:35    202s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:1744.3M, EPOCH TIME: 1747210295.493649
[05/14 04:11:35    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1744.3MB).
[05/14 04:11:35    202s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.073, MEM:1744.3M, EPOCH TIME: 1747210295.497318
[05/14 04:11:35    202s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.073, MEM:1744.3M, EPOCH TIME: 1747210295.497488
[05/14 04:11:35    202s] TDRefine: refinePlace mode is spiral
[05/14 04:11:35    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.9
[05/14 04:11:35    202s] OPERPROF:   Starting RefinePlace at level 2, MEM:1744.3M, EPOCH TIME: 1747210295.497621
[05/14 04:11:35    202s] *** Starting refinePlace (0:03:22 mem=1744.3M) ***
[05/14 04:11:35    202s] Total net bbox length = 4.207e+04 (2.162e+04 2.045e+04) (ext = 1.858e+02)
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:11:35    202s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1744.3M, EPOCH TIME: 1747210295.504607
[05/14 04:11:35    202s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:11:35    202s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.004, MEM:1744.3M, EPOCH TIME: 1747210295.508133
[05/14 04:11:35    202s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:35    202s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Starting Small incrNP...
[05/14 04:11:35    202s] User Input Parameters:
[05/14 04:11:35    202s] - Congestion Driven    : Off
[05/14 04:11:35    202s] - Timing Driven        : Off
[05/14 04:11:35    202s] - Area-Violation Based : Off
[05/14 04:11:35    202s] - Start Rollback Level : -5
[05/14 04:11:35    202s] - Legalized            : On
[05/14 04:11:35    202s] - Window Based         : Off
[05/14 04:11:35    202s] - eDen incr mode       : Off
[05/14 04:11:35    202s] - Small incr mode      : On
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1744.3M, EPOCH TIME: 1747210295.518143
[05/14 04:11:35    202s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1744.3M, EPOCH TIME: 1747210295.519024
[05/14 04:11:35    202s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:1744.3M, EPOCH TIME: 1747210295.520353
[05/14 04:11:35    202s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 04:11:35    202s] Density distribution unevenness ratio = 46.466%
[05/14 04:11:35    202s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:1744.3M, EPOCH TIME: 1747210295.523341
[05/14 04:11:35    202s] cost 0.683157, thresh 1.000000
[05/14 04:11:35    202s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1744.3M)
[05/14 04:11:35    202s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:35    202s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1744.3M, EPOCH TIME: 1747210295.523756
[05/14 04:11:35    202s] Starting refinePlace ...
[05/14 04:11:35    202s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:35    202s] One DDP V2 for no tweak run.
[05/14 04:11:35    202s] (I)      Default pattern map key = mcs4_default.
[05/14 04:11:35    202s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 04:11:35    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1744.3MB) @(0:03:22 - 0:03:22).
[05/14 04:11:35    202s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:11:35    202s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:11:35    202s] Move report: legalization moves 4 insts, mean move: 0.63 um, max move: 1.71 um spiral
[05/14 04:11:35    202s] 	Max move on inst (FE_OFC88_FE_OFN17_n_239): (61.40, 144.59) --> (61.40, 146.30)
[05/14 04:11:35    202s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:11:35    202s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:11:35    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1747.3MB) @(0:03:22 - 0:03:23).
[05/14 04:11:35    202s] Move report: Detail placement moves 4 insts, mean move: 0.63 um, max move: 1.71 um 
[05/14 04:11:35    202s] 	Max move on inst (FE_OFC88_FE_OFN17_n_239): (61.40, 144.59) --> (61.40, 146.30)
[05/14 04:11:35    202s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1747.3MB
[05/14 04:11:35    202s] Statistics of distance of Instance movement in refine placement:
[05/14 04:11:35    202s]   maximum (X+Y) =         1.71 um
[05/14 04:11:35    202s]   inst (FE_OFC88_FE_OFN17_n_239) with max move: (61.4, 144.59) -> (61.4, 146.3)
[05/14 04:11:35    202s]   mean    (X+Y) =         0.63 um
[05/14 04:11:35    202s] Summary Report:
[05/14 04:11:35    202s] Instances move: 4 (out of 1991 movable)
[05/14 04:11:35    202s] Instances flipped: 0
[05/14 04:11:35    202s] Mean displacement: 0.63 um
[05/14 04:11:35    202s] Max displacement: 1.71 um (Instance: FE_OFC88_FE_OFN17_n_239) (61.4, 144.59) -> (61.4, 146.3)
[05/14 04:11:35    202s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/14 04:11:35    202s] Total instances moved : 4
[05/14 04:11:35    202s] Ripped up 11 affected routes.
[05/14 04:11:35    202s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.170, REAL:0.187, MEM:1747.3M, EPOCH TIME: 1747210295.710957
[05/14 04:11:35    202s] Total net bbox length = 4.207e+04 (2.162e+04 2.045e+04) (ext = 1.858e+02)
[05/14 04:11:35    202s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1747.3MB
[05/14 04:11:35    202s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1747.3MB) @(0:03:22 - 0:03:23).
[05/14 04:11:35    202s] *** Finished refinePlace (0:03:23 mem=1747.3M) ***
[05/14 04:11:35    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.9
[05/14 04:11:35    202s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.190, REAL:0.217, MEM:1747.3M, EPOCH TIME: 1747210295.714354
[05/14 04:11:35    202s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1747.3M, EPOCH TIME: 1747210295.714444
[05/14 04:11:35    202s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.011, MEM:1744.3M, EPOCH TIME: 1747210295.725332
[05/14 04:11:35    202s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.240, REAL:0.301, MEM:1744.3M, EPOCH TIME: 1747210295.725523
[05/14 04:11:35    202s] **INFO: Flow update: Design timing is met.
[05/14 04:11:35    202s] **INFO: Flow update: Design timing is met.
[05/14 04:11:35    202s] **INFO: Flow update: Design timing is met.
[05/14 04:11:35    202s] #optDebug: fT-D <X 1 0 0 0>
[05/14 04:11:35    202s] Register exp ratio and priority group on 0 nets on 2205 nets : 
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Active setup views:
[05/14 04:11:35    202s]  AnalysisView_BC
[05/14 04:11:35    202s]   Dominating endpoints: 0
[05/14 04:11:35    202s]   Dominating TNS: -0.000
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s]  AnalysisView_WC
[05/14 04:11:35    202s]   Dominating endpoints: 0
[05/14 04:11:35    202s]   Dominating TNS: -0.000
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Extraction called for design 'mcs4' of instances=2174 and nets=2232 using extraction engine 'preRoute' .
[05/14 04:11:35    202s] PreRoute RC Extraction called for design mcs4.
[05/14 04:11:35    202s] RC Extraction called in multi-corner(2) mode.
[05/14 04:11:35    202s] RCMode: PreRoute
[05/14 04:11:35    202s]       RC Corner Indexes            0       1   
[05/14 04:11:35    202s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:11:35    202s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:35    202s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:35    202s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:11:35    202s] Shrink Factor                : 1.00000
[05/14 04:11:35    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:11:35    202s] Using Quantus QRC technology file ...
[05/14 04:11:35    202s] 
[05/14 04:11:35    202s] Trim Metal Layers:
[05/14 04:11:35    202s] LayerId::1 widthSet size::1
[05/14 04:11:35    202s] LayerId::2 widthSet size::1
[05/14 04:11:35    202s] LayerId::3 widthSet size::1
[05/14 04:11:35    202s] LayerId::4 widthSet size::1
[05/14 04:11:35    202s] LayerId::5 widthSet size::1
[05/14 04:11:35    202s] LayerId::6 widthSet size::1
[05/14 04:11:35    202s] LayerId::7 widthSet size::1
[05/14 04:11:35    202s] LayerId::8 widthSet size::1
[05/14 04:11:35    202s] LayerId::9 widthSet size::1
[05/14 04:11:35    202s] LayerId::10 widthSet size::1
[05/14 04:11:35    202s] LayerId::11 widthSet size::1
[05/14 04:11:35    202s] Updating RC grid for preRoute extraction ...
[05/14 04:11:35    202s] eee: pegSigSF::1.070000
[05/14 04:11:35    202s] Initializing multi-corner resistance tables ...
[05/14 04:11:36    202s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:11:36    202s] eee: l::2 avDens::0.115001 usedTrk::747.274560 availTrk::6498.000000 sigTrk::747.274560
[05/14 04:11:36    202s] eee: l::3 avDens::0.159965 usedTrk::1252.524207 availTrk::7830.000000 sigTrk::1252.524207
[05/14 04:11:36    202s] eee: l::4 avDens::0.098873 usedTrk::701.653008 availTrk::7096.500000 sigTrk::701.653008
[05/14 04:11:36    202s] eee: l::5 avDens::0.051120 usedTrk::239.241784 availTrk::4680.000000 sigTrk::239.241784
[05/14 04:11:36    202s] eee: l::6 avDens::0.019996 usedTrk::70.095614 availTrk::3505.500000 sigTrk::70.095614
[05/14 04:11:36    202s] eee: l::7 avDens::0.000130 usedTrk::0.011696 availTrk::90.000000 sigTrk::0.011696
[05/14 04:11:36    202s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:36    202s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:36    202s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:36    202s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:11:36    202s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:11:36    202s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245466 ; uaWl: 1.000000 ; uaWlH: 0.202310 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:11:36    202s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1699.480M)
[05/14 04:11:36    202s] Starting delay calculation for Setup views
[05/14 04:11:36    202s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:11:36    202s] #################################################################################
[05/14 04:11:36    202s] # Design Stage: PreRoute
[05/14 04:11:36    202s] # Design Name: mcs4
[05/14 04:11:36    202s] # Design Mode: 45nm
[05/14 04:11:36    202s] # Analysis Mode: MMMC OCV 
[05/14 04:11:36    202s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:11:36    202s] # Signoff Settings: SI Off 
[05/14 04:11:36    202s] #################################################################################
[05/14 04:11:36    203s] Calculate early delays in OCV mode...
[05/14 04:11:36    203s] Calculate late delays in OCV mode...
[05/14 04:11:36    203s] Calculate early delays in OCV mode...
[05/14 04:11:36    203s] Calculate late delays in OCV mode...
[05/14 04:11:36    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 1711.3M, InitMEM = 1711.3M)
[05/14 04:11:36    203s] Start delay calculation (fullDC) (1 T). (MEM=1711.29)
[05/14 04:11:36    203s] End AAE Lib Interpolated Model. (MEM=1731.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:36    203s] Total number of fetched objects 2209
[05/14 04:11:37    204s] Total number of fetched objects 2209
[05/14 04:11:37    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:37    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:11:37    204s] End delay calculation. (MEM=1758.79 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 04:11:37    204s] End delay calculation (fullDC). (MEM=1758.79 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:11:37    204s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1758.8M) ***
[05/14 04:11:37    204s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:24 mem=1758.8M)
[05/14 04:11:37    204s] Reported timing to dir ./timingReports
[05/14 04:11:37    204s] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1505.4M, totSessionCpu=0:03:24 **
[05/14 04:11:37    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1713.8M, EPOCH TIME: 1747210297.552279
[05/14 04:11:37    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:1713.8M, EPOCH TIME: 1747210297.601960
[05/14 04:11:41    206s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.696 | 899.432 | 699.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:33, mem = 1506.2M, totSessionCpu=0:03:26 **
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:11:41    206s] Deleting Lib Analyzer.
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] TimeStamp Deleting Cell Server End ...
[05/14 04:11:41    206s] *** Finished optDesign ***
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:36.3 real=0:00:40.3)
[05/14 04:11:41    206s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.6)
[05/14 04:11:41    206s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.6 real=0:00:03.8)
[05/14 04:11:41    206s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.3 real=0:00:02.4)
[05/14 04:11:41    206s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:11:41    206s] Info: Destroy the CCOpt slew target map.
[05/14 04:11:41    206s] clean pInstBBox. size 0
[05/14 04:11:41    206s] Set place::cacheFPlanSiteMark to 0
[05/14 04:11:41    206s] All LLGs are deleted
[05/14 04:11:41    206s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1729.2M, EPOCH TIME: 1747210301.302601
[05/14 04:11:41    206s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1729.2M, EPOCH TIME: 1747210301.302838
[05/14 04:11:41    206s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] *** Summary of all messages that are not suppressed in this session:
[05/14 04:11:41    206s] Severity  ID               Count  Summary                                  
[05/14 04:11:41    206s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/14 04:11:41    206s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/14 04:11:41    206s] *** Message Summary: 3 warning(s), 0 error(s)
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] *** ccopt_design #1 [finish] : cpu/real = 0:02:19.4/0:02:30.3 (0.9), totSession cpu/real = 0:03:26.4/0:06:07.5 (0.6), mem = 1729.2M
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] =============================================================================================
[05/14 04:11:41    206s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/14 04:11:41    206s] =============================================================================================
[05/14 04:11:41    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:11:41    206s] ---------------------------------------------------------------------------------------------
[05/14 04:11:41    206s] [ InitOpt                ]      1   0:00:03.4  (   2.3 % )     0:00:05.2 /  0:00:04.9    1.0
[05/14 04:11:41    206s] [ GlobalOpt              ]      1   0:00:01.6  (   1.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/14 04:11:41    206s] [ DrvOpt                 ]      4   0:00:05.1  (   3.4 % )     0:00:05.5 /  0:00:05.1    0.9
[05/14 04:11:41    206s] [ AreaOpt                ]      2   0:00:07.5  (   5.0 % )     0:00:07.9 /  0:00:07.6    1.0
[05/14 04:11:41    206s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.9
[05/14 04:11:41    206s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.2 % )     0:00:05.6 /  0:00:04.0    0.7
[05/14 04:11:41    206s] [ DrvReport              ]      3   0:00:01.8  (   1.2 % )     0:00:01.8 /  0:00:00.3    0.2
[05/14 04:11:41    206s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:11:41    206s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:11:41    206s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:41    206s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.8
[05/14 04:11:41    206s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:11:41    206s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:11:41    206s] [ IncrReplace            ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 04:11:41    206s] [ RefinePlace            ]      3   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:01.0    0.8
[05/14 04:11:41    206s] [ EarlyGlobalRoute       ]      6   0:00:02.1  (   1.4 % )     0:00:02.1 /  0:00:01.3    0.6
[05/14 04:11:41    206s] [ DetailRoute            ]      1   0:00:05.7  (   3.8 % )     0:00:05.7 /  0:00:05.7    1.0
[05/14 04:11:41    206s] [ ExtractRC              ]      5   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.5    0.8
[05/14 04:11:41    206s] [ TimingUpdate           ]      5   0:00:00.3  (   0.2 % )     0:00:03.0 /  0:00:02.9    0.9
[05/14 04:11:41    206s] [ FullDelayCalc          ]      4   0:00:04.3  (   2.8 % )     0:00:04.3 /  0:00:04.0    0.9
[05/14 04:11:41    206s] [ TimingReport           ]      3   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/14 04:11:41    206s] [ GenerateReports        ]      1   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/14 04:11:41    206s] [ MISC                   ]          0:01:53.5  (  75.5 % )     0:01:53.5 /  0:01:46.4    0.9
[05/14 04:11:41    206s] ---------------------------------------------------------------------------------------------
[05/14 04:11:41    206s]  ccopt_design #1 TOTAL              0:02:30.3  ( 100.0 % )     0:02:30.3 /  0:02:19.4    0.9
[05/14 04:11:41    206s] ---------------------------------------------------------------------------------------------
[05/14 04:11:41    206s] 
[05/14 04:11:41    206s] #% End ccopt_design (date=05/14 04:11:41, total cpu=0:02:19, real=0:02:30, peak res=1597.4M, current mem=1395.2M)
[05/14 04:11:41    206s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:12:30    210s] <CMD> zoomBox 49.94250 173.45100 152.61850 56.67150
[05/14 04:12:31    210s] <CMD> zoomBox 100.00000 162.86550 125.60950 134.86600
[05/14 04:12:32    210s] <CMD> zoomBox 109.79600 154.67850 119.17000 146.28700
[05/14 04:12:58    210s] invalid command name "hola"
[05/14 04:13:22    211s] # puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
[05/14 04:13:22    211s] *** timeDesign #3 [begin] : totSession cpu/real = 0:03:31.3/0:07:48.7 (0.5), mem = 1627.3M
[05/14 04:13:22    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1623.3M, EPOCH TIME: 1747210402.516998
[05/14 04:13:22    211s] All LLGs are deleted
[05/14 04:13:22    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1623.3M, EPOCH TIME: 1747210402.565836
[05/14 04:13:22    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1623.3M, EPOCH TIME: 1747210402.566018
[05/14 04:13:22    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.049, MEM:1623.3M, EPOCH TIME: 1747210402.566244
[05/14 04:13:22    211s] Start to check current routing status for nets...
[05/14 04:13:22    211s] Net FE_OFN17_n_239 is not routed.
[05/14 04:13:22    211s] Early Global Route is going to be called for routing.
[05/14 04:13:22    211s] End to check current routing status for nets (mem=1623.3M)
[05/14 04:13:22    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=1623.3M
[05/14 04:13:22    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=1623.3M
[05/14 04:13:22    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      ==================== Layers =====================
[05/14 04:13:22    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:13:22    211s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:13:22    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:13:22    211s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:13:22    211s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:13:22    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:13:22    211s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:13:22    211s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:13:22    211s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:13:22    211s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:13:22    211s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:13:22    211s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:13:22    211s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:13:22    211s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:13:22    211s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:13:22    211s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:13:22    211s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:13:22    211s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:13:22    211s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:13:22    211s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:13:22    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:13:22    211s] (I)      Started Import and model ( Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      Default pattern map key = mcs4_default.
[05/14 04:13:22    211s] (I)      == Non-default Options ==
[05/14 04:13:22    211s] (I)      Route open nets only                               : true
[05/14 04:13:22    211s] (I)      Maximum routing layer                              : 11
[05/14 04:13:22    211s] (I)      Number of threads                                  : 1
[05/14 04:13:22    211s] (I)      Method to set GCell size                           : row
[05/14 04:13:22    211s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:13:22    211s] (I)      Use row-based GCell size
[05/14 04:13:22    211s] (I)      Use row-based GCell align
[05/14 04:13:22    211s] (I)      layer 0 area = 80000
[05/14 04:13:22    211s] (I)      layer 1 area = 80000
[05/14 04:13:22    211s] (I)      layer 2 area = 80000
[05/14 04:13:22    211s] (I)      layer 3 area = 80000
[05/14 04:13:22    211s] (I)      layer 4 area = 80000
[05/14 04:13:22    211s] (I)      layer 5 area = 80000
[05/14 04:13:22    211s] (I)      layer 6 area = 80000
[05/14 04:13:22    211s] (I)      layer 7 area = 80000
[05/14 04:13:22    211s] (I)      layer 8 area = 80000
[05/14 04:13:22    211s] (I)      layer 9 area = 400000
[05/14 04:13:22    211s] (I)      layer 10 area = 400000
[05/14 04:13:22    211s] (I)      GCell unit size   : 3420
[05/14 04:13:22    211s] (I)      GCell multiplier  : 1
[05/14 04:13:22    211s] (I)      GCell row height  : 3420
[05/14 04:13:22    211s] (I)      Actual row height : 3420
[05/14 04:13:22    211s] (I)      GCell align ref   : 5200 5320
[05/14 04:13:22    211s] [NR-eGR] Track table information for default rule: 
[05/14 04:13:22    211s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:13:22    211s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:13:22    211s] (I)      ================== Default via ===================
[05/14 04:13:22    211s] (I)      +----+------------------+------------------------+
[05/14 04:13:22    211s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:13:22    211s] (I)      +----+------------------+------------------------+
[05/14 04:13:22    211s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:13:22    211s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:13:22    211s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:13:22    211s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:13:22    211s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:13:22    211s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:13:22    211s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:13:22    211s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:13:22    211s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:13:22    211s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:13:22    211s] (I)      +----+------------------+------------------------+
[05/14 04:13:22    211s] [NR-eGR] Read 902 PG shapes
[05/14 04:13:22    211s] [NR-eGR] Read 0 clock shapes
[05/14 04:13:22    211s] [NR-eGR] Read 0 other shapes
[05/14 04:13:22    211s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:13:22    211s] [NR-eGR] #Instance Blockages : 0
[05/14 04:13:22    211s] [NR-eGR] #PG Blockages       : 902
[05/14 04:13:22    211s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:13:22    211s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:13:22    211s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:13:22    211s] [NR-eGR] #Other Blockages    : 0
[05/14 04:13:22    211s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:13:22    211s] (I)      Number of open nets threshold = 21
[05/14 04:13:22    211s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/14 04:13:22    211s] [NR-eGR] Num Prerouted Nets = 2171  Num Prerouted Wires = 29139
[05/14 04:13:22    211s] [NR-eGR] Read 2182 nets ( ignored 2171 )
[05/14 04:13:22    211s] (I)      early_global_route_priority property id does not exist.
[05/14 04:13:22    211s] (I)      Read Num Blocks=902  Num Prerouted Wires=29139  Num CS=0
[05/14 04:13:22    211s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 18207
[05/14 04:13:22    211s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 7370
[05/14 04:13:22    211s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 2589
[05/14 04:13:22    211s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 834
[05/14 04:13:22    211s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 138
[05/14 04:13:22    211s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[05/14 04:13:22    211s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:13:22    211s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:13:22    211s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:13:22    211s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:13:22    211s] (I)      Number of ignored nets                =   2171
[05/14 04:13:22    211s] (I)      Number of connected nets              =   2171
[05/14 04:13:22    211s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:13:22    211s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:13:22    211s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:13:22    211s] (I)      Ndr track 0 does not exist
[05/14 04:13:22    211s] (I)      Ndr track 0 does not exist
[05/14 04:13:22    211s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:13:22    211s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:13:22    211s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:13:22    211s] (I)      Site width          :   400  (dbu)
[05/14 04:13:22    211s] (I)      Row height          :  3420  (dbu)
[05/14 04:13:22    211s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:13:22    211s] (I)      GCell width         :  3420  (dbu)
[05/14 04:13:22    211s] (I)      GCell height        :  3420  (dbu)
[05/14 04:13:22    211s] (I)      Grid                :   102   103    11
[05/14 04:13:22    211s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:13:22    211s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:13:22    211s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:13:22    211s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:13:22    211s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:13:22    211s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:13:22    211s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:13:22    211s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:13:22    211s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:13:22    211s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:13:22    211s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:13:22    211s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:13:22    211s] (I)      --------------------------------------------------------
[05/14 04:13:22    211s] 
[05/14 04:13:22    211s] [NR-eGR] ============ Routing rule table ============
[05/14 04:13:22    211s] [NR-eGR] Rule id: 0  Nets: 11
[05/14 04:13:22    211s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:13:22    211s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:13:22    211s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:13:22    211s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:13:22    211s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:13:22    211s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 04:13:22    211s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:13:22    211s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:13:22    211s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:13:22    211s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:13:22    211s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:13:22    211s] [NR-eGR] ========================================
[05/14 04:13:22    211s] [NR-eGR] 
[05/14 04:13:22    211s] (I)      =============== Blocked Tracks ===============
[05/14 04:13:22    211s] (I)      +-------+---------+----------+---------------+
[05/14 04:13:22    211s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:13:22    211s] (I)      +-------+---------+----------+---------------+
[05/14 04:13:22    211s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:13:22    211s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:13:22    211s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:13:22    211s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:13:22    211s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:13:22    211s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:13:22    211s] (I)      +-------+---------+----------+---------------+
[05/14 04:13:22    211s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.22 sec, Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      Reset routing kernel
[05/14 04:13:22    211s] (I)      Started Global Routing ( Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      totalPins=97  totalGlobalPin=97 (100.00%)
[05/14 04:13:22    211s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:13:22    211s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 11]
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1a Route ============
[05/14 04:13:22    211s] (I)      Usage: 334 = (175 H, 159 V) = (0.04% H, 0.04% V) = (2.992e+02um H, 2.719e+02um V)
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1b Route ============
[05/14 04:13:22    211s] (I)      Usage: 334 = (175 H, 159 V) = (0.04% H, 0.04% V) = (2.992e+02um H, 2.719e+02um V)
[05/14 04:13:22    211s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.711400e+02um
[05/14 04:13:22    211s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:13:22    211s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1c Route ============
[05/14 04:13:22    211s] (I)      Usage: 334 = (175 H, 159 V) = (0.04% H, 0.04% V) = (2.992e+02um H, 2.719e+02um V)
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1d Route ============
[05/14 04:13:22    211s] (I)      Usage: 334 = (175 H, 159 V) = (0.04% H, 0.04% V) = (2.992e+02um H, 2.719e+02um V)
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1e Route ============
[05/14 04:13:22    211s] (I)      Usage: 334 = (175 H, 159 V) = (0.04% H, 0.04% V) = (2.992e+02um H, 2.719e+02um V)
[05/14 04:13:22    211s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.711400e+02um
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] (I)      ============  Phase 1l Route ============
[05/14 04:13:22    211s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:13:22    211s] (I)      Layer  2:      89136      8659         0           0       88954    ( 0.00%) 
[05/14 04:13:22    211s] (I)      Layer  3:      93059     19079         0         909       92718    ( 0.97%) 
[05/14 04:13:22    211s] (I)      Layer  4:      89136     15027        14           0       88954    ( 0.00%) 
[05/14 04:13:22    211s] (I)      Layer  5:      93059      2435         0         909       92718    ( 0.97%) 
[05/14 04:13:22    211s] (I)      Layer  6:      88554       509         0           0       88954    ( 0.00%) 
[05/14 04:13:22    211s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:13:22    211s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:13:22    211s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:13:22    211s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:13:22    211s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:13:22    211s] (I)      Total:        801609     45709        14        3999      799356    ( 0.50%) 
[05/14 04:13:22    211s] (I)      
[05/14 04:13:22    211s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:13:22    211s] [NR-eGR]                        OverCon           OverCon            
[05/14 04:13:22    211s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/14 04:13:22    211s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/14 04:13:22    211s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:13:22    211s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal4 ( 4)         9( 0.09%)         1( 0.01%)   ( 0.10%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:13:22    211s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:13:22    211s] [NR-eGR]        Total         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/14 04:13:22    211s] [NR-eGR] 
[05/14 04:13:22    211s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:13:22    211s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:13:22    211s] (I)      ============= Track Assignment ============
[05/14 04:13:22    211s] (I)      Started Track Assignment (1T) ( Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:13:22    211s] (I)      Run Multi-thread track assignment
[05/14 04:13:22    211s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] (I)      Started Export ( Curr Mem: 1623.27 MB )
[05/14 04:13:22    211s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:13:22    211s] [NR-eGR] ------------------------------------
[05/14 04:13:22    211s] [NR-eGR]  Metal1   (1H)             0   8354 
[05/14 04:13:22    211s] [NR-eGR]  Metal2   (2V)         12932  11579 
[05/14 04:13:22    211s] [NR-eGR]  Metal3   (3H)         21098   2424 
[05/14 04:13:22    211s] [NR-eGR]  Metal4   (4V)         11098   1180 
[05/14 04:13:22    211s] [NR-eGR]  Metal5   (5H)          4108    297 
[05/14 04:13:22    211s] [NR-eGR]  Metal6   (6V)           862      2 
[05/14 04:13:22    211s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:13:22    211s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:13:22    211s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:13:22    211s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:13:22    211s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:13:22    211s] [NR-eGR] ------------------------------------
[05/14 04:13:22    211s] [NR-eGR]           Total        50099  23836 
[05/14 04:13:22    211s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:13:22    211s] [NR-eGR] Total half perimeter of net bounding box: 42068um
[05/14 04:13:22    211s] [NR-eGR] Total length: 50099um, number of vias: 23836
[05/14 04:13:22    211s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:13:22    211s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 04:13:22    211s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:13:23    211s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.18 sec, Curr Mem: 1605.26 MB )
[05/14 04:13:23    211s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.56 sec, Curr Mem: 1605.26 MB )
[05/14 04:13:23    211s] (I)      ====================================== Runtime Summary ======================================
[05/14 04:13:23    211s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 04:13:23    211s] (I)      ---------------------------------------------------------------------------------------------
[05/14 04:13:23    211s] (I)       Early Global Route kernel               100.00%  329.13 sec  329.69 sec  0.56 sec  0.19 sec 
[05/14 04:13:23    211s] (I)       +-Import and model                       39.73%  329.13 sec  329.36 sec  0.22 sec  0.08 sec 
[05/14 04:13:23    211s] (I)       | +-Create place DB                      10.83%  329.13 sec  329.20 sec  0.06 sec  0.02 sec 
[05/14 04:13:23    211s] (I)       | | +-Import place data                  10.79%  329.13 sec  329.20 sec  0.06 sec  0.02 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read instances and placement      0.70%  329.13 sec  329.14 sec  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read nets                         9.99%  329.14 sec  329.19 sec  0.06 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | +-Create route DB                      27.42%  329.20 sec  329.35 sec  0.15 sec  0.06 sec 
[05/14 04:13:23    211s] (I)       | | +-Import route data (1T)             27.32%  329.20 sec  329.35 sec  0.15 sec  0.06 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.53%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read routing blockages          0.00%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read instance blockages         0.18%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read PG blockages               0.05%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read clock blockages            0.01%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read other blockages            0.01%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read halo blockages             0.01%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Read boundary cut boxes         0.00%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read blackboxes                   0.00%  329.20 sec  329.20 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read prerouted                   15.50%  329.24 sec  329.33 sec  0.09 sec  0.04 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read unlegalized nets             0.01%  329.33 sec  329.33 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Read nets                         0.01%  329.33 sec  329.33 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Set up via pillars                0.00%  329.33 sec  329.33 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Initialize 3D grid graph          0.03%  329.33 sec  329.33 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Model blockage capacity           3.72%  329.33 sec  329.35 sec  0.02 sec  0.02 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Initialize 3D capacity          3.51%  329.33 sec  329.35 sec  0.02 sec  0.02 sec 
[05/14 04:13:23    211s] (I)       | +-Read aux data                         0.00%  329.35 sec  329.35 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Others data preparation               0.01%  329.35 sec  329.35 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Create route kernel                   1.04%  329.35 sec  329.36 sec  0.01 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       +-Global Routing                         11.57%  329.38 sec  329.44 sec  0.06 sec  0.03 sec 
[05/14 04:13:23    211s] (I)       | +-Initialization                        0.02%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Net group 1                           6.50%  329.38 sec  329.41 sec  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | | +-Generate topology                   0.02%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1a                            0.42%  329.38 sec  329.38 sec  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | | | +-Pattern routing (1T)              0.30%  329.38 sec  329.38 sec  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | | | +-Add via demand to 2D              0.02%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1b                            0.03%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1c                            0.00%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1d                            0.00%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1e                            0.09%  329.38 sec  329.39 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Route legalization                0.04%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | | +-Legalize Blockage Violations    0.00%  329.38 sec  329.38 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Phase 1l                            5.10%  329.39 sec  329.41 sec  0.03 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | | +-Layer assignment (1T)             4.53%  329.39 sec  329.41 sec  0.03 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Clean cong LA                         0.00%  329.41 sec  329.41 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       +-Export 3D cong map                      1.00%  329.44 sec  329.45 sec  0.01 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Export 2D cong map                    0.09%  329.45 sec  329.45 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       +-Extract Global 3D Wires                 0.00%  329.45 sec  329.45 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       +-Track Assignment (1T)                   6.53%  329.45 sec  329.48 sec  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | +-Initialization                        0.01%  329.45 sec  329.45 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Track Assignment Kernel               6.39%  329.45 sec  329.48 sec  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | +-Free Memory                           0.00%  329.48 sec  329.48 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       +-Export                                 32.02%  329.49 sec  329.66 sec  0.18 sec  0.07 sec 
[05/14 04:13:23    211s] (I)       | +-Export DB wires                       0.13%  329.49 sec  329.49 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Export all nets                     0.05%  329.49 sec  329.49 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | | +-Set wire vias                       0.01%  329.49 sec  329.49 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)       | +-Report wirelength                     3.56%  329.49 sec  329.51 sec  0.02 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | +-Update net boxes                      7.06%  329.51 sec  329.55 sec  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)       | +-Update timing                        21.06%  329.55 sec  329.66 sec  0.12 sec  0.05 sec 
[05/14 04:13:23    211s] (I)       +-Postprocess design                      0.00%  329.69 sec  329.69 sec  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)      ===================== Summary by functions =====================
[05/14 04:13:23    211s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 04:13:23    211s] (I)      ----------------------------------------------------------------
[05/14 04:13:23    211s] (I)        0  Early Global Route kernel      100.00%  0.56 sec  0.19 sec 
[05/14 04:13:23    211s] (I)        1  Import and model                39.73%  0.22 sec  0.08 sec 
[05/14 04:13:23    211s] (I)        1  Export                          32.02%  0.18 sec  0.07 sec 
[05/14 04:13:23    211s] (I)        1  Global Routing                  11.57%  0.06 sec  0.03 sec 
[05/14 04:13:23    211s] (I)        1  Track Assignment (1T)            6.53%  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        1  Export 3D cong map               1.00%  0.01 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Create route DB                 27.42%  0.15 sec  0.06 sec 
[05/14 04:13:23    211s] (I)        2  Update timing                   21.06%  0.12 sec  0.05 sec 
[05/14 04:13:23    211s] (I)        2  Create place DB                 10.83%  0.06 sec  0.02 sec 
[05/14 04:13:23    211s] (I)        2  Update net boxes                 7.06%  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        2  Net group 1                      6.50%  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        2  Track Assignment Kernel          6.39%  0.04 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        2  Report wirelength                3.56%  0.02 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        2  Create route kernel              1.04%  0.01 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Export DB wires                  0.13%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Initialization                   0.02%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Import route data (1T)          27.32%  0.15 sec  0.06 sec 
[05/14 04:13:23    211s] (I)        3  Import place data               10.79%  0.06 sec  0.02 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1l                         5.10%  0.03 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1a                         0.42%  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Generate topology                0.02%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Read prerouted                  15.50%  0.09 sec  0.04 sec 
[05/14 04:13:23    211s] (I)        4  Read nets                       10.01%  0.06 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        4  Layer assignment (1T)            4.53%  0.03 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Model blockage capacity          3.72%  0.02 sec  0.02 sec 
[05/14 04:13:23    211s] (I)        4  Read instances and placement     0.70%  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        4  Read blockages ( Layer 2-11 )    0.53%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Pattern routing (1T)             0.30%  0.00 sec  0.01 sec 
[05/14 04:13:23    211s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Initialize 3D capacity           3.51%  0.02 sec  0.02 sec 
[05/14 04:13:23    211s] (I)        5  Read instance blockages          0.18%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 04:13:23    211s] Extraction called for design 'mcs4' of instances=2174 and nets=2232 using extraction engine 'preRoute' .
[05/14 04:13:23    211s] PreRoute RC Extraction called for design mcs4.
[05/14 04:13:23    211s] RC Extraction called in multi-corner(2) mode.
[05/14 04:13:23    211s] RCMode: PreRoute
[05/14 04:13:23    211s]       RC Corner Indexes            0       1   
[05/14 04:13:23    211s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:13:23    211s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:13:23    211s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:13:23    211s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:13:23    211s] Shrink Factor                : 1.00000
[05/14 04:13:23    211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:13:23    211s] Using Quantus QRC technology file ...
[05/14 04:13:23    211s] 
[05/14 04:13:23    211s] Trim Metal Layers:
[05/14 04:13:23    211s] LayerId::1 widthSet size::1
[05/14 04:13:23    211s] LayerId::2 widthSet size::1
[05/14 04:13:23    211s] LayerId::3 widthSet size::1
[05/14 04:13:23    211s] LayerId::4 widthSet size::1
[05/14 04:13:23    211s] LayerId::5 widthSet size::1
[05/14 04:13:23    211s] LayerId::6 widthSet size::1
[05/14 04:13:23    211s] LayerId::7 widthSet size::1
[05/14 04:13:23    211s] LayerId::8 widthSet size::1
[05/14 04:13:23    211s] LayerId::9 widthSet size::1
[05/14 04:13:23    211s] LayerId::10 widthSet size::1
[05/14 04:13:23    211s] LayerId::11 widthSet size::1
[05/14 04:13:23    211s] Updating RC grid for preRoute extraction ...
[05/14 04:13:23    211s] eee: pegSigSF::1.070000
[05/14 04:13:23    211s] Initializing multi-corner resistance tables ...
[05/14 04:13:23    211s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:13:23    211s] eee: l::2 avDens::0.117371 usedTrk::762.673684 availTrk::6498.000000 sigTrk::762.673684
[05/14 04:13:23    211s] eee: l::3 avDens::0.161703 usedTrk::1266.138248 availTrk::7830.000000 sigTrk::1266.138248
[05/14 04:13:23    211s] eee: l::4 avDens::0.099054 usedTrk::702.938681 availTrk::7096.500000 sigTrk::702.938681
[05/14 04:13:23    211s] eee: l::5 avDens::0.052007 usedTrk::243.394416 availTrk::4680.000000 sigTrk::243.394416
[05/14 04:13:23    211s] eee: l::6 avDens::0.020062 usedTrk::70.327193 availTrk::3505.500000 sigTrk::70.327193
[05/14 04:13:23    211s] eee: l::7 avDens::0.000130 usedTrk::0.011696 availTrk::90.000000 sigTrk::0.011696
[05/14 04:13:23    211s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:13:23    211s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:13:23    211s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:13:23    211s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:13:23    211s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:13:23    211s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245526 ; uaWl: 1.000000 ; uaWlH: 0.201562 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:13:23    211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1584.258M)
[05/14 04:13:23    211s] Effort level <high> specified for reg2reg path_group
[05/14 04:13:23    211s] All LLGs are deleted
[05/14 04:13:23    211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1599.1M, EPOCH TIME: 1747210403.876073
[05/14 04:13:23    211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1599.1M, EPOCH TIME: 1747210403.876728
[05/14 04:13:23    211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1599.1M, EPOCH TIME: 1747210403.878498
[05/14 04:13:23    211s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1599.1M, EPOCH TIME: 1747210403.880558
[05/14 04:13:23    211s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1599.1M, EPOCH TIME: 1747210403.978923
[05/14 04:13:23    211s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1599.1M, EPOCH TIME: 1747210403.979598
[05/14 04:13:23    211s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1599.1M, EPOCH TIME: 1747210403.995138
[05/14 04:13:23    211s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1599.1M, EPOCH TIME: 1747210403.996628
[05/14 04:13:24    211s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.138, MEM:1599.1M, EPOCH TIME: 1747210404.018735
[05/14 04:13:24    211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.153, MEM:1599.1M, EPOCH TIME: 1747210404.031494
[05/14 04:13:24    211s] All LLGs are deleted
[05/14 04:13:24    211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1599.1M, EPOCH TIME: 1747210404.046551
[05/14 04:13:24    211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1599.1M, EPOCH TIME: 1747210404.047225
[05/14 04:13:24    211s] Starting delay calculation for Setup views
[05/14 04:13:24    211s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:13:24    211s] #################################################################################
[05/14 04:13:24    211s] # Design Stage: PreRoute
[05/14 04:13:24    211s] # Design Name: mcs4
[05/14 04:13:24    211s] # Design Mode: 45nm
[05/14 04:13:24    211s] # Analysis Mode: MMMC OCV 
[05/14 04:13:24    211s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:13:24    211s] # Signoff Settings: SI Off 
[05/14 04:13:24    211s] #################################################################################
[05/14 04:13:24    212s] Calculate early delays in OCV mode...
[05/14 04:13:24    212s] Calculate late delays in OCV mode...
[05/14 04:13:24    212s] Calculate early delays in OCV mode...
[05/14 04:13:24    212s] Calculate late delays in OCV mode...
[05/14 04:13:24    212s] Topological Sorting (REAL = 0:00:00.0, MEM = 1597.1M, InitMEM = 1597.1M)
[05/14 04:13:24    212s] Start delay calculation (fullDC) (1 T). (MEM=1597.07)
[05/14 04:13:24    212s] End AAE Lib Interpolated Model. (MEM=1617.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:13:26    212s] Total number of fetched objects 2209
[05/14 04:13:27    213s] Total number of fetched objects 2209
[05/14 04:13:27    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:13:27    213s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:13:27    213s] End delay calculation. (MEM=1658.55 CPU=0:00:01.1 REAL=0:00:03.0)
[05/14 04:13:27    213s] End delay calculation (fullDC). (MEM=1658.55 CPU=0:00:01.4 REAL=0:00:03.0)
[05/14 04:13:27    213s] *** CDM Built up (cpu=0:00:01.5  real=0:00:03.0  mem= 1658.6M) ***
[05/14 04:13:27    213s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:03:34 mem=1658.6M)
[05/14 04:13:49    216s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.697 | 899.424 | 699.697 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:13:49    216s] Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:13:49    216s] Total CPU time: 5.16 sec
[05/14 04:13:49    216s] Total Real time: 27.0 sec
[05/14 04:13:49    216s] Total Memory Usage: 1628.96875 Mbytes
[05/14 04:13:49    216s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:13:49    216s] *** timeDesign #3 [finish] : cpu/real = 0:00:05.2/0:00:26.7 (0.2), totSession cpu/real = 0:03:36.5/0:08:15.3 (0.4), mem = 1629.0M
[05/14 04:13:49    216s] 
[05/14 04:13:49    216s] =============================================================================================
[05/14 04:13:49    216s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/14 04:13:49    216s] =============================================================================================
[05/14 04:13:49    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:13:49    216s] ---------------------------------------------------------------------------------------------
[05/14 04:13:49    216s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:13:49    216s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:25.1 /  0:00:04.6    0.2
[05/14 04:13:49    216s] [ DrvReport              ]      1   0:00:16.7  (  62.5 % )     0:00:16.7 /  0:00:00.3    0.0
[05/14 04:13:49    216s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.2    0.4
[05/14 04:13:49    216s] [ ExtractRC              ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.1    0.5
[05/14 04:13:49    216s] [ TimingUpdate           ]      1   0:00:00.3  (   1.0 % )     0:00:03.6 /  0:00:01.7    0.5
[05/14 04:13:49    216s] [ FullDelayCalc          ]      1   0:00:03.3  (  12.5 % )     0:00:03.3 /  0:00:01.5    0.5
[05/14 04:13:49    216s] [ TimingReport           ]      1   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.2    0.3
[05/14 04:13:49    216s] [ GenerateReports        ]      1   0:00:04.2  (  15.8 % )     0:00:04.2 /  0:00:02.4    0.6
[05/14 04:13:49    216s] [ MISC                   ]          0:00:00.7  (   2.7 % )     0:00:00.7 /  0:00:00.3    0.4
[05/14 04:13:49    216s] ---------------------------------------------------------------------------------------------
[05/14 04:13:49    216s]  timeDesign #3 TOTAL                0:00:26.7  ( 100.0 % )     0:00:26.7 /  0:00:05.2    0.2
[05/14 04:13:49    216s] ---------------------------------------------------------------------------------------------
[05/14 04:13:49    216s] 
[05/14 04:13:49    216s] # timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/14 04:13:49    216s] *** timeDesign #4 [begin] : totSession cpu/real = 0:03:36.5/0:08:15.4 (0.4), mem = 1629.0M
[05/14 04:13:49    216s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1591.0M, EPOCH TIME: 1747210429.406681
[05/14 04:13:49    216s] All LLGs are deleted
[05/14 04:13:49    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1591.0M, EPOCH TIME: 1747210429.406857
[05/14 04:13:49    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1747210429.406947
[05/14 04:13:49    216s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1747210429.407159
[05/14 04:13:49    216s] Start to check current routing status for nets...
[05/14 04:13:49    216s] All nets are already routed correctly.
[05/14 04:13:49    216s] End to check current routing status for nets (mem=1591.0M)
[05/14 04:13:49    216s] Effort level <high> specified for reg2reg path_group
[05/14 04:13:49    216s] All LLGs are deleted
[05/14 04:13:49    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.3M, EPOCH TIME: 1747210429.860310
[05/14 04:13:49    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1603.3M, EPOCH TIME: 1747210429.860978
[05/14 04:13:49    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1603.3M, EPOCH TIME: 1747210429.862074
[05/14 04:13:49    216s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1603.3M, EPOCH TIME: 1747210429.864161
[05/14 04:13:49    216s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1603.3M, EPOCH TIME: 1747210429.944769
[05/14 04:13:49    216s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1603.3M, EPOCH TIME: 1747210429.945699
[05/14 04:13:49    216s] Fast DP-INIT is on for default
[05/14 04:13:49    216s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.109, MEM:1603.3M, EPOCH TIME: 1747210429.972665
[05/14 04:13:49    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.113, MEM:1603.3M, EPOCH TIME: 1747210429.974576
[05/14 04:13:49    216s] All LLGs are deleted
[05/14 04:13:49    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.3M, EPOCH TIME: 1747210429.995341
[05/14 04:13:49    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1603.3M, EPOCH TIME: 1747210429.996238
[05/14 04:13:49    216s] Starting delay calculation for Hold views
[05/14 04:13:50    216s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:13:50    216s] #################################################################################
[05/14 04:13:50    216s] # Design Stage: PreRoute
[05/14 04:13:50    216s] # Design Name: mcs4
[05/14 04:13:50    216s] # Design Mode: 45nm
[05/14 04:13:50    216s] # Analysis Mode: MMMC OCV 
[05/14 04:13:50    216s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:13:50    216s] # Signoff Settings: SI Off 
[05/14 04:13:50    216s] #################################################################################
[05/14 04:13:50    216s] Calculate late delays in OCV mode...
[05/14 04:13:50    216s] Calculate early delays in OCV mode...
[05/14 04:13:50    216s] Calculate late delays in OCV mode...
[05/14 04:13:50    216s] Calculate early delays in OCV mode...
[05/14 04:13:50    216s] Topological Sorting (REAL = 0:00:00.0, MEM = 1601.3M, InitMEM = 1601.3M)
[05/14 04:13:50    216s] Start delay calculation (fullDC) (1 T). (MEM=1601.26)
[05/14 04:13:50    216s] End AAE Lib Interpolated Model. (MEM=1621.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:13:51    217s] Total number of fetched objects 2209
[05/14 04:13:53    218s] Total number of fetched objects 2209
[05/14 04:13:53    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:13:53    218s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:13:53    218s] End delay calculation. (MEM=1658.22 CPU=0:00:01.2 REAL=0:00:02.0)
[05/14 04:13:53    218s] End delay calculation (fullDC). (MEM=1658.22 CPU=0:00:01.4 REAL=0:00:03.0)
[05/14 04:13:53    218s] *** CDM Built up (cpu=0:00:01.5  real=0:00:03.0  mem= 1658.2M) ***
[05/14 04:13:53    218s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:04.0 totSessionCpu=0:03:38 mem=1658.2M)
[05/14 04:14:00    221s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.041  |
|           TNS (ns):|-35826.7 |-35826.7 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:14:00    221s] Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:14:00    221s] Total CPU time: 5.15 sec
[05/14 04:14:00    221s] Total Real time: 11.0 sec
[05/14 04:14:00    221s] Total Memory Usage: 1582.203125 Mbytes
[05/14 04:14:00    221s] *** timeDesign #4 [finish] : cpu/real = 0:00:05.1/0:00:11.3 (0.5), totSession cpu/real = 0:03:41.7/0:08:26.7 (0.4), mem = 1582.2M
[05/14 04:14:00    221s] 
[05/14 04:14:00    221s] =============================================================================================
[05/14 04:14:00    221s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/14 04:14:00    221s] =============================================================================================
[05/14 04:14:00    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:14:00    221s] ---------------------------------------------------------------------------------------------
[05/14 04:14:00    221s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:14:00    221s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.3 % )     0:00:10.4 /  0:00:04.8    0.5
[05/14 04:14:00    221s] [ TimingUpdate           ]      1   0:00:00.3  (   2.2 % )     0:00:03.7 /  0:00:01.6    0.4
[05/14 04:14:00    221s] [ FullDelayCalc          ]      1   0:00:03.4  (  30.2 % )     0:00:03.4 /  0:00:01.5    0.4
[05/14 04:14:00    221s] [ TimingReport           ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:14:00    221s] [ GenerateReports        ]      1   0:00:06.3  (  56.3 % )     0:00:06.3 /  0:00:03.0    0.5
[05/14 04:14:00    221s] [ MISC                   ]          0:00:00.9  (   7.9 % )     0:00:00.9 /  0:00:00.4    0.4
[05/14 04:14:00    221s] ---------------------------------------------------------------------------------------------
[05/14 04:14:00    221s]  timeDesign #4 TOTAL                0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:05.1    0.5
[05/14 04:14:00    221s] ---------------------------------------------------------------------------------------------
[05/14 04:14:00    221s] 
[05/14 04:14:00    221s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:14:30    222s] <CMD> fit
[05/14 04:14:32    222s] <CMD> zoomBox 11.58050 75.28850 50.78900 30.43850
[05/14 04:14:38    222s] <CMD> fit
[05/14 04:14:40    222s] <CMD> zoomBox -9.01100 91.36700 3.96450 82.90450
[05/14 04:14:41    222s] <CMD> zoomBox 0.45600 88.56250 0.42250 88.36100
[05/14 04:14:42    223s] <CMD> zoomBox 0.46950 88.47700 0.48200 88.47100
[05/14 04:14:43    223s] <CMD> fit
[05/14 04:14:44    223s] <CMD> zoomBox -1.11300 89.67450 0.57950 85.44350
[05/14 04:14:46    223s] <CMD> zoomBox -0.39350 87.88700 0.54650 87.52200
[05/14 04:14:55    223s] <CMD> selectPhyPin 0.0000 87.6450 0.2500 87.7250 3 {io_pad[5]}
[05/14 04:14:58    223s] <CMD> zoomBox -0.31700 87.34550 0.48200 88.05250
[05/14 04:14:58    223s] <CMD> zoomBox 0.11600 87.70950 0.16450 87.65050
[05/14 04:15:00    223s] <CMD> zoomBox 0.13850 87.68200 0.14500 87.67700
[05/14 04:15:23    224s] invalid command name "resujme"
[05/14 04:15:31    224s] # report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/14 04:15:31    224s] Ignoring AAE DB Resetting ...
[05/14 04:15:31    224s] Updating timing graph...
[05/14 04:15:31    224s]   
[05/14 04:15:31    224s]   Leaving CCOpt scope - BuildTimeGraph...
[05/14 04:15:31    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:15:31    224s] #################################################################################
[05/14 04:15:31    224s] # Design Stage: PreRoute
[05/14 04:15:31    224s] # Design Name: mcs4
[05/14 04:15:31    224s] # Design Mode: 45nm
[05/14 04:15:31    224s] # Analysis Mode: MMMC OCV 
[05/14 04:15:31    224s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:15:31    224s] # Signoff Settings: SI Off 
[05/14 04:15:31    224s] #################################################################################
[05/14 04:15:31    224s] Calculate early delays in OCV mode...
[05/14 04:15:31    224s] Calculate late delays in OCV mode...
[05/14 04:15:31    224s] Calculate early delays in OCV mode...
[05/14 04:15:31    224s] Calculate late delays in OCV mode...
[05/14 04:15:31    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1590.5M, InitMEM = 1590.5M)
[05/14 04:15:31    224s] Start delay calculation (fullDC) (1 T). (MEM=1590.52)
[05/14 04:15:31    224s] End AAE Lib Interpolated Model. (MEM=1610.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:33    225s] Total number of fetched objects 2209
[05/14 04:15:34    226s] Total number of fetched objects 2209
[05/14 04:15:34    226s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:15:34    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:34    226s] End delay calculation. (MEM=1665.28 CPU=0:00:01.2 REAL=0:00:02.0)
[05/14 04:15:34    226s] End delay calculation (fullDC). (MEM=1665.28 CPU=0:00:01.5 REAL=0:00:03.0)
[05/14 04:15:34    226s] *** CDM Built up (cpu=0:00:01.6  real=0:00:03.0  mem= 1665.3M) ***
[05/14 04:15:34    226s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.7 real=0:00:03.1)
[05/14 04:15:34    226s] Updating timing graph done.
[05/14 04:15:34    226s] Updating latch analysis...
[05/14 04:15:34    226s]   Leaving CCOpt scope - Updating latch analysis...
[05/14 04:15:34    226s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:15:34    226s] Updating latch analysis done.
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/14 04:15:34    226s] End AAE Lib Interpolated Model. (MEM=1665.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:34    226s] Clock DAG hash : 473109225707039185 14893754027499911544
[05/14 04:15:34    226s] # report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/14 04:15:34    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/14 04:15:34    226s] End AAE Lib Interpolated Model. (MEM=1665.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/14 04:15:35    226s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/14 04:15:35    227s] # puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[05/14 04:15:35    227s] # setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
[05/14 04:15:35    227s] # optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
[05/14 04:15:35    227s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1403.6M, totSessionCpu=0:03:47 **
[05/14 04:15:35    227s] Info: 1 threads available for lower-level modules during optimization.
[05/14 04:15:35    227s] GigaOpt running with 1 threads.
[05/14 04:15:35    227s] **INFO: User settings:
[05/14 04:15:35    227s] setDesignMode -process                              45
[05/14 04:15:35    227s] setExtractRCMode -coupling_c_th                     0.1
[05/14 04:15:35    227s] setExtractRCMode -engine                            preRoute
[05/14 04:15:35    227s] setExtractRCMode -relative_c_th                     1
[05/14 04:15:35    227s] setExtractRCMode -total_c_th                        0
[05/14 04:15:35    227s] setUsefulSkewMode -ecoRoute                         false
[05/14 04:15:35    227s] setDelayCalMode -enable_high_fanout                 true
[05/14 04:15:35    227s] setDelayCalMode -engine                             aae
[05/14 04:15:35    227s] setDelayCalMode -ignoreNetLoad                      false
[05/14 04:15:35    227s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 04:15:35    227s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/14 04:15:35    227s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 04:15:35    227s] setOptMode -addInstancePrefix                       postCTSdrv
[05/14 04:15:35    227s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 04:15:35    227s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 04:15:35    227s] setOptMode -drcMargin                               0
[05/14 04:15:35    227s] setOptMode -fixDrc                                  true
[05/14 04:15:35    227s] setOptMode -fixFanoutLoad                           true
[05/14 04:15:35    227s] setOptMode -preserveAllSequential                   false
[05/14 04:15:35    227s] setOptMode -setupTargetSlack                        0
[05/14 04:15:35    227s] setPlaceMode -honorSoftBlockage                     true
[05/14 04:15:35    227s] setPlaceMode -place_design_floorplan_mode           false
[05/14 04:15:35    227s] setPlaceMode -place_detail_check_route              true
[05/14 04:15:35    227s] setPlaceMode -place_detail_preserve_routing         true
[05/14 04:15:35    227s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 04:15:35    227s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 04:15:35    227s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 04:15:35    227s] setPlaceMode -place_global_cong_effort              high
[05/14 04:15:35    227s] setPlaceMode -place_global_ignore_scan              true
[05/14 04:15:35    227s] setPlaceMode -place_global_ignore_spare             false
[05/14 04:15:35    227s] setPlaceMode -place_global_module_aware_spare       false
[05/14 04:15:35    227s] setPlaceMode -place_global_place_io_pins            true
[05/14 04:15:35    227s] setPlaceMode -place_global_reorder_scan             true
[05/14 04:15:35    227s] setPlaceMode -powerDriven                           false
[05/14 04:15:35    227s] setPlaceMode -timingDriven                          true
[05/14 04:15:35    227s] setAnalysisMode -analysisType                       onChipVariation
[05/14 04:15:35    227s] setAnalysisMode -checkType                          setup
[05/14 04:15:35    227s] setAnalysisMode -clkSrcPath                         true
[05/14 04:15:35    227s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 04:15:35    227s] setAnalysisMode -skew                               true
[05/14 04:15:35    227s] setAnalysisMode -virtualIPO                         false
[05/14 04:15:35    227s] 
[05/14 04:15:35    227s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 04:15:35    227s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/14 04:15:35    227s] 
[05/14 04:15:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:15:35    227s] Summary for sequential cells identification: 
[05/14 04:15:35    227s]   Identified SBFF number: 104
[05/14 04:15:35    227s]   Identified MBFF number: 16
[05/14 04:15:35    227s]   Identified SB Latch number: 0
[05/14 04:15:35    227s]   Identified MB Latch number: 0
[05/14 04:15:35    227s]   Not identified SBFF number: 16
[05/14 04:15:35    227s]   Not identified MBFF number: 0
[05/14 04:15:35    227s]   Not identified SB Latch number: 0
[05/14 04:15:35    227s]   Not identified MB Latch number: 0
[05/14 04:15:35    227s]   Number of sequential cells which are not FFs: 32
[05/14 04:15:35    227s]  Visiting view : AnalysisView_WC
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:35    227s]  Visiting view : AnalysisView_BC
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:35    227s]  Visiting view : AnalysisView_WC
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:35    227s]  Visiting view : AnalysisView_BC
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:15:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:35    227s] TLC MultiMap info (StdDelay):
[05/14 04:15:35    227s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:15:35    227s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:15:35    227s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:15:35    227s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:15:35    227s]  Setting StdDelay to: 38ps
[05/14 04:15:35    227s] 
[05/14 04:15:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:15:35    227s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 04:15:35    227s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:47.3/0:10:02.0 (0.4), mem = 1627.3M
[05/14 04:15:35    227s] *** InitOpt #2 [begin] : totSession cpu/real = 0:03:47.3/0:10:02.0 (0.4), mem = 1627.3M
[05/14 04:15:35    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.3M, EPOCH TIME: 1747210535.861992
[05/14 04:15:35    227s] z: 2, totalTracks: 1
[05/14 04:15:35    227s] z: 4, totalTracks: 1
[05/14 04:15:35    227s] z: 6, totalTracks: 1
[05/14 04:15:35    227s] z: 8, totalTracks: 1
[05/14 04:15:35    227s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:35    227s] All LLGs are deleted
[05/14 04:15:35    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1627.3M, EPOCH TIME: 1747210535.883122
[05/14 04:15:35    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1627.3M, EPOCH TIME: 1747210535.883950
[05/14 04:15:35    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1627.3M, EPOCH TIME: 1747210535.884981
[05/14 04:15:35    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1627.3M, EPOCH TIME: 1747210535.887194
[05/14 04:15:35    227s] Core basic site is CoreSite
[05/14 04:15:35    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1627.3M, EPOCH TIME: 1747210535.959619
[05/14 04:15:36    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.072, MEM:1627.3M, EPOCH TIME: 1747210536.032018
[05/14 04:15:36    227s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:15:36    227s] SiteArray: use 405,504 bytes
[05/14 04:15:36    227s] SiteArray: current memory after site array memory allocation 1627.3M
[05/14 04:15:36    227s] SiteArray: FP blocked sites are writable
[05/14 04:15:36    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:15:36    227s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1627.3M, EPOCH TIME: 1747210536.036352
[05/14 04:15:36    227s] Process 48517 wires and vias for routing blockage and capacity analysis
[05/14 04:15:36    227s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.072, MEM:1627.3M, EPOCH TIME: 1747210536.108044
[05/14 04:15:36    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.233, MEM:1627.3M, EPOCH TIME: 1747210536.120238
[05/14 04:15:36    227s] 
[05/14 04:15:36    227s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:36    227s] OPERPROF:     Starting CMU at level 3, MEM:1627.3M, EPOCH TIME: 1747210536.121842
[05/14 04:15:36    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1627.3M, EPOCH TIME: 1747210536.123326
[05/14 04:15:36    227s] 
[05/14 04:15:36    227s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:15:36    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.239, MEM:1627.3M, EPOCH TIME: 1747210536.124028
[05/14 04:15:36    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1627.3M, EPOCH TIME: 1747210536.124136
[05/14 04:15:36    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1627.3M, EPOCH TIME: 1747210536.124226
[05/14 04:15:36    227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1627.3MB).
[05/14 04:15:36    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.265, MEM:1627.3M, EPOCH TIME: 1747210536.126746
[05/14 04:15:36    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1627.3M, EPOCH TIME: 1747210536.127060
[05/14 04:15:36    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.034, MEM:1623.3M, EPOCH TIME: 1747210536.160719
[05/14 04:15:36    227s] 
[05/14 04:15:36    227s] Creating Lib Analyzer ...
[05/14 04:15:36    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:15:36    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:15:36    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:15:36    227s] 
[05/14 04:15:36    227s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:15:37    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=1647.3M
[05/14 04:15:37    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=1647.3M
[05/14 04:15:37    228s] Creating Lib Analyzer, finished. 
[05/14 04:15:38    228s] Effort level <high> specified for reg2reg path_group
[05/14 04:15:38    229s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1411.6M, totSessionCpu=0:03:49 **
[05/14 04:15:38    229s] *** optDesign -postCTS ***
[05/14 04:15:38    229s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 04:15:38    229s] Hold Target Slack: user slack 0
[05/14 04:15:38    229s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 04:15:38    229s] setUsefulSkewMode -ecoRoute false
[05/14 04:15:38    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1649.3M, EPOCH TIME: 1747210538.516885
[05/14 04:15:38    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.102, MEM:1649.3M, EPOCH TIME: 1747210538.619366
[05/14 04:15:38    229s] Multi-VT timing optimization disabled based on library information.
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:15:38    229s] Deleting Lib Analyzer.
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Deleting Cell Server End ...
[05/14 04:15:38    229s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:15:38    229s] Summary for sequential cells identification: 
[05/14 04:15:38    229s]   Identified SBFF number: 104
[05/14 04:15:38    229s]   Identified MBFF number: 16
[05/14 04:15:38    229s]   Identified SB Latch number: 0
[05/14 04:15:38    229s]   Identified MB Latch number: 0
[05/14 04:15:38    229s]   Not identified SBFF number: 16
[05/14 04:15:38    229s]   Not identified MBFF number: 0
[05/14 04:15:38    229s]   Not identified SB Latch number: 0
[05/14 04:15:38    229s]   Not identified MB Latch number: 0
[05/14 04:15:38    229s]   Number of sequential cells which are not FFs: 32
[05/14 04:15:38    229s]  Visiting view : AnalysisView_WC
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:38    229s]  Visiting view : AnalysisView_BC
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:38    229s]  Visiting view : AnalysisView_WC
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:38    229s]  Visiting view : AnalysisView_BC
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:15:38    229s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:38    229s] TLC MultiMap info (StdDelay):
[05/14 04:15:38    229s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:15:38    229s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:15:38    229s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:15:38    229s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:15:38    229s]  Setting StdDelay to: 38ps
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:15:38    229s] 
[05/14 04:15:38    229s] TimeStamp Deleting Cell Server End ...
[05/14 04:15:38    229s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1649.3M, EPOCH TIME: 1747210538.862229
[05/14 04:15:38    229s] All LLGs are deleted
[05/14 04:15:38    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.3M, EPOCH TIME: 1747210538.862424
[05/14 04:15:38    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1747210538.862615
[05/14 04:15:38    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1641.3M, EPOCH TIME: 1747210538.863595
[05/14 04:15:38    229s] Start to check current routing status for nets...
[05/14 04:15:38    229s] All nets are already routed correctly.
[05/14 04:15:38    229s] End to check current routing status for nets (mem=1641.3M)
[05/14 04:15:38    229s] All LLGs are deleted
[05/14 04:15:38    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1641.3M, EPOCH TIME: 1747210538.928154
[05/14 04:15:38    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1641.3M, EPOCH TIME: 1747210538.929042
[05/14 04:15:38    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1641.3M, EPOCH TIME: 1747210538.930250
[05/14 04:15:38    229s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1641.3M, EPOCH TIME: 1747210538.932601
[05/14 04:15:39    229s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1641.3M, EPOCH TIME: 1747210539.021984
[05/14 04:15:39    229s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1641.3M, EPOCH TIME: 1747210539.022911
[05/14 04:15:39    229s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1641.3M, EPOCH TIME: 1747210539.038424
[05/14 04:15:39    229s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1641.3M, EPOCH TIME: 1747210539.040052
[05/14 04:15:39    229s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.110, MEM:1641.3M, EPOCH TIME: 1747210539.042179
[05/14 04:15:39    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.114, MEM:1641.3M, EPOCH TIME: 1747210539.044311
[05/14 04:15:39    229s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.697 | 899.424 | 699.697 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |     0      |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.485%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1406.6M, totSessionCpu=0:03:50 **
[05/14 04:15:39    229s] *** InitOpt #2 [finish] : cpu/real = 0:00:02.4/0:00:03.8 (0.6), totSession cpu/real = 0:03:49.7/0:10:05.8 (0.4), mem = 1639.5M
[05/14 04:15:39    229s] 
[05/14 04:15:39    229s] =============================================================================================
[05/14 04:15:39    229s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/14 04:15:39    229s] =============================================================================================
[05/14 04:15:39    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:15:39    229s] ---------------------------------------------------------------------------------------------
[05/14 04:15:39    229s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:39    229s] [ OptSummaryReport       ]      1   0:00:00.2  (   4.7 % )     0:00:00.7 /  0:00:00.3    0.5
[05/14 04:15:39    229s] [ DrvReport              ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:15:39    229s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 04:15:39    229s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  47.5 % )     0:00:01.8 /  0:00:01.3    0.7
[05/14 04:15:39    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:39    229s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:39    229s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:39    229s] [ TimingReport           ]      1   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.2    0.5
[05/14 04:15:39    229s] [ MISC                   ]          0:00:01.2  (  31.8 % )     0:00:01.2 /  0:00:00.7    0.6
[05/14 04:15:39    229s] ---------------------------------------------------------------------------------------------
[05/14 04:15:39    229s]  InitOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:02.4    0.6
[05/14 04:15:39    229s] ---------------------------------------------------------------------------------------------
[05/14 04:15:39    229s] 
[05/14 04:15:39    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:15:39    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=1639.5M
[05/14 04:15:39    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:1639.5M, EPOCH TIME: 1747210539.646551
[05/14 04:15:39    229s] z: 2, totalTracks: 1
[05/14 04:15:39    229s] z: 4, totalTracks: 1
[05/14 04:15:39    229s] z: 6, totalTracks: 1
[05/14 04:15:39    229s] z: 8, totalTracks: 1
[05/14 04:15:39    229s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:39    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.5M, EPOCH TIME: 1747210539.681677
[05/14 04:15:39    229s] 
[05/14 04:15:39    229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:39    229s] 
[05/14 04:15:39    229s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:39    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.124, MEM:1639.5M, EPOCH TIME: 1747210539.805646
[05/14 04:15:39    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1639.5M, EPOCH TIME: 1747210539.805799
[05/14 04:15:39    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:1639.5M, EPOCH TIME: 1747210539.805891
[05/14 04:15:39    229s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1639.5MB).
[05/14 04:15:39    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.160, MEM:1639.5M, EPOCH TIME: 1747210539.806811
[05/14 04:15:39    229s] TotalInstCnt at PhyDesignMc Initialization: 2,174
[05/14 04:15:39    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=1639.5M
[05/14 04:15:39    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1639.5M, EPOCH TIME: 1747210539.839116
[05/14 04:15:39    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:1639.5M, EPOCH TIME: 1747210539.866623
[05/14 04:15:39    229s] TotalInstCnt at PhyDesignMc Destruction: 2,174
[05/14 04:15:39    229s] OPTC: m1 20.0 20.0
[05/14 04:15:40    229s] *** Starting optimizing excluded clock nets MEM= 1639.5M) ***
[05/14 04:15:40    229s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1639.5M) ***
[05/14 04:15:40    229s] *** Starting optimizing excluded clock nets MEM= 1639.5M) ***
[05/14 04:15:40    229s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1639.5M) ***
[05/14 04:15:40    229s] Info: Done creating the CCOpt slew target map.
[05/14 04:15:40    230s] Begin: GigaOpt high fanout net optimization
[05/14 04:15:40    230s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 04:15:40    230s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 04:15:40    230s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:03:50.1/0:10:06.7 (0.4), mem = 1639.5M
[05/14 04:15:40    230s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:15:40    230s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:15:40    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.10
[05/14 04:15:40    230s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:15:40    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=1639.5M
[05/14 04:15:40    230s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:15:40    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:1639.5M, EPOCH TIME: 1747210540.608357
[05/14 04:15:40    230s] z: 2, totalTracks: 1
[05/14 04:15:40    230s] z: 4, totalTracks: 1
[05/14 04:15:40    230s] z: 6, totalTracks: 1
[05/14 04:15:40    230s] z: 8, totalTracks: 1
[05/14 04:15:40    230s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:40    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.5M, EPOCH TIME: 1747210540.617002
[05/14 04:15:40    230s] 
[05/14 04:15:40    230s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:40    230s] 
[05/14 04:15:40    230s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:40    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.113, MEM:1639.5M, EPOCH TIME: 1747210540.730224
[05/14 04:15:40    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1639.5M, EPOCH TIME: 1747210540.730381
[05/14 04:15:40    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1639.5M, EPOCH TIME: 1747210540.730492
[05/14 04:15:40    230s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1639.5MB).
[05/14 04:15:40    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.123, MEM:1639.5M, EPOCH TIME: 1747210540.731409
[05/14 04:15:40    230s] TotalInstCnt at PhyDesignMc Initialization: 2,174
[05/14 04:15:40    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=1639.5M
[05/14 04:15:40    230s] #optDebug: Start CG creation (mem=1639.5M)
[05/14 04:15:40    230s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/14 04:15:41    230s] (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgPrt (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgEgp (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgPbk (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgNrb(cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgObs (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgCon (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s]  ...processing cgPdm (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1836.3M)
[05/14 04:15:41    230s] ### Creating RouteCongInterface, started
[05/14 04:15:41    230s] 
[05/14 04:15:41    230s] Creating Lib Analyzer ...
[05/14 04:15:41    230s] 
[05/14 04:15:41    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:15:41    230s] Summary for sequential cells identification: 
[05/14 04:15:41    230s]   Identified SBFF number: 104
[05/14 04:15:41    230s]   Identified MBFF number: 16
[05/14 04:15:41    230s]   Identified SB Latch number: 0
[05/14 04:15:41    230s]   Identified MB Latch number: 0
[05/14 04:15:41    230s]   Not identified SBFF number: 16
[05/14 04:15:41    230s]   Not identified MBFF number: 0
[05/14 04:15:41    230s]   Not identified SB Latch number: 0
[05/14 04:15:41    230s]   Not identified MB Latch number: 0
[05/14 04:15:41    230s]   Number of sequential cells which are not FFs: 32
[05/14 04:15:41    230s]  Visiting view : AnalysisView_WC
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:41    230s]  Visiting view : AnalysisView_BC
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:41    230s]  Visiting view : AnalysisView_WC
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:15:41    230s]  Visiting view : AnalysisView_BC
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:15:41    230s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:15:41    230s] TLC MultiMap info (StdDelay):
[05/14 04:15:41    230s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:15:41    230s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:15:41    230s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 04:15:41    230s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 04:15:41    230s]  Setting StdDelay to: 41.7ps
[05/14 04:15:41    230s] 
[05/14 04:15:41    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:15:41    230s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:15:41    230s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:15:41    230s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:15:41    230s] 
[05/14 04:15:41    230s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:15:42    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=1836.3M
[05/14 04:15:42    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=1836.3M
[05/14 04:15:42    231s] Creating Lib Analyzer, finished. 
[05/14 04:15:42    231s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=1836.3M
[05/14 04:15:42    231s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=1836.3M
[05/14 04:15:42    231s] 
[05/14 04:15:42    231s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:15:42    231s] 
[05/14 04:15:42    231s] #optDebug: {0, 1.000}
[05/14 04:15:42    231s] ### Creating RouteCongInterface, finished
[05/14 04:15:42    231s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:15:43    232s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:43    232s] Total-nets :: 2182, Stn-nets :: 26, ratio :: 1.19157 %, Total-len 50099.1, Stn-len 3134.64
[05/14 04:15:44    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1836.3M, EPOCH TIME: 1747210544.005299
[05/14 04:15:44    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1753.3M, EPOCH TIME: 1747210544.030957
[05/14 04:15:44    232s] TotalInstCnt at PhyDesignMc Destruction: 2,174
[05/14 04:15:44    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.10
[05/14 04:15:44    232s] *** DrvOpt #5 [finish] : cpu/real = 0:00:02.0/0:00:03.5 (0.6), totSession cpu/real = 0:03:52.1/0:10:10.2 (0.4), mem = 1753.3M
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s] =============================================================================================
[05/14 04:15:44    232s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/14 04:15:44    232s] =============================================================================================
[05/14 04:15:44    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:15:44    232s] ---------------------------------------------------------------------------------------------
[05/14 04:15:44    232s] [ CellServerInit         ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0    0.5
[05/14 04:15:44    232s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  40.6 % )     0:00:01.4 /  0:00:01.1    0.8
[05/14 04:15:44    232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:44    232s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.1    0.4
[05/14 04:15:44    232s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:01.5 /  0:00:01.1    0.7
[05/14 04:15:44    232s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  16.1 % )     0:00:00.6 /  0:00:00.2    0.4
[05/14 04:15:44    232s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:44    232s] [ MISC                   ]          0:00:01.2  (  33.2 % )     0:00:01.2 /  0:00:00.5    0.5
[05/14 04:15:44    232s] ---------------------------------------------------------------------------------------------
[05/14 04:15:44    232s]  DrvOpt #5 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.0    0.6
[05/14 04:15:44    232s] ---------------------------------------------------------------------------------------------
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 04:15:44    232s] End: GigaOpt high fanout net optimization
[05/14 04:15:44    232s] Begin: GigaOpt DRV Optimization
[05/14 04:15:44    232s] Begin: Processing multi-driver nets
[05/14 04:15:44    232s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:03:52.1/0:10:10.2 (0.4), mem = 1753.3M
[05/14 04:15:44    232s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:15:44    232s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:15:44    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.11
[05/14 04:15:44    232s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:15:44    232s] ### Creating PhyDesignMc. totSessionCpu=0:03:52 mem=1753.3M
[05/14 04:15:44    232s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:15:44    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:1753.3M, EPOCH TIME: 1747210544.074815
[05/14 04:15:44    232s] z: 2, totalTracks: 1
[05/14 04:15:44    232s] z: 4, totalTracks: 1
[05/14 04:15:44    232s] z: 6, totalTracks: 1
[05/14 04:15:44    232s] z: 8, totalTracks: 1
[05/14 04:15:44    232s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:44    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1753.3M, EPOCH TIME: 1747210544.082350
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:44    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.096, MEM:1753.3M, EPOCH TIME: 1747210544.178584
[05/14 04:15:44    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1753.3M, EPOCH TIME: 1747210544.178737
[05/14 04:15:44    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1753.3M, EPOCH TIME: 1747210544.178831
[05/14 04:15:44    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1753.3MB).
[05/14 04:15:44    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.105, MEM:1753.3M, EPOCH TIME: 1747210544.179766
[05/14 04:15:44    232s] TotalInstCnt at PhyDesignMc Initialization: 2,174
[05/14 04:15:44    232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:52 mem=1753.3M
[05/14 04:15:44    232s] ### Creating RouteCongInterface, started
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:15:44    232s] 
[05/14 04:15:44    232s] #optDebug: {0, 1.000}
[05/14 04:15:44    232s] ### Creating RouteCongInterface, finished
[05/14 04:15:44    232s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:15:45    232s] *** Starting multi-driver net buffering ***
[05/14 04:15:45    232s] z: 2, totalTracks: 1
[05/14 04:15:45    232s] z: 4, totalTracks: 1
[05/14 04:15:45    232s] z: 6, totalTracks: 1
[05/14 04:15:45    232s] z: 8, totalTracks: 1
[05/14 04:15:45    232s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:45    232s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.6M, EPOCH TIME: 1747210545.453615
[05/14 04:15:45    232s] 
[05/14 04:15:45    232s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:45    232s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1810.6M, EPOCH TIME: 1747210545.507416
[05/14 04:15:45    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1810.6M, EPOCH TIME: 1747210545.542842
[05/14 04:15:45    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1810.6M, EPOCH TIME: 1747210545.543407
[05/14 04:15:45    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.6M, EPOCH TIME: 1747210545.543642
[05/14 04:15:45    232s] z: 2, totalTracks: 1
[05/14 04:15:45    232s] z: 4, totalTracks: 1
[05/14 04:15:45    232s] z: 6, totalTracks: 1
[05/14 04:15:45    232s] z: 8, totalTracks: 1
[05/14 04:15:45    232s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:45    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.6M, EPOCH TIME: 1747210545.551170
[05/14 04:15:45    232s] 
[05/14 04:15:45    232s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:45    232s] 
[05/14 04:15:45    232s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:45    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.107, MEM:1810.6M, EPOCH TIME: 1747210545.658466
[05/14 04:15:45    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1810.6M, EPOCH TIME: 1747210545.658615
[05/14 04:15:45    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1810.6M, EPOCH TIME: 1747210545.658708
[05/14 04:15:45    232s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1810.6MB).
[05/14 04:15:45    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.116, MEM:1810.6M, EPOCH TIME: 1747210545.659606
[05/14 04:15:45    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1810.6M, EPOCH TIME: 1747210545.660307
[05/14 04:15:45    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1810.6M, EPOCH TIME: 1747210545.686582
[05/14 04:15:45    232s] *summary: 10 non-ignored multi-driver nets.
[05/14 04:15:45    232s] *       : 10 unbuffered.
[05/14 04:15:45    232s] *       : 10 bufferable.
[05/14 04:15:45    232s] *       : 0 targeted for timing fix; 0 buffered.
[05/14 04:15:45    232s] *       : 1 targeted for DRV fix; 1 buffered.
[05/14 04:15:45    232s] *       : buffered 1 multi-driver nets total:
[05/14 04:15:45    232s] *       : used 1 buffers of type 'CLKBUFX2'.
[05/14 04:15:45    232s] *** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=1810.6M) ***
[05/14 04:15:45    233s] 
[05/14 04:15:45    233s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1899.8M) ***
[05/14 04:15:45    233s] 
[05/14 04:15:45    233s] Total-nets :: 2183, Stn-nets :: 28, ratio :: 1.28264 %, Total-len 50104.6, Stn-len 3164.82
[05/14 04:15:45    233s] TotalInstCnt at PhyDesignMc Destruction: 2,174
[05/14 04:15:45    233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.11
[05/14 04:15:45    233s] *** DrvOpt #6 [finish] : cpu/real = 0:00:00.9/0:00:01.9 (0.5), totSession cpu/real = 0:03:53.0/0:10:12.1 (0.4), mem = 1855.2M
[05/14 04:15:45    233s] 
[05/14 04:15:45    233s] =============================================================================================
[05/14 04:15:45    233s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/14 04:15:45    233s] =============================================================================================
[05/14 04:15:45    233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:15:45    233s] ---------------------------------------------------------------------------------------------
[05/14 04:15:45    233s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.0    0.2
[05/14 04:15:45    233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:45    233s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:15:45    233s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.4
[05/14 04:15:45    233s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:45    233s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/14 04:15:45    233s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[05/14 04:15:45    233s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.0
[05/14 04:15:45    233s] [ MISC                   ]          0:00:01.5  (  77.8 % )     0:00:01.5 /  0:00:00.8    0.5
[05/14 04:15:45    233s] ---------------------------------------------------------------------------------------------
[05/14 04:15:45    233s]  DrvOpt #6 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:00.9    0.5
[05/14 04:15:45    233s] ---------------------------------------------------------------------------------------------
[05/14 04:15:45    233s] 
[05/14 04:15:45    233s] End: Processing multi-driver nets
[05/14 04:15:45    233s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/14 04:15:45    233s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:03:53.0/0:10:12.1 (0.4), mem = 1855.2M
[05/14 04:15:45    233s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:15:45    233s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:15:46    233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.12
[05/14 04:15:46    233s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:15:46    233s] ### Creating PhyDesignMc. totSessionCpu=0:03:53 mem=1855.2M
[05/14 04:15:46    233s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.2M, EPOCH TIME: 1747210546.010714
[05/14 04:15:46    233s] z: 2, totalTracks: 1
[05/14 04:15:46    233s] z: 4, totalTracks: 1
[05/14 04:15:46    233s] z: 6, totalTracks: 1
[05/14 04:15:46    233s] z: 8, totalTracks: 1
[05/14 04:15:46    233s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:46    233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.2M, EPOCH TIME: 1747210546.018264
[05/14 04:15:46    233s] 
[05/14 04:15:46    233s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:46    233s] 
[05/14 04:15:46    233s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:46    233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.109, MEM:1855.2M, EPOCH TIME: 1747210546.127543
[05/14 04:15:46    233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1855.2M, EPOCH TIME: 1747210546.127695
[05/14 04:15:46    233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1855.2M, EPOCH TIME: 1747210546.127787
[05/14 04:15:46    233s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1855.2MB).
[05/14 04:15:46    233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.118, MEM:1855.2M, EPOCH TIME: 1747210546.128683
[05/14 04:15:46    233s] InstCnt mismatch: prevInstCnt = 2174, ttlInstCnt = 2175
[05/14 04:15:46    233s] TotalInstCnt at PhyDesignMc Initialization: 2,175
[05/14 04:15:46    233s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:53 mem=1855.2M
[05/14 04:15:46    233s] ### Creating RouteCongInterface, started
[05/14 04:15:46    233s] 
[05/14 04:15:46    233s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:15:46    233s] 
[05/14 04:15:46    233s] #optDebug: {0, 1.000}
[05/14 04:15:46    233s] ### Creating RouteCongInterface, finished
[05/14 04:15:46    233s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:15:47    233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1874.3M, EPOCH TIME: 1747210547.481923
[05/14 04:15:47    233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1747210547.482242
[05/14 04:15:47    233s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:47    233s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:15:47    233s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:47    233s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:15:47    233s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:47    233s] Info: violation cost 90.087143 (cap = 4.345791, tran = 20.008038, len = 0.000000, fanout load = 65.733330, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:47    233s] |     1|     6|    -0.97|     4|     8|    -0.00|    27|    54|     0|     0|   699.70|     0.00|       0|       0|       0| 27.49%|          |         |
[05/14 04:15:49    234s] Info: violation cost 24.353828 (cap = 4.345791, tran = 20.008038, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:49    234s] |     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|      45|      18|      27| 27.71%| 0:00:02.0|  1874.3M|
[05/14 04:15:49    234s] Info: violation cost 24.353828 (cap = 4.345791, tran = 20.008038, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:49    234s] |     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1874.3M|
[05/14 04:15:49    234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] ###############################################################################
[05/14 04:15:49    234s] #
[05/14 04:15:49    234s] #  Large fanout net report:  
[05/14 04:15:49    234s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:15:49    234s] #     - current density: 27.71
[05/14 04:15:49    234s] #
[05/14 04:15:49    234s] #  List of high fanout nets:
[05/14 04:15:49    234s] #
[05/14 04:15:49    234s] ###############################################################################
[05/14 04:15:49    234s] Bottom Preferred Layer:
[05/14 04:15:49    234s] +---------------+------------+----------+
[05/14 04:15:49    234s] |     Layer     |    CLK     |   Rule   |
[05/14 04:15:49    234s] +---------------+------------+----------+
[05/14 04:15:49    234s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:15:49    234s] +---------------+------------+----------+
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] =======================================================================
[05/14 04:15:49    234s]                 Reasons for remaining drv violations
[05/14 04:15:49    234s] =======================================================================
[05/14 04:15:49    234s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] MultiBuffering failure reasons
[05/14 04:15:49    234s] ------------------------------------------------
[05/14 04:15:49    234s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=1874.3M) ***
[05/14 04:15:49    234s] 
[05/14 04:15:49    234s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1874.3M, EPOCH TIME: 1747210549.970544
[05/14 04:15:49    234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1868.3M, EPOCH TIME: 1747210549.986674
[05/14 04:15:49    234s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1868.3M, EPOCH TIME: 1747210549.996556
[05/14 04:15:49    234s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1868.3M, EPOCH TIME: 1747210549.996811
[05/14 04:15:50    234s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1868.3M, EPOCH TIME: 1747210550.019685
[05/14 04:15:50    234s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.080, MEM:1868.3M, EPOCH TIME: 1747210550.099734
[05/14 04:15:50    234s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1868.3M, EPOCH TIME: 1747210550.100131
[05/14 04:15:50    234s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.033, MEM:1868.3M, EPOCH TIME: 1747210550.133238
[05/14 04:15:50    234s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1868.3M, EPOCH TIME: 1747210550.134204
[05/14 04:15:50    234s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1868.3M, EPOCH TIME: 1747210550.134417
[05/14 04:15:50    234s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.138, MEM:1868.3M, EPOCH TIME: 1747210550.134606
[05/14 04:15:50    234s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.138, MEM:1868.3M, EPOCH TIME: 1747210550.134687
[05/14 04:15:50    234s] TDRefine: refinePlace mode is spiral
[05/14 04:15:50    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.10
[05/14 04:15:50    234s] OPERPROF: Starting RefinePlace at level 1, MEM:1868.3M, EPOCH TIME: 1747210550.134793
[05/14 04:15:50    234s] *** Starting refinePlace (0:03:55 mem=1868.3M) ***
[05/14 04:15:50    234s] Total net bbox length = 4.334e+04 (2.233e+04 2.101e+04) (ext = 1.858e+02)
[05/14 04:15:50    234s] 
[05/14 04:15:50    234s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:50    234s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1868.3M, EPOCH TIME: 1747210550.138853
[05/14 04:15:50    234s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:15:50    234s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1868.3M, EPOCH TIME: 1747210550.142279
[05/14 04:15:50    234s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:15:50    234s] (I)      Default pattern map key = mcs4_default.
[05/14 04:15:50    234s] (I)      Default pattern map key = mcs4_default.
[05/14 04:15:50    234s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1868.3M, EPOCH TIME: 1747210550.159926
[05/14 04:15:50    234s] Starting refinePlace ...
[05/14 04:15:50    234s] (I)      Default pattern map key = mcs4_default.
[05/14 04:15:50    234s] One DDP V2 for no tweak run.
[05/14 04:15:50    234s] (I)      Default pattern map key = mcs4_default.
[05/14 04:15:50    234s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/14 04:15:50    234s] ** Cut row section cpu time 0:00:00.0.
[05/14 04:15:50    234s]    Spread Effort: high, pre-route mode, useDDP on.
[05/14 04:15:50    235s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1868.3MB) @(0:03:55 - 0:03:55).
[05/14 04:15:50    235s] Move report: preRPlace moves 60 insts, mean move: 0.63 um, max move: 2.11 um 
[05/14 04:15:50    235s] 	Max move on inst (postCTSdrvFE_OFC91_FE_OFN1_clk1_pad): (115.40, 52.25) --> (115.00, 53.96)
[05/14 04:15:50    235s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[05/14 04:15:50    235s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:15:50    235s] 
[05/14 04:15:50    235s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:15:50    235s] Move report: legalization moves 42 insts, mean move: 1.50 um, max move: 3.82 um spiral
[05/14 04:15:50    235s] 	Max move on inst (postCTSdrvFE_OFC147_n_244): (116.60, 120.65) --> (116.20, 117.23)
[05/14 04:15:50    235s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:15:50    235s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:15:50    235s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1874.3MB) @(0:03:55 - 0:03:55).
[05/14 04:15:50    235s] Move report: Detail placement moves 93 insts, mean move: 1.07 um, max move: 3.82 um 
[05/14 04:15:50    235s] 	Max move on inst (postCTSdrvFE_OFC147_n_244): (116.60, 120.65) --> (116.20, 117.23)
[05/14 04:15:50    235s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1874.3MB
[05/14 04:15:50    235s] Statistics of distance of Instance movement in refine placement:
[05/14 04:15:50    235s]   maximum (X+Y) =         3.82 um
[05/14 04:15:50    235s]   inst (postCTSdrvFE_OFC147_n_244) with max move: (116.6, 120.65) -> (116.2, 117.23)
[05/14 04:15:50    235s]   mean    (X+Y) =         1.07 um
[05/14 04:15:50    235s] Summary Report:
[05/14 04:15:50    235s] Instances move: 93 (out of 2055 movable)
[05/14 04:15:50    235s] Instances flipped: 0
[05/14 04:15:50    235s] Mean displacement: 1.07 um
[05/14 04:15:50    235s] Max displacement: 3.82 um (Instance: postCTSdrvFE_OFC147_n_244) (116.6, 120.65) -> (116.2, 117.23)
[05/14 04:15:50    235s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 04:15:50    235s] Total instances moved : 93
[05/14 04:15:50    235s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.394, MEM:1874.3M, EPOCH TIME: 1747210550.553466
[05/14 04:15:50    235s] Total net bbox length = 4.338e+04 (2.236e+04 2.102e+04) (ext = 1.858e+02)
[05/14 04:15:50    235s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1874.3MB
[05/14 04:15:50    235s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1874.3MB) @(0:03:55 - 0:03:55).
[05/14 04:15:50    235s] *** Finished refinePlace (0:03:55 mem=1874.3M) ***
[05/14 04:15:50    235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.10
[05/14 04:15:50    235s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.421, MEM:1874.3M, EPOCH TIME: 1747210550.555514
[05/14 04:15:50    235s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1874.3M, EPOCH TIME: 1747210550.579118
[05/14 04:15:50    235s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.020, MEM:1871.3M, EPOCH TIME: 1747210550.598781
[05/14 04:15:50    235s] *** maximum move = 3.82 um ***
[05/14 04:15:50    235s] *** Finished re-routing un-routed nets (1871.3M) ***
[05/14 04:15:50    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:1871.3M, EPOCH TIME: 1747210550.645670
[05/14 04:15:50    235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1871.3M, EPOCH TIME: 1747210550.663542
[05/14 04:15:50    235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.176, MEM:1871.3M, EPOCH TIME: 1747210550.839226
[05/14 04:15:50    235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1871.3M, EPOCH TIME: 1747210550.839401
[05/14 04:15:50    235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.009, MEM:1871.3M, EPOCH TIME: 1747210550.848839
[05/14 04:15:50    235s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1871.3M, EPOCH TIME: 1747210550.849802
[05/14 04:15:50    235s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1871.3M, EPOCH TIME: 1747210550.850009
[05/14 04:15:50    235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.205, MEM:1871.3M, EPOCH TIME: 1747210550.850177
[05/14 04:15:50    235s] 
[05/14 04:15:50    235s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1871.3M) ***
[05/14 04:15:50    235s] Total-nets :: 2246, Stn-nets :: 118, ratio :: 5.25378 %, Total-len 49896.1, Stn-len 8301.99
[05/14 04:15:51    235s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1852.2M, EPOCH TIME: 1747210551.018145
[05/14 04:15:51    235s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.037, MEM:1788.2M, EPOCH TIME: 1747210551.055336
[05/14 04:15:51    235s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:15:51    235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.12
[05/14 04:15:51    235s] *** DrvOpt #7 [finish] : cpu/real = 0:00:02.3/0:00:05.1 (0.5), totSession cpu/real = 0:03:55.4/0:10:17.2 (0.4), mem = 1788.2M
[05/14 04:15:51    235s] 
[05/14 04:15:51    235s] =============================================================================================
[05/14 04:15:51    235s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/14 04:15:51    235s] =============================================================================================
[05/14 04:15:51    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:15:51    235s] ---------------------------------------------------------------------------------------------
[05/14 04:15:51    235s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.1    0.3
[05/14 04:15:51    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:51    235s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:15:51    235s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[05/14 04:15:51    235s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:51    235s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:02.1 /  0:00:01.0    0.5
[05/14 04:15:51    235s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:51    235s] [ OptEval                ]      4   0:00:00.8  (  16.2 % )     0:00:00.8 /  0:00:00.4    0.5
[05/14 04:15:51    235s] [ OptCommit              ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.4
[05/14 04:15:51    235s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   1.4 % )     0:00:00.8 /  0:00:00.4    0.5
[05/14 04:15:51    235s] [ IncrDelayCalc          ]     26   0:00:00.8  (  15.1 % )     0:00:00.8 /  0:00:00.4    0.5
[05/14 04:15:51    235s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.4
[05/14 04:15:51    235s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.1
[05/14 04:15:51    235s] [ RefinePlace            ]      1   0:00:01.0  (  19.1 % )     0:00:01.0 /  0:00:00.5    0.5
[05/14 04:15:51    235s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.1    0.5
[05/14 04:15:51    235s] [ MISC                   ]          0:00:01.4  (  27.6 % )     0:00:01.4 /  0:00:00.6    0.4
[05/14 04:15:51    235s] ---------------------------------------------------------------------------------------------
[05/14 04:15:51    235s]  DrvOpt #7 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:02.3    0.5
[05/14 04:15:51    235s] ---------------------------------------------------------------------------------------------
[05/14 04:15:51    235s] 
[05/14 04:15:51    235s] End: GigaOpt DRV Optimization
[05/14 04:15:51    235s] GigaOpt: Cleaning up trial route
[05/14 04:15:51    235s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1788.2M, EPOCH TIME: 1747210551.057188
[05/14 04:15:51    235s] All LLGs are deleted
[05/14 04:15:51    235s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.2M, EPOCH TIME: 1747210551.057306
[05/14 04:15:51    235s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1788.2M, EPOCH TIME: 1747210551.057609
[05/14 04:15:51    235s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1788.2M, EPOCH TIME: 1747210551.057828
[05/14 04:15:51    235s] ### Creating LA Mngr. totSessionCpu=0:03:55 mem=1788.2M
[05/14 04:15:51    235s] ### Creating LA Mngr, finished. totSessionCpu=0:03:55 mem=1788.2M
[05/14 04:15:51    235s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      ==================== Layers =====================
[05/14 04:15:51    235s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:15:51    235s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:15:51    235s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:15:51    235s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:15:51    235s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:15:51    235s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:15:51    235s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:15:51    235s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:15:51    235s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:15:51    235s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:15:51    235s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:15:51    235s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:15:51    235s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:15:51    235s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:15:51    235s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:15:51    235s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:15:51    235s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:15:51    235s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:15:51    235s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:15:51    235s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:15:51    235s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:15:51    235s] (I)      Started Import and model ( Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      Default pattern map key = mcs4_default.
[05/14 04:15:51    235s] (I)      == Non-default Options ==
[05/14 04:15:51    235s] (I)      Maximum routing layer                              : 11
[05/14 04:15:51    235s] (I)      Number of threads                                  : 1
[05/14 04:15:51    235s] (I)      Method to set GCell size                           : row
[05/14 04:15:51    235s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:15:51    235s] (I)      Use row-based GCell size
[05/14 04:15:51    235s] (I)      Use row-based GCell align
[05/14 04:15:51    235s] (I)      layer 0 area = 80000
[05/14 04:15:51    235s] (I)      layer 1 area = 80000
[05/14 04:15:51    235s] (I)      layer 2 area = 80000
[05/14 04:15:51    235s] (I)      layer 3 area = 80000
[05/14 04:15:51    235s] (I)      layer 4 area = 80000
[05/14 04:15:51    235s] (I)      layer 5 area = 80000
[05/14 04:15:51    235s] (I)      layer 6 area = 80000
[05/14 04:15:51    235s] (I)      layer 7 area = 80000
[05/14 04:15:51    235s] (I)      layer 8 area = 80000
[05/14 04:15:51    235s] (I)      layer 9 area = 400000
[05/14 04:15:51    235s] (I)      layer 10 area = 400000
[05/14 04:15:51    235s] (I)      GCell unit size   : 3420
[05/14 04:15:51    235s] (I)      GCell multiplier  : 1
[05/14 04:15:51    235s] (I)      GCell row height  : 3420
[05/14 04:15:51    235s] (I)      Actual row height : 3420
[05/14 04:15:51    235s] (I)      GCell align ref   : 5200 5320
[05/14 04:15:51    235s] [NR-eGR] Track table information for default rule: 
[05/14 04:15:51    235s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:15:51    235s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:15:51    235s] (I)      ================== Default via ===================
[05/14 04:15:51    235s] (I)      +----+------------------+------------------------+
[05/14 04:15:51    235s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:15:51    235s] (I)      +----+------------------+------------------------+
[05/14 04:15:51    235s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:15:51    235s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:15:51    235s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:15:51    235s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:15:51    235s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:15:51    235s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:15:51    235s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:15:51    235s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:15:51    235s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:15:51    235s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:15:51    235s] (I)      +----+------------------+------------------------+
[05/14 04:15:51    235s] [NR-eGR] Read 902 PG shapes
[05/14 04:15:51    235s] [NR-eGR] Read 0 clock shapes
[05/14 04:15:51    235s] [NR-eGR] Read 0 other shapes
[05/14 04:15:51    235s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:15:51    235s] [NR-eGR] #Instance Blockages : 0
[05/14 04:15:51    235s] [NR-eGR] #PG Blockages       : 902
[05/14 04:15:51    235s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:15:51    235s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:15:51    235s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:15:51    235s] [NR-eGR] #Other Blockages    : 0
[05/14 04:15:51    235s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:15:51    235s] [NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[05/14 04:15:51    235s] [NR-eGR] Read 2246 nets ( ignored 180 )
[05/14 04:15:51    235s] (I)      early_global_route_priority property id does not exist.
[05/14 04:15:51    235s] (I)      Read Num Blocks=902  Num Prerouted Wires=2186  Num CS=0
[05/14 04:15:51    235s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 927
[05/14 04:15:51    235s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1037
[05/14 04:15:51    235s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 222
[05/14 04:15:51    235s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:15:51    235s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:15:51    235s] (I)      Number of ignored nets                =    180
[05/14 04:15:51    235s] (I)      Number of connected nets              =      0
[05/14 04:15:51    235s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:15:51    235s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:15:51    235s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:15:51    235s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:15:51    235s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[05/14 04:15:51    235s] (I)      Ndr track 0 does not exist
[05/14 04:15:51    235s] (I)      Ndr track 0 does not exist
[05/14 04:15:51    235s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:15:51    235s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:15:51    235s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:15:51    235s] (I)      Site width          :   400  (dbu)
[05/14 04:15:51    235s] (I)      Row height          :  3420  (dbu)
[05/14 04:15:51    235s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:15:51    235s] (I)      GCell width         :  3420  (dbu)
[05/14 04:15:51    235s] (I)      GCell height        :  3420  (dbu)
[05/14 04:15:51    235s] (I)      Grid                :   102   103    11
[05/14 04:15:51    235s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:15:51    235s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:15:51    235s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:15:51    235s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:15:51    235s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:15:51    235s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:15:51    235s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:15:51    235s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:15:51    235s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:15:51    235s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:15:51    235s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:15:51    235s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:15:51    235s] (I)      --------------------------------------------------------
[05/14 04:15:51    235s] 
[05/14 04:15:51    235s] [NR-eGR] ============ Routing rule table ============
[05/14 04:15:51    235s] [NR-eGR] Rule id: 0  Nets: 2062
[05/14 04:15:51    235s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:15:51    235s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:15:51    235s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:15:51    235s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:15:51    235s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:15:51    235s] [NR-eGR] Rule id: 1  Nets: 4
[05/14 04:15:51    235s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:15:51    235s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:15:51    235s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:15:51    235s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:15:51    235s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:15:51    235s] [NR-eGR] ========================================
[05/14 04:15:51    235s] [NR-eGR] 
[05/14 04:15:51    235s] (I)      =============== Blocked Tracks ===============
[05/14 04:15:51    235s] (I)      +-------+---------+----------+---------------+
[05/14 04:15:51    235s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:15:51    235s] (I)      +-------+---------+----------+---------------+
[05/14 04:15:51    235s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:15:51    235s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:15:51    235s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:15:51    235s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:15:51    235s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:15:51    235s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:15:51    235s] (I)      +-------+---------+----------+---------------+
[05/14 04:15:51    235s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      Reset routing kernel
[05/14 04:15:51    235s] (I)      Started Global Routing ( Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      totalPins=7855  totalGlobalPin=7755 (98.73%)
[05/14 04:15:51    235s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:15:51    235s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1a Route ============
[05/14 04:15:51    235s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:15:51    235s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1b Route ============
[05/14 04:15:51    235s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:15:51    235s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.364580e+03um
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1c Route ============
[05/14 04:15:51    235s] (I)      Level2 Grid: 21 x 21
[05/14 04:15:51    235s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1d Route ============
[05/14 04:15:51    235s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1e Route ============
[05/14 04:15:51    235s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:15:51    235s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1l Route ============
[05/14 04:15:51    235s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:15:51    235s] [NR-eGR] Layer group 2: route 2062 net(s) in layer range [2, 11]
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1a Route ============
[05/14 04:15:51    235s] (I)      Usage: 17999 = (9590 H, 8409 V) = (2.32% H, 2.13% V) = (1.640e+04um H, 1.438e+04um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1b Route ============
[05/14 04:15:51    235s] (I)      Usage: 17999 = (9590 H, 8409 V) = (2.32% H, 2.13% V) = (1.640e+04um H, 1.438e+04um V)
[05/14 04:15:51    235s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.077829e+04um
[05/14 04:15:51    235s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:15:51    235s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1c Route ============
[05/14 04:15:51    235s] (I)      Usage: 17999 = (9590 H, 8409 V) = (2.32% H, 2.13% V) = (1.640e+04um H, 1.438e+04um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1d Route ============
[05/14 04:15:51    235s] (I)      Usage: 17999 = (9590 H, 8409 V) = (2.32% H, 2.13% V) = (1.640e+04um H, 1.438e+04um V)
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1e Route ============
[05/14 04:15:51    235s] (I)      Usage: 17999 = (9590 H, 8409 V) = (2.32% H, 2.13% V) = (1.640e+04um H, 1.438e+04um V)
[05/14 04:15:51    235s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.077829e+04um
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] (I)      ============  Phase 1l Route ============
[05/14 04:15:51    235s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:15:51    235s] (I)      Layer  2:      89136     10285         0           0       88954    ( 0.00%) 
[05/14 04:15:51    235s] (I)      Layer  3:      93059     20839        19         909       92718    ( 0.97%) 
[05/14 04:15:51    235s] (I)      Layer  4:      89136     15460        33           0       88954    ( 0.00%) 
[05/14 04:15:51    235s] (I)      Layer  5:      93059      2468         0         909       92718    ( 0.97%) 
[05/14 04:15:51    235s] (I)      Layer  6:      88554       530         0           0       88954    ( 0.00%) 
[05/14 04:15:51    235s] (I)      Layer  7:      93223        19         0         909       92718    ( 0.97%) 
[05/14 04:15:51    235s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:15:51    235s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:15:51    235s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:15:51    235s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:15:51    235s] (I)      Total:        801609     49601        52        3999      799356    ( 0.50%) 
[05/14 04:15:51    235s] (I)      
[05/14 04:15:51    235s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:15:51    235s] [NR-eGR]                        OverCon            
[05/14 04:15:51    235s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:15:51    235s] [NR-eGR]        Layer             (1-2)    OverCon
[05/14 04:15:51    235s] [NR-eGR] ----------------------------------------------
[05/14 04:15:51    235s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal3 ( 3)        19( 0.18%)   ( 0.18%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal4 ( 4)        28( 0.27%)   ( 0.27%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:15:51    235s] [NR-eGR] ----------------------------------------------
[05/14 04:15:51    235s] [NR-eGR]        Total        47( 0.05%)   ( 0.05%) 
[05/14 04:15:51    235s] [NR-eGR] 
[05/14 04:15:51    235s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.43 sec, Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:15:51    235s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:15:51    235s] (I)      ============= Track Assignment ============
[05/14 04:15:51    235s] (I)      Started Track Assignment (1T) ( Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:15:51    235s] (I)      Run Multi-thread track assignment
[05/14 04:15:51    235s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.16 sec, Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] (I)      Started Export ( Curr Mem: 1788.25 MB )
[05/14 04:15:51    235s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:15:51    235s] [NR-eGR] ------------------------------------
[05/14 04:15:51    235s] [NR-eGR]  Metal1   (1H)             0   8482 
[05/14 04:15:51    235s] [NR-eGR]  Metal2   (2V)         12792  11734 
[05/14 04:15:51    235s] [NR-eGR]  Metal3   (3H)         21151   2462 
[05/14 04:15:51    235s] [NR-eGR]  Metal4   (4V)         11238   1198 
[05/14 04:15:51    235s] [NR-eGR]  Metal5   (5H)          4126    288 
[05/14 04:15:51    235s] [NR-eGR]  Metal6   (6V)           914      4 
[05/14 04:15:51    235s] [NR-eGR]  Metal7   (7H)            32      0 
[05/14 04:15:51    235s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:15:51    235s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:15:51    235s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:15:51    235s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:15:51    235s] [NR-eGR] ------------------------------------
[05/14 04:15:51    235s] [NR-eGR]           Total        50253  24168 
[05/14 04:15:51    235s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:15:51    235s] [NR-eGR] Total half perimeter of net bounding box: 43382um
[05/14 04:15:51    235s] [NR-eGR] Total length: 50253um, number of vias: 24168
[05/14 04:15:51    235s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:15:51    235s] [NR-eGR] Total eGR-routed clock nets wire length: 1458um, number of vias: 1345
[05/14 04:15:51    235s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:15:52    235s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.22 sec, Curr Mem: 1770.24 MB )
[05/14 04:15:52    235s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 1.02 sec, Curr Mem: 1750.24 MB )
[05/14 04:15:52    235s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:15:52    235s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:15:52    235s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:15:52    235s] (I)       Early Global Route kernel                   100.00%  477.65 sec  478.67 sec  1.02 sec  0.30 sec 
[05/14 04:15:52    235s] (I)       +-Import and model                           10.56%  477.67 sec  477.78 sec  0.11 sec  0.04 sec 
[05/14 04:15:52    235s] (I)       | +-Create place DB                           2.57%  477.67 sec  477.70 sec  0.03 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | +-Import place data                       2.55%  477.67 sec  477.70 sec  0.03 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read instances and placement          0.36%  477.67 sec  477.67 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read nets                             2.14%  477.67 sec  477.70 sec  0.02 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | +-Create route DB                           7.21%  477.70 sec  477.77 sec  0.07 sec  0.03 sec 
[05/14 04:15:52    235s] (I)       | | +-Import route data (1T)                  7.08%  477.70 sec  477.77 sec  0.07 sec  0.03 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.29%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read routing blockages              0.00%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read instance blockages             0.10%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read PG blockages                   0.03%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read clock blockages                0.00%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read other blockages                0.00%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read halo blockages                 0.01%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Read boundary cut boxes             0.00%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read blackboxes                       0.00%  477.70 sec  477.70 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read prerouted                        3.23%  477.70 sec  477.74 sec  0.03 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read unlegalized nets                 0.06%  477.74 sec  477.74 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Read nets                             0.15%  477.74 sec  477.74 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Set up via pillars                    0.00%  477.74 sec  477.74 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Initialize 3D grid graph              0.01%  477.74 sec  477.74 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Model blockage capacity               2.77%  477.74 sec  477.77 sec  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Initialize 3D capacity              2.67%  477.74 sec  477.77 sec  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)       | +-Read aux data                             0.00%  477.77 sec  477.77 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Others data preparation                   0.05%  477.77 sec  477.77 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Create route kernel                       0.57%  477.77 sec  477.78 sec  0.01 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       +-Global Routing                             42.34%  477.78 sec  478.21 sec  0.43 sec  0.08 sec 
[05/14 04:15:52    235s] (I)       | +-Initialization                            0.11%  477.78 sec  477.78 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Net group 1                              23.20%  477.78 sec  478.02 sec  0.24 sec  0.02 sec 
[05/14 04:15:52    235s] (I)       | | +-Generate topology                       0.04%  477.78 sec  477.78 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1a                                2.55%  477.78 sec  477.81 sec  0.03 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Pattern routing (1T)                  0.12%  477.78 sec  477.78 sec  0.00 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.27%  477.78 sec  477.81 sec  0.02 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1b                                0.13%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Monotonic routing (1T)                0.09%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1c                                0.11%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Two level Routing                     0.09%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Two Level Routing (Regular)         0.01%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Two Level Routing (Strong)          0.02%  477.81 sec  477.81 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1d                                3.52%  477.81 sec  477.85 sec  0.04 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Detoured routing (1T)                 3.49%  477.81 sec  477.85 sec  0.04 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1e                                0.06%  477.85 sec  477.85 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Route legalization                    0.03%  477.85 sec  477.85 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Legalize Blockage Violations        0.01%  477.85 sec  477.85 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1l                               16.54%  477.85 sec  478.02 sec  0.17 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Layer assignment (1T)                16.51%  477.85 sec  478.02 sec  0.17 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Net group 2                              18.36%  478.02 sec  478.20 sec  0.19 sec  0.06 sec 
[05/14 04:15:52    235s] (I)       | | +-Generate topology                       0.40%  478.02 sec  478.02 sec  0.00 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1a                                4.59%  478.03 sec  478.08 sec  0.05 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Pattern routing (1T)                  3.51%  478.04 sec  478.07 sec  0.04 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | | | +-Add via demand to 2D                  0.11%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1b                                0.02%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1c                                0.00%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1d                                0.00%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1e                                1.13%  478.08 sec  478.09 sec  0.01 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | +-Route legalization                    0.12%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | | | +-Legalize Blockage Violations        0.10%  478.08 sec  478.08 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | | +-Phase 1l                               10.75%  478.09 sec  478.20 sec  0.11 sec  0.04 sec 
[05/14 04:15:52    235s] (I)       | | | +-Layer assignment (1T)                10.51%  478.10 sec  478.20 sec  0.11 sec  0.04 sec 
[05/14 04:15:52    235s] (I)       | +-Clean cong LA                             0.00%  478.21 sec  478.21 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       +-Export 3D cong map                          4.65%  478.21 sec  478.26 sec  0.05 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | +-Export 2D cong map                        0.05%  478.26 sec  478.26 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       +-Extract Global 3D Wires                     0.08%  478.26 sec  478.26 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       +-Track Assignment (1T)                      16.10%  478.26 sec  478.42 sec  0.16 sec  0.06 sec 
[05/14 04:15:52    235s] (I)       | +-Initialization                            0.02%  478.26 sec  478.26 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Track Assignment Kernel                  15.95%  478.26 sec  478.42 sec  0.16 sec  0.05 sec 
[05/14 04:15:52    235s] (I)       | +-Free Memory                               0.00%  478.42 sec  478.42 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       +-Export                                     21.38%  478.43 sec  478.64 sec  0.22 sec  0.09 sec 
[05/14 04:15:52    235s] (I)       | +-Export DB wires                           3.73%  478.43 sec  478.46 sec  0.04 sec  0.02 sec 
[05/14 04:15:52    235s] (I)       | | +-Export all nets                         3.14%  478.43 sec  478.46 sec  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)       | | +-Set wire vias                           0.45%  478.46 sec  478.46 sec  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)       | +-Report wirelength                         1.20%  478.46 sec  478.48 sec  0.01 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | +-Update net boxes                          8.02%  478.48 sec  478.56 sec  0.08 sec  0.01 sec 
[05/14 04:15:52    235s] (I)       | +-Update timing                             8.21%  478.56 sec  478.64 sec  0.08 sec  0.05 sec 
[05/14 04:15:52    235s] (I)       +-Postprocess design                          0.65%  478.67 sec  478.67 sec  0.01 sec  0.01 sec 
[05/14 04:15:52    235s] (I)      ======================= Summary by functions ========================
[05/14 04:15:52    235s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:15:52    235s] (I)      ---------------------------------------------------------------------
[05/14 04:15:52    235s] (I)        0  Early Global Route kernel           100.00%  1.02 sec  0.30 sec 
[05/14 04:15:52    235s] (I)        1  Global Routing                       42.34%  0.43 sec  0.08 sec 
[05/14 04:15:52    235s] (I)        1  Export                               21.38%  0.22 sec  0.09 sec 
[05/14 04:15:52    235s] (I)        1  Track Assignment (1T)                16.10%  0.16 sec  0.06 sec 
[05/14 04:15:52    235s] (I)        1  Import and model                     10.56%  0.11 sec  0.04 sec 
[05/14 04:15:52    235s] (I)        1  Export 3D cong map                    4.65%  0.05 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        1  Postprocess design                    0.65%  0.01 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        1  Extract Global 3D Wires               0.08%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Net group 1                          23.20%  0.24 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        2  Net group 2                          18.36%  0.19 sec  0.06 sec 
[05/14 04:15:52    235s] (I)        2  Track Assignment Kernel              15.95%  0.16 sec  0.05 sec 
[05/14 04:15:52    235s] (I)        2  Update timing                         8.21%  0.08 sec  0.05 sec 
[05/14 04:15:52    235s] (I)        2  Update net boxes                      8.02%  0.08 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        2  Create route DB                       7.21%  0.07 sec  0.03 sec 
[05/14 04:15:52    235s] (I)        2  Export DB wires                       3.73%  0.04 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        2  Create place DB                       2.57%  0.03 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        2  Report wirelength                     1.20%  0.01 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        2  Create route kernel                   0.57%  0.01 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Initialization                        0.12%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Export 2D cong map                    0.05%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1l                             27.29%  0.28 sec  0.04 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1a                              7.14%  0.07 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        3  Import route data (1T)                7.08%  0.07 sec  0.03 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1d                              3.52%  0.04 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        3  Export all nets                       3.14%  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        3  Import place data                     2.55%  0.03 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1e                              1.19%  0.01 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        3  Set wire vias                         0.45%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        3  Generate topology                     0.44%  0.00 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1b                              0.15%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        3  Phase 1c                              0.12%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Layer assignment (1T)                27.02%  0.28 sec  0.04 sec 
[05/14 04:15:52    235s] (I)        4  Pattern routing (1T)                  3.63%  0.04 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        4  Detoured routing (1T)                 3.49%  0.04 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Read prerouted                        3.23%  0.03 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Model blockage capacity               2.77%  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        4  Read nets                             2.29%  0.02 sec  0.01 sec 
[05/14 04:15:52    235s] (I)        4  Pattern Routing Avoiding Blockages    2.27%  0.02 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Read instances and placement          0.36%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Read blockages ( Layer 2-11 )         0.29%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Route legalization                    0.14%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Add via demand to 2D                  0.11%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Monotonic routing (1T)                0.09%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Two level Routing                     0.09%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Initialize 3D capacity                2.67%  0.03 sec  0.02 sec 
[05/14 04:15:52    235s] (I)        5  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read instance blockages               0.10%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Two Level Routing (Strong)            0.02%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Two Level Routing (Regular)           0.01%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:15:52    235s] GigaOpt: Cleaning up extraction
[05/14 04:15:52    235s] Extraction called for design 'mcs4' of instances=2238 and nets=2296 using extraction engine 'preRoute' .
[05/14 04:15:52    235s] PreRoute RC Extraction called for design mcs4.
[05/14 04:15:52    235s] RC Extraction called in multi-corner(2) mode.
[05/14 04:15:52    235s] RCMode: PreRoute
[05/14 04:15:52    235s]       RC Corner Indexes            0       1   
[05/14 04:15:52    235s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:15:52    235s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:15:52    235s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:15:52    235s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:15:52    235s] Shrink Factor                : 1.00000
[05/14 04:15:52    235s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:15:52    235s] Using Quantus QRC technology file ...
[05/14 04:15:52    235s] 
[05/14 04:15:52    235s] Trim Metal Layers:
[05/14 04:15:52    235s] LayerId::1 widthSet size::1
[05/14 04:15:52    235s] LayerId::2 widthSet size::1
[05/14 04:15:52    235s] LayerId::3 widthSet size::1
[05/14 04:15:52    235s] LayerId::4 widthSet size::1
[05/14 04:15:52    235s] LayerId::5 widthSet size::1
[05/14 04:15:52    235s] LayerId::6 widthSet size::1
[05/14 04:15:52    235s] LayerId::7 widthSet size::1
[05/14 04:15:52    235s] LayerId::8 widthSet size::1
[05/14 04:15:52    235s] LayerId::9 widthSet size::1
[05/14 04:15:52    235s] LayerId::10 widthSet size::1
[05/14 04:15:52    235s] LayerId::11 widthSet size::1
[05/14 04:15:52    235s] Updating RC grid for preRoute extraction ...
[05/14 04:15:52    235s] eee: pegSigSF::1.070000
[05/14 04:15:52    235s] Initializing multi-corner resistance tables ...
[05/14 04:15:52    235s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:15:52    235s] eee: l::2 avDens::0.116111 usedTrk::754.486839 availTrk::6498.000000 sigTrk::754.486839
[05/14 04:15:52    235s] eee: l::3 avDens::0.162097 usedTrk::1269.217781 availTrk::7830.000000 sigTrk::1269.217781
[05/14 04:15:52    235s] eee: l::4 avDens::0.100204 usedTrk::711.100086 availTrk::7096.500000 sigTrk::711.100086
[05/14 04:15:52    235s] eee: l::5 avDens::0.052230 usedTrk::244.438277 availTrk::4680.000000 sigTrk::244.438277
[05/14 04:15:52    235s] eee: l::6 avDens::0.021443 usedTrk::73.335380 availTrk::3420.000000 sigTrk::73.335380
[05/14 04:15:52    235s] eee: l::7 avDens::0.006974 usedTrk::1.883041 availTrk::270.000000 sigTrk::1.883041
[05/14 04:15:52    235s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:15:52    235s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:15:52    235s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:15:52    235s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:15:52    235s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:15:52    235s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252069 ; uaWl: 1.000000 ; uaWlH: 0.208329 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:15:52    235s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1750.242M)
[05/14 04:15:52    235s] GigaOpt: Cleaning up delay & timing
[05/14 04:15:52    235s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:15:52    235s] #################################################################################
[05/14 04:15:52    235s] # Design Stage: PreRoute
[05/14 04:15:52    235s] # Design Name: mcs4
[05/14 04:15:52    235s] # Design Mode: 45nm
[05/14 04:15:52    235s] # Analysis Mode: MMMC OCV 
[05/14 04:15:52    235s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:15:52    235s] # Signoff Settings: SI Off 
[05/14 04:15:52    235s] #################################################################################
[05/14 04:15:53    236s] Calculate early delays in OCV mode...
[05/14 04:15:53    236s] Calculate late delays in OCV mode...
[05/14 04:15:53    236s] Calculate early delays in OCV mode...
[05/14 04:15:53    236s] Calculate late delays in OCV mode...
[05/14 04:15:53    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 1758.5M, InitMEM = 1758.5M)
[05/14 04:15:53    236s] Start delay calculation (fullDC) (1 T). (MEM=1758.53)
[05/14 04:15:53    236s] End AAE Lib Interpolated Model. (MEM=1778.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:53    236s] Total number of fetched objects 2273
[05/14 04:15:54    237s] Total number of fetched objects 2273
[05/14 04:15:54    237s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:15:54    237s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:15:54    237s] End delay calculation. (MEM=1798.75 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:15:54    237s] End delay calculation (fullDC). (MEM=1798.75 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:15:54    237s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1798.8M) ***
[05/14 04:15:54    237s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/14 04:15:54    237s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/14 04:15:54    237s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:03:57.3/0:10:20.8 (0.4), mem = 1798.8M
[05/14 04:15:54    237s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:15:54    237s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:15:54    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.13
[05/14 04:15:54    237s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:15:54    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:57 mem=1798.8M
[05/14 04:15:54    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.8M, EPOCH TIME: 1747210554.628411
[05/14 04:15:54    237s] z: 2, totalTracks: 1
[05/14 04:15:54    237s] z: 4, totalTracks: 1
[05/14 04:15:54    237s] z: 6, totalTracks: 1
[05/14 04:15:54    237s] z: 8, totalTracks: 1
[05/14 04:15:54    237s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:15:54    237s] All LLGs are deleted
[05/14 04:15:54    237s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.8M, EPOCH TIME: 1747210554.633152
[05/14 04:15:54    237s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1798.8M, EPOCH TIME: 1747210554.633660
[05/14 04:15:54    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.8M, EPOCH TIME: 1747210554.634275
[05/14 04:15:54    237s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1798.8M, EPOCH TIME: 1747210554.646931
[05/14 04:15:54    237s] Core basic site is CoreSite
[05/14 04:15:54    237s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1798.8M, EPOCH TIME: 1747210554.681924
[05/14 04:15:54    237s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.029, MEM:1798.8M, EPOCH TIME: 1747210554.710623
[05/14 04:15:54    237s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:15:54    237s] SiteArray: use 405,504 bytes
[05/14 04:15:54    237s] SiteArray: current memory after site array memory allocation 1798.8M
[05/14 04:15:54    237s] SiteArray: FP blocked sites are writable
[05/14 04:15:54    237s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:15:54    237s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.8M, EPOCH TIME: 1747210554.723987
[05/14 04:15:54    237s] Process 49097 wires and vias for routing blockage and capacity analysis
[05/14 04:15:54    237s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.045, MEM:1798.8M, EPOCH TIME: 1747210554.768508
[05/14 04:15:54    237s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.134, MEM:1798.8M, EPOCH TIME: 1747210554.780842
[05/14 04:15:54    237s] 
[05/14 04:15:54    237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:15:54    237s] 
[05/14 04:15:54    237s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:15:54    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.148, MEM:1798.8M, EPOCH TIME: 1747210554.782286
[05/14 04:15:54    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.8M, EPOCH TIME: 1747210554.782381
[05/14 04:15:54    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.8M, EPOCH TIME: 1747210554.782463
[05/14 04:15:54    237s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1798.8MB).
[05/14 04:15:54    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.155, MEM:1798.8M, EPOCH TIME: 1747210554.782973
[05/14 04:15:54    237s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:15:54    237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=1798.8M
[05/14 04:15:54    237s] ### Creating RouteCongInterface, started
[05/14 04:15:54    237s] 
[05/14 04:15:54    237s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:15:54    237s] 
[05/14 04:15:54    237s] #optDebug: {0, 1.000}
[05/14 04:15:54    237s] ### Creating RouteCongInterface, finished
[05/14 04:15:54    237s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:15:55    237s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1833.1M, EPOCH TIME: 1747210555.698120
[05/14 04:15:55    237s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1833.1M, EPOCH TIME: 1747210555.698440
[05/14 04:15:55    237s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:55    237s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:15:55    237s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:55    237s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:15:55    237s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:56    238s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:56    238s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
[05/14 04:15:56    238s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:15:56    238s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1872.7M|
[05/14 04:15:56    238s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] ###############################################################################
[05/14 04:15:56    238s] #
[05/14 04:15:56    238s] #  Large fanout net report:  
[05/14 04:15:56    238s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:15:56    238s] #     - current density: 27.71
[05/14 04:15:56    238s] #
[05/14 04:15:56    238s] #  List of high fanout nets:
[05/14 04:15:56    238s] #
[05/14 04:15:56    238s] ###############################################################################
[05/14 04:15:56    238s] Bottom Preferred Layer:
[05/14 04:15:56    238s] +---------------+------------+----------+
[05/14 04:15:56    238s] |     Layer     |    CLK     |   Rule   |
[05/14 04:15:56    238s] +---------------+------------+----------+
[05/14 04:15:56    238s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:15:56    238s] +---------------+------------+----------+
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] =======================================================================
[05/14 04:15:56    238s]                 Reasons for remaining drv violations
[05/14 04:15:56    238s] =======================================================================
[05/14 04:15:56    238s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] MultiBuffering failure reasons
[05/14 04:15:56    238s] ------------------------------------------------
[05/14 04:15:56    238s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1872.7M) ***
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] Total-nets :: 2246, Stn-nets :: 26, ratio :: 1.15761 %, Total-len 50252.6, Stn-len 3134.64
[05/14 04:15:56    238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1853.6M, EPOCH TIME: 1747210556.137656
[05/14 04:15:56    238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1789.6M, EPOCH TIME: 1747210556.154814
[05/14 04:15:56    238s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:15:56    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.13
[05/14 04:15:56    238s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.7/0:00:01.5 (0.5), totSession cpu/real = 0:03:58.1/0:10:22.3 (0.4), mem = 1789.6M
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] =============================================================================================
[05/14 04:15:56    238s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/14 04:15:56    238s] =============================================================================================
[05/14 04:15:56    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:15:56    238s] ---------------------------------------------------------------------------------------------
[05/14 04:15:56    238s] [ SlackTraversorInit     ]      1   0:00:00.3  (  17.3 % )     0:00:00.3 /  0:00:00.1    0.4
[05/14 04:15:56    238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:56    238s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.1    0.4
[05/14 04:15:56    238s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.4
[05/14 04:15:56    238s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:56    238s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[05/14 04:15:56    238s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:56    238s] [ OptEval                ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.3
[05/14 04:15:56    238s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:56    238s] [ DrvFindVioNets         ]      2   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.0    0.5
[05/14 04:15:56    238s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:15:56    238s] [ MISC                   ]          0:00:01.0  (  61.6 % )     0:00:01.0 /  0:00:00.5    0.5
[05/14 04:15:56    238s] ---------------------------------------------------------------------------------------------
[05/14 04:15:56    238s]  DrvOpt #8 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.7    0.5
[05/14 04:15:56    238s] ---------------------------------------------------------------------------------------------
[05/14 04:15:56    238s] 
[05/14 04:15:56    238s] End: GigaOpt DRV Optimization (small scale fixing)
[05/14 04:15:56    238s] GigaOpt: Cleaning up delay & timing
[05/14 04:15:56    238s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 04:15:56    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1789.6M, EPOCH TIME: 1747210556.180569
[05/14 04:15:56    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.154, MEM:1789.6M, EPOCH TIME: 1747210556.334085
[05/14 04:15:56    238s] 
------------------------------------------------------------------
     Summary (cpu=0.13min real=0.27min mem=1789.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:15:56    238s] Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1533.9M, totSessionCpu=0:03:58 **
[05/14 04:15:56    238s] Reported timing to dir ./timingReports
[05/14 04:15:56    238s] **optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1533.9M, totSessionCpu=0:03:58 **
[05/14 04:15:56    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1789.8M, EPOCH TIME: 1747210556.917387
[05/14 04:15:57    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.157, MEM:1789.8M, EPOCH TIME: 1747210557.074146
[05/14 04:16:17    241s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:42, mem = 1533.9M, totSessionCpu=0:04:02 **
[05/14 04:16:17    241s] 
[05/14 04:16:17    241s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:16:17    241s] Deleting Lib Analyzer.
[05/14 04:16:17    241s] 
[05/14 04:16:17    241s] TimeStamp Deleting Cell Server End ...
[05/14 04:16:17    241s] *** Finished optDesign ***
[05/14 04:16:17    241s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:16:18    241s] Info: Destroy the CCOpt slew target map.
[05/14 04:16:18    241s] clean pInstBBox. size 0
[05/14 04:16:18    241s] All LLGs are deleted
[05/14 04:16:18    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1789.9M, EPOCH TIME: 1747210578.191098
[05/14 04:16:18    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1789.9M, EPOCH TIME: 1747210578.191333
[05/14 04:16:18    241s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:16:18    241s] *** optDesign #1 [finish] : cpu/real = 0:00:14.5/0:00:42.3 (0.3), totSession cpu/real = 0:04:01.8/0:10:44.3 (0.4), mem = 1789.9M
[05/14 04:16:18    241s] 
[05/14 04:16:18    241s] =============================================================================================
[05/14 04:16:18    241s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/14 04:16:18    241s] =============================================================================================
[05/14 04:16:18    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:16:18    241s] ---------------------------------------------------------------------------------------------
[05/14 04:16:18    241s] [ InitOpt                ]      1   0:00:03.0  (   7.2 % )     0:00:03.8 /  0:00:02.4    0.6
[05/14 04:16:18    241s] [ DrvOpt                 ]      4   0:00:11.1  (  26.1 % )     0:00:12.0 /  0:00:06.0    0.5
[05/14 04:16:18    241s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:16:18    241s] [ OptSummaryReport       ]      3   0:00:00.5  (   1.2 % )     0:00:22.3 /  0:00:04.0    0.2
[05/14 04:16:18    241s] [ DrvReport              ]      3   0:00:14.7  (  34.7 % )     0:00:14.7 /  0:00:00.5    0.0
[05/14 04:16:18    241s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.1    0.4
[05/14 04:16:18    241s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:16:18    241s] [ RefinePlace            ]      1   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:00.5    0.5
[05/14 04:16:18    241s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (   2.5 % )     0:00:01.0 /  0:00:00.3    0.3
[05/14 04:16:18    241s] [ ExtractRC              ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.4
[05/14 04:16:18    241s] [ TimingUpdate           ]      5   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.3    0.5
[05/14 04:16:18    241s] [ FullDelayCalc          ]      1   0:00:01.4  (   3.2 % )     0:00:01.4 /  0:00:01.1    0.8
[05/14 04:16:18    241s] [ TimingReport           ]      3   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:00.5    0.5
[05/14 04:16:18    241s] [ GenerateReports        ]      1   0:00:05.7  (  13.5 % )     0:00:05.7 /  0:00:02.7    0.5
[05/14 04:16:18    241s] [ MISC                   ]          0:00:01.6  (   3.8 % )     0:00:01.6 /  0:00:00.6    0.4
[05/14 04:16:18    241s] ---------------------------------------------------------------------------------------------
[05/14 04:16:18    241s]  optDesign #1 TOTAL                 0:00:42.3  ( 100.0 % )     0:00:42.3 /  0:00:14.5    0.3
[05/14 04:16:18    241s] ---------------------------------------------------------------------------------------------
[05/14 04:16:18    241s] 
[05/14 04:16:18    241s] # timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/14 04:16:18    241s] *** timeDesign #5 [begin] : totSession cpu/real = 0:04:01.8/0:10:44.4 (0.4), mem = 1789.9M
[05/14 04:16:18    241s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1691.9M, EPOCH TIME: 1747210578.292229
[05/14 04:16:18    241s] All LLGs are deleted
[05/14 04:16:18    241s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1691.9M, EPOCH TIME: 1747210578.292379
[05/14 04:16:18    241s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1691.9M, EPOCH TIME: 1747210578.292495
[05/14 04:16:18    241s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1691.9M, EPOCH TIME: 1747210578.292686
[05/14 04:16:18    241s] Start to check current routing status for nets...
[05/14 04:16:18    241s] All nets are already routed correctly.
[05/14 04:16:18    241s] End to check current routing status for nets (mem=1691.9M)
[05/14 04:16:18    241s] Effort level <high> specified for reg2reg path_group
[05/14 04:16:18    241s] All LLGs are deleted
[05/14 04:16:18    241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1694.0M, EPOCH TIME: 1747210578.554272
[05/14 04:16:18    241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1694.0M, EPOCH TIME: 1747210578.554932
[05/14 04:16:18    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1694.0M, EPOCH TIME: 1747210578.556007
[05/14 04:16:18    241s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1694.0M, EPOCH TIME: 1747210578.569695
[05/14 04:16:18    242s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1694.0M, EPOCH TIME: 1747210578.664382
[05/14 04:16:18    242s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1694.0M, EPOCH TIME: 1747210578.665066
[05/14 04:16:18    242s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1694.0M, EPOCH TIME: 1747210578.669746
[05/14 04:16:18    242s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1694.0M, EPOCH TIME: 1747210578.671314
[05/14 04:16:18    242s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.104, MEM:1694.0M, EPOCH TIME: 1747210578.673371
[05/14 04:16:18    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.133, MEM:1694.0M, EPOCH TIME: 1747210578.689159
[05/14 04:16:18    242s] All LLGs are deleted
[05/14 04:16:18    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1694.0M, EPOCH TIME: 1747210578.693005
[05/14 04:16:18    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1694.0M, EPOCH TIME: 1747210578.693662
[05/14 04:16:40    245s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:16:40    245s] Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:16:41    245s] Total CPU time: 3.48 sec
[05/14 04:16:41    245s] Total Real time: 23.0 sec
[05/14 04:16:41    245s] Total Memory Usage: 1692.113281 Mbytes
[05/14 04:16:41    245s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:16:41    245s] *** timeDesign #5 [finish] : cpu/real = 0:00:03.5/0:00:22.9 (0.2), totSession cpu/real = 0:04:05.3/0:11:07.3 (0.4), mem = 1692.1M
[05/14 04:16:41    245s] 
[05/14 04:16:41    245s] =============================================================================================
[05/14 04:16:41    245s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/14 04:16:41    245s] =============================================================================================
[05/14 04:16:41    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:16:41    245s] ---------------------------------------------------------------------------------------------
[05/14 04:16:41    245s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:16:41    245s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:22.4 /  0:00:03.3    0.1
[05/14 04:16:41    245s] [ DrvReport              ]      1   0:00:16.5  (  72.3 % )     0:00:16.5 /  0:00:00.2    0.0
[05/14 04:16:41    245s] [ TimingUpdate           ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.1    0.5
[05/14 04:16:41    245s] [ TimingReport           ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/14 04:16:41    245s] [ GenerateReports        ]      1   0:00:05.1  (  22.4 % )     0:00:05.1 /  0:00:02.7    0.5
[05/14 04:16:41    245s] [ MISC                   ]          0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.2    0.4
[05/14 04:16:41    245s] ---------------------------------------------------------------------------------------------
[05/14 04:16:41    245s]  timeDesign #5 TOTAL                0:00:22.9  ( 100.0 % )     0:00:22.9 /  0:00:03.5    0.2
[05/14 04:16:41    245s] ---------------------------------------------------------------------------------------------
[05/14 04:16:41    245s] 
[05/14 04:16:41    245s] # timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/14 04:16:41    245s] *** timeDesign #6 [begin] : totSession cpu/real = 0:04:05.3/0:11:07.3 (0.4), mem = 1692.1M
[05/14 04:16:41    245s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1656.1M, EPOCH TIME: 1747210601.314882
[05/14 04:16:41    245s] All LLGs are deleted
[05/14 04:16:41    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1656.1M, EPOCH TIME: 1747210601.315043
[05/14 04:16:41    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1656.1M, EPOCH TIME: 1747210601.315168
[05/14 04:16:41    245s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1656.1M, EPOCH TIME: 1747210601.315372
[05/14 04:16:41    245s] Start to check current routing status for nets...
[05/14 04:16:41    245s] All nets are already routed correctly.
[05/14 04:16:41    245s] End to check current routing status for nets (mem=1656.1M)
[05/14 04:16:41    245s] Effort level <high> specified for reg2reg path_group
[05/14 04:16:41    245s] All LLGs are deleted
[05/14 04:16:41    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1668.4M, EPOCH TIME: 1747210601.785729
[05/14 04:16:41    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1668.4M, EPOCH TIME: 1747210601.786386
[05/14 04:16:41    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1668.4M, EPOCH TIME: 1747210601.787814
[05/14 04:16:41    245s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1668.4M, EPOCH TIME: 1747210601.789889
[05/14 04:16:41    245s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1668.4M, EPOCH TIME: 1747210601.876910
[05/14 04:16:41    245s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1668.4M, EPOCH TIME: 1747210601.877581
[05/14 04:16:41    245s] Fast DP-INIT is on for default
[05/14 04:16:41    245s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.104, MEM:1668.4M, EPOCH TIME: 1747210601.893921
[05/14 04:16:41    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.120, MEM:1668.4M, EPOCH TIME: 1747210601.908022
[05/14 04:16:41    245s] All LLGs are deleted
[05/14 04:16:41    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1668.4M, EPOCH TIME: 1747210601.911819
[05/14 04:16:41    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1668.4M, EPOCH TIME: 1747210601.912427
[05/14 04:16:41    245s] Starting delay calculation for Hold views
[05/14 04:16:41    245s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:16:41    245s] #################################################################################
[05/14 04:16:41    245s] # Design Stage: PreRoute
[05/14 04:16:41    245s] # Design Name: mcs4
[05/14 04:16:41    245s] # Design Mode: 45nm
[05/14 04:16:41    245s] # Analysis Mode: MMMC OCV 
[05/14 04:16:41    245s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:16:41    245s] # Signoff Settings: SI Off 
[05/14 04:16:41    245s] #################################################################################
[05/14 04:16:42    245s] Calculate late delays in OCV mode...
[05/14 04:16:42    245s] Calculate early delays in OCV mode...
[05/14 04:16:42    245s] Calculate late delays in OCV mode...
[05/14 04:16:42    245s] Calculate early delays in OCV mode...
[05/14 04:16:42    245s] Topological Sorting (REAL = 0:00:00.0, MEM = 1666.4M, InitMEM = 1666.4M)
[05/14 04:16:42    245s] Start delay calculation (fullDC) (1 T). (MEM=1666.4)
[05/14 04:16:42    245s] End AAE Lib Interpolated Model. (MEM=1686.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:16:43    246s] Total number of fetched objects 2273
[05/14 04:16:43    246s] Total number of fetched objects 2273
[05/14 04:16:43    247s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:16:43    247s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:16:43    247s] End delay calculation. (MEM=1707.36 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:16:44    247s] End delay calculation (fullDC). (MEM=1707.36 CPU=0:00:01.4 REAL=0:00:01.0)
[05/14 04:16:44    247s] *** CDM Built up (cpu=0:00:01.4  real=0:00:03.0  mem= 1707.4M) ***
[05/14 04:16:44    247s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:04:07 mem=1707.4M)
[05/14 04:16:49    250s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.036  |
|           TNS (ns):|-35808.3 |-35808.3 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:16:49    250s] Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:16:49    250s] Total CPU time: 5.23 sec
[05/14 04:16:49    250s] Total Real time: 8.0 sec
[05/14 04:16:49    250s] Total Memory Usage: 1625.34375 Mbytes
[05/14 04:16:49    250s] *** timeDesign #6 [finish] : cpu/real = 0:00:05.2/0:00:08.0 (0.7), totSession cpu/real = 0:04:10.5/0:11:15.3 (0.4), mem = 1625.3M
[05/14 04:16:49    250s] 
[05/14 04:16:49    250s] =============================================================================================
[05/14 04:16:49    250s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/14 04:16:49    250s] =============================================================================================
[05/14 04:16:49    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:16:49    250s] ---------------------------------------------------------------------------------------------
[05/14 04:16:49    250s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:16:49    250s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:07.3 /  0:00:04.9    0.7
[05/14 04:16:49    250s] [ TimingUpdate           ]      1   0:00:00.3  (   3.7 % )     0:00:02.4 /  0:00:01.6    0.7
[05/14 04:16:49    250s] [ FullDelayCalc          ]      1   0:00:02.1  (  26.2 % )     0:00:02.1 /  0:00:01.4    0.7
[05/14 04:16:49    250s] [ TimingReport           ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 04:16:49    250s] [ GenerateReports        ]      1   0:00:04.6  (  56.9 % )     0:00:04.6 /  0:00:03.0    0.7
[05/14 04:16:49    250s] [ MISC                   ]          0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.4    0.5
[05/14 04:16:49    250s] ---------------------------------------------------------------------------------------------
[05/14 04:16:49    250s]  timeDesign #6 TOTAL                0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:05.2    0.7
[05/14 04:16:49    250s] ---------------------------------------------------------------------------------------------
[05/14 04:16:49    250s] 
[05/14 04:16:49    250s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:16:56    251s] <CMD> deselectAll
[05/14 04:16:56    251s] <CMD> selectPhyPin 0.0000 87.6450 0.2500 87.7250 3 {io_pad[5]}
[05/14 04:16:57    251s] <CMD> fit
[05/14 04:18:25    252s] # puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
[05/14 04:18:25    252s] # optDesign -postCTS
<CMD> optDesign -postCTS
[05/14 04:18:25    252s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1372.6M, totSessionCpu=0:04:13 **
[05/14 04:18:25    252s] Info: 1 threads available for lower-level modules during optimization.
[05/14 04:18:25    252s] GigaOpt running with 1 threads.
[05/14 04:18:25    252s] **INFO: User settings:
[05/14 04:18:25    252s] setDesignMode -process                              45
[05/14 04:18:25    252s] setExtractRCMode -coupling_c_th                     0.1
[05/14 04:18:25    252s] setExtractRCMode -engine                            preRoute
[05/14 04:18:25    252s] setExtractRCMode -relative_c_th                     1
[05/14 04:18:25    252s] setExtractRCMode -total_c_th                        0
[05/14 04:18:25    252s] setUsefulSkewMode -ecoRoute                         false
[05/14 04:18:25    252s] setDelayCalMode -enable_high_fanout                 true
[05/14 04:18:25    252s] setDelayCalMode -engine                             aae
[05/14 04:18:25    252s] setDelayCalMode -ignoreNetLoad                      false
[05/14 04:18:25    252s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 04:18:25    252s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 04:18:25    252s] setOptMode -addInstancePrefix                       postCTSsetup
[05/14 04:18:25    252s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 04:18:25    252s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 04:18:25    252s] setOptMode -drcMargin                               0
[05/14 04:18:25    252s] setOptMode -fixDrc                                  true
[05/14 04:18:25    252s] setOptMode -fixFanoutLoad                           true
[05/14 04:18:25    252s] setOptMode -preserveAllSequential                   false
[05/14 04:18:25    252s] setOptMode -setupTargetSlack                        0
[05/14 04:18:25    253s] setPlaceMode -honorSoftBlockage                     true
[05/14 04:18:25    253s] setPlaceMode -place_design_floorplan_mode           false
[05/14 04:18:25    253s] setPlaceMode -place_detail_check_route              true
[05/14 04:18:25    253s] setPlaceMode -place_detail_preserve_routing         true
[05/14 04:18:25    253s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 04:18:25    253s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 04:18:25    253s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 04:18:25    253s] setPlaceMode -place_global_cong_effort              high
[05/14 04:18:25    253s] setPlaceMode -place_global_ignore_scan              true
[05/14 04:18:25    253s] setPlaceMode -place_global_ignore_spare             false
[05/14 04:18:25    253s] setPlaceMode -place_global_module_aware_spare       false
[05/14 04:18:25    253s] setPlaceMode -place_global_place_io_pins            true
[05/14 04:18:25    253s] setPlaceMode -place_global_reorder_scan             true
[05/14 04:18:25    253s] setPlaceMode -powerDriven                           false
[05/14 04:18:25    253s] setPlaceMode -timingDriven                          true
[05/14 04:18:25    253s] setAnalysisMode -analysisType                       onChipVariation
[05/14 04:18:25    253s] setAnalysisMode -checkType                          setup
[05/14 04:18:25    253s] setAnalysisMode -clkSrcPath                         true
[05/14 04:18:25    253s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 04:18:25    253s] setAnalysisMode -skew                               true
[05/14 04:18:25    253s] setAnalysisMode -virtualIPO                         false
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:18:25    253s] Summary for sequential cells identification: 
[05/14 04:18:25    253s]   Identified SBFF number: 104
[05/14 04:18:25    253s]   Identified MBFF number: 16
[05/14 04:18:25    253s]   Identified SB Latch number: 0
[05/14 04:18:25    253s]   Identified MB Latch number: 0
[05/14 04:18:25    253s]   Not identified SBFF number: 16
[05/14 04:18:25    253s]   Not identified MBFF number: 0
[05/14 04:18:25    253s]   Not identified SB Latch number: 0
[05/14 04:18:25    253s]   Not identified MB Latch number: 0
[05/14 04:18:25    253s]   Number of sequential cells which are not FFs: 32
[05/14 04:18:25    253s]  Visiting view : AnalysisView_WC
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:25    253s]  Visiting view : AnalysisView_BC
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:25    253s]  Visiting view : AnalysisView_WC
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:25    253s]  Visiting view : AnalysisView_BC
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:18:25    253s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:25    253s] TLC MultiMap info (StdDelay):
[05/14 04:18:25    253s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:18:25    253s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:18:25    253s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:18:25    253s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:18:25    253s]  Setting StdDelay to: 38ps
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:18:25    253s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 04:18:25    253s] *** optDesign #2 [begin] : totSession cpu/real = 0:04:13.2/0:12:51.8 (0.3), mem = 1639.7M
[05/14 04:18:25    253s] *** InitOpt #3 [begin] : totSession cpu/real = 0:04:13.2/0:12:51.8 (0.3), mem = 1639.7M
[05/14 04:18:25    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:1639.7M, EPOCH TIME: 1747210705.599727
[05/14 04:18:25    253s] z: 2, totalTracks: 1
[05/14 04:18:25    253s] z: 4, totalTracks: 1
[05/14 04:18:25    253s] z: 6, totalTracks: 1
[05/14 04:18:25    253s] z: 8, totalTracks: 1
[05/14 04:18:25    253s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:25    253s] All LLGs are deleted
[05/14 04:18:25    253s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1639.7M, EPOCH TIME: 1747210705.606680
[05/14 04:18:25    253s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1639.7M, EPOCH TIME: 1747210705.607399
[05/14 04:18:25    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.7M, EPOCH TIME: 1747210705.608402
[05/14 04:18:25    253s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1639.7M, EPOCH TIME: 1747210705.623880
[05/14 04:18:25    253s] Core basic site is CoreSite
[05/14 04:18:25    253s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1639.7M, EPOCH TIME: 1747210705.734181
[05/14 04:18:25    253s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.035, MEM:1639.7M, EPOCH TIME: 1747210705.769139
[05/14 04:18:25    253s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:18:25    253s] SiteArray: use 405,504 bytes
[05/14 04:18:25    253s] SiteArray: current memory after site array memory allocation 1639.7M
[05/14 04:18:25    253s] SiteArray: FP blocked sites are writable
[05/14 04:18:25    253s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:18:25    253s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1639.7M, EPOCH TIME: 1747210705.784637
[05/14 04:18:25    253s] Process 49097 wires and vias for routing blockage and capacity analysis
[05/14 04:18:25    253s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.067, MEM:1639.7M, EPOCH TIME: 1747210705.851768
[05/14 04:18:25    253s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.230, MEM:1639.7M, EPOCH TIME: 1747210705.853923
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:25    253s] OPERPROF:     Starting CMU at level 3, MEM:1639.7M, EPOCH TIME: 1747210705.855693
[05/14 04:18:25    253s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1639.7M, EPOCH TIME: 1747210705.857172
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:18:25    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.250, MEM:1639.7M, EPOCH TIME: 1747210705.858000
[05/14 04:18:25    253s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1639.7M, EPOCH TIME: 1747210705.858114
[05/14 04:18:25    253s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1639.7M, EPOCH TIME: 1747210705.858204
[05/14 04:18:25    253s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1639.7MB).
[05/14 04:18:25    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.261, MEM:1639.7M, EPOCH TIME: 1747210705.860834
[05/14 04:18:25    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1639.7M, EPOCH TIME: 1747210705.861172
[05/14 04:18:25    253s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.053, MEM:1635.7M, EPOCH TIME: 1747210705.914293
[05/14 04:18:25    253s] 
[05/14 04:18:25    253s] Creating Lib Analyzer ...
[05/14 04:18:26    253s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:18:26    253s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:18:26    253s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:26    253s] 
[05/14 04:18:26    253s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:28    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=1659.7M
[05/14 04:18:28    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=1659.7M
[05/14 04:18:28    254s] Creating Lib Analyzer, finished. 
[05/14 04:18:28    254s] Effort level <high> specified for reg2reg path_group
[05/14 04:18:29    254s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1404.5M, totSessionCpu=0:04:15 **
[05/14 04:18:29    254s] *** optDesign -postCTS ***
[05/14 04:18:29    254s] DRC Margin: user margin 0.0; extra margin 0.2
[05/14 04:18:29    254s] Hold Target Slack: user slack 0
[05/14 04:18:29    254s] Setup Target Slack: user slack 0; extra slack 0.0
[05/14 04:18:29    254s] setUsefulSkewMode -ecoRoute false
[05/14 04:18:29    254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1661.7M, EPOCH TIME: 1747210709.109728
[05/14 04:18:29    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.151, MEM:1661.7M, EPOCH TIME: 1747210709.260753
[05/14 04:18:29    254s] Multi-VT timing optimization disabled based on library information.
[05/14 04:18:29    254s] 
[05/14 04:18:29    254s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:18:29    254s] Deleting Lib Analyzer.
[05/14 04:18:29    254s] 
[05/14 04:18:29    254s] TimeStamp Deleting Cell Server End ...
[05/14 04:18:29    254s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:18:29    254s] 
[05/14 04:18:29    254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:18:29    254s] Summary for sequential cells identification: 
[05/14 04:18:29    254s]   Identified SBFF number: 104
[05/14 04:18:29    254s]   Identified MBFF number: 16
[05/14 04:18:29    254s]   Identified SB Latch number: 0
[05/14 04:18:29    254s]   Identified MB Latch number: 0
[05/14 04:18:29    254s]   Not identified SBFF number: 16
[05/14 04:18:29    254s]   Not identified MBFF number: 0
[05/14 04:18:29    254s]   Not identified SB Latch number: 0
[05/14 04:18:29    254s]   Not identified MB Latch number: 0
[05/14 04:18:29    254s]   Number of sequential cells which are not FFs: 32
[05/14 04:18:29    254s]  Visiting view : AnalysisView_WC
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:29    254s]  Visiting view : AnalysisView_BC
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:29    254s]  Visiting view : AnalysisView_WC
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:29    254s]  Visiting view : AnalysisView_BC
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:18:29    254s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:29    254s] TLC MultiMap info (StdDelay):
[05/14 04:18:29    254s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:18:29    254s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:18:29    254s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:18:29    254s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:18:29    254s]  Setting StdDelay to: 38ps
[05/14 04:18:29    254s] 
[05/14 04:18:29    254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] TimeStamp Deleting Cell Server End ...
[05/14 04:18:29    255s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1661.7M, EPOCH TIME: 1747210709.596166
[05/14 04:18:29    255s] All LLGs are deleted
[05/14 04:18:29    255s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1661.7M, EPOCH TIME: 1747210709.609622
[05/14 04:18:29    255s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1661.7M, EPOCH TIME: 1747210709.609850
[05/14 04:18:29    255s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.015, MEM:1653.7M, EPOCH TIME: 1747210709.611131
[05/14 04:18:29    255s] Start to check current routing status for nets...
[05/14 04:18:29    255s] All nets are already routed correctly.
[05/14 04:18:29    255s] End to check current routing status for nets (mem=1653.7M)
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] Creating Lib Analyzer ...
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:18:29    255s] Summary for sequential cells identification: 
[05/14 04:18:29    255s]   Identified SBFF number: 104
[05/14 04:18:29    255s]   Identified MBFF number: 16
[05/14 04:18:29    255s]   Identified SB Latch number: 0
[05/14 04:18:29    255s]   Identified MB Latch number: 0
[05/14 04:18:29    255s]   Not identified SBFF number: 16
[05/14 04:18:29    255s]   Not identified MBFF number: 0
[05/14 04:18:29    255s]   Not identified SB Latch number: 0
[05/14 04:18:29    255s]   Not identified MB Latch number: 0
[05/14 04:18:29    255s]   Number of sequential cells which are not FFs: 32
[05/14 04:18:29    255s]  Visiting view : AnalysisView_WC
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:29    255s]  Visiting view : AnalysisView_BC
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:29    255s]  Visiting view : AnalysisView_WC
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:18:29    255s]  Visiting view : AnalysisView_BC
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:18:29    255s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:18:29    255s] TLC MultiMap info (StdDelay):
[05/14 04:18:29    255s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:18:29    255s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:18:29    255s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 04:18:29    255s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 04:18:29    255s]  Setting StdDelay to: 41.7ps
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:18:29    255s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:18:29    255s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:18:29    255s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:29    255s] 
[05/14 04:18:29    255s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:31    256s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:16 mem=1663.7M
[05/14 04:18:31    256s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:16 mem=1663.7M
[05/14 04:18:31    256s] Creating Lib Analyzer, finished. 
[05/14 04:18:31    256s] #optDebug: Start CG creation (mem=1692.3M)
[05/14 04:18:31    256s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/14 04:18:32    256s] (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgPrt (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgEgp (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgPbk (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgNrb(cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgObs (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgCon (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s]  ...processing cgPdm (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1886.1M)
[05/14 04:18:32    256s] Compute RC Scale Done ...
[05/14 04:18:32    256s] All LLGs are deleted
[05/14 04:18:32    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1876.6M, EPOCH TIME: 1747210712.695898
[05/14 04:18:32    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1876.6M, EPOCH TIME: 1747210712.696545
[05/14 04:18:32    256s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1876.6M, EPOCH TIME: 1747210712.697762
[05/14 04:18:32    256s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1876.6M, EPOCH TIME: 1747210712.700857
[05/14 04:18:32    256s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1876.6M, EPOCH TIME: 1747210712.845910
[05/14 04:18:32    256s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1876.6M, EPOCH TIME: 1747210712.846620
[05/14 04:18:32    256s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1876.6M, EPOCH TIME: 1747210712.872780
[05/14 04:18:32    256s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1876.6M, EPOCH TIME: 1747210712.874403
[05/14 04:18:32    256s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.176, MEM:1876.6M, EPOCH TIME: 1747210712.876370
[05/14 04:18:32    256s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.191, MEM:1876.6M, EPOCH TIME: 1747210712.888645
[05/14 04:18:32    256s] Starting delay calculation for Setup views
[05/14 04:18:33    256s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:18:33    256s] #################################################################################
[05/14 04:18:33    256s] # Design Stage: PreRoute
[05/14 04:18:33    256s] # Design Name: mcs4
[05/14 04:18:33    256s] # Design Mode: 45nm
[05/14 04:18:33    256s] # Analysis Mode: MMMC OCV 
[05/14 04:18:33    256s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:18:33    256s] # Signoff Settings: SI Off 
[05/14 04:18:33    256s] #################################################################################
[05/14 04:18:33    256s] Calculate early delays in OCV mode...
[05/14 04:18:33    256s] Calculate late delays in OCV mode...
[05/14 04:18:33    256s] Calculate early delays in OCV mode...
[05/14 04:18:33    256s] Calculate late delays in OCV mode...
[05/14 04:18:33    256s] Topological Sorting (REAL = 0:00:00.0, MEM = 1874.6M, InitMEM = 1874.6M)
[05/14 04:18:33    256s] Start delay calculation (fullDC) (1 T). (MEM=1874.56)
[05/14 04:18:33    256s] End AAE Lib Interpolated Model. (MEM=1894.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:18:35    257s] Total number of fetched objects 2273
[05/14 04:18:36    258s] Total number of fetched objects 2273
[05/14 04:18:36    258s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:18:36    258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:18:36    258s] End delay calculation. (MEM=1878.56 CPU=0:00:01.2 REAL=0:00:02.0)
[05/14 04:18:36    258s] End delay calculation (fullDC). (MEM=1878.56 CPU=0:00:01.5 REAL=0:00:03.0)
[05/14 04:18:36    258s] *** CDM Built up (cpu=0:00:01.6  real=0:00:03.0  mem= 1878.6M) ***
[05/14 04:18:37    258s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:05.0 totSessionCpu=0:04:18 mem=1878.6M)
[05/14 04:18:37    258s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 1541.3M, totSessionCpu=0:04:19 **
[05/14 04:18:37    258s] *** InitOpt #3 [finish] : cpu/real = 0:00:05.4/0:00:12.1 (0.5), totSession cpu/real = 0:04:18.6/0:13:03.8 (0.3), mem = 1791.8M
[05/14 04:18:37    258s] 
[05/14 04:18:37    258s] =============================================================================================
[05/14 04:18:37    258s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/14 04:18:37    258s] =============================================================================================
[05/14 04:18:37    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:37    258s] ---------------------------------------------------------------------------------------------
[05/14 04:18:37    258s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:37    258s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.7 % )     0:00:05.0 /  0:00:02.2    0.4
[05/14 04:18:37    258s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:18:37    258s] [ CellServerInit         ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.4
[05/14 04:18:37    258s] [ LibAnalyzerInit        ]      2   0:00:05.0  (  41.2 % )     0:00:05.0 /  0:00:02.4    0.5
[05/14 04:18:37    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:37    258s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.2    0.5
[05/14 04:18:37    258s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:37    258s] [ TimingUpdate           ]      1   0:00:00.3  (   2.8 % )     0:00:04.2 /  0:00:01.8    0.4
[05/14 04:18:37    258s] [ FullDelayCalc          ]      1   0:00:03.8  (  31.7 % )     0:00:03.8 /  0:00:01.7    0.4
[05/14 04:18:37    258s] [ TimingReport           ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.2    0.4
[05/14 04:18:37    258s] [ MISC                   ]          0:00:01.5  (  12.5 % )     0:00:01.5 /  0:00:00.6    0.4
[05/14 04:18:37    258s] ---------------------------------------------------------------------------------------------
[05/14 04:18:37    258s]  InitOpt #3 TOTAL                   0:00:12.1  ( 100.0 % )     0:00:12.1 /  0:00:05.4    0.5
[05/14 04:18:37    258s] ---------------------------------------------------------------------------------------------
[05/14 04:18:37    258s] 
[05/14 04:18:37    258s] ** INFO : this run is activating low effort ccoptDesign flow
[05/14 04:18:37    258s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:37    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:37    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:1791.8M, EPOCH TIME: 1747210717.649906
[05/14 04:18:37    258s] z: 2, totalTracks: 1
[05/14 04:18:37    258s] z: 4, totalTracks: 1
[05/14 04:18:37    258s] z: 6, totalTracks: 1
[05/14 04:18:37    258s] z: 8, totalTracks: 1
[05/14 04:18:37    258s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:37    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1791.8M, EPOCH TIME: 1747210717.669258
[05/14 04:18:37    258s] 
[05/14 04:18:37    258s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:37    258s] 
[05/14 04:18:37    258s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:37    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.161, MEM:1791.8M, EPOCH TIME: 1747210717.830008
[05/14 04:18:37    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1791.8M, EPOCH TIME: 1747210717.830161
[05/14 04:18:37    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1791.8M, EPOCH TIME: 1747210717.830253
[05/14 04:18:37    258s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1791.8MB).
[05/14 04:18:37    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.181, MEM:1791.8M, EPOCH TIME: 1747210717.831194
[05/14 04:18:37    258s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:37    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:37    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1791.8M, EPOCH TIME: 1747210717.850545
[05/14 04:18:37    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:1791.8M, EPOCH TIME: 1747210717.877421
[05/14 04:18:37    258s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:18:37    258s] OPTC: m1 20.0 20.0
[05/14 04:18:38    258s] #optDebug: fT-E <X 2 0 0 1>
[05/14 04:18:38    258s] -congRepairInPostCTS false                 # bool, default=false, private
[05/14 04:18:38    258s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/14 04:18:38    258s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 04:18:38    258s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:04:19.0/0:13:04.5 (0.3), mem = 1791.8M
[05/14 04:18:38    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.14
[05/14 04:18:38    258s] ### Creating RouteCongInterface, started
[05/14 04:18:38    258s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:38    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] #optDebug: {0, 1.000}
[05/14 04:18:38    259s] ### Creating RouteCongInterface, finished
[05/14 04:18:38    259s] Updated routing constraints on 0 nets.
[05/14 04:18:38    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.14
[05/14 04:18:38    259s] Bottom Preferred Layer:
[05/14 04:18:38    259s] +---------------+------------+----------+
[05/14 04:18:38    259s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:38    259s] +---------------+------------+----------+
[05/14 04:18:38    259s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:38    259s] +---------------+------------+----------+
[05/14 04:18:38    259s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:04:19.0/0:13:04.5 (0.3), mem = 1791.8M
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] =============================================================================================
[05/14 04:18:38    259s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/14 04:18:38    259s] =============================================================================================
[05/14 04:18:38    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:38    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:38    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  80.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 04:18:38    259s] [ MISC                   ]          0:00:00.0  (  20.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:38    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:38    259s]  CongRefineRouteType #3 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:18:38    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] End: GigaOpt Route Type Constraints Refinement
[05/14 04:18:38    259s] *** Starting optimizing excluded clock nets MEM= 1791.8M) ***
[05/14 04:18:38    259s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1791.8M) ***
[05/14 04:18:38    259s] *** Starting optimizing excluded clock nets MEM= 1791.8M) ***
[05/14 04:18:38    259s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1791.8M) ***
[05/14 04:18:38    259s] Info: Done creating the CCOpt slew target map.
[05/14 04:18:38    259s] Begin: GigaOpt high fanout net optimization
[05/14 04:18:38    259s] GigaOpt HFN: use maxLocalDensity 1.2
[05/14 04:18:38    259s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/14 04:18:38    259s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:04:19.0/0:13:04.6 (0.3), mem = 1791.8M
[05/14 04:18:38    259s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:38    259s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:38    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.15
[05/14 04:18:38    259s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:38    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:38    259s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:18:38    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:1791.8M, EPOCH TIME: 1747210718.437113
[05/14 04:18:38    259s] z: 2, totalTracks: 1
[05/14 04:18:38    259s] z: 4, totalTracks: 1
[05/14 04:18:38    259s] z: 6, totalTracks: 1
[05/14 04:18:38    259s] z: 8, totalTracks: 1
[05/14 04:18:38    259s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:38    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1791.8M, EPOCH TIME: 1747210718.444912
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:38    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1791.8M, EPOCH TIME: 1747210718.499579
[05/14 04:18:38    259s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1791.8M, EPOCH TIME: 1747210718.499735
[05/14 04:18:38    259s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1791.8M, EPOCH TIME: 1747210718.499828
[05/14 04:18:38    259s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1791.8MB).
[05/14 04:18:38    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1791.8M, EPOCH TIME: 1747210718.500788
[05/14 04:18:38    259s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:38    259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:38    259s] ### Creating RouteCongInterface, started
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:18:38    259s] 
[05/14 04:18:38    259s] #optDebug: {0, 1.000}
[05/14 04:18:38    259s] ### Creating RouteCongInterface, finished
[05/14 04:18:38    259s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:38    259s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:38    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=1791.8M
[05/14 04:18:39    259s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:18:39    259s] Total-nets :: 2246, Stn-nets :: 26, ratio :: 1.15761 %, Total-len 50252.6, Stn-len 3134.64
[05/14 04:18:39    259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1830.0M, EPOCH TIME: 1747210719.211193
[05/14 04:18:39    259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:1792.0M, EPOCH TIME: 1747210719.237890
[05/14 04:18:39    259s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:18:39    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.15
[05/14 04:18:39    259s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.8 (0.8), totSession cpu/real = 0:04:19.7/0:13:05.4 (0.3), mem = 1792.0M
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s] =============================================================================================
[05/14 04:18:39    259s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/14 04:18:39    259s] =============================================================================================
[05/14 04:18:39    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:39    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:39    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:39    259s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:18:39    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:18:39    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:39    259s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:39    259s] [ MISC                   ]          0:00:00.7  (  85.8 % )     0:00:00.7 /  0:00:00.5    0.8
[05/14 04:18:39    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:39    259s]  DrvOpt #9 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.8
[05/14 04:18:39    259s] ---------------------------------------------------------------------------------------------
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/14 04:18:39    259s] End: GigaOpt high fanout net optimization
[05/14 04:18:39    259s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:18:39    259s] Deleting Lib Analyzer.
[05/14 04:18:39    259s] Begin: GigaOpt DRV Optimization
[05/14 04:18:39    259s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/14 04:18:39    259s] *** DrvOpt #10 [begin] : totSession cpu/real = 0:04:19.8/0:13:05.7 (0.3), mem = 1808.0M
[05/14 04:18:39    259s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:39    259s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:39    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.16
[05/14 04:18:39    259s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:39    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=1808.0M
[05/14 04:18:39    259s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:18:39    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.0M, EPOCH TIME: 1747210719.538386
[05/14 04:18:39    259s] z: 2, totalTracks: 1
[05/14 04:18:39    259s] z: 4, totalTracks: 1
[05/14 04:18:39    259s] z: 6, totalTracks: 1
[05/14 04:18:39    259s] z: 8, totalTracks: 1
[05/14 04:18:39    259s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:39    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.0M, EPOCH TIME: 1747210719.546632
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:39    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.094, MEM:1808.0M, EPOCH TIME: 1747210719.641109
[05/14 04:18:39    259s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1808.0M, EPOCH TIME: 1747210719.641265
[05/14 04:18:39    259s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1808.0M, EPOCH TIME: 1747210719.641359
[05/14 04:18:39    259s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1808.0MB).
[05/14 04:18:39    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.128, MEM:1808.0M, EPOCH TIME: 1747210719.666516
[05/14 04:18:39    259s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:39    259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=1808.0M
[05/14 04:18:39    259s] ### Creating RouteCongInterface, started
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s] Creating Lib Analyzer ...
[05/14 04:18:39    259s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:18:39    259s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:18:39    259s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:39    259s] 
[05/14 04:18:39    259s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:41    260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=1808.0M
[05/14 04:18:41    260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=1808.0M
[05/14 04:18:41    260s] Creating Lib Analyzer, finished. 
[05/14 04:18:42    260s] 
[05/14 04:18:42    260s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:18:42    260s] 
[05/14 04:18:42    260s] #optDebug: {0, 1.000}
[05/14 04:18:42    260s] ### Creating RouteCongInterface, finished
[05/14 04:18:42    260s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:42    260s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=1808.0M
[05/14 04:18:42    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1808.0M
[05/14 04:18:43    261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1865.2M, EPOCH TIME: 1747210723.300809
[05/14 04:18:43    261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1865.2M, EPOCH TIME: 1747210723.301149
[05/14 04:18:43    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:43    261s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:18:43    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:43    261s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:18:43    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:43    261s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:18:43    261s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
[05/14 04:18:43    261s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:18:43    261s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1889.8M|
[05/14 04:18:43    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] ###############################################################################
[05/14 04:18:43    261s] #
[05/14 04:18:43    261s] #  Large fanout net report:  
[05/14 04:18:43    261s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:18:43    261s] #     - current density: 27.71
[05/14 04:18:43    261s] #
[05/14 04:18:43    261s] #  List of high fanout nets:
[05/14 04:18:43    261s] #
[05/14 04:18:43    261s] ###############################################################################
[05/14 04:18:43    261s] Bottom Preferred Layer:
[05/14 04:18:43    261s] +---------------+------------+----------+
[05/14 04:18:43    261s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:43    261s] +---------------+------------+----------+
[05/14 04:18:43    261s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:43    261s] +---------------+------------+----------+
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] =======================================================================
[05/14 04:18:43    261s]                 Reasons for remaining drv violations
[05/14 04:18:43    261s] =======================================================================
[05/14 04:18:43    261s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] MultiBuffering failure reasons
[05/14 04:18:43    261s] ------------------------------------------------
[05/14 04:18:43    261s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1889.8M) ***
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] Total-nets :: 2246, Stn-nets :: 26, ratio :: 1.15761 %, Total-len 50252.6, Stn-len 3134.64
[05/14 04:18:43    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1870.7M, EPOCH TIME: 1747210723.572646
[05/14 04:18:43    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.036, MEM:1808.7M, EPOCH TIME: 1747210723.608645
[05/14 04:18:43    261s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:18:43    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.16
[05/14 04:18:43    261s] *** DrvOpt #10 [finish] : cpu/real = 0:00:01.9/0:00:04.1 (0.5), totSession cpu/real = 0:04:21.7/0:13:09.8 (0.3), mem = 1808.7M
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] =============================================================================================
[05/14 04:18:43    261s]  Step TAT Report for DrvOpt #10                                                 21.12-s106_1
[05/14 04:18:43    261s] =============================================================================================
[05/14 04:18:43    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:43    261s] ---------------------------------------------------------------------------------------------
[05/14 04:18:43    261s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.5
[05/14 04:18:43    261s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  54.3 % )     0:00:02.2 /  0:00:01.0    0.5
[05/14 04:18:43    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:43    261s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.1    0.5
[05/14 04:18:43    261s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:02.3 /  0:00:01.1    0.5
[05/14 04:18:43    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:43    261s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[05/14 04:18:43    261s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:43    261s] [ OptEval                ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.3
[05/14 04:18:43    261s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:43    261s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.5
[05/14 04:18:43    261s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[05/14 04:18:43    261s] [ MISC                   ]          0:00:01.4  (  33.5 % )     0:00:01.4 /  0:00:00.6    0.5
[05/14 04:18:43    261s] ---------------------------------------------------------------------------------------------
[05/14 04:18:43    261s]  DrvOpt #10 TOTAL                   0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:01.9    0.5
[05/14 04:18:43    261s] ---------------------------------------------------------------------------------------------
[05/14 04:18:43    261s] 
[05/14 04:18:43    261s] End: GigaOpt DRV Optimization
[05/14 04:18:43    261s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 04:18:43    261s] **optDesign ... cpu = 0:00:09, real = 0:00:18, mem = 1542.5M, totSessionCpu=0:04:22 **
[05/14 04:18:43    261s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:18:43    261s] Deleting Lib Analyzer.
[05/14 04:18:43    261s] Begin: GigaOpt Global Optimization
[05/14 04:18:43    261s] *info: use new DP (enabled)
[05/14 04:18:43    261s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/14 04:18:43    261s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:43    261s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:43    261s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:04:21.8/0:13:10.0 (0.3), mem = 1846.9M
[05/14 04:18:43    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.17
[05/14 04:18:43    261s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:43    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=1846.9M
[05/14 04:18:43    261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:18:43    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:1846.9M, EPOCH TIME: 1747210723.836613
[05/14 04:18:43    261s] z: 2, totalTracks: 1
[05/14 04:18:43    261s] z: 4, totalTracks: 1
[05/14 04:18:43    261s] z: 6, totalTracks: 1
[05/14 04:18:43    261s] z: 8, totalTracks: 1
[05/14 04:18:43    261s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:43    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1846.9M, EPOCH TIME: 1747210723.850484
[05/14 04:18:44    261s] 
[05/14 04:18:44    261s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:44    261s] 
[05/14 04:18:44    261s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:44    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.182, MEM:1846.9M, EPOCH TIME: 1747210724.032144
[05/14 04:18:44    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1846.9M, EPOCH TIME: 1747210724.032295
[05/14 04:18:44    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1846.9M, EPOCH TIME: 1747210724.032393
[05/14 04:18:44    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1846.9MB).
[05/14 04:18:44    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.197, MEM:1846.9M, EPOCH TIME: 1747210724.033335
[05/14 04:18:44    261s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:44    261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=1846.9M
[05/14 04:18:44    261s] ### Creating RouteCongInterface, started
[05/14 04:18:44    261s] 
[05/14 04:18:44    261s] Creating Lib Analyzer ...
[05/14 04:18:44    261s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:18:44    261s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:18:44    261s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:44    261s] 
[05/14 04:18:44    261s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:45    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:23 mem=1846.9M
[05/14 04:18:45    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:23 mem=1846.9M
[05/14 04:18:45    262s] Creating Lib Analyzer, finished. 
[05/14 04:18:45    262s] 
[05/14 04:18:45    262s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:18:45    262s] 
[05/14 04:18:45    262s] #optDebug: {0, 1.000}
[05/14 04:18:45    262s] ### Creating RouteCongInterface, finished
[05/14 04:18:45    262s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:45    262s] ### Creating LA Mngr. totSessionCpu=0:04:23 mem=1846.9M
[05/14 04:18:45    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:23 mem=1846.9M
[05/14 04:18:46    263s] *info: 184 clock nets excluded
[05/14 04:18:46    263s] *info: 10 multi-driver nets excluded.
[05/14 04:18:46    263s] *info: 18 no-driver nets excluded.
[05/14 04:18:46    263s] *info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:46    263s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1885.1M, EPOCH TIME: 1747210726.572356
[05/14 04:18:46    263s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1885.1M, EPOCH TIME: 1747210726.572702
[05/14 04:18:46    263s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/14 04:18:46    263s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:18:46    263s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/14 04:18:46    263s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:18:46    263s] |   0.000|   0.000|   27.71%|   0:00:00.0| 1885.1M|AnalysisView_WC|       NA| NA                                           |
[05/14 04:18:46    263s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/14 04:18:46    263s] 
[05/14 04:18:46    263s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1885.1M) ***
[05/14 04:18:46    263s] 
[05/14 04:18:46    263s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1885.1M) ***
[05/14 04:18:46    263s] Bottom Preferred Layer:
[05/14 04:18:46    263s] +---------------+------------+----------+
[05/14 04:18:46    263s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:46    263s] +---------------+------------+----------+
[05/14 04:18:46    263s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:46    263s] +---------------+------------+----------+
[05/14 04:18:46    263s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/14 04:18:46    263s] Total-nets :: 2246, Stn-nets :: 26, ratio :: 1.15761 %, Total-len 50252.6, Stn-len 3134.64
[05/14 04:18:46    263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1866.0M, EPOCH TIME: 1747210726.892988
[05/14 04:18:46    263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:1812.0M, EPOCH TIME: 1747210726.919781
[05/14 04:18:46    263s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:18:46    263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.17
[05/14 04:18:46    263s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:03.1 (0.7), totSession cpu/real = 0:04:23.8/0:13:13.1 (0.3), mem = 1812.0M
[05/14 04:18:46    263s] 
[05/14 04:18:46    263s] =============================================================================================
[05/14 04:18:46    263s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/14 04:18:46    263s] =============================================================================================
[05/14 04:18:46    263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:46    263s] ---------------------------------------------------------------------------------------------
[05/14 04:18:46    263s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:18:46    263s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  37.0 % )     0:00:01.1 /  0:00:00.9    0.7
[05/14 04:18:46    263s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:46    263s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.1    0.4
[05/14 04:18:46    263s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:01.2 /  0:00:00.9    0.7
[05/14 04:18:46    263s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:46    263s] [ TransformInit          ]      1   0:00:01.2  (  39.6 % )     0:00:01.2 /  0:00:00.7    0.6
[05/14 04:18:46    263s] [ MISC                   ]          0:00:00.4  (  13.1 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 04:18:46    263s] ---------------------------------------------------------------------------------------------
[05/14 04:18:46    263s]  GlobalOpt #2 TOTAL                 0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:02.0    0.7
[05/14 04:18:46    263s] ---------------------------------------------------------------------------------------------
[05/14 04:18:46    263s] 
[05/14 04:18:46    263s] End: GigaOpt Global Optimization
[05/14 04:18:46    263s] *** Timing Is met
[05/14 04:18:46    263s] *** Check timing (0:00:00.0)
[05/14 04:18:46    263s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:18:46    263s] Deleting Lib Analyzer.
[05/14 04:18:46    263s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/14 04:18:46    263s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:46    263s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:46    263s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=1812.0M
[05/14 04:18:46    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=1812.0M
[05/14 04:18:46    263s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/14 04:18:47    263s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1812.0M, EPOCH TIME: 1747210727.008054
[05/14 04:18:47    263s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.133, MEM:1812.0M, EPOCH TIME: 1747210727.141179
[05/14 04:18:47    264s] Begin: GigaOpt DRV Optimization
[05/14 04:18:47    264s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/14 04:18:47    264s] *** DrvOpt #11 [begin] : totSession cpu/real = 0:04:24.0/0:13:13.5 (0.3), mem = 1808.0M
[05/14 04:18:47    264s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:47    264s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:47    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.18
[05/14 04:18:47    264s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:47    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:24 mem=1808.0M
[05/14 04:18:47    264s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:18:47    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.0M, EPOCH TIME: 1747210727.400760
[05/14 04:18:47    264s] z: 2, totalTracks: 1
[05/14 04:18:47    264s] z: 4, totalTracks: 1
[05/14 04:18:47    264s] z: 6, totalTracks: 1
[05/14 04:18:47    264s] z: 8, totalTracks: 1
[05/14 04:18:47    264s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:47    264s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.0M, EPOCH TIME: 1747210727.408892
[05/14 04:18:47    264s] 
[05/14 04:18:47    264s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:47    264s] 
[05/14 04:18:47    264s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:47    264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.149, MEM:1808.0M, EPOCH TIME: 1747210727.558169
[05/14 04:18:47    264s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1808.0M, EPOCH TIME: 1747210727.558337
[05/14 04:18:47    264s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1808.0M, EPOCH TIME: 1747210727.558444
[05/14 04:18:47    264s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1808.0MB).
[05/14 04:18:47    264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.159, MEM:1808.0M, EPOCH TIME: 1747210727.559406
[05/14 04:18:47    264s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:47    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:24 mem=1808.0M
[05/14 04:18:47    264s] ### Creating RouteCongInterface, started
[05/14 04:18:47    264s] 
[05/14 04:18:47    264s] Creating Lib Analyzer ...
[05/14 04:18:47    264s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:18:47    264s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:18:47    264s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:47    264s] 
[05/14 04:18:47    264s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:48    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:25 mem=1814.0M
[05/14 04:18:48    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:25 mem=1814.0M
[05/14 04:18:48    265s] Creating Lib Analyzer, finished. 
[05/14 04:18:48    265s] 
[05/14 04:18:48    265s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:18:48    265s] 
[05/14 04:18:48    265s] #optDebug: {0, 1.000}
[05/14 04:18:48    265s] ### Creating RouteCongInterface, finished
[05/14 04:18:48    265s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:48    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=1814.0M
[05/14 04:18:48    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=1814.0M
[05/14 04:18:49    265s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1871.2M, EPOCH TIME: 1747210729.426405
[05/14 04:18:49    265s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1871.2M, EPOCH TIME: 1747210729.426660
[05/14 04:18:49    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:49    265s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:18:49    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:49    265s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:18:49    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:49    265s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:18:49    265s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
[05/14 04:18:49    265s] Info: violation cost 24.121683 (cap = 4.345791, tran = 19.775892, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:18:49    265s] |     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1896.8M|
[05/14 04:18:49    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] ###############################################################################
[05/14 04:18:49    265s] #
[05/14 04:18:49    265s] #  Large fanout net report:  
[05/14 04:18:49    265s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:18:49    265s] #     - current density: 27.71
[05/14 04:18:49    265s] #
[05/14 04:18:49    265s] #  List of high fanout nets:
[05/14 04:18:49    265s] #
[05/14 04:18:49    265s] ###############################################################################
[05/14 04:18:49    265s] Bottom Preferred Layer:
[05/14 04:18:49    265s] +---------------+------------+----------+
[05/14 04:18:49    265s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:49    265s] +---------------+------------+----------+
[05/14 04:18:49    265s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:49    265s] +---------------+------------+----------+
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] =======================================================================
[05/14 04:18:49    265s]                 Reasons for remaining drv violations
[05/14 04:18:49    265s] =======================================================================
[05/14 04:18:49    265s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] MultiBuffering failure reasons
[05/14 04:18:49    265s] ------------------------------------------------
[05/14 04:18:49    265s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1896.8M) ***
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] Total-nets :: 2246, Stn-nets :: 26, ratio :: 1.15761 %, Total-len 50252.6, Stn-len 3134.64
[05/14 04:18:49    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1877.8M, EPOCH TIME: 1747210729.563433
[05/14 04:18:49    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1816.8M, EPOCH TIME: 1747210729.579588
[05/14 04:18:49    265s] TotalInstCnt at PhyDesignMc Destruction: 2,238
[05/14 04:18:49    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.18
[05/14 04:18:49    265s] *** DrvOpt #11 [finish] : cpu/real = 0:00:01.7/0:00:02.2 (0.7), totSession cpu/real = 0:04:25.7/0:13:15.7 (0.3), mem = 1816.8M
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] =============================================================================================
[05/14 04:18:49    265s]  Step TAT Report for DrvOpt #11                                                 21.12-s106_1
[05/14 04:18:49    265s] =============================================================================================
[05/14 04:18:49    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:49    265s] ---------------------------------------------------------------------------------------------
[05/14 04:18:49    265s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:18:49    265s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  54.4 % )     0:00:01.2 /  0:00:01.0    0.8
[05/14 04:18:49    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:49    265s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.1    0.4
[05/14 04:18:49    265s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:01.3 /  0:00:01.0    0.8
[05/14 04:18:49    265s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:49    265s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:18:49    265s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:49    265s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:18:49    265s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:49    265s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.3
[05/14 04:18:49    265s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:49    265s] [ MISC                   ]          0:00:00.6  (  28.3 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 04:18:49    265s] ---------------------------------------------------------------------------------------------
[05/14 04:18:49    265s]  DrvOpt #11 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.7    0.7
[05/14 04:18:49    265s] ---------------------------------------------------------------------------------------------
[05/14 04:18:49    265s] 
[05/14 04:18:49    265s] End: GigaOpt DRV Optimization
[05/14 04:18:49    265s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/14 04:18:49    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1816.8M, EPOCH TIME: 1747210729.591312
[05/14 04:18:49    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.058, MEM:1816.8M, EPOCH TIME: 1747210729.649473
[05/14 04:18:49    265s] 
------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1816.8M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:18:49    265s] Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:24, mem = 1548.3M, totSessionCpu=0:04:26 **
[05/14 04:18:50    266s] Deleting Lib Analyzer.
[05/14 04:18:50    266s] **INFO: Flow update: Design timing is met.
[05/14 04:18:50    266s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:18:50    266s] **INFO: Flow update: Design timing is met.
[05/14 04:18:50    266s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:50    266s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:50    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1811.1M
[05/14 04:18:50    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1811.1M
[05/14 04:18:50    266s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:50    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=1868.3M
[05/14 04:18:50    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:1868.3M, EPOCH TIME: 1747210730.388656
[05/14 04:18:50    266s] z: 2, totalTracks: 1
[05/14 04:18:50    266s] z: 4, totalTracks: 1
[05/14 04:18:50    266s] z: 6, totalTracks: 1
[05/14 04:18:50    266s] z: 8, totalTracks: 1
[05/14 04:18:50    266s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:50    266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1868.3M, EPOCH TIME: 1747210730.396208
[05/14 04:18:50    266s] 
[05/14 04:18:50    266s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:50    266s] 
[05/14 04:18:50    266s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:50    266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1868.3M, EPOCH TIME: 1747210730.453498
[05/14 04:18:50    266s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1868.3M, EPOCH TIME: 1747210730.453648
[05/14 04:18:50    266s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1868.3M, EPOCH TIME: 1747210730.453739
[05/14 04:18:50    266s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1868.3MB).
[05/14 04:18:50    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1868.3M, EPOCH TIME: 1747210730.454648
[05/14 04:18:50    266s] TotalInstCnt at PhyDesignMc Initialization: 2,238
[05/14 04:18:50    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=1868.3M
[05/14 04:18:50    266s] Begin: Area Reclaim Optimization
[05/14 04:18:50    266s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:04:26.3/0:13:16.7 (0.3), mem = 1868.3M
[05/14 04:18:50    266s] 
[05/14 04:18:50    266s] Creating Lib Analyzer ...
[05/14 04:18:50    266s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/14 04:18:50    266s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/14 04:18:50    266s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:18:50    266s] 
[05/14 04:18:50    266s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:51    267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:27 mem=1874.3M
[05/14 04:18:51    267s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:27 mem=1874.3M
[05/14 04:18:51    267s] Creating Lib Analyzer, finished. 
[05/14 04:18:51    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.19
[05/14 04:18:51    267s] ### Creating RouteCongInterface, started
[05/14 04:18:51    267s] 
[05/14 04:18:51    267s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/14 04:18:51    267s] 
[05/14 04:18:51    267s] #optDebug: {0, 1.000}
[05/14 04:18:51    267s] ### Creating RouteCongInterface, finished
[05/14 04:18:51    267s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:51    267s] ### Creating LA Mngr. totSessionCpu=0:04:27 mem=1874.3M
[05/14 04:18:51    267s] ### Creating LA Mngr, finished. totSessionCpu=0:04:27 mem=1874.3M
[05/14 04:18:51    267s] Usable buffer cells for single buffer setup transform:
[05/14 04:18:51    267s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 04:18:51    267s] Number of usable buffer cells above: 10
[05/14 04:18:51    267s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1874.3M, EPOCH TIME: 1747210731.606569
[05/14 04:18:51    267s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1747210731.606830
[05/14 04:18:51    267s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 27.71
[05/14 04:18:51    267s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:51    267s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 04:18:51    267s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:51    267s] |   27.71%|        -|   0.000|   0.000|   0:00:00.0| 1874.3M|
[05/14 04:18:51    267s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:18:54    269s] |   27.69%|        7|   0.000|   0.000|   0:00:03.0| 1964.2M|
[05/14 04:18:54    269s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:18:54    269s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:54    269s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 27.69
[05/14 04:18:54    269s] 
[05/14 04:18:54    269s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/14 04:18:54    269s] --------------------------------------------------------------
[05/14 04:18:54    269s] |                                   | Total     | Sequential |
[05/14 04:18:54    269s] --------------------------------------------------------------
[05/14 04:18:54    269s] | Num insts resized                 |       0  |       0    |
[05/14 04:18:54    269s] | Num insts undone                  |       0  |       0    |
[05/14 04:18:54    269s] | Num insts Downsized               |       0  |       0    |
[05/14 04:18:54    269s] | Num insts Samesized               |       0  |       0    |
[05/14 04:18:54    269s] | Num insts Upsized                 |       0  |       0    |
[05/14 04:18:54    269s] | Num multiple commits+uncommits    |       0  |       -    |
[05/14 04:18:54    269s] --------------------------------------------------------------
[05/14 04:18:54    269s] Bottom Preferred Layer:
[05/14 04:18:54    269s] +---------------+------------+----------+
[05/14 04:18:54    269s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:54    269s] +---------------+------------+----------+
[05/14 04:18:54    269s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:54    269s] +---------------+------------+----------+
[05/14 04:18:54    269s] End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
[05/14 04:18:54    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.19
[05/14 04:18:54    269s] *** AreaOpt #3 [finish] : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:04:30.0/0:13:20.3 (0.3), mem = 1964.2M
[05/14 04:18:54    269s] 
[05/14 04:18:54    269s] =============================================================================================
[05/14 04:18:54    269s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/14 04:18:54    269s] =============================================================================================
[05/14 04:18:54    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:54    269s] ---------------------------------------------------------------------------------------------
[05/14 04:18:54    269s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 04:18:54    269s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  20.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/14 04:18:54    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:54    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/14 04:18:54    269s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:54    269s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:02.5 /  0:00:02.5    1.0
[05/14 04:18:54    269s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:54    269s] [ OptEval                ]     19   0:00:02.4  (  64.5 % )     0:00:02.4 /  0:00:02.4    1.0
[05/14 04:18:54    269s] [ OptCommit              ]     19   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:18:54    269s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 04:18:54    269s] [ IncrDelayCalc          ]     22   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 04:18:54    269s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:18:54    269s] [ MISC                   ]          0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:00.4    0.9
[05/14 04:18:54    269s] ---------------------------------------------------------------------------------------------
[05/14 04:18:54    269s]  AreaOpt #3 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.6    1.0
[05/14 04:18:54    269s] ---------------------------------------------------------------------------------------------
[05/14 04:18:54    269s] 
[05/14 04:18:54    269s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1945.1M, EPOCH TIME: 1747210734.168791
[05/14 04:18:54    269s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:1839.1M, EPOCH TIME: 1747210734.193061
[05/14 04:18:54    269s] TotalInstCnt at PhyDesignMc Destruction: 2,237
[05/14 04:18:54    269s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1839.13M, totSessionCpu=0:04:30).
[05/14 04:18:54    269s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/14 04:18:54    269s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:18:54    269s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:18:54    269s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=1839.1M
[05/14 04:18:54    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=1839.1M
[05/14 04:18:54    270s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:18:54    270s] ### Creating PhyDesignMc. totSessionCpu=0:04:30 mem=1896.4M
[05/14 04:18:54    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.4M, EPOCH TIME: 1747210734.222081
[05/14 04:18:54    270s] z: 2, totalTracks: 1
[05/14 04:18:54    270s] z: 4, totalTracks: 1
[05/14 04:18:54    270s] z: 6, totalTracks: 1
[05/14 04:18:54    270s] z: 8, totalTracks: 1
[05/14 04:18:54    270s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:18:54    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.4M, EPOCH TIME: 1747210734.230944
[05/14 04:18:54    270s] 
[05/14 04:18:54    270s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:54    270s] 
[05/14 04:18:54    270s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:54    270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.063, MEM:1896.4M, EPOCH TIME: 1747210734.294254
[05/14 04:18:54    270s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1896.4M, EPOCH TIME: 1747210734.301330
[05/14 04:18:54    270s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1896.4M, EPOCH TIME: 1747210734.301589
[05/14 04:18:54    270s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1896.4MB).
[05/14 04:18:54    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.081, MEM:1896.4M, EPOCH TIME: 1747210734.302870
[05/14 04:18:54    270s] TotalInstCnt at PhyDesignMc Initialization: 2,237
[05/14 04:18:54    270s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=1896.4M
[05/14 04:18:54    270s] Begin: Area Reclaim Optimization
[05/14 04:18:54    270s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:04:30.1/0:13:20.5 (0.3), mem = 1896.4M
[05/14 04:18:54    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.20
[05/14 04:18:54    270s] ### Creating RouteCongInterface, started
[05/14 04:18:54    270s] 
[05/14 04:18:54    270s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:18:54    270s] 
[05/14 04:18:54    270s] #optDebug: {0, 1.000}
[05/14 04:18:54    270s] ### Creating RouteCongInterface, finished
[05/14 04:18:54    270s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:18:54    270s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=1896.4M
[05/14 04:18:54    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=1896.4M
[05/14 04:18:54    270s] Usable buffer cells for single buffer setup transform:
[05/14 04:18:54    270s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/14 04:18:54    270s] Number of usable buffer cells above: 10
[05/14 04:18:54    270s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1896.4M, EPOCH TIME: 1747210734.715747
[05/14 04:18:54    270s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1896.4M, EPOCH TIME: 1747210734.716028
[05/14 04:18:54    270s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 27.69
[05/14 04:18:54    270s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:54    270s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/14 04:18:54    270s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:54    270s] |   27.69%|        -|   0.083|   0.000|   0:00:00.0| 1896.4M|
[05/14 04:18:54    270s] |   27.69%|        0|   0.083|   0.000|   0:00:00.0| 1896.4M|
[05/14 04:18:54    270s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:18:54    270s] |   27.69%|        0|   0.083|   0.000|   0:00:00.0| 1896.4M|
[05/14 04:18:55    270s] |   27.68%|        3|   0.083|   0.000|   0:00:01.0| 1922.0M|
[05/14 04:18:55    270s] |   27.57%|       25|   0.083|   0.000|   0:00:00.0| 1922.0M|
[05/14 04:18:55    271s] |   27.57%|        1|   0.083|   0.000|   0:00:00.0| 1922.0M|
[05/14 04:18:55    271s] |   27.57%|        0|   0.083|   0.000|   0:00:00.0| 1922.0M|
[05/14 04:18:55    271s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/14 04:18:55    271s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/14 04:18:55    271s] |   27.57%|        0|   0.083|   0.000|   0:00:00.0| 1922.0M|
[05/14 04:18:55    271s] +---------+---------+--------+--------+------------+--------+
[05/14 04:18:55    271s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 27.57
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 26 **
[05/14 04:18:55    271s] --------------------------------------------------------------
[05/14 04:18:55    271s] |                                   | Total     | Sequential |
[05/14 04:18:55    271s] --------------------------------------------------------------
[05/14 04:18:55    271s] | Num insts resized                 |      26  |       0    |
[05/14 04:18:55    271s] | Num insts undone                  |       0  |       0    |
[05/14 04:18:55    271s] | Num insts Downsized               |      26  |       0    |
[05/14 04:18:55    271s] | Num insts Samesized               |       0  |       0    |
[05/14 04:18:55    271s] | Num insts Upsized                 |       0  |       0    |
[05/14 04:18:55    271s] | Num multiple commits+uncommits    |       0  |       -    |
[05/14 04:18:55    271s] --------------------------------------------------------------
[05/14 04:18:55    271s] Bottom Preferred Layer:
[05/14 04:18:55    271s] +---------------+------------+----------+
[05/14 04:18:55    271s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:55    271s] +---------------+------------+----------+
[05/14 04:18:55    271s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:55    271s] +---------------+------------+----------+
[05/14 04:18:55    271s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[05/14 04:18:55    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1922.0M, EPOCH TIME: 1747210735.444618
[05/14 04:18:55    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1922.0M, EPOCH TIME: 1747210735.459610
[05/14 04:18:55    271s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1922.0M, EPOCH TIME: 1747210735.465099
[05/14 04:18:55    271s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.478358
[05/14 04:18:55    271s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1922.0M, EPOCH TIME: 1747210735.495066
[05/14 04:18:55    271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:1922.0M, EPOCH TIME: 1747210735.546840
[05/14 04:18:55    271s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1922.0M, EPOCH TIME: 1747210735.547019
[05/14 04:18:55    271s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:1922.0M, EPOCH TIME: 1747210735.550711
[05/14 04:18:55    271s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1922.0M, EPOCH TIME: 1747210735.551407
[05/14 04:18:55    271s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1922.0M, EPOCH TIME: 1747210735.551625
[05/14 04:18:55    271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.073, MEM:1922.0M, EPOCH TIME: 1747210735.551789
[05/14 04:18:55    271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.090, MEM:1922.0M, EPOCH TIME: 1747210735.554701
[05/14 04:18:55    271s] TDRefine: refinePlace mode is spiral
[05/14 04:18:55    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.11
[05/14 04:18:55    271s] OPERPROF: Starting RefinePlace at level 1, MEM:1922.0M, EPOCH TIME: 1747210735.554843
[05/14 04:18:55    271s] *** Starting refinePlace (0:04:31 mem=1922.0M) ***
[05/14 04:18:55    271s] Total net bbox length = 4.338e+04 (2.238e+04 2.100e+04) (ext = 1.848e+02)
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:55    271s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.559891
[05/14 04:18:55    271s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:18:55    271s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.003, MEM:1922.0M, EPOCH TIME: 1747210735.562532
[05/14 04:18:55    271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.569026
[05/14 04:18:55    271s] Starting refinePlace ...
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] One DDP V2 for no tweak run.
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:18:55    271s] Move report: legalization moves 6 insts, mean move: 1.07 um, max move: 3.62 um spiral
[05/14 04:18:55    271s] 	Max move on inst (postCTSsetupFE_OFC152_OFN19_n_244): (116.40, 120.65) --> (116.20, 117.23)
[05/14 04:18:55    271s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:18:55    271s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:18:55    271s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1925.0MB) @(0:04:31 - 0:04:31).
[05/14 04:18:55    271s] Move report: Detail placement moves 6 insts, mean move: 1.07 um, max move: 3.62 um 
[05/14 04:18:55    271s] 	Max move on inst (postCTSsetupFE_OFC152_OFN19_n_244): (116.40, 120.65) --> (116.20, 117.23)
[05/14 04:18:55    271s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1925.0MB
[05/14 04:18:55    271s] Statistics of distance of Instance movement in refine placement:
[05/14 04:18:55    271s]   maximum (X+Y) =         3.62 um
[05/14 04:18:55    271s]   inst (postCTSsetupFE_OFC152_OFN19_n_244) with max move: (116.4, 120.65) -> (116.2, 117.23)
[05/14 04:18:55    271s]   mean    (X+Y) =         1.07 um
[05/14 04:18:55    271s] Summary Report:
[05/14 04:18:55    271s] Instances move: 6 (out of 2051 movable)
[05/14 04:18:55    271s] Instances flipped: 0
[05/14 04:18:55    271s] Mean displacement: 1.07 um
[05/14 04:18:55    271s] Max displacement: 3.62 um (Instance: postCTSsetupFE_OFC152_OFN19_n_244) (116.4, 120.65) -> (116.2, 117.23)
[05/14 04:18:55    271s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 04:18:55    271s] Total instances moved : 6
[05/14 04:18:55    271s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.137, MEM:1925.0M, EPOCH TIME: 1747210735.705787
[05/14 04:18:55    271s] Total net bbox length = 4.339e+04 (2.238e+04 2.101e+04) (ext = 1.848e+02)
[05/14 04:18:55    271s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1925.0MB
[05/14 04:18:55    271s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1925.0MB) @(0:04:31 - 0:04:31).
[05/14 04:18:55    271s] *** Finished refinePlace (0:04:31 mem=1925.0M) ***
[05/14 04:18:55    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.11
[05/14 04:18:55    271s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.154, MEM:1925.0M, EPOCH TIME: 1747210735.709224
[05/14 04:18:55    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1925.0M, EPOCH TIME: 1747210735.721706
[05/14 04:18:55    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1922.0M, EPOCH TIME: 1747210735.738778
[05/14 04:18:55    271s] *** maximum move = 3.62 um ***
[05/14 04:18:55    271s] *** Finished re-routing un-routed nets (1922.0M) ***
[05/14 04:18:55    271s] OPERPROF: Starting DPlace-Init at level 1, MEM:1922.0M, EPOCH TIME: 1747210735.754921
[05/14 04:18:55    271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.763717
[05/14 04:18:55    271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:1922.0M, EPOCH TIME: 1747210735.823138
[05/14 04:18:55    271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.823284
[05/14 04:18:55    271s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1922.0M, EPOCH TIME: 1747210735.823356
[05/14 04:18:55    271s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1922.0M, EPOCH TIME: 1747210735.823830
[05/14 04:18:55    271s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.003, MEM:1922.0M, EPOCH TIME: 1747210735.826511
[05/14 04:18:55    271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.072, MEM:1922.0M, EPOCH TIME: 1747210735.826679
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1922.0M) ***
[05/14 04:18:55    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.20
[05/14 04:18:55    271s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.5 (0.9), totSession cpu/real = 0:04:31.4/0:13:22.0 (0.3), mem = 1922.0M
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s] =============================================================================================
[05/14 04:18:55    271s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/14 04:18:55    271s] =============================================================================================
[05/14 04:18:55    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:55    271s] ---------------------------------------------------------------------------------------------
[05/14 04:18:55    271s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:18:55    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:55    271s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/14 04:18:55    271s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:55    271s] [ OptSingleIteration     ]      7   0:00:00.1  (   3.5 % )     0:00:00.6 /  0:00:00.6    0.9
[05/14 04:18:55    271s] [ OptGetWeight           ]    100   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:55    271s] [ OptEval                ]    100   0:00:00.3  (  22.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/14 04:18:55    271s] [ OptCommit              ]    100   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:18:55    271s] [ PostCommitDelayUpdate  ]    100   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:18:55    271s] [ IncrDelayCalc          ]     32   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:18:55    271s] [ RefinePlace            ]      1   0:00:00.4  (  27.1 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 04:18:55    271s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.7
[05/14 04:18:55    271s] [ MISC                   ]          0:00:00.5  (  30.1 % )     0:00:00.5 /  0:00:00.4    0.9
[05/14 04:18:55    271s] ---------------------------------------------------------------------------------------------
[05/14 04:18:55    271s]  AreaOpt #4 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.3    0.9
[05/14 04:18:55    271s] ---------------------------------------------------------------------------------------------
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1902.9M, EPOCH TIME: 1747210735.849295
[05/14 04:18:55    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1841.9M, EPOCH TIME: 1747210735.859080
[05/14 04:18:55    271s] TotalInstCnt at PhyDesignMc Destruction: 2,234
[05/14 04:18:55    271s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1841.95M, totSessionCpu=0:04:31).
[05/14 04:18:55    271s] postCtsLateCongRepair #1 0
[05/14 04:18:55    271s] postCtsLateCongRepair #1 0
[05/14 04:18:55    271s] postCtsLateCongRepair #1 0
[05/14 04:18:55    271s] postCtsLateCongRepair #1 0
[05/14 04:18:55    271s] Starting local wire reclaim
[05/14 04:18:55    271s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1841.9M, EPOCH TIME: 1747210735.917214
[05/14 04:18:55    271s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1841.9M, EPOCH TIME: 1747210735.917340
[05/14 04:18:55    271s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1841.9M, EPOCH TIME: 1747210735.917457
[05/14 04:18:55    271s] z: 2, totalTracks: 1
[05/14 04:18:55    271s] z: 4, totalTracks: 1
[05/14 04:18:55    271s] z: 6, totalTracks: 1
[05/14 04:18:55    271s] z: 8, totalTracks: 1
[05/14 04:18:55    271s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:18:55    271s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1841.9M, EPOCH TIME: 1747210735.922375
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:18:55    271s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:1841.9M, EPOCH TIME: 1747210735.952350
[05/14 04:18:55    271s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1841.9M, EPOCH TIME: 1747210735.952497
[05/14 04:18:55    271s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1841.9M, EPOCH TIME: 1747210735.952569
[05/14 04:18:55    271s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1841.9MB).
[05/14 04:18:55    271s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.036, MEM:1841.9M, EPOCH TIME: 1747210735.953072
[05/14 04:18:55    271s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.036, MEM:1841.9M, EPOCH TIME: 1747210735.953128
[05/14 04:18:55    271s] TDRefine: refinePlace mode is spiral
[05/14 04:18:55    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.12
[05/14 04:18:55    271s] OPERPROF:   Starting RefinePlace at level 2, MEM:1841.9M, EPOCH TIME: 1747210735.953200
[05/14 04:18:55    271s] *** Starting refinePlace (0:04:31 mem=1841.9M) ***
[05/14 04:18:55    271s] Total net bbox length = 4.339e+04 (2.238e+04 2.101e+04) (ext = 1.848e+02)
[05/14 04:18:55    271s] 
[05/14 04:18:55    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:18:55    271s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1841.9M, EPOCH TIME: 1747210735.955377
[05/14 04:18:55    271s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:18:55    271s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.003, MEM:1841.9M, EPOCH TIME: 1747210735.957887
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1841.9M, EPOCH TIME: 1747210735.961677
[05/14 04:18:55    271s] Starting refinePlace ...
[05/14 04:18:55    271s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:55    271s] One DDP V2 for no tweak run.
[05/14 04:18:55    271s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1841.9M, EPOCH TIME: 1747210735.966984
[05/14 04:18:55    271s] OPERPROF:         Starting spMPad at level 5, MEM:1841.9M, EPOCH TIME: 1747210735.970953
[05/14 04:18:55    271s] OPERPROF:           Starting spContextMPad at level 6, MEM:1841.9M, EPOCH TIME: 1747210735.971283
[05/14 04:18:55    271s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1841.9M, EPOCH TIME: 1747210735.971360
[05/14 04:18:55    271s] MP Top (2051): mp=1.050. U=0.266.
[05/14 04:18:55    271s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.001, MEM:1841.9M, EPOCH TIME: 1747210735.972235
[05/14 04:18:55    271s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1841.9M, EPOCH TIME: 1747210735.972681
[05/14 04:18:55    271s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1841.9M, EPOCH TIME: 1747210735.972757
[05/14 04:18:55    271s] OPERPROF:             Starting InitSKP at level 7, MEM:1841.9M, EPOCH TIME: 1747210735.973099
[05/14 04:18:55    271s] no activity file in design. spp won't run.
[05/14 04:18:55    271s] no activity file in design. spp won't run.
[05/14 04:18:56    271s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[05/14 04:18:56    271s] OPERPROF:             Finished InitSKP at level 7, CPU:0.170, REAL:0.219, MEM:1841.9M, EPOCH TIME: 1747210736.191952
[05/14 04:18:56    271s] Timing cost in AAE based: 7.6777585549280047
[05/14 04:18:56    271s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.210, REAL:0.245, MEM:1841.9M, EPOCH TIME: 1747210736.218116
[05/14 04:18:56    271s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.210, REAL:0.246, MEM:1841.9M, EPOCH TIME: 1747210736.218623
[05/14 04:18:56    271s] SKP cleared!
[05/14 04:18:56    271s] AAE Timing clean up.
[05/14 04:18:56    271s] Tweakage: fix icg 1, fix clk 0.
[05/14 04:18:56    271s] Tweakage: density cost 1, scale 0.4.
[05/14 04:18:56    271s] Tweakage: activity cost 0, scale 1.0.
[05/14 04:18:56    271s] Tweakage: timing cost on, scale 1.0.
[05/14 04:18:56    271s] OPERPROF:         Starting CoreOperation at level 5, MEM:1841.9M, EPOCH TIME: 1747210736.219687
[05/14 04:18:56    271s] Tweakage swap 136 pairs.
[05/14 04:18:56    271s] Tweakage swap 28 pairs.
[05/14 04:18:56    271s] Tweakage swap 7 pairs.
[05/14 04:18:56    272s] Tweakage swap 0 pairs.
[05/14 04:18:56    272s] Tweakage swap 0 pairs.
[05/14 04:18:56    272s] Tweakage swap 0 pairs.
[05/14 04:18:56    272s] Tweakage swap 0 pairs.
[05/14 04:18:56    272s] Tweakage swap 0 pairs.
[05/14 04:18:56    272s] Tweakage swap 50 pairs.
[05/14 04:18:56    272s] Tweakage swap 7 pairs.
[05/14 04:18:57    272s] Tweakage swap 1 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 4 pairs.
[05/14 04:18:57    272s] Tweakage swap 1 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage swap 0 pairs.
[05/14 04:18:57    272s] Tweakage move 164 insts.
[05/14 04:18:57    272s] Tweakage move 62 insts.
[05/14 04:18:57    272s] Tweakage move 11 insts.
[05/14 04:18:57    273s] Tweakage move 2 insts.
[05/14 04:18:57    273s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.300, REAL:1.310, MEM:1841.9M, EPOCH TIME: 1747210737.529643
[05/14 04:18:57    273s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.510, REAL:1.566, MEM:1841.9M, EPOCH TIME: 1747210737.532873
[05/14 04:18:57    273s] Move report: Congestion aware Tweak moves 392 insts, mean move: 2.83 um, max move: 33.84 um 
[05/14 04:18:57    273s] 	Max move on inst (postCTSdrvFE_OFC121_n_243): (44.80, 93.29) --> (71.80, 86.45)
[05/14 04:18:57    273s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:02.0, mem=1841.9mb) @(0:04:31 - 0:04:33).
[05/14 04:18:57    273s] 
[05/14 04:18:57    273s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:18:57    273s] Move report: legalization moves 19 insts, mean move: 1.60 um, max move: 4.11 um spiral
[05/14 04:18:57    273s] 	Max move on inst (FE_OFC1_clk1_pad): (125.80, 74.48) --> (123.40, 72.77)
[05/14 04:18:57    273s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/14 04:18:57    273s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:18:57    273s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1845.0MB) @(0:04:33 - 0:04:33).
[05/14 04:18:57    273s] Move report: Detail placement moves 397 insts, mean move: 2.80 um, max move: 33.84 um 
[05/14 04:18:57    273s] 	Max move on inst (postCTSdrvFE_OFC121_n_243): (44.80, 93.29) --> (71.80, 86.45)
[05/14 04:18:57    273s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1845.0MB
[05/14 04:18:57    273s] Statistics of distance of Instance movement in refine placement:
[05/14 04:18:57    273s]   maximum (X+Y) =        33.84 um
[05/14 04:18:57    273s]   inst (postCTSdrvFE_OFC121_n_243) with max move: (44.8, 93.29) -> (71.8, 86.45)
[05/14 04:18:57    273s]   mean    (X+Y) =         2.80 um
[05/14 04:18:57    273s] Summary Report:
[05/14 04:18:57    273s] Instances move: 397 (out of 2051 movable)
[05/14 04:18:57    273s] Instances flipped: 0
[05/14 04:18:57    273s] Mean displacement: 2.80 um
[05/14 04:18:57    273s] Max displacement: 33.84 um (Instance: postCTSdrvFE_OFC121_n_243) (44.8, 93.29) -> (71.8, 86.45)
[05/14 04:18:57    273s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/14 04:18:57    273s] Total instances moved : 397
[05/14 04:18:57    273s] Ripped up 772 affected routes.
[05/14 04:18:57    273s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.640, REAL:1.704, MEM:1845.0M, EPOCH TIME: 1747210737.665278
[05/14 04:18:57    273s] Total net bbox length = 4.317e+04 (2.227e+04 2.090e+04) (ext = 1.848e+02)
[05/14 04:18:57    273s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1845.0MB
[05/14 04:18:57    273s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1845.0MB) @(0:04:31 - 0:04:33).
[05/14 04:18:57    273s] *** Finished refinePlace (0:04:33 mem=1845.0M) ***
[05/14 04:18:57    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.12
[05/14 04:18:57    273s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.640, REAL:1.716, MEM:1845.0M, EPOCH TIME: 1747210737.669222
[05/14 04:18:57    273s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1845.0M, EPOCH TIME: 1747210737.669288
[05/14 04:18:57    273s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.011, MEM:1842.0M, EPOCH TIME: 1747210737.680634
[05/14 04:18:57    273s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.690, REAL:1.764, MEM:1842.0M, EPOCH TIME: 1747210737.680818
[05/14 04:18:57    273s] eGR doReRoute: optGuide
[05/14 04:18:57    273s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1842.0M, EPOCH TIME: 1747210737.719113
[05/14 04:18:57    273s] All LLGs are deleted
[05/14 04:18:57    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1842.0M, EPOCH TIME: 1747210737.719234
[05/14 04:18:57    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1842.0M, EPOCH TIME: 1747210737.720028
[05/14 04:18:57    273s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1842.0M, EPOCH TIME: 1747210737.720207
[05/14 04:18:57    273s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1842.0M
[05/14 04:18:57    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1842.0M
[05/14 04:18:57    273s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      ==================== Layers =====================
[05/14 04:18:57    273s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:18:57    273s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:18:57    273s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:18:57    273s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:18:57    273s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:18:57    273s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:18:57    273s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:18:57    273s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:18:57    273s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:18:57    273s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:18:57    273s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:18:57    273s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:18:57    273s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:18:57    273s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:18:57    273s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:18:57    273s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:18:57    273s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:18:57    273s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:18:57    273s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:18:57    273s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:18:57    273s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:18:57    273s] (I)      Started Import and model ( Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      Default pattern map key = mcs4_default.
[05/14 04:18:57    273s] (I)      == Non-default Options ==
[05/14 04:18:57    273s] (I)      Maximum routing layer                              : 11
[05/14 04:18:57    273s] (I)      Number of threads                                  : 1
[05/14 04:18:57    273s] (I)      Method to set GCell size                           : row
[05/14 04:18:57    273s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:18:57    273s] (I)      Use row-based GCell size
[05/14 04:18:57    273s] (I)      Use row-based GCell align
[05/14 04:18:57    273s] (I)      layer 0 area = 80000
[05/14 04:18:57    273s] (I)      layer 1 area = 80000
[05/14 04:18:57    273s] (I)      layer 2 area = 80000
[05/14 04:18:57    273s] (I)      layer 3 area = 80000
[05/14 04:18:57    273s] (I)      layer 4 area = 80000
[05/14 04:18:57    273s] (I)      layer 5 area = 80000
[05/14 04:18:57    273s] (I)      layer 6 area = 80000
[05/14 04:18:57    273s] (I)      layer 7 area = 80000
[05/14 04:18:57    273s] (I)      layer 8 area = 80000
[05/14 04:18:57    273s] (I)      layer 9 area = 400000
[05/14 04:18:57    273s] (I)      layer 10 area = 400000
[05/14 04:18:57    273s] (I)      GCell unit size   : 3420
[05/14 04:18:57    273s] (I)      GCell multiplier  : 1
[05/14 04:18:57    273s] (I)      GCell row height  : 3420
[05/14 04:18:57    273s] (I)      Actual row height : 3420
[05/14 04:18:57    273s] (I)      GCell align ref   : 5200 5320
[05/14 04:18:57    273s] [NR-eGR] Track table information for default rule: 
[05/14 04:18:57    273s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:18:57    273s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:18:57    273s] (I)      ================== Default via ===================
[05/14 04:18:57    273s] (I)      +----+------------------+------------------------+
[05/14 04:18:57    273s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:18:57    273s] (I)      +----+------------------+------------------------+
[05/14 04:18:57    273s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:18:57    273s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:18:57    273s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:18:57    273s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:18:57    273s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:18:57    273s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:18:57    273s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:18:57    273s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:18:57    273s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:18:57    273s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:18:57    273s] (I)      +----+------------------+------------------------+
[05/14 04:18:57    273s] [NR-eGR] Read 902 PG shapes
[05/14 04:18:57    273s] [NR-eGR] Read 0 clock shapes
[05/14 04:18:57    273s] [NR-eGR] Read 0 other shapes
[05/14 04:18:57    273s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:18:57    273s] [NR-eGR] #Instance Blockages : 0
[05/14 04:18:57    273s] [NR-eGR] #PG Blockages       : 902
[05/14 04:18:57    273s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:18:57    273s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:18:57    273s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:18:57    273s] [NR-eGR] #Other Blockages    : 0
[05/14 04:18:57    273s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:18:57    273s] [NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[05/14 04:18:57    273s] [NR-eGR] Read 2242 nets ( ignored 180 )
[05/14 04:18:57    273s] (I)      early_global_route_priority property id does not exist.
[05/14 04:18:57    273s] (I)      Read Num Blocks=902  Num Prerouted Wires=2186  Num CS=0
[05/14 04:18:57    273s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 927
[05/14 04:18:57    273s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1037
[05/14 04:18:57    273s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 222
[05/14 04:18:57    273s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:18:57    273s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:18:57    273s] (I)      Number of ignored nets                =    180
[05/14 04:18:57    273s] (I)      Number of connected nets              =      0
[05/14 04:18:57    273s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:18:57    273s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:18:57    273s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:18:57    273s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:18:57    273s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[05/14 04:18:57    273s] (I)      Ndr track 0 does not exist
[05/14 04:18:57    273s] (I)      Ndr track 0 does not exist
[05/14 04:18:57    273s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:18:57    273s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:18:57    273s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:18:57    273s] (I)      Site width          :   400  (dbu)
[05/14 04:18:57    273s] (I)      Row height          :  3420  (dbu)
[05/14 04:18:57    273s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:18:57    273s] (I)      GCell width         :  3420  (dbu)
[05/14 04:18:57    273s] (I)      GCell height        :  3420  (dbu)
[05/14 04:18:57    273s] (I)      Grid                :   102   103    11
[05/14 04:18:57    273s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:18:57    273s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:18:57    273s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:18:57    273s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:18:57    273s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:18:57    273s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:18:57    273s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:18:57    273s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:18:57    273s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:18:57    273s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:18:57    273s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:18:57    273s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:18:57    273s] (I)      --------------------------------------------------------
[05/14 04:18:57    273s] 
[05/14 04:18:57    273s] [NR-eGR] ============ Routing rule table ============
[05/14 04:18:57    273s] [NR-eGR] Rule id: 0  Nets: 2058
[05/14 04:18:57    273s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:18:57    273s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:18:57    273s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:18:57    273s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:18:57    273s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:18:57    273s] [NR-eGR] Rule id: 1  Nets: 4
[05/14 04:18:57    273s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:18:57    273s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:18:57    273s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:18:57    273s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:18:57    273s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:18:57    273s] [NR-eGR] ========================================
[05/14 04:18:57    273s] [NR-eGR] 
[05/14 04:18:57    273s] (I)      =============== Blocked Tracks ===============
[05/14 04:18:57    273s] (I)      +-------+---------+----------+---------------+
[05/14 04:18:57    273s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:18:57    273s] (I)      +-------+---------+----------+---------------+
[05/14 04:18:57    273s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:18:57    273s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:18:57    273s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:18:57    273s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:18:57    273s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:18:57    273s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:18:57    273s] (I)      +-------+---------+----------+---------------+
[05/14 04:18:57    273s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      Reset routing kernel
[05/14 04:18:57    273s] (I)      Started Global Routing ( Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      totalPins=7847  totalGlobalPin=7743 (98.67%)
[05/14 04:18:57    273s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:18:57    273s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1a Route ============
[05/14 04:18:57    273s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:18:57    273s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1b Route ============
[05/14 04:18:57    273s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:18:57    273s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.364580e+03um
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1c Route ============
[05/14 04:18:57    273s] (I)      Level2 Grid: 21 x 21
[05/14 04:18:57    273s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1d Route ============
[05/14 04:18:57    273s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1e Route ============
[05/14 04:18:57    273s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:18:57    273s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1l Route ============
[05/14 04:18:57    273s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:18:57    273s] [NR-eGR] Layer group 2: route 2058 net(s) in layer range [2, 11]
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1a Route ============
[05/14 04:18:57    273s] (I)      Usage: 17879 = (9522 H, 8357 V) = (2.30% H, 2.11% V) = (1.628e+04um H, 1.429e+04um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1b Route ============
[05/14 04:18:57    273s] (I)      Usage: 17879 = (9522 H, 8357 V) = (2.30% H, 2.11% V) = (1.628e+04um H, 1.429e+04um V)
[05/14 04:18:57    273s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.057309e+04um
[05/14 04:18:57    273s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:18:57    273s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1c Route ============
[05/14 04:18:57    273s] (I)      Usage: 17879 = (9522 H, 8357 V) = (2.30% H, 2.11% V) = (1.628e+04um H, 1.429e+04um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1d Route ============
[05/14 04:18:57    273s] (I)      Usage: 17879 = (9522 H, 8357 V) = (2.30% H, 2.11% V) = (1.628e+04um H, 1.429e+04um V)
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1e Route ============
[05/14 04:18:57    273s] (I)      Usage: 17879 = (9522 H, 8357 V) = (2.30% H, 2.11% V) = (1.628e+04um H, 1.429e+04um V)
[05/14 04:18:57    273s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.057309e+04um
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] (I)      ============  Phase 1l Route ============
[05/14 04:18:57    273s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:18:57    273s] (I)      Layer  2:      89136     10301         0           0       88954    ( 0.00%) 
[05/14 04:18:57    273s] (I)      Layer  3:      93059     20813        22         909       92718    ( 0.97%) 
[05/14 04:18:57    273s] (I)      Layer  4:      89136     15466        33           0       88954    ( 0.00%) 
[05/14 04:18:57    273s] (I)      Layer  5:      93059      2423         0         909       92718    ( 0.97%) 
[05/14 04:18:57    273s] (I)      Layer  6:      88554       412         0           0       88954    ( 0.00%) 
[05/14 04:18:57    273s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:18:57    273s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:18:57    273s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:18:57    273s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:18:57    273s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:18:57    273s] (I)      Total:        801609     49415        55        3999      799356    ( 0.50%) 
[05/14 04:18:57    273s] (I)      
[05/14 04:18:57    273s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:18:57    273s] [NR-eGR]                        OverCon            
[05/14 04:18:57    273s] [NR-eGR]                         #Gcell     %Gcell
[05/14 04:18:57    273s] [NR-eGR]        Layer             (1-2)    OverCon
[05/14 04:18:57    273s] [NR-eGR] ----------------------------------------------
[05/14 04:18:57    273s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal3 ( 3)        20( 0.19%)   ( 0.19%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal4 ( 4)        28( 0.27%)   ( 0.27%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/14 04:18:57    273s] [NR-eGR] ----------------------------------------------
[05/14 04:18:57    273s] [NR-eGR]        Total        48( 0.05%)   ( 0.05%) 
[05/14 04:18:57    273s] [NR-eGR] 
[05/14 04:18:57    273s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.12 sec, Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:18:57    273s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:18:57    273s] (I)      ============= Track Assignment ============
[05/14 04:18:57    273s] (I)      Started Track Assignment (1T) ( Curr Mem: 1842.00 MB )
[05/14 04:18:57    273s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:18:57    273s] (I)      Run Multi-thread track assignment
[05/14 04:18:58    273s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1842.00 MB )
[05/14 04:18:58    273s] (I)      Started Export ( Curr Mem: 1842.00 MB )
[05/14 04:18:58    273s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:18:58    273s] [NR-eGR] ------------------------------------
[05/14 04:18:58    273s] [NR-eGR]  Metal1   (1H)             0   8474 
[05/14 04:18:58    273s] [NR-eGR]  Metal2   (2V)         12841  11699 
[05/14 04:18:58    273s] [NR-eGR]  Metal3   (3H)         21173   2476 
[05/14 04:18:58    273s] [NR-eGR]  Metal4   (4V)         11289   1182 
[05/14 04:18:58    273s] [NR-eGR]  Metal5   (5H)          4059    272 
[05/14 04:18:58    273s] [NR-eGR]  Metal6   (6V)           713      0 
[05/14 04:18:58    273s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:18:58    273s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:18:58    273s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:18:58    273s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:18:58    273s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:18:58    273s] [NR-eGR] ------------------------------------
[05/14 04:18:58    273s] [NR-eGR]           Total        50075  24103 
[05/14 04:18:58    273s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:18:58    273s] [NR-eGR] Total half perimeter of net bounding box: 43175um
[05/14 04:18:58    273s] [NR-eGR] Total length: 50075um, number of vias: 24103
[05/14 04:18:58    273s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:18:58    273s] [NR-eGR] Total eGR-routed clock nets wire length: 1456um, number of vias: 1341
[05/14 04:18:58    273s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:18:58    273s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 1824.00 MB )
[05/14 04:18:58    273s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.43 sec, Curr Mem: 1806.00 MB )
[05/14 04:18:58    273s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:18:58    273s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:18:58    273s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:18:58    273s] (I)       Early Global Route kernel                   100.00%  664.27 sec  664.70 sec  0.43 sec  0.25 sec 
[05/14 04:18:58    273s] (I)       +-Import and model                           28.04%  664.28 sec  664.40 sec  0.12 sec  0.06 sec 
[05/14 04:18:58    273s] (I)       | +-Create place DB                           5.75%  664.28 sec  664.31 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | +-Import place data                       5.70%  664.28 sec  664.31 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read instances and placement          3.08%  664.28 sec  664.30 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read nets                             2.49%  664.30 sec  664.31 sec  0.01 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | +-Create route DB                          12.72%  664.31 sec  664.36 sec  0.05 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       | | +-Import route data (1T)                 12.60%  664.31 sec  664.36 sec  0.05 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read blockages ( Layer 2-11 )         1.50%  664.31 sec  664.32 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read routing blockages              0.00%  664.31 sec  664.31 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read instance blockages             0.25%  664.31 sec  664.31 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read PG blockages                   0.06%  664.31 sec  664.31 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read clock blockages                0.01%  664.31 sec  664.31 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read other blockages                0.52%  664.31 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read halo blockages                 0.03%  664.32 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Read boundary cut boxes             0.00%  664.32 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read blackboxes                       0.01%  664.32 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read prerouted                        0.83%  664.32 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read unlegalized nets                 0.16%  664.32 sec  664.32 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Read nets                             4.59%  664.32 sec  664.34 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | | +-Set up via pillars                    0.02%  664.34 sec  664.34 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Initialize 3D grid graph              0.04%  664.34 sec  664.34 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Model blockage capacity               4.08%  664.34 sec  664.36 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Initialize 3D capacity              3.84%  664.34 sec  664.36 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | +-Read aux data                             0.00%  664.36 sec  664.36 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Others data preparation                   0.10%  664.36 sec  664.36 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Create route kernel                       9.10%  664.36 sec  664.40 sec  0.04 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       +-Global Routing                             27.51%  664.40 sec  664.52 sec  0.12 sec  0.05 sec 
[05/14 04:18:58    273s] (I)       | +-Initialization                            0.27%  664.40 sec  664.40 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Net group 1                               3.43%  664.41 sec  664.42 sec  0.01 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | +-Generate topology                       0.13%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1a                                0.44%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Pattern routing (1T)                  0.28%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.06%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1b                                0.59%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Monotonic routing (1T)                0.23%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1c                                0.25%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Two level Routing                     0.21%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Two Level Routing (Regular)         0.03%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  664.41 sec  664.41 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1d                                0.91%  664.41 sec  664.42 sec  0.00 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | | +-Detoured routing (1T)                 0.84%  664.41 sec  664.42 sec  0.00 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1e                                0.13%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Route legalization                    0.05%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Legalize Blockage Violations        0.01%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1l                                0.39%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Layer assignment (1T)                 0.34%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Net group 2                              21.58%  664.42 sec  664.51 sec  0.09 sec  0.04 sec 
[05/14 04:18:58    273s] (I)       | | +-Generate topology                       0.92%  664.42 sec  664.42 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1a                                1.95%  664.43 sec  664.44 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Pattern routing (1T)                  1.56%  664.43 sec  664.44 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Add via demand to 2D                  0.15%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1b                                0.03%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1c                                0.00%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1d                                0.00%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1e                                0.19%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | +-Route legalization                    0.14%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | | | +-Legalize Blockage Violations        0.10%  664.44 sec  664.44 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | | +-Phase 1l                               15.88%  664.44 sec  664.51 sec  0.07 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       | | | +-Layer assignment (1T)                15.58%  664.45 sec  664.51 sec  0.07 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       | +-Clean cong LA                             0.00%  664.51 sec  664.51 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       +-Export 3D cong map                          2.62%  664.52 sec  664.53 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Export 2D cong map                        1.09%  664.53 sec  664.53 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       +-Extract Global 3D Wires                     0.15%  664.54 sec  664.54 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       +-Track Assignment (1T)                      11.91%  664.54 sec  664.59 sec  0.05 sec  0.05 sec 
[05/14 04:18:58    273s] (I)       | +-Initialization                            0.04%  664.54 sec  664.54 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Track Assignment Kernel                  11.57%  664.54 sec  664.59 sec  0.05 sec  0.05 sec 
[05/14 04:18:58    273s] (I)       | +-Free Memory                               0.00%  664.59 sec  664.59 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       +-Export                                     24.95%  664.59 sec  664.70 sec  0.11 sec  0.08 sec 
[05/14 04:18:58    273s] (I)       | +-Export DB wires                           6.10%  664.59 sec  664.62 sec  0.03 sec  0.03 sec 
[05/14 04:18:58    273s] (I)       | | +-Export all nets                         4.55%  664.59 sec  664.61 sec  0.02 sec  0.02 sec 
[05/14 04:18:58    273s] (I)       | | +-Set wire vias                           1.19%  664.61 sec  664.62 sec  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)       | +-Report wirelength                         4.13%  664.62 sec  664.63 sec  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | +-Update net boxes                          1.52%  664.63 sec  664.64 sec  0.01 sec  0.01 sec 
[05/14 04:18:58    273s] (I)       | +-Update timing                            12.99%  664.64 sec  664.70 sec  0.06 sec  0.03 sec 
[05/14 04:18:58    273s] (I)       +-Postprocess design                          1.11%  664.70 sec  664.70 sec  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)      ======================= Summary by functions ========================
[05/14 04:18:58    273s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:18:58    273s] (I)      ---------------------------------------------------------------------
[05/14 04:18:58    273s] (I)        0  Early Global Route kernel           100.00%  0.43 sec  0.25 sec 
[05/14 04:18:58    273s] (I)        1  Import and model                     28.04%  0.12 sec  0.06 sec 
[05/14 04:18:58    273s] (I)        1  Global Routing                       27.51%  0.12 sec  0.05 sec 
[05/14 04:18:58    273s] (I)        1  Export                               24.95%  0.11 sec  0.08 sec 
[05/14 04:18:58    273s] (I)        1  Track Assignment (1T)                11.91%  0.05 sec  0.05 sec 
[05/14 04:18:58    273s] (I)        1  Export 3D cong map                    2.62%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        1  Postprocess design                    1.11%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        1  Extract Global 3D Wires               0.15%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Net group 2                          21.58%  0.09 sec  0.04 sec 
[05/14 04:18:58    273s] (I)        2  Update timing                        12.99%  0.06 sec  0.03 sec 
[05/14 04:18:58    273s] (I)        2  Create route DB                      12.72%  0.05 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        2  Track Assignment Kernel              11.57%  0.05 sec  0.05 sec 
[05/14 04:18:58    273s] (I)        2  Create route kernel                   9.10%  0.04 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        2  Export DB wires                       6.10%  0.03 sec  0.03 sec 
[05/14 04:18:58    273s] (I)        2  Create place DB                       5.75%  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        2  Report wirelength                     4.13%  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        2  Net group 1                           3.43%  0.01 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        2  Update net boxes                      1.52%  0.01 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        2  Export 2D cong map                    1.09%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Initialization                        0.31%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1l                             16.27%  0.07 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        3  Import route data (1T)               12.60%  0.05 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        3  Import place data                     5.70%  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        3  Export all nets                       4.55%  0.02 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1a                              2.39%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Set wire vias                         1.19%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Generate topology                     1.05%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1d                              0.91%  0.00 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1b                              0.62%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1e                              0.32%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        3  Phase 1c                              0.26%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Layer assignment (1T)                15.92%  0.07 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        4  Read nets                             7.08%  0.03 sec  0.02 sec 
[05/14 04:18:58    273s] (I)        4  Model blockage capacity               4.08%  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        4  Read instances and placement          3.08%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Pattern routing (1T)                  1.85%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Read blockages ( Layer 2-11 )         1.50%  0.01 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Detoured routing (1T)                 0.84%  0.00 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        4  Read prerouted                        0.83%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Monotonic routing (1T)                0.23%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Two level Routing                     0.21%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Route legalization                    0.19%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Add via demand to 2D                  0.15%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Pattern Routing Avoiding Blockages    0.06%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Initialize 3D capacity                3.84%  0.02 sec  0.01 sec 
[05/14 04:18:58    273s] (I)        5  Read other blockages                  0.52%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read instance blockages               0.25%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Legalize Blockage Violations          0.11%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Two Level Routing (Strong)            0.04%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Two Level Routing (Regular)           0.03%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:18:58    273s] Extraction called for design 'mcs4' of instances=2234 and nets=2292 using extraction engine 'preRoute' .
[05/14 04:18:58    273s] PreRoute RC Extraction called for design mcs4.
[05/14 04:18:58    273s] RC Extraction called in multi-corner(2) mode.
[05/14 04:18:58    273s] RCMode: PreRoute
[05/14 04:18:58    273s]       RC Corner Indexes            0       1   
[05/14 04:18:58    273s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:18:58    273s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:18:58    273s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:18:58    273s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:18:58    273s] Shrink Factor                : 1.00000
[05/14 04:18:58    273s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:18:58    273s] Using Quantus QRC technology file ...
[05/14 04:18:58    273s] 
[05/14 04:18:58    273s] Trim Metal Layers:
[05/14 04:18:58    273s] LayerId::1 widthSet size::1
[05/14 04:18:58    273s] LayerId::2 widthSet size::1
[05/14 04:18:58    273s] LayerId::3 widthSet size::1
[05/14 04:18:58    273s] LayerId::4 widthSet size::1
[05/14 04:18:58    273s] LayerId::5 widthSet size::1
[05/14 04:18:58    273s] LayerId::6 widthSet size::1
[05/14 04:18:58    273s] LayerId::7 widthSet size::1
[05/14 04:18:58    273s] LayerId::8 widthSet size::1
[05/14 04:18:58    273s] LayerId::9 widthSet size::1
[05/14 04:18:58    273s] LayerId::10 widthSet size::1
[05/14 04:18:58    273s] LayerId::11 widthSet size::1
[05/14 04:18:58    273s] Updating RC grid for preRoute extraction ...
[05/14 04:18:58    273s] eee: pegSigSF::1.070000
[05/14 04:18:58    273s] Initializing multi-corner resistance tables ...
[05/14 04:18:58    273s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:18:58    273s] eee: l::2 avDens::0.116548 usedTrk::757.328070 availTrk::6498.000000 sigTrk::757.328070
[05/14 04:18:58    273s] eee: l::3 avDens::0.162261 usedTrk::1270.505500 availTrk::7830.000000 sigTrk::1270.505500
[05/14 04:18:58    273s] eee: l::4 avDens::0.100629 usedTrk::714.114996 availTrk::7096.500000 sigTrk::714.114996
[05/14 04:18:58    273s] eee: l::5 avDens::0.050435 usedTrk::240.576288 availTrk::4770.000000 sigTrk::240.576288
[05/14 04:18:58    273s] eee: l::6 avDens::0.016005 usedTrk::61.578070 availTrk::3847.500000 sigTrk::61.578070
[05/14 04:18:58    273s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:18:58    273s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:18:58    273s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:18:58    273s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:18:58    273s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:18:58    273s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:18:58    273s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252848 ; uaWl: 1.000000 ; uaWlH: 0.201510 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:18:58    273s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1805.996M)
[05/14 04:18:58    273s] Compute RC Scale Done ...
[05/14 04:18:58    273s] OPERPROF: Starting HotSpotCal at level 1, MEM:1825.1M, EPOCH TIME: 1747210738.417745
[05/14 04:18:58    273s] [hotspot] +------------+---------------+---------------+
[05/14 04:18:58    273s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:18:58    273s] [hotspot] +------------+---------------+---------------+
[05/14 04:18:58    273s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:18:58    273s] [hotspot] +------------+---------------+---------------+
[05/14 04:18:58    273s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:18:58    273s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:18:58    273s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1825.1M, EPOCH TIME: 1747210738.423853
[05/14 04:18:58    273s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/14 04:18:58    273s] Begin: GigaOpt Route Type Constraints Refinement
[05/14 04:18:58    273s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:04:33.7/0:13:24.6 (0.3), mem = 1825.1M
[05/14 04:18:58    273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.21
[05/14 04:18:58    273s] ### Creating RouteCongInterface, started
[05/14 04:18:58    273s] 
[05/14 04:18:58    273s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:18:58    273s] 
[05/14 04:18:58    273s] #optDebug: {0, 1.000}
[05/14 04:18:58    273s] ### Creating RouteCongInterface, finished
[05/14 04:18:58    273s] Updated routing constraints on 0 nets.
[05/14 04:18:58    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.21
[05/14 04:18:58    273s] Bottom Preferred Layer:
[05/14 04:18:58    273s] +---------------+------------+----------+
[05/14 04:18:58    273s] |     Layer     |    CLK     |   Rule   |
[05/14 04:18:58    273s] +---------------+------------+----------+
[05/14 04:18:58    273s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:18:58    273s] +---------------+------------+----------+
[05/14 04:18:58    273s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:04:33.7/0:13:24.6 (0.3), mem = 1825.1M
[05/14 04:18:58    273s] 
[05/14 04:18:58    273s] =============================================================================================
[05/14 04:18:58    273s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/14 04:18:58    273s] =============================================================================================
[05/14 04:18:58    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:18:58    273s] ---------------------------------------------------------------------------------------------
[05/14 04:18:58    273s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  70.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/14 04:18:58    273s] [ MISC                   ]          0:00:00.0  (  30.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:18:58    273s] ---------------------------------------------------------------------------------------------
[05/14 04:18:58    273s]  CongRefineRouteType #4 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:18:58    273s] ---------------------------------------------------------------------------------------------
[05/14 04:18:58    273s] 
[05/14 04:18:58    273s] End: GigaOpt Route Type Constraints Refinement
[05/14 04:18:58    273s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:18:58    273s] #################################################################################
[05/14 04:18:58    273s] # Design Stage: PreRoute
[05/14 04:18:58    273s] # Design Name: mcs4
[05/14 04:18:58    273s] # Design Mode: 45nm
[05/14 04:18:58    273s] # Analysis Mode: MMMC OCV 
[05/14 04:18:58    273s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:18:58    273s] # Signoff Settings: SI Off 
[05/14 04:18:58    273s] #################################################################################
[05/14 04:18:58    273s] Calculate early delays in OCV mode...
[05/14 04:18:58    273s] Calculate late delays in OCV mode...
[05/14 04:18:58    273s] Calculate early delays in OCV mode...
[05/14 04:18:58    273s] Calculate late delays in OCV mode...
[05/14 04:18:58    273s] Topological Sorting (REAL = 0:00:00.0, MEM = 1815.1M, InitMEM = 1815.1M)
[05/14 04:18:58    273s] Start delay calculation (fullDC) (1 T). (MEM=1815.07)
[05/14 04:18:58    273s] End AAE Lib Interpolated Model. (MEM=1835.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:18:59    274s] Total number of fetched objects 2269
[05/14 04:18:59    274s] Total number of fetched objects 2269
[05/14 04:18:59    275s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:18:59    275s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:18:59    275s] End delay calculation. (MEM=1851.51 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:18:59    275s] End delay calculation (fullDC). (MEM=1851.51 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:18:59    275s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1851.5M) ***
[05/14 04:19:00    275s] Begin: GigaOpt postEco DRV Optimization
[05/14 04:19:00    275s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/14 04:19:00    275s] *** DrvOpt #12 [begin] : totSession cpu/real = 0:04:35.2/0:13:26.3 (0.3), mem = 1851.5M
[05/14 04:19:00    275s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:19:00    275s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:19:00    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.22
[05/14 04:19:00    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:19:00    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:35 mem=1851.5M
[05/14 04:19:00    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:1851.5M, EPOCH TIME: 1747210740.193016
[05/14 04:19:00    275s] z: 2, totalTracks: 1
[05/14 04:19:00    275s] z: 4, totalTracks: 1
[05/14 04:19:00    275s] z: 6, totalTracks: 1
[05/14 04:19:00    275s] z: 8, totalTracks: 1
[05/14 04:19:00    275s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:19:00    275s] All LLGs are deleted
[05/14 04:19:00    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1851.5M, EPOCH TIME: 1747210740.200023
[05/14 04:19:00    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1851.5M, EPOCH TIME: 1747210740.200628
[05/14 04:19:00    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1851.5M, EPOCH TIME: 1747210740.201565
[05/14 04:19:00    275s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1851.5M, EPOCH TIME: 1747210740.211622
[05/14 04:19:00    275s] Core basic site is CoreSite
[05/14 04:19:00    275s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1851.5M, EPOCH TIME: 1747210740.332886
[05/14 04:19:00    275s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.031, MEM:1851.5M, EPOCH TIME: 1747210740.363443
[05/14 04:19:00    275s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:19:00    275s] SiteArray: use 405,504 bytes
[05/14 04:19:00    275s] SiteArray: current memory after site array memory allocation 1851.5M
[05/14 04:19:00    275s] SiteArray: FP blocked sites are writable
[05/14 04:19:00    275s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:19:00    275s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1851.5M, EPOCH TIME: 1747210740.368396
[05/14 04:19:00    275s] Process 48952 wires and vias for routing blockage and capacity analysis
[05/14 04:19:00    275s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.038, MEM:1851.5M, EPOCH TIME: 1747210740.406620
[05/14 04:19:00    275s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.197, MEM:1851.5M, EPOCH TIME: 1747210740.408697
[05/14 04:19:00    275s] 
[05/14 04:19:00    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:19:00    275s] 
[05/14 04:19:00    275s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:19:00    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.209, MEM:1851.5M, EPOCH TIME: 1747210740.410934
[05/14 04:19:00    275s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1851.5M, EPOCH TIME: 1747210740.411082
[05/14 04:19:00    275s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1851.5M, EPOCH TIME: 1747210740.411173
[05/14 04:19:00    275s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1851.5MB).
[05/14 04:19:00    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.219, MEM:1851.5M, EPOCH TIME: 1747210740.412102
[05/14 04:19:00    275s] TotalInstCnt at PhyDesignMc Initialization: 2,234
[05/14 04:19:00    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=1851.5M
[05/14 04:19:00    275s] ### Creating RouteCongInterface, started
[05/14 04:19:00    275s] 
[05/14 04:19:00    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/14 04:19:00    275s] 
[05/14 04:19:00    275s] #optDebug: {0, 1.000}
[05/14 04:19:00    275s] ### Creating RouteCongInterface, finished
[05/14 04:19:00    275s] {MG  {8 0 1 0.0259264}  {10 0 5.9 0.142713} }
[05/14 04:19:00    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1851.5M
[05/14 04:19:00    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1851.5M
[05/14 04:19:00    275s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1885.9M, EPOCH TIME: 1747210740.951042
[05/14 04:19:00    275s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1885.9M, EPOCH TIME: 1747210740.951345
[05/14 04:19:01    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:19:01    275s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/14 04:19:01    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:19:01    275s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/14 04:19:01    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:19:01    276s] Info: violation cost 24.447327 (cap = 4.343757, tran = 20.103569, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:19:01    276s] |     2|     9|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.57%|          |         |
[05/14 04:19:01    276s] Info: violation cost 24.436613 (cap = 4.343757, tran = 20.092855, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:19:01    276s] |     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       1|       0|       0| 27.58%| 0:00:00.0|  1920.9M|
[05/14 04:19:01    276s] Info: violation cost 24.436613 (cap = 4.343757, tran = 20.092855, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/14 04:19:01    276s] |     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.58%| 0:00:00.0|  1920.9M|
[05/14 04:19:01    276s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] ###############################################################################
[05/14 04:19:01    276s] #
[05/14 04:19:01    276s] #  Large fanout net report:  
[05/14 04:19:01    276s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/14 04:19:01    276s] #     - current density: 27.58
[05/14 04:19:01    276s] #
[05/14 04:19:01    276s] #  List of high fanout nets:
[05/14 04:19:01    276s] #
[05/14 04:19:01    276s] ###############################################################################
[05/14 04:19:01    276s] Bottom Preferred Layer:
[05/14 04:19:01    276s] +---------------+------------+----------+
[05/14 04:19:01    276s] |     Layer     |    CLK     |   Rule   |
[05/14 04:19:01    276s] +---------------+------------+----------+
[05/14 04:19:01    276s] | Metal3 (z=3)  |        184 | default  |
[05/14 04:19:01    276s] +---------------+------------+----------+
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] =======================================================================
[05/14 04:19:01    276s]                 Reasons for remaining drv violations
[05/14 04:19:01    276s] =======================================================================
[05/14 04:19:01    276s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] MultiBuffering failure reasons
[05/14 04:19:01    276s] ------------------------------------------------
[05/14 04:19:01    276s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1920.9M) ***
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Total-nets :: 2243, Stn-nets :: 26, ratio :: 1.15916 %, Total-len 50075.4, Stn-len 3134.64
[05/14 04:19:01    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1901.9M, EPOCH TIME: 1747210741.390403
[05/14 04:19:01    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.041, MEM:1835.9M, EPOCH TIME: 1747210741.431754
[05/14 04:19:01    276s] TotalInstCnt at PhyDesignMc Destruction: 2,235
[05/14 04:19:01    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.22
[05/14 04:19:01    276s] *** DrvOpt #12 [finish] : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:04:36.1/0:13:27.6 (0.3), mem = 1835.9M
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] =============================================================================================
[05/14 04:19:01    276s]  Step TAT Report for DrvOpt #12                                                 21.12-s106_1
[05/14 04:19:01    276s] =============================================================================================
[05/14 04:19:01    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:19:01    276s] ---------------------------------------------------------------------------------------------
[05/14 04:19:01    276s] [ SlackTraversorInit     ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.1    0.8
[05/14 04:19:01    276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.1    0.6
[05/14 04:19:01    276s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:19:01    276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/14 04:19:01    276s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ OptEval                ]      2   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:19:01    276s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:19:01    276s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.6
[05/14 04:19:01    276s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.0    0.0
[05/14 04:19:01    276s] [ MISC                   ]          0:00:00.7  (  52.8 % )     0:00:00.7 /  0:00:00.5    0.8
[05/14 04:19:01    276s] ---------------------------------------------------------------------------------------------
[05/14 04:19:01    276s]  DrvOpt #12 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.9    0.7
[05/14 04:19:01    276s] ---------------------------------------------------------------------------------------------
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] End: GigaOpt postEco DRV Optimization
[05/14 04:19:01    276s] **INFO: Flow update: Design timing is met.
[05/14 04:19:01    276s] Running refinePlace -preserveRouting true -hardFence false
[05/14 04:19:01    276s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1835.9M, EPOCH TIME: 1747210741.450486
[05/14 04:19:01    276s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1835.9M, EPOCH TIME: 1747210741.450634
[05/14 04:19:01    276s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1835.9M, EPOCH TIME: 1747210741.450778
[05/14 04:19:01    276s] z: 2, totalTracks: 1
[05/14 04:19:01    276s] z: 4, totalTracks: 1
[05/14 04:19:01    276s] z: 6, totalTracks: 1
[05/14 04:19:01    276s] z: 8, totalTracks: 1
[05/14 04:19:01    276s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/14 04:19:01    276s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1835.9M, EPOCH TIME: 1747210741.459264
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:19:01    276s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.064, MEM:1835.9M, EPOCH TIME: 1747210741.523118
[05/14 04:19:01    276s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1835.9M, EPOCH TIME: 1747210741.523283
[05/14 04:19:01    276s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1835.9M, EPOCH TIME: 1747210741.523382
[05/14 04:19:01    276s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1835.9MB).
[05/14 04:19:01    276s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.074, MEM:1835.9M, EPOCH TIME: 1747210741.524346
[05/14 04:19:01    276s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.074, MEM:1835.9M, EPOCH TIME: 1747210741.524428
[05/14 04:19:01    276s] TDRefine: refinePlace mode is spiral
[05/14 04:19:01    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.13
[05/14 04:19:01    276s] OPERPROF:   Starting RefinePlace at level 2, MEM:1835.9M, EPOCH TIME: 1747210741.524547
[05/14 04:19:01    276s] *** Starting refinePlace (0:04:36 mem=1835.9M) ***
[05/14 04:19:01    276s] Total net bbox length = 4.318e+04 (2.227e+04 2.090e+04) (ext = 1.848e+02)
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:19:01    276s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1835.9M, EPOCH TIME: 1747210741.528468
[05/14 04:19:01    276s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:19:01    276s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.005, MEM:1835.9M, EPOCH TIME: 1747210741.533775
[05/14 04:19:01    276s] (I)      Default pattern map key = mcs4_default.
[05/14 04:19:01    276s] (I)      Default pattern map key = mcs4_default.
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Starting Small incrNP...
[05/14 04:19:01    276s] User Input Parameters:
[05/14 04:19:01    276s] - Congestion Driven    : Off
[05/14 04:19:01    276s] - Timing Driven        : Off
[05/14 04:19:01    276s] - Area-Violation Based : Off
[05/14 04:19:01    276s] - Start Rollback Level : -5
[05/14 04:19:01    276s] - Legalized            : On
[05/14 04:19:01    276s] - Window Based         : Off
[05/14 04:19:01    276s] - eDen incr mode       : Off
[05/14 04:19:01    276s] - Small incr mode      : On
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1835.9M, EPOCH TIME: 1747210741.539302
[05/14 04:19:01    276s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1835.9M, EPOCH TIME: 1747210741.540024
[05/14 04:19:01    276s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:1835.9M, EPOCH TIME: 1747210741.541265
[05/14 04:19:01    276s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/14 04:19:01    276s] Density distribution unevenness ratio = 46.480%
[05/14 04:19:01    276s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:1835.9M, EPOCH TIME: 1747210741.541420
[05/14 04:19:01    276s] cost 0.696113, thresh 1.000000
[05/14 04:19:01    276s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1835.9M)
[05/14 04:19:01    276s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:19:01    276s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1835.9M, EPOCH TIME: 1747210741.541786
[05/14 04:19:01    276s] Starting refinePlace ...
[05/14 04:19:01    276s] (I)      Default pattern map key = mcs4_default.
[05/14 04:19:01    276s] One DDP V2 for no tweak run.
[05/14 04:19:01    276s] (I)      Default pattern map key = mcs4_default.
[05/14 04:19:01    276s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 04:19:01    276s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1835.9MB) @(0:04:36 - 0:04:36).
[05/14 04:19:01    276s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:19:01    276s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:19:01    276s] Move report: legalization moves 2 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/14 04:19:01    276s] 	Max move on inst (g24838__5122): (66.60, 112.10) --> (66.40, 112.10)
[05/14 04:19:01    276s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:19:01    276s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:19:01    276s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1835.9MB) @(0:04:36 - 0:04:36).
[05/14 04:19:01    276s] Move report: Detail placement moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
[05/14 04:19:01    276s] 	Max move on inst (g24838__5122): (66.60, 112.10) --> (66.40, 112.10)
[05/14 04:19:01    276s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1835.9MB
[05/14 04:19:01    276s] Statistics of distance of Instance movement in refine placement:
[05/14 04:19:01    276s]   maximum (X+Y) =         0.20 um
[05/14 04:19:01    276s]   inst (g24838__5122) with max move: (66.6, 112.1) -> (66.4, 112.1)
[05/14 04:19:01    276s]   mean    (X+Y) =         0.20 um
[05/14 04:19:01    276s] Summary Report:
[05/14 04:19:01    276s] Instances move: 2 (out of 2052 movable)
[05/14 04:19:01    276s] Instances flipped: 0
[05/14 04:19:01    276s] Mean displacement: 0.20 um
[05/14 04:19:01    276s] Max displacement: 0.20 um (Instance: g24838__5122) (66.6, 112.1) -> (66.4, 112.1)
[05/14 04:19:01    276s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[05/14 04:19:01    276s] Total instances moved : 2
[05/14 04:19:01    276s] Ripped up 6 affected routes.
[05/14 04:19:01    276s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.200, REAL:0.227, MEM:1835.9M, EPOCH TIME: 1747210741.769037
[05/14 04:19:01    276s] Total net bbox length = 4.318e+04 (2.227e+04 2.090e+04) (ext = 1.848e+02)
[05/14 04:19:01    276s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1835.9MB
[05/14 04:19:01    276s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1835.9MB) @(0:04:36 - 0:04:36).
[05/14 04:19:01    276s] *** Finished refinePlace (0:04:36 mem=1835.9M) ***
[05/14 04:19:01    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.13
[05/14 04:19:01    276s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.210, REAL:0.247, MEM:1835.9M, EPOCH TIME: 1747210741.771057
[05/14 04:19:01    276s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1835.9M, EPOCH TIME: 1747210741.771149
[05/14 04:19:01    276s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.016, MEM:1835.9M, EPOCH TIME: 1747210741.786804
[05/14 04:19:01    276s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.290, REAL:0.337, MEM:1835.9M, EPOCH TIME: 1747210741.786988
[05/14 04:19:01    276s] **INFO: Flow update: Design timing is met.
[05/14 04:19:01    276s] **INFO: Flow update: Design timing is met.
[05/14 04:19:01    276s] **INFO: Flow update: Design timing is met.
[05/14 04:19:01    276s] #optDebug: fT-D <X 1 0 0 0>
[05/14 04:19:01    276s] Register exp ratio and priority group on 0 nets on 2266 nets : 
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Active setup views:
[05/14 04:19:01    276s]  AnalysisView_BC
[05/14 04:19:01    276s]   Dominating endpoints: 0
[05/14 04:19:01    276s]   Dominating TNS: -0.000
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s]  AnalysisView_WC
[05/14 04:19:01    276s]   Dominating endpoints: 0
[05/14 04:19:01    276s]   Dominating TNS: -0.000
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Extraction called for design 'mcs4' of instances=2235 and nets=2293 using extraction engine 'preRoute' .
[05/14 04:19:01    276s] PreRoute RC Extraction called for design mcs4.
[05/14 04:19:01    276s] RC Extraction called in multi-corner(2) mode.
[05/14 04:19:01    276s] RCMode: PreRoute
[05/14 04:19:01    276s]       RC Corner Indexes            0       1   
[05/14 04:19:01    276s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:19:01    276s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:01    276s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:01    276s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:01    276s] Shrink Factor                : 1.00000
[05/14 04:19:01    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:19:01    276s] Using Quantus QRC technology file ...
[05/14 04:19:01    276s] 
[05/14 04:19:01    276s] Trim Metal Layers:
[05/14 04:19:01    276s] LayerId::1 widthSet size::1
[05/14 04:19:01    276s] LayerId::2 widthSet size::1
[05/14 04:19:01    276s] LayerId::3 widthSet size::1
[05/14 04:19:01    276s] LayerId::4 widthSet size::1
[05/14 04:19:01    276s] LayerId::5 widthSet size::1
[05/14 04:19:01    276s] LayerId::6 widthSet size::1
[05/14 04:19:01    276s] LayerId::7 widthSet size::1
[05/14 04:19:01    276s] LayerId::8 widthSet size::1
[05/14 04:19:01    276s] LayerId::9 widthSet size::1
[05/14 04:19:01    276s] LayerId::10 widthSet size::1
[05/14 04:19:01    276s] LayerId::11 widthSet size::1
[05/14 04:19:01    276s] Updating RC grid for preRoute extraction ...
[05/14 04:19:01    276s] eee: pegSigSF::1.070000
[05/14 04:19:01    276s] Initializing multi-corner resistance tables ...
[05/14 04:19:02    276s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:19:02    276s] eee: l::2 avDens::0.115866 usedTrk::752.897076 availTrk::6498.000000 sigTrk::752.897076
[05/14 04:19:02    276s] eee: l::3 avDens::0.161997 usedTrk::1268.435325 availTrk::7830.000000 sigTrk::1268.435325
[05/14 04:19:02    276s] eee: l::4 avDens::0.100500 usedTrk::713.195991 availTrk::7096.500000 sigTrk::713.195991
[05/14 04:19:02    276s] eee: l::5 avDens::0.050384 usedTrk::240.330674 availTrk::4770.000000 sigTrk::240.330674
[05/14 04:19:02    276s] eee: l::6 avDens::0.016005 usedTrk::61.578070 availTrk::3847.500000 sigTrk::61.578070
[05/14 04:19:02    276s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:02    276s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:02    276s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:02    276s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:02    276s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:02    276s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:19:02    276s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252848 ; uaWl: 1.000000 ; uaWlH: 0.201722 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:19:02    276s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1802.004M)
[05/14 04:19:02    276s] Starting delay calculation for Setup views
[05/14 04:19:02    276s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:19:02    276s] #################################################################################
[05/14 04:19:02    276s] # Design Stage: PreRoute
[05/14 04:19:02    276s] # Design Name: mcs4
[05/14 04:19:02    276s] # Design Mode: 45nm
[05/14 04:19:02    276s] # Analysis Mode: MMMC OCV 
[05/14 04:19:02    276s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:19:02    276s] # Signoff Settings: SI Off 
[05/14 04:19:02    276s] #################################################################################
[05/14 04:19:02    276s] Calculate early delays in OCV mode...
[05/14 04:19:02    276s] Calculate late delays in OCV mode...
[05/14 04:19:02    276s] Calculate early delays in OCV mode...
[05/14 04:19:02    276s] Calculate late delays in OCV mode...
[05/14 04:19:02    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 1810.3M, InitMEM = 1810.3M)
[05/14 04:19:02    276s] Start delay calculation (fullDC) (1 T). (MEM=1810.29)
[05/14 04:19:02    277s] End AAE Lib Interpolated Model. (MEM=1830.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:19:03    277s] Total number of fetched objects 2270
[05/14 04:19:03    278s] Total number of fetched objects 2270
[05/14 04:19:04    278s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/14 04:19:04    278s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:19:04    278s] End delay calculation. (MEM=1851.25 CPU=0:00:01.0 REAL=0:00:02.0)
[05/14 04:19:04    278s] End delay calculation (fullDC). (MEM=1851.25 CPU=0:00:01.3 REAL=0:00:02.0)
[05/14 04:19:04    278s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1851.2M) ***
[05/14 04:19:04    278s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:04:38 mem=1851.3M)
[05/14 04:19:04    278s] Reported timing to dir ./timingReports
[05/14 04:19:04    278s] **optDesign ... cpu = 0:00:25, real = 0:00:39, mem = 1559.3M, totSessionCpu=0:04:38 **
[05/14 04:19:04    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1807.3M, EPOCH TIME: 1747210744.392654
[05/14 04:19:04    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.054, MEM:1807.3M, EPOCH TIME: 1747210744.447105
[05/14 04:19:17    281s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.580 | 899.313 | 699.580 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:52, mem = 1560.0M, totSessionCpu=0:04:41 **
[05/14 04:19:17    281s] 
[05/14 04:19:17    281s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:19:17    281s] Deleting Lib Analyzer.
[05/14 04:19:17    281s] 
[05/14 04:19:17    281s] TimeStamp Deleting Cell Server End ...
[05/14 04:19:17    281s] *** Finished optDesign ***
[05/14 04:19:17    281s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:19:17    281s] Info: Destroy the CCOpt slew target map.
[05/14 04:19:17    281s] clean pInstBBox. size 0
[05/14 04:19:18    281s] All LLGs are deleted
[05/14 04:19:18    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1822.7M, EPOCH TIME: 1747210758.133043
[05/14 04:19:18    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1822.7M, EPOCH TIME: 1747210758.133280
[05/14 04:19:18    281s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:19:18    281s] *** optDesign #2 [finish] : cpu/real = 0:00:28.1/0:00:52.5 (0.5), totSession cpu/real = 0:04:41.3/0:13:44.3 (0.3), mem = 1822.7M
[05/14 04:19:18    281s] 
[05/14 04:19:18    281s] =============================================================================================
[05/14 04:19:18    281s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/14 04:19:18    281s] =============================================================================================
[05/14 04:19:18    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:19:18    281s] ---------------------------------------------------------------------------------------------
[05/14 04:19:18    281s] [ InitOpt                ]      1   0:00:07.1  (  13.5 % )     0:00:12.1 /  0:00:05.4    0.5
[05/14 04:19:18    281s] [ GlobalOpt              ]      1   0:00:03.1  (   5.9 % )     0:00:03.1 /  0:00:02.0    0.7
[05/14 04:19:18    281s] [ DrvOpt                 ]      4   0:00:08.4  (  16.0 % )     0:00:08.4 /  0:00:05.1    0.6
[05/14 04:19:18    281s] [ AreaOpt                ]      2   0:00:04.8  (   9.1 % )     0:00:05.2 /  0:00:04.9    0.9
[05/14 04:19:18    281s] [ ViewPruning            ]      8   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.3    0.5
[05/14 04:19:18    281s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.7 % )     0:00:18.6 /  0:00:05.3    0.3
[05/14 04:19:18    281s] [ DrvReport              ]      3   0:00:10.8  (  20.5 % )     0:00:10.8 /  0:00:00.4    0.0
[05/14 04:19:18    281s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:19:18    281s] [ SlackTraversorInit     ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.6
[05/14 04:19:18    281s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:18    281s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.8
[05/14 04:19:18    281s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:18    281s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.5
[05/14 04:19:18    281s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.4
[05/14 04:19:18    281s] [ RefinePlace            ]      2   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.6    0.8
[05/14 04:19:18    281s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.3    0.6
[05/14 04:19:18    281s] [ ExtractRC              ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.2    0.6
[05/14 04:19:18    281s] [ TimingUpdate           ]      5   0:00:00.7  (   1.3 % )     0:00:06.3 /  0:00:03.6    0.6
[05/14 04:19:18    281s] [ FullDelayCalc          ]      3   0:00:06.9  (  13.2 % )     0:00:06.9 /  0:00:04.3    0.6
[05/14 04:19:18    281s] [ TimingReport           ]      3   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.4    0.7
[05/14 04:19:18    281s] [ GenerateReports        ]      1   0:00:02.5  (   4.8 % )     0:00:02.5 /  0:00:02.3    0.9
[05/14 04:19:18    281s] [ MISC                   ]          0:00:04.3  (   8.2 % )     0:00:04.3 /  0:00:03.2    0.7
[05/14 04:19:18    281s] ---------------------------------------------------------------------------------------------
[05/14 04:19:18    281s]  optDesign #2 TOTAL                 0:00:52.5  ( 100.0 % )     0:00:52.5 /  0:00:28.1    0.5
[05/14 04:19:18    281s] ---------------------------------------------------------------------------------------------
[05/14 04:19:18    281s] 
[05/14 04:19:18    281s] # timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/14 04:19:18    281s] *** timeDesign #7 [begin] : totSession cpu/real = 0:04:41.3/0:13:44.4 (0.3), mem = 1822.7M
[05/14 04:19:18    281s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1726.7M, EPOCH TIME: 1747210758.219819
[05/14 04:19:18    281s] All LLGs are deleted
[05/14 04:19:18    281s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1726.7M, EPOCH TIME: 1747210758.219954
[05/14 04:19:18    281s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1726.7M, EPOCH TIME: 1747210758.220034
[05/14 04:19:18    281s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1726.7M, EPOCH TIME: 1747210758.220197
[05/14 04:19:18    281s] Start to check current routing status for nets...
[05/14 04:19:18    281s] Net data_dir is not routed.
[05/14 04:19:18    281s] Early Global Route is going to be called for routing.
[05/14 04:19:18    281s] End to check current routing status for nets (mem=1726.7M)
[05/14 04:19:18    281s] ### Creating LA Mngr. totSessionCpu=0:04:41 mem=1726.7M
[05/14 04:19:18    281s] ### Creating LA Mngr, finished. totSessionCpu=0:04:41 mem=1726.7M
[05/14 04:19:18    281s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      ==================== Layers =====================
[05/14 04:19:18    281s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:19:18    281s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:19:18    281s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:19:18    281s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:19:18    281s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:19:18    281s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:19:18    281s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:19:18    281s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:19:18    281s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:19:18    281s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:19:18    281s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:19:18    281s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:19:18    281s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:19:18    281s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:19:18    281s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:19:18    281s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:19:18    281s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:19:18    281s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:19:18    281s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:19:18    281s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:19:18    281s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:19:18    281s] (I)      Started Import and model ( Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      Default pattern map key = mcs4_default.
[05/14 04:19:18    281s] (I)      == Non-default Options ==
[05/14 04:19:18    281s] (I)      Route open nets only                               : true
[05/14 04:19:18    281s] (I)      Maximum routing layer                              : 11
[05/14 04:19:18    281s] (I)      Number of threads                                  : 1
[05/14 04:19:18    281s] (I)      Method to set GCell size                           : row
[05/14 04:19:18    281s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:19:18    281s] (I)      Use row-based GCell size
[05/14 04:19:18    281s] (I)      Use row-based GCell align
[05/14 04:19:18    281s] (I)      layer 0 area = 80000
[05/14 04:19:18    281s] (I)      layer 1 area = 80000
[05/14 04:19:18    281s] (I)      layer 2 area = 80000
[05/14 04:19:18    281s] (I)      layer 3 area = 80000
[05/14 04:19:18    281s] (I)      layer 4 area = 80000
[05/14 04:19:18    281s] (I)      layer 5 area = 80000
[05/14 04:19:18    281s] (I)      layer 6 area = 80000
[05/14 04:19:18    281s] (I)      layer 7 area = 80000
[05/14 04:19:18    281s] (I)      layer 8 area = 80000
[05/14 04:19:18    281s] (I)      layer 9 area = 400000
[05/14 04:19:18    281s] (I)      layer 10 area = 400000
[05/14 04:19:18    281s] (I)      GCell unit size   : 3420
[05/14 04:19:18    281s] (I)      GCell multiplier  : 1
[05/14 04:19:18    281s] (I)      GCell row height  : 3420
[05/14 04:19:18    281s] (I)      Actual row height : 3420
[05/14 04:19:18    281s] (I)      GCell align ref   : 5200 5320
[05/14 04:19:18    281s] [NR-eGR] Track table information for default rule: 
[05/14 04:19:18    281s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:19:18    281s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:19:18    281s] (I)      ================== Default via ===================
[05/14 04:19:18    281s] (I)      +----+------------------+------------------------+
[05/14 04:19:18    281s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:19:18    281s] (I)      +----+------------------+------------------------+
[05/14 04:19:18    281s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:19:18    281s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:19:18    281s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:19:18    281s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:19:18    281s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:19:18    281s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:19:18    281s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:19:18    281s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:19:18    281s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:19:18    281s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:19:18    281s] (I)      +----+------------------+------------------------+
[05/14 04:19:18    281s] [NR-eGR] Read 902 PG shapes
[05/14 04:19:18    281s] [NR-eGR] Read 0 clock shapes
[05/14 04:19:18    281s] [NR-eGR] Read 0 other shapes
[05/14 04:19:18    281s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:19:18    281s] [NR-eGR] #Instance Blockages : 0
[05/14 04:19:18    281s] [NR-eGR] #PG Blockages       : 902
[05/14 04:19:18    281s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:19:18    281s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:19:18    281s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:19:18    281s] [NR-eGR] #Other Blockages    : 0
[05/14 04:19:18    281s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:19:18    281s] (I)      Number of open nets threshold = 22
[05/14 04:19:18    281s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/14 04:19:18    281s] [NR-eGR] Num Prerouted Nets = 2237  Num Prerouted Wires = 29822
[05/14 04:19:18    281s] [NR-eGR] Read 2243 nets ( ignored 2237 )
[05/14 04:19:18    281s] (I)      early_global_route_priority property id does not exist.
[05/14 04:19:18    281s] (I)      Read Num Blocks=902  Num Prerouted Wires=29822  Num CS=0
[05/14 04:19:18    281s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 18667
[05/14 04:19:18    281s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 7554
[05/14 04:19:18    281s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 2646
[05/14 04:19:18    281s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 826
[05/14 04:19:18    281s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 129
[05/14 04:19:18    281s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:19:18    281s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:19:18    281s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:19:18    281s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:19:18    281s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:19:18    281s] (I)      Number of ignored nets                =   2237
[05/14 04:19:18    281s] (I)      Number of connected nets              =   2237
[05/14 04:19:18    281s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:19:18    281s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:19:18    281s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:19:18    281s] (I)      Ndr track 0 does not exist
[05/14 04:19:18    281s] (I)      Ndr track 0 does not exist
[05/14 04:19:18    281s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:19:18    281s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:19:18    281s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:19:18    281s] (I)      Site width          :   400  (dbu)
[05/14 04:19:18    281s] (I)      Row height          :  3420  (dbu)
[05/14 04:19:18    281s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:19:18    281s] (I)      GCell width         :  3420  (dbu)
[05/14 04:19:18    281s] (I)      GCell height        :  3420  (dbu)
[05/14 04:19:18    281s] (I)      Grid                :   102   103    11
[05/14 04:19:18    281s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:19:18    281s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:19:18    281s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:19:18    281s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:19:18    281s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:19:18    281s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:19:18    281s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:19:18    281s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:19:18    281s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:19:18    281s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:19:18    281s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:19:18    281s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:19:18    281s] (I)      --------------------------------------------------------
[05/14 04:19:18    281s] 
[05/14 04:19:18    281s] [NR-eGR] ============ Routing rule table ============
[05/14 04:19:18    281s] [NR-eGR] Rule id: 0  Nets: 6
[05/14 04:19:18    281s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:19:18    281s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:19:18    281s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:19:18    281s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:19:18    281s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:19:18    281s] [NR-eGR] Rule id: 1  Nets: 0
[05/14 04:19:18    281s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:19:18    281s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:19:18    281s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:19:18    281s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:19:18    281s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:19:18    281s] [NR-eGR] ========================================
[05/14 04:19:18    281s] [NR-eGR] 
[05/14 04:19:18    281s] (I)      =============== Blocked Tracks ===============
[05/14 04:19:18    281s] (I)      +-------+---------+----------+---------------+
[05/14 04:19:18    281s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:19:18    281s] (I)      +-------+---------+----------+---------------+
[05/14 04:19:18    281s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:19:18    281s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:19:18    281s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:19:18    281s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:19:18    281s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:19:18    281s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:19:18    281s] (I)      +-------+---------+----------+---------------+
[05/14 04:19:18    281s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.13 sec, Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      Reset routing kernel
[05/14 04:19:18    281s] (I)      Started Global Routing ( Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      totalPins=25  totalGlobalPin=23 (92.00%)
[05/14 04:19:18    281s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:19:18    281s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 11]
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1a Route ============
[05/14 04:19:18    281s] (I)      Usage: 74 = (22 H, 52 V) = (0.01% H, 0.01% V) = (3.762e+01um H, 8.892e+01um V)
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1b Route ============
[05/14 04:19:18    281s] (I)      Usage: 74 = (22 H, 52 V) = (0.01% H, 0.01% V) = (3.762e+01um H, 8.892e+01um V)
[05/14 04:19:18    281s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.265400e+02um
[05/14 04:19:18    281s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:19:18    281s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1c Route ============
[05/14 04:19:18    281s] (I)      Usage: 74 = (22 H, 52 V) = (0.01% H, 0.01% V) = (3.762e+01um H, 8.892e+01um V)
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1d Route ============
[05/14 04:19:18    281s] (I)      Usage: 74 = (22 H, 52 V) = (0.01% H, 0.01% V) = (3.762e+01um H, 8.892e+01um V)
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1e Route ============
[05/14 04:19:18    281s] (I)      Usage: 74 = (22 H, 52 V) = (0.01% H, 0.01% V) = (3.762e+01um H, 8.892e+01um V)
[05/14 04:19:18    281s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.265400e+02um
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] (I)      ============  Phase 1l Route ============
[05/14 04:19:18    281s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:19:18    281s] (I)      Layer  2:      89136      8625         0           0       88954    ( 0.00%) 
[05/14 04:19:18    281s] (I)      Layer  3:      93059     19050         0         909       92718    ( 0.97%) 
[05/14 04:19:18    281s] (I)      Layer  4:      89136     15110        15           0       88954    ( 0.00%) 
[05/14 04:19:18    281s] (I)      Layer  5:      93059      2402         0         909       92718    ( 0.97%) 
[05/14 04:19:18    281s] (I)      Layer  6:      88554       422         0           0       88954    ( 0.00%) 
[05/14 04:19:18    281s] (I)      Layer  7:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:19:18    281s] (I)      Layer  8:      89352         0         0           0       88954    ( 0.00%) 
[05/14 04:19:18    281s] (I)      Layer  9:      93223         0         0         909       92718    ( 0.97%) 
[05/14 04:19:18    281s] (I)      Layer 10:      35598         0         0           0       35582    ( 0.00%) 
[05/14 04:19:18    281s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:19:18    281s] (I)      Total:        801609     45609        15        3999      799356    ( 0.50%) 
[05/14 04:19:18    281s] (I)      
[05/14 04:19:18    281s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:19:18    281s] [NR-eGR]                        OverCon           OverCon            
[05/14 04:19:18    281s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/14 04:19:18    281s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/14 04:19:18    281s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:19:18    281s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal4 ( 4)        10( 0.10%)         1( 0.01%)   ( 0.11%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:19:18    281s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:19:18    281s] [NR-eGR]        Total        10( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/14 04:19:18    281s] [NR-eGR] 
[05/14 04:19:18    281s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:19:18    281s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:19:18    281s] (I)      ============= Track Assignment ============
[05/14 04:19:18    281s] (I)      Started Track Assignment (1T) ( Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/14 04:19:18    281s] (I)      Run Multi-thread track assignment
[05/14 04:19:18    281s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] (I)      Started Export ( Curr Mem: 1726.68 MB )
[05/14 04:19:18    281s] [NR-eGR]                  Length (um)   Vias 
[05/14 04:19:18    281s] [NR-eGR] ------------------------------------
[05/14 04:19:18    281s] [NR-eGR]  Metal1   (1H)             0   8476 
[05/14 04:19:18    281s] [NR-eGR]  Metal2   (2V)         12842  11706 
[05/14 04:19:18    281s] [NR-eGR]  Metal3   (3H)         21177   2475 
[05/14 04:19:18    281s] [NR-eGR]  Metal4   (4V)         11288   1179 
[05/14 04:19:18    281s] [NR-eGR]  Metal5   (5H)          4055    272 
[05/14 04:19:18    281s] [NR-eGR]  Metal6   (6V)           713      0 
[05/14 04:19:18    281s] [NR-eGR]  Metal7   (7H)             0      0 
[05/14 04:19:18    281s] [NR-eGR]  Metal8   (8V)             0      0 
[05/14 04:19:18    281s] [NR-eGR]  Metal9   (9H)             0      0 
[05/14 04:19:18    281s] [NR-eGR]  Metal10  (10V)            0      0 
[05/14 04:19:18    281s] [NR-eGR]  Metal11  (11H)            0      0 
[05/14 04:19:18    281s] [NR-eGR] ------------------------------------
[05/14 04:19:18    281s] [NR-eGR]           Total        50076  24108 
[05/14 04:19:18    281s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:19:18    281s] [NR-eGR] Total half perimeter of net bounding box: 43177um
[05/14 04:19:18    281s] [NR-eGR] Total length: 50076um, number of vias: 24108
[05/14 04:19:18    281s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:19:18    281s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/14 04:19:18    281s] [NR-eGR] --------------------------------------------------------------------------
[05/14 04:19:18    281s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1708.67 MB )
[05/14 04:19:18    281s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.32 sec, Curr Mem: 1708.67 MB )
[05/14 04:19:18    281s] (I)      ====================================== Runtime Summary ======================================
[05/14 04:19:18    281s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/14 04:19:18    281s] (I)      ---------------------------------------------------------------------------------------------
[05/14 04:19:18    281s] (I)       Early Global Route kernel               100.00%  684.78 sec  685.11 sec  0.32 sec  0.20 sec 
[05/14 04:19:18    281s] (I)       +-Import and model                       41.48%  684.79 sec  684.93 sec  0.13 sec  0.08 sec 
[05/14 04:19:18    281s] (I)       | +-Create place DB                       5.10%  684.79 sec  684.81 sec  0.02 sec  0.02 sec 
[05/14 04:19:18    281s] (I)       | | +-Import place data                   5.03%  684.79 sec  684.81 sec  0.02 sec  0.02 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read instances and placement      1.44%  684.79 sec  684.80 sec  0.00 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read nets                         3.42%  684.80 sec  684.81 sec  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Create route DB                      31.77%  684.81 sec  684.91 sec  0.10 sec  0.06 sec 
[05/14 04:19:18    281s] (I)       | | +-Import route data (1T)             30.65%  684.81 sec  684.91 sec  0.10 sec  0.06 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.46%  684.84 sec  684.85 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read routing blockages          0.00%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read instance blockages         0.32%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read PG blockages               0.61%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read clock blockages            0.01%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read other blockages            0.01%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read halo blockages             0.02%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Read boundary cut boxes         0.00%  684.84 sec  684.84 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read blackboxes                   0.01%  684.85 sec  684.85 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read prerouted                   11.90%  684.85 sec  684.88 sec  0.04 sec  0.04 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read unlegalized nets             0.01%  684.88 sec  684.88 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Read nets                         0.02%  684.88 sec  684.88 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Set up via pillars                0.00%  684.88 sec  684.88 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Initialize 3D grid graph          0.05%  684.89 sec  684.89 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Model blockage capacity           7.94%  684.89 sec  684.91 sec  0.03 sec  0.02 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Initialize 3D capacity          7.62%  684.89 sec  684.91 sec  0.02 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Read aux data                         0.00%  684.91 sec  684.91 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Others data preparation               0.02%  684.91 sec  684.91 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Create route kernel                   4.04%  684.91 sec  684.93 sec  0.01 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       +-Global Routing                         14.63%  684.93 sec  684.97 sec  0.05 sec  0.03 sec 
[05/14 04:19:18    281s] (I)       | +-Initialization                        0.04%  684.93 sec  684.93 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Net group 1                           8.68%  684.93 sec  684.96 sec  0.03 sec  0.02 sec 
[05/14 04:19:18    281s] (I)       | | +-Generate topology                   0.01%  684.93 sec  684.93 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1a                            0.44%  684.93 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Pattern routing (1T)              0.25%  684.93 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Add via demand to 2D              0.04%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1b                            0.04%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1c                            0.01%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1d                            0.01%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1e                            0.54%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | +-Route legalization                0.07%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | | | +-Legalize Blockage Violations    0.00%  684.94 sec  684.94 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Phase 1l                            5.00%  684.94 sec  684.95 sec  0.02 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | | | +-Layer assignment (1T)             4.29%  684.94 sec  684.95 sec  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Clean cong LA                         0.00%  684.96 sec  684.96 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       +-Export 3D cong map                      3.23%  684.97 sec  684.98 sec  0.01 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Export 2D cong map                    0.16%  684.98 sec  684.98 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       +-Extract Global 3D Wires                 0.00%  684.98 sec  684.98 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       +-Track Assignment (1T)                  13.51%  684.98 sec  685.03 sec  0.04 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Initialization                        0.01%  684.99 sec  684.99 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Track Assignment Kernel              13.27%  684.99 sec  685.03 sec  0.04 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Free Memory                           0.00%  685.03 sec  685.03 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       +-Export                                 23.98%  685.03 sec  685.11 sec  0.08 sec  0.07 sec 
[05/14 04:19:18    281s] (I)       | +-Export DB wires                       0.15%  685.03 sec  685.03 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Export all nets                     0.03%  685.03 sec  685.03 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | | +-Set wire vias                       0.01%  685.03 sec  685.03 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)       | +-Report wirelength                     3.77%  685.03 sec  685.04 sec  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Update net boxes                      3.34%  685.04 sec  685.05 sec  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)       | +-Update timing                        16.41%  685.05 sec  685.11 sec  0.05 sec  0.05 sec 
[05/14 04:19:18    281s] (I)       +-Postprocess design                      0.00%  685.11 sec  685.11 sec  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)      ===================== Summary by functions =====================
[05/14 04:19:18    281s] (I)       Lv  Step                                 %      Real       CPU 
[05/14 04:19:18    281s] (I)      ----------------------------------------------------------------
[05/14 04:19:18    281s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.20 sec 
[05/14 04:19:18    281s] (I)        1  Import and model                41.48%  0.13 sec  0.08 sec 
[05/14 04:19:18    281s] (I)        1  Export                          23.98%  0.08 sec  0.07 sec 
[05/14 04:19:18    281s] (I)        1  Global Routing                  14.63%  0.05 sec  0.03 sec 
[05/14 04:19:18    281s] (I)        1  Track Assignment (1T)           13.51%  0.04 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        1  Export 3D cong map               3.23%  0.01 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Create route DB                 31.77%  0.10 sec  0.06 sec 
[05/14 04:19:18    281s] (I)        2  Update timing                   16.41%  0.05 sec  0.05 sec 
[05/14 04:19:18    281s] (I)        2  Track Assignment Kernel         13.27%  0.04 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        2  Net group 1                      8.68%  0.03 sec  0.02 sec 
[05/14 04:19:18    281s] (I)        2  Create place DB                  5.10%  0.02 sec  0.02 sec 
[05/14 04:19:18    281s] (I)        2  Create route kernel              4.04%  0.01 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Report wirelength                3.77%  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        2  Update net boxes                 3.34%  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Export DB wires                  0.15%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Import route data (1T)          30.65%  0.10 sec  0.06 sec 
[05/14 04:19:18    281s] (I)        3  Import place data                5.03%  0.02 sec  0.02 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1l                         5.00%  0.02 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1e                         0.54%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1a                         0.44%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Export all nets                  0.03%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Generate topology                0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Read prerouted                  11.90%  0.04 sec  0.04 sec 
[05/14 04:19:18    281s] (I)        4  Model blockage capacity          7.94%  0.03 sec  0.02 sec 
[05/14 04:19:18    281s] (I)        4  Layer assignment (1T)            4.29%  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        4  Read nets                        3.44%  0.01 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        4  Read blockages ( Layer 2-11 )    1.46%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Read instances and placement     1.44%  0.00 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        4  Pattern routing (1T)             0.25%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Route legalization               0.07%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Add via demand to 2D             0.04%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Initialize 3D capacity           7.62%  0.02 sec  0.01 sec 
[05/14 04:19:18    281s] (I)        5  Read PG blockages                0.61%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read instance blockages          0.32%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/14 04:19:18    281s] Extraction called for design 'mcs4' of instances=2235 and nets=2293 using extraction engine 'preRoute' .
[05/14 04:19:18    281s] PreRoute RC Extraction called for design mcs4.
[05/14 04:19:18    281s] RC Extraction called in multi-corner(2) mode.
[05/14 04:19:18    281s] RCMode: PreRoute
[05/14 04:19:18    281s]       RC Corner Indexes            0       1   
[05/14 04:19:18    281s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/14 04:19:18    281s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:18    281s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:18    281s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/14 04:19:18    281s] Shrink Factor                : 1.00000
[05/14 04:19:18    281s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/14 04:19:18    281s] Using Quantus QRC technology file ...
[05/14 04:19:18    281s] 
[05/14 04:19:18    281s] Trim Metal Layers:
[05/14 04:19:18    281s] LayerId::1 widthSet size::1
[05/14 04:19:18    281s] LayerId::2 widthSet size::1
[05/14 04:19:18    281s] LayerId::3 widthSet size::1
[05/14 04:19:18    281s] LayerId::4 widthSet size::1
[05/14 04:19:18    281s] LayerId::5 widthSet size::1
[05/14 04:19:18    281s] LayerId::6 widthSet size::1
[05/14 04:19:18    281s] LayerId::7 widthSet size::1
[05/14 04:19:18    281s] LayerId::8 widthSet size::1
[05/14 04:19:18    281s] LayerId::9 widthSet size::1
[05/14 04:19:18    281s] LayerId::10 widthSet size::1
[05/14 04:19:18    281s] LayerId::11 widthSet size::1
[05/14 04:19:18    281s] Updating RC grid for preRoute extraction ...
[05/14 04:19:18    281s] eee: pegSigSF::1.070000
[05/14 04:19:18    281s] Initializing multi-corner resistance tables ...
[05/14 04:19:18    281s] eee: l::1 avDens::0.096052 usedTrk::1046.005848 availTrk::10890.000000 sigTrk::1046.005848
[05/14 04:19:18    281s] eee: l::2 avDens::0.116559 usedTrk::757.398247 availTrk::6498.000000 sigTrk::757.398247
[05/14 04:19:18    281s] eee: l::3 avDens::0.162294 usedTrk::1270.762811 availTrk::7830.000000 sigTrk::1270.762811
[05/14 04:19:18    281s] eee: l::4 avDens::0.100620 usedTrk::714.051546 availTrk::7096.500000 sigTrk::714.051546
[05/14 04:19:18    281s] eee: l::5 avDens::0.050384 usedTrk::240.330674 availTrk::4770.000000 sigTrk::240.330674
[05/14 04:19:18    281s] eee: l::6 avDens::0.016005 usedTrk::61.578070 availTrk::3847.500000 sigTrk::61.578070
[05/14 04:19:18    281s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:18    281s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:18    281s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:18    281s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:18    281s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/14 04:19:18    281s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:19:18    281s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252848 ; uaWl: 1.000000 ; uaWlH: 0.201336 ; aWlH: 0.000000 ; Pmax: 0.815300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/14 04:19:18    281s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1690.672M)
[05/14 04:19:18    281s] Effort level <high> specified for reg2reg path_group
[05/14 04:19:18    281s] All LLGs are deleted
[05/14 04:19:18    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.0M, EPOCH TIME: 1747210758.954064
[05/14 04:19:18    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1703.0M, EPOCH TIME: 1747210758.954761
[05/14 04:19:18    281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.0M, EPOCH TIME: 1747210758.958186
[05/14 04:19:18    281s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1703.0M, EPOCH TIME: 1747210758.963075
[05/14 04:19:19    281s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1703.0M, EPOCH TIME: 1747210759.008734
[05/14 04:19:19    281s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1703.0M, EPOCH TIME: 1747210759.009490
[05/14 04:19:19    281s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1703.0M, EPOCH TIME: 1747210759.016246
[05/14 04:19:19    281s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1703.0M, EPOCH TIME: 1747210759.017777
[05/14 04:19:19    281s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:1703.0M, EPOCH TIME: 1747210759.021597
[05/14 04:19:19    281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.067, MEM:1703.0M, EPOCH TIME: 1747210759.024970
[05/14 04:19:19    281s] All LLGs are deleted
[05/14 04:19:19    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.0M, EPOCH TIME: 1747210759.030750
[05/14 04:19:19    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1703.0M, EPOCH TIME: 1747210759.031446
[05/14 04:19:19    281s] Starting delay calculation for Setup views
[05/14 04:19:19    281s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:19:19    281s] #################################################################################
[05/14 04:19:19    281s] # Design Stage: PreRoute
[05/14 04:19:19    281s] # Design Name: mcs4
[05/14 04:19:19    281s] # Design Mode: 45nm
[05/14 04:19:19    281s] # Analysis Mode: MMMC OCV 
[05/14 04:19:19    281s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:19:19    281s] # Signoff Settings: SI Off 
[05/14 04:19:19    281s] #################################################################################
[05/14 04:19:19    282s] Calculate early delays in OCV mode...
[05/14 04:19:19    282s] Calculate late delays in OCV mode...
[05/14 04:19:19    282s] Calculate early delays in OCV mode...
[05/14 04:19:19    282s] Calculate late delays in OCV mode...
[05/14 04:19:19    282s] Topological Sorting (REAL = 0:00:00.0, MEM = 1701.0M, InitMEM = 1701.0M)
[05/14 04:19:19    282s] Start delay calculation (fullDC) (1 T). (MEM=1700.97)
[05/14 04:19:19    282s] End AAE Lib Interpolated Model. (MEM=1720.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:19:19    282s] Total number of fetched objects 2270
[05/14 04:19:20    283s] Total number of fetched objects 2270
[05/14 04:19:20    283s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:19:20    283s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:19:20    283s] End delay calculation. (MEM=1757.93 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 04:19:20    283s] End delay calculation (fullDC). (MEM=1757.93 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:19:20    283s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1757.9M) ***
[05/14 04:19:20    283s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:43 mem=1757.9M)
[05/14 04:19:23    285s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.581 | 899.307 | 699.581 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:19:23    285s] Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:19:23    285s] Total CPU time: 3.97 sec
[05/14 04:19:23    285s] Total Real time: 5.0 sec
[05/14 04:19:23    285s] Total Memory Usage: 1725.34375 Mbytes
[05/14 04:19:23    285s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:19:23    285s] *** timeDesign #7 [finish] : cpu/real = 0:00:04.0/0:00:05.8 (0.7), totSession cpu/real = 0:04:45.3/0:13:50.1 (0.3), mem = 1725.3M
[05/14 04:19:23    285s] 
[05/14 04:19:23    285s] =============================================================================================
[05/14 04:19:23    285s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/14 04:19:23    285s] =============================================================================================
[05/14 04:19:23    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:19:23    285s] ---------------------------------------------------------------------------------------------
[05/14 04:19:23    285s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:23    285s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:04.9 /  0:00:03.4    0.7
[05/14 04:19:23    285s] [ DrvReport              ]      1   0:00:01.6  (  27.0 % )     0:00:01.6 /  0:00:00.1    0.1
[05/14 04:19:23    285s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.2    0.7
[05/14 04:19:23    285s] [ ExtractRC              ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.7
[05/14 04:19:23    285s] [ TimingUpdate           ]      1   0:00:00.1  (   2.2 % )     0:00:01.4 /  0:00:01.3    0.9
[05/14 04:19:23    285s] [ FullDelayCalc          ]      1   0:00:01.3  (  22.0 % )     0:00:01.3 /  0:00:01.2    0.9
[05/14 04:19:23    285s] [ TimingReport           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:19:23    285s] [ GenerateReports        ]      1   0:00:01.7  (  30.2 % )     0:00:01.7 /  0:00:01.7    1.0
[05/14 04:19:23    285s] [ MISC                   ]          0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    0.8
[05/14 04:19:23    285s] ---------------------------------------------------------------------------------------------
[05/14 04:19:23    285s]  timeDesign #7 TOTAL                0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:04.0    0.7
[05/14 04:19:23    285s] ---------------------------------------------------------------------------------------------
[05/14 04:19:23    285s] 
[05/14 04:19:23    285s] # timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/14 04:19:23    285s] *** timeDesign #8 [begin] : totSession cpu/real = 0:04:45.3/0:13:50.2 (0.3), mem = 1725.3M
[05/14 04:19:24    285s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1691.3M, EPOCH TIME: 1747210764.075018
[05/14 04:19:24    285s] All LLGs are deleted
[05/14 04:19:24    285s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1691.3M, EPOCH TIME: 1747210764.075204
[05/14 04:19:24    285s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1691.3M, EPOCH TIME: 1747210764.075302
[05/14 04:19:24    285s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1691.3M, EPOCH TIME: 1747210764.075544
[05/14 04:19:24    285s] Start to check current routing status for nets...
[05/14 04:19:24    285s] All nets are already routed correctly.
[05/14 04:19:24    285s] End to check current routing status for nets (mem=1691.3M)
[05/14 04:19:24    285s] Effort level <high> specified for reg2reg path_group
[05/14 04:19:24    285s] All LLGs are deleted
[05/14 04:19:24    285s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.6M, EPOCH TIME: 1747210764.305653
[05/14 04:19:24    285s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1703.6M, EPOCH TIME: 1747210764.309187
[05/14 04:19:24    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.6M, EPOCH TIME: 1747210764.310324
[05/14 04:19:24    285s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1703.6M, EPOCH TIME: 1747210764.314208
[05/14 04:19:24    285s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1703.6M, EPOCH TIME: 1747210764.356554
[05/14 04:19:24    285s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1703.6M, EPOCH TIME: 1747210764.357109
[05/14 04:19:24    285s] Fast DP-INIT is on for default
[05/14 04:19:24    285s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:1703.6M, EPOCH TIME: 1747210764.362911
[05/14 04:19:24    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1703.6M, EPOCH TIME: 1747210764.364465
[05/14 04:19:24    285s] All LLGs are deleted
[05/14 04:19:24    285s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.6M, EPOCH TIME: 1747210764.370618
[05/14 04:19:24    285s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1703.6M, EPOCH TIME: 1747210764.371247
[05/14 04:19:24    285s] Starting delay calculation for Hold views
[05/14 04:19:24    285s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:19:24    285s] #################################################################################
[05/14 04:19:24    285s] # Design Stage: PreRoute
[05/14 04:19:24    285s] # Design Name: mcs4
[05/14 04:19:24    285s] # Design Mode: 45nm
[05/14 04:19:24    285s] # Analysis Mode: MMMC OCV 
[05/14 04:19:24    285s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:19:24    285s] # Signoff Settings: SI Off 
[05/14 04:19:24    285s] #################################################################################
[05/14 04:19:24    285s] Calculate late delays in OCV mode...
[05/14 04:19:24    285s] Calculate early delays in OCV mode...
[05/14 04:19:24    285s] Calculate late delays in OCV mode...
[05/14 04:19:24    285s] Calculate early delays in OCV mode...
[05/14 04:19:24    285s] Topological Sorting (REAL = 0:00:00.0, MEM = 1701.6M, InitMEM = 1701.6M)
[05/14 04:19:24    285s] Start delay calculation (fullDC) (1 T). (MEM=1701.63)
[05/14 04:19:24    285s] End AAE Lib Interpolated Model. (MEM=1721.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:19:24    286s] Total number of fetched objects 2270
[05/14 04:19:25    286s] Total number of fetched objects 2270
[05/14 04:19:25    286s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:19:25    286s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:19:25    286s] End delay calculation. (MEM=1758.59 CPU=0:00:00.8 REAL=0:00:01.0)
[05/14 04:19:25    286s] End delay calculation (fullDC). (MEM=1758.59 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:19:25    286s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1758.6M) ***
[05/14 04:19:25    286s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:47 mem=1758.6M)
[05/14 04:19:27    288s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.034  |
|           TNS (ns):|-35807.9 |-35807.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:19:27    288s] Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:19:27    288s] Total CPU time: 3.68 sec
[05/14 04:19:27    288s] Total Real time: 4.0 sec
[05/14 04:19:27    288s] Total Memory Usage: 1678.578125 Mbytes
[05/14 04:19:27    288s] *** timeDesign #8 [finish] : cpu/real = 0:00:03.7/0:00:03.9 (0.9), totSession cpu/real = 0:04:49.0/0:13:54.1 (0.3), mem = 1678.6M
[05/14 04:19:27    288s] 
[05/14 04:19:27    288s] =============================================================================================
[05/14 04:19:27    288s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/14 04:19:27    288s] =============================================================================================
[05/14 04:19:27    288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:19:27    288s] ---------------------------------------------------------------------------------------------
[05/14 04:19:27    288s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:19:27    288s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:03.5 /  0:00:03.3    1.0
[05/14 04:19:27    288s] [ TimingUpdate           ]      1   0:00:00.1  (   2.8 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 04:19:27    288s] [ FullDelayCalc          ]      1   0:00:01.1  (  27.4 % )     0:00:01.1 /  0:00:01.0    0.9
[05/14 04:19:27    288s] [ TimingReport           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:19:27    288s] [ GenerateReports        ]      1   0:00:02.1  (  53.7 % )     0:00:02.1 /  0:00:02.0    1.0
[05/14 04:19:27    288s] [ MISC                   ]          0:00:00.4  (  11.4 % )     0:00:00.4 /  0:00:00.4    0.8
[05/14 04:19:27    288s] ---------------------------------------------------------------------------------------------
[05/14 04:19:27    288s]  timeDesign #8 TOTAL                0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.7    0.9
[05/14 04:19:27    288s] ---------------------------------------------------------------------------------------------
[05/14 04:19:27    288s] 
[05/14 04:19:27    289s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:20:08    293s] <CMD> saveDesign mcs4_before_hold_fix
[05/14 04:20:08    293s] #% Begin save design ... (date=05/14 04:20:08, mem=1401.6M)
[05/14 04:20:08    293s] % Begin Save ccopt configuration ... (date=05/14 04:20:08, mem=1401.6M)
[05/14 04:20:08    293s] % End Save ccopt configuration ... (date=05/14 04:20:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1402.5M, current mem=1402.5M)
[05/14 04:20:09    293s] % Begin Save netlist data ... (date=05/14 04:20:08, mem=1402.5M)
[05/14 04:20:09    293s] Writing Binary DB to mcs4_before_hold_fix.dat/mcs4.v.bin in single-threaded mode...
[05/14 04:20:09    293s] % End Save netlist data ... (date=05/14 04:20:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.6M, current mem=1402.6M)
[05/14 04:20:09    293s] Saving symbol-table file ...
[05/14 04:20:09    293s] Saving congestion map file mcs4_before_hold_fix.dat/mcs4.route.congmap.gz ...
[05/14 04:20:09    293s] % Begin Save AAE data ... (date=05/14 04:20:09, mem=1402.9M)
[05/14 04:20:09    293s] Saving AAE Data ...
[05/14 04:20:09    293s] % End Save AAE data ... (date=05/14 04:20:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[05/14 04:20:09    293s] Saving preference file mcs4_before_hold_fix.dat/gui.pref.tcl ...
[05/14 04:20:09    293s] Saving mode setting ...
[05/14 04:20:09    293s] Saving global file ...
[05/14 04:20:10    293s] % Begin Save floorplan data ... (date=05/14 04:20:10, mem=1403.5M)
[05/14 04:20:10    293s] Saving floorplan file ...
[05/14 04:20:10    293s] % End Save floorplan data ... (date=05/14 04:20:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.6M, current mem=1403.6M)
[05/14 04:20:10    293s] Saving PG file mcs4_before_hold_fix.dat/mcs4.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed May 14 04:20:10 2025)
[05/14 04:20:10    293s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1679.2M) ***
[05/14 04:20:10    293s] Saving Drc markers ...
[05/14 04:20:10    293s] ... No Drc file written since there is no markers found.
[05/14 04:20:10    293s] % Begin Save placement data ... (date=05/14 04:20:10, mem=1403.7M)
[05/14 04:20:10    293s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/14 04:20:10    293s] Save Adaptive View Pruning View Names to Binary file
[05/14 04:20:10    293s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1682.2M) ***
[05/14 04:20:10    294s] % End Save placement data ... (date=05/14 04:20:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.7M, current mem=1403.7M)
[05/14 04:20:10    294s] % Begin Save routing data ... (date=05/14 04:20:10, mem=1403.7M)
[05/14 04:20:10    294s] Saving route file ...
[05/14 04:20:11    294s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1679.2M) ***
[05/14 04:20:11    294s] % End Save routing data ... (date=05/14 04:20:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1403.9M, current mem=1403.9M)
[05/14 04:20:11    294s] Saving property file mcs4_before_hold_fix.dat/mcs4.prop
[05/14 04:20:11    294s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1682.2M) ***
[05/14 04:20:11    294s] #Saving pin access data to file mcs4_before_hold_fix.dat/mcs4.apa ...
[05/14 04:20:11    294s] #
[05/14 04:20:11    294s] Saving preRoute extracted patterns in file 'mcs4_before_hold_fix.dat/mcs4.techData.gz' ...
[05/14 04:20:12    294s] Saving preRoute extraction data in directory 'mcs4_before_hold_fix.dat/extraction/' ...
[05/14 04:20:12    294s] Checksum of RCGrid density data::132
[05/14 04:20:12    294s] % Begin Save power constraints data ... (date=05/14 04:20:12, mem=1407.1M)
[05/14 04:20:12    294s] % End Save power constraints data ... (date=05/14 04:20:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
[05/14 04:20:13    294s] Generated self-contained design mcs4_before_hold_fix.dat
[05/14 04:20:13    295s] #% End save design ... (date=05/14 04:20:13, total cpu=0:00:01.5, real=0:00:05.0, peak res=1410.1M, current mem=1410.1M)
[05/14 04:20:13    295s] *** Message Summary: 0 warning(s), 0 error(s)
[05/14 04:20:13    295s] 
[05/14 04:20:28    295s] <CMD> ctd_win -side none -id ctd_window
[05/14 04:20:29    296s] 
[05/14 04:20:29    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:20:29    296s] Summary for sequential cells identification: 
[05/14 04:20:29    296s]   Identified SBFF number: 104
[05/14 04:20:29    296s]   Identified MBFF number: 16
[05/14 04:20:29    296s]   Identified SB Latch number: 0
[05/14 04:20:29    296s]   Identified MB Latch number: 0
[05/14 04:20:29    296s]   Not identified SBFF number: 16
[05/14 04:20:29    296s]   Not identified MBFF number: 0
[05/14 04:20:29    296s]   Not identified SB Latch number: 0
[05/14 04:20:29    296s]   Not identified MB Latch number: 0
[05/14 04:20:29    296s]   Number of sequential cells which are not FFs: 32
[05/14 04:20:29    296s]  Visiting view : AnalysisView_WC
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:20:29    296s]  Visiting view : AnalysisView_BC
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:20:29    296s]  Visiting view : AnalysisView_WC
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:20:29    296s]  Visiting view : AnalysisView_BC
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:20:29    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:20:29    296s] TLC MultiMap info (StdDelay):
[05/14 04:20:29    296s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:20:29    296s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:20:29    296s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:20:29    296s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:20:29    296s]  Setting StdDelay to: 38ps
[05/14 04:20:29    296s] 
[05/14 04:20:29    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:21:06    307s] # puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
[05/14 04:21:06    307s] # optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
[05/14 04:21:06    307s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1416.3M, totSessionCpu=0:05:07 **
[05/14 04:21:06    307s] Info: 1 threads available for lower-level modules during optimization.
[05/14 04:21:06    307s] GigaOpt running with 1 threads.
[05/14 04:21:06    307s] **INFO: User settings:
[05/14 04:21:06    307s] setDesignMode -process                              45
[05/14 04:21:06    307s] setExtractRCMode -coupling_c_th                     0.1
[05/14 04:21:06    307s] setExtractRCMode -engine                            preRoute
[05/14 04:21:06    307s] setExtractRCMode -relative_c_th                     1
[05/14 04:21:06    307s] setExtractRCMode -total_c_th                        0
[05/14 04:21:06    307s] setUsefulSkewMode -ecoRoute                         false
[05/14 04:21:06    307s] setDelayCalMode -enable_high_fanout                 true
[05/14 04:21:06    307s] setDelayCalMode -engine                             aae
[05/14 04:21:06    307s] setDelayCalMode -ignoreNetLoad                      false
[05/14 04:21:06    307s] setDelayCalMode -socv_accuracy_mode                 low
[05/14 04:21:06    307s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/14 04:21:06    307s] setOptMode -addInstancePrefix                       postCTShold
[05/14 04:21:06    307s] setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
[05/14 04:21:06    307s] setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
[05/14 04:21:06    307s] setOptMode -drcMargin                               0
[05/14 04:21:06    307s] setOptMode -fixDrc                                  true
[05/14 04:21:06    307s] setOptMode -fixFanoutLoad                           true
[05/14 04:21:06    307s] setOptMode -preserveAllSequential                   false
[05/14 04:21:06    307s] setOptMode -setupTargetSlack                        0
[05/14 04:21:06    307s] setPlaceMode -honorSoftBlockage                     true
[05/14 04:21:06    307s] setPlaceMode -place_design_floorplan_mode           false
[05/14 04:21:06    307s] setPlaceMode -place_detail_check_route              true
[05/14 04:21:06    307s] setPlaceMode -place_detail_preserve_routing         true
[05/14 04:21:06    307s] setPlaceMode -place_detail_remove_affected_routing  true
[05/14 04:21:06    307s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/14 04:21:06    307s] setPlaceMode -place_global_clock_gate_aware         true
[05/14 04:21:06    307s] setPlaceMode -place_global_cong_effort              high
[05/14 04:21:06    307s] setPlaceMode -place_global_ignore_scan              true
[05/14 04:21:06    307s] setPlaceMode -place_global_ignore_spare             false
[05/14 04:21:06    307s] setPlaceMode -place_global_module_aware_spare       false
[05/14 04:21:06    307s] setPlaceMode -place_global_place_io_pins            true
[05/14 04:21:06    307s] setPlaceMode -place_global_reorder_scan             true
[05/14 04:21:06    307s] setPlaceMode -powerDriven                           false
[05/14 04:21:06    307s] setPlaceMode -timingDriven                          true
[05/14 04:21:06    307s] setAnalysisMode -analysisType                       onChipVariation
[05/14 04:21:06    307s] setAnalysisMode -checkType                          setup
[05/14 04:21:06    307s] setAnalysisMode -clkSrcPath                         true
[05/14 04:21:06    307s] setAnalysisMode -clockPropagation                   sdcControl
[05/14 04:21:06    307s] setAnalysisMode -skew                               true
[05/14 04:21:06    307s] setAnalysisMode -virtualIPO                         false
[05/14 04:21:06    307s] 
[05/14 04:21:06    307s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/14 04:21:07    307s] Need call spDPlaceInit before registerPrioInstLoc.
[05/14 04:21:07    307s] *** optDesign #3 [begin] : totSession cpu/real = 0:05:07.6/0:15:33.3 (0.3), mem = 1767.9M
[05/14 04:21:07    307s] *** InitOpt #4 [begin] : totSession cpu/real = 0:05:07.6/0:15:33.3 (0.3), mem = 1767.9M
[05/14 04:21:07    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:1767.9M, EPOCH TIME: 1747210867.134103
[05/14 04:21:07    307s] z: 2, totalTracks: 1
[05/14 04:21:07    307s] z: 4, totalTracks: 1
[05/14 04:21:07    307s] z: 6, totalTracks: 1
[05/14 04:21:07    307s] z: 8, totalTracks: 1
[05/14 04:21:07    307s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:21:07    307s] All LLGs are deleted
[05/14 04:21:07    307s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1767.9M, EPOCH TIME: 1747210867.144584
[05/14 04:21:07    307s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1767.9M, EPOCH TIME: 1747210867.148058
[05/14 04:21:07    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1767.9M, EPOCH TIME: 1747210867.149125
[05/14 04:21:07    307s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1767.9M, EPOCH TIME: 1747210867.158056
[05/14 04:21:07    307s] Core basic site is CoreSite
[05/14 04:21:07    307s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1767.9M, EPOCH TIME: 1747210867.225705
[05/14 04:21:07    307s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:1767.9M, EPOCH TIME: 1747210867.247523
[05/14 04:21:07    307s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/14 04:21:07    307s] SiteArray: use 405,504 bytes
[05/14 04:21:07    307s] SiteArray: current memory after site array memory allocation 1767.9M
[05/14 04:21:07    307s] SiteArray: FP blocked sites are writable
[05/14 04:21:07    307s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:21:07    307s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1767.9M, EPOCH TIME: 1747210867.254667
[05/14 04:21:07    307s] Process 48961 wires and vias for routing blockage and capacity analysis
[05/14 04:21:07    307s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1767.9M, EPOCH TIME: 1747210867.276830
[05/14 04:21:07    307s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.120, MEM:1767.9M, EPOCH TIME: 1747210867.278291
[05/14 04:21:07    307s] 
[05/14 04:21:07    307s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:21:07    307s] OPERPROF:     Starting CMU at level 3, MEM:1767.9M, EPOCH TIME: 1747210867.281028
[05/14 04:21:07    307s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1767.9M, EPOCH TIME: 1747210867.284689
[05/14 04:21:07    307s] 
[05/14 04:21:07    307s] Bad Lib Cell Checking (CMU) is done! (0)
[05/14 04:21:07    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.139, MEM:1767.9M, EPOCH TIME: 1747210867.287692
[05/14 04:21:07    307s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1767.9M, EPOCH TIME: 1747210867.287797
[05/14 04:21:07    307s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1767.9M, EPOCH TIME: 1747210867.287865
[05/14 04:21:07    307s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1767.9MB).
[05/14 04:21:07    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.157, MEM:1767.9M, EPOCH TIME: 1747210867.290948
[05/14 04:21:07    307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1767.9M, EPOCH TIME: 1747210867.291305
[05/14 04:21:07    307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1767.9M, EPOCH TIME: 1747210867.301185
[05/14 04:21:07    307s] 
[05/14 04:21:07    307s] Creating Lib Analyzer ...
[05/14 04:21:07    307s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:21:07    307s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:21:07    307s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:21:07    307s] 
[05/14 04:21:07    307s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:21:08    308s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=1775.9M
[05/14 04:21:08    308s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=1775.9M
[05/14 04:21:08    308s] Creating Lib Analyzer, finished. 
[05/14 04:21:08    308s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1450.9M, totSessionCpu=0:05:09 **
[05/14 04:21:08    308s] *** optDesign -postCTS ***
[05/14 04:21:08    308s] DRC Margin: user margin 0.0
[05/14 04:21:08    308s] Hold Target Slack: user slack 0
[05/14 04:21:08    308s] Setup Target Slack: user slack 0;
[05/14 04:21:08    308s] setUsefulSkewMode -ecoRoute false
[05/14 04:21:08    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1776.9M, EPOCH TIME: 1747210868.194570
[05/14 04:21:08    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.067, MEM:1776.9M, EPOCH TIME: 1747210868.261723
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:21:08    308s] Deleting Lib Analyzer.
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Deleting Cell Server End ...
[05/14 04:21:08    308s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:21:08    308s] Summary for sequential cells identification: 
[05/14 04:21:08    308s]   Identified SBFF number: 104
[05/14 04:21:08    308s]   Identified MBFF number: 16
[05/14 04:21:08    308s]   Identified SB Latch number: 0
[05/14 04:21:08    308s]   Identified MB Latch number: 0
[05/14 04:21:08    308s]   Not identified SBFF number: 16
[05/14 04:21:08    308s]   Not identified MBFF number: 0
[05/14 04:21:08    308s]   Not identified SB Latch number: 0
[05/14 04:21:08    308s]   Not identified MB Latch number: 0
[05/14 04:21:08    308s]   Number of sequential cells which are not FFs: 32
[05/14 04:21:08    308s]  Visiting view : AnalysisView_WC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_BC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_WC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_BC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:08    308s] TLC MultiMap info (StdDelay):
[05/14 04:21:08    308s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:21:08    308s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:21:08    308s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:21:08    308s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:21:08    308s]  Setting StdDelay to: 38ps
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Deleting Cell Server End ...
[05/14 04:21:08    308s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1776.9M, EPOCH TIME: 1747210868.306057
[05/14 04:21:08    308s] All LLGs are deleted
[05/14 04:21:08    308s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1776.9M, EPOCH TIME: 1747210868.306196
[05/14 04:21:08    308s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1776.9M, EPOCH TIME: 1747210868.306352
[05/14 04:21:08    308s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1768.9M, EPOCH TIME: 1747210868.310040
[05/14 04:21:08    308s] Start to check current routing status for nets...
[05/14 04:21:08    308s] All nets are already routed correctly.
[05/14 04:21:08    308s] End to check current routing status for nets (mem=1768.9M)
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] Creating Lib Analyzer ...
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:21:08    308s] Summary for sequential cells identification: 
[05/14 04:21:08    308s]   Identified SBFF number: 104
[05/14 04:21:08    308s]   Identified MBFF number: 16
[05/14 04:21:08    308s]   Identified SB Latch number: 0
[05/14 04:21:08    308s]   Identified MB Latch number: 0
[05/14 04:21:08    308s]   Not identified SBFF number: 16
[05/14 04:21:08    308s]   Not identified MBFF number: 0
[05/14 04:21:08    308s]   Not identified SB Latch number: 0
[05/14 04:21:08    308s]   Not identified MB Latch number: 0
[05/14 04:21:08    308s]   Number of sequential cells which are not FFs: 32
[05/14 04:21:08    308s]  Visiting view : AnalysisView_WC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_BC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_WC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:08    308s]  Visiting view : AnalysisView_BC
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:08    308s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:08    308s] TLC MultiMap info (StdDelay):
[05/14 04:21:08    308s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:21:08    308s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:21:08    308s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:21:08    308s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:21:08    308s]  Setting StdDelay to: 38ps
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:21:08    308s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:21:08    308s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:21:08    308s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:21:08    308s] 
[05/14 04:21:08    308s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:21:09    309s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:10 mem=1778.9M
[05/14 04:21:09    309s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:10 mem=1778.9M
[05/14 04:21:09    309s] Creating Lib Analyzer, finished. 
[05/14 04:21:09    309s] #optDebug: Start CG creation (mem=1807.6M)
[05/14 04:21:09    309s]  ...initializing CG  maxDriveDist 1545.647500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 154.564500 
[05/14 04:21:09    309s] (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgPrt (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgEgp (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgPbk (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgNrb(cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgObs (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgCon (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s]  ...processing cgPdm (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2002.9M)
[05/14 04:21:09    309s] Compute RC Scale Done ...
[05/14 04:21:09    309s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:05:09.9/0:15:35.7 (0.3), mem = 1993.3M
[05/14 04:21:09    309s] 
[05/14 04:21:09    309s] =============================================================================================
[05/14 04:21:09    309s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/14 04:21:09    309s] =============================================================================================
[05/14 04:21:09    309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:21:09    309s] ---------------------------------------------------------------------------------------------
[05/14 04:21:09    309s] [ CellServerInit         ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 04:21:09    309s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  70.8 % )     0:00:01.7 /  0:00:01.7    1.0
[05/14 04:21:09    309s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:21:09    309s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 04:21:09    309s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:21:09    309s] [ MISC                   ]          0:00:00.4  (  18.0 % )     0:00:00.4 /  0:00:00.3    0.8
[05/14 04:21:09    309s] ---------------------------------------------------------------------------------------------
[05/14 04:21:09    309s]  InitOpt #4 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    0.9
[05/14 04:21:09    309s] ---------------------------------------------------------------------------------------------
[05/14 04:21:09    309s] 
[05/14 04:21:09    309s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:21:09    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:10 mem=1993.3M
[05/14 04:21:09    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.3M, EPOCH TIME: 1747210869.580588
[05/14 04:21:09    309s] z: 2, totalTracks: 1
[05/14 04:21:09    309s] z: 4, totalTracks: 1
[05/14 04:21:09    309s] z: 6, totalTracks: 1
[05/14 04:21:09    309s] z: 8, totalTracks: 1
[05/14 04:21:09    309s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:21:09    309s] All LLGs are deleted
[05/14 04:21:09    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1993.3M, EPOCH TIME: 1747210869.589266
[05/14 04:21:09    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1993.3M, EPOCH TIME: 1747210869.590017
[05/14 04:21:09    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.3M, EPOCH TIME: 1747210869.591056
[05/14 04:21:09    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1993.3M, EPOCH TIME: 1747210869.596095
[05/14 04:21:09    309s] Core basic site is CoreSite
[05/14 04:21:09    309s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1993.3M, EPOCH TIME: 1747210869.669394
[05/14 04:21:09    309s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:1993.3M, EPOCH TIME: 1747210869.682723
[05/14 04:21:09    309s] Fast DP-INIT is on for default
[05/14 04:21:09    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/14 04:21:09    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.095, MEM:1993.3M, EPOCH TIME: 1747210869.690923
[05/14 04:21:09    309s] 
[05/14 04:21:09    309s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:21:09    309s] 
[05/14 04:21:09    309s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:21:09    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.110, MEM:1993.3M, EPOCH TIME: 1747210869.701157
[05/14 04:21:09    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1993.3M, EPOCH TIME: 1747210869.701375
[05/14 04:21:09    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1993.3M, EPOCH TIME: 1747210869.704101
[05/14 04:21:09    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1993.3MB).
[05/14 04:21:09    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.127, MEM:1993.3M, EPOCH TIME: 1747210869.707571
[05/14 04:21:09    309s] TotalInstCnt at PhyDesignMc Initialization: 2,235
[05/14 04:21:09    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=1993.3M
[05/14 04:21:09    309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1993.3M, EPOCH TIME: 1747210869.716053
[05/14 04:21:09    309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1881.3M, EPOCH TIME: 1747210869.726118
[05/14 04:21:09    309s] TotalInstCnt at PhyDesignMc Destruction: 2,235
[05/14 04:21:09    309s] GigaOpt Hold Optimizer is used
[05/14 04:21:09    309s] Deleting Lib Analyzer.
[05/14 04:21:09    309s] End AAE Lib Interpolated Model. (MEM=1881.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:09    309s] 
[05/14 04:21:09    309s] Creating Lib Analyzer ...
[05/14 04:21:09    310s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:21:09    310s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:21:09    310s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:21:09    310s] 
[05/14 04:21:09    310s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:21:10    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:11 mem=1883.3M
[05/14 04:21:10    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:11 mem=1883.3M
[05/14 04:21:10    310s] Creating Lib Analyzer, finished. 
[05/14 04:21:10    310s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:11 mem=1883.3M ***
[05/14 04:21:10    310s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:05:10.9/0:15:36.8 (0.3), mem = 1883.3M
[05/14 04:21:10    310s] Effort level <high> specified for reg2reg path_group
[05/14 04:21:10    311s] 
[05/14 04:21:10    311s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:21:10    311s] Deleting Lib Analyzer.
[05/14 04:21:10    311s] 
[05/14 04:21:10    311s] TimeStamp Deleting Cell Server End ...
[05/14 04:21:11    311s] Starting delay calculation for Hold views
[05/14 04:21:11    311s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:21:11    311s] #################################################################################
[05/14 04:21:11    311s] # Design Stage: PreRoute
[05/14 04:21:11    311s] # Design Name: mcs4
[05/14 04:21:11    311s] # Design Mode: 45nm
[05/14 04:21:11    311s] # Analysis Mode: MMMC OCV 
[05/14 04:21:11    311s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:21:11    311s] # Signoff Settings: SI Off 
[05/14 04:21:11    311s] #################################################################################
[05/14 04:21:11    311s] Calculate late delays in OCV mode...
[05/14 04:21:11    311s] Calculate early delays in OCV mode...
[05/14 04:21:11    311s] Calculate late delays in OCV mode...
[05/14 04:21:11    311s] Calculate early delays in OCV mode...
[05/14 04:21:11    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1883.3M, InitMEM = 1883.3M)
[05/14 04:21:11    311s] Start delay calculation (fullDC) (1 T). (MEM=1883.34)
[05/14 04:21:11    311s] End AAE Lib Interpolated Model. (MEM=1903.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:11    311s] Total number of fetched objects 2270
[05/14 04:21:12    312s] Total number of fetched objects 2270
[05/14 04:21:12    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:12    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:12    312s] End delay calculation. (MEM=1919.03 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 04:21:12    312s] End delay calculation (fullDC). (MEM=1919.03 CPU=0:00:01.2 REAL=0:00:01.0)
[05/14 04:21:12    312s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1919.0M) ***
[05/14 04:21:12    312s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:13 mem=1919.0M)
[05/14 04:21:12    312s] 
[05/14 04:21:12    312s] Active hold views:
[05/14 04:21:12    312s]  AnalysisView_BC
[05/14 04:21:12    312s]   Dominating endpoints: 1795
[05/14 04:21:12    312s]   Dominating TNS: -35807.928
[05/14 04:21:12    312s] 
[05/14 04:21:12    312s] Done building cte hold timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:05:13 mem=1950.3M ***
[05/14 04:21:13    313s] *WARN* failed to init 4 edge(s) in building hold timer
[05/14 04:21:13    313s] Done building hold timer [6887 node(s), 8754 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:05:13 mem=1950.3M ***
[05/14 04:21:13    313s] Starting delay calculation for Setup views
[05/14 04:21:13    313s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:21:13    313s] #################################################################################
[05/14 04:21:13    313s] # Design Stage: PreRoute
[05/14 04:21:13    313s] # Design Name: mcs4
[05/14 04:21:13    313s] # Design Mode: 45nm
[05/14 04:21:13    313s] # Analysis Mode: MMMC OCV 
[05/14 04:21:13    313s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:21:13    313s] # Signoff Settings: SI Off 
[05/14 04:21:13    313s] #################################################################################
[05/14 04:21:13    313s] Calculate early delays in OCV mode...
[05/14 04:21:13    313s] Calculate late delays in OCV mode...
[05/14 04:21:13    313s] Calculate early delays in OCV mode...
[05/14 04:21:13    313s] Calculate late delays in OCV mode...
[05/14 04:21:13    313s] Topological Sorting (REAL = 0:00:00.0, MEM = 1930.3M, InitMEM = 1930.3M)
[05/14 04:21:13    313s] Start delay calculation (fullDC) (1 T). (MEM=1930.29)
[05/14 04:21:13    313s] End AAE Lib Interpolated Model. (MEM=1950.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:14    313s] Total number of fetched objects 2270
[05/14 04:21:14    314s] Total number of fetched objects 2270
[05/14 04:21:14    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:14    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:21:14    314s] End delay calculation. (MEM=1930.08 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:21:14    314s] End delay calculation (fullDC). (MEM=1930.08 CPU=0:00:01.1 REAL=0:00:01.0)
[05/14 04:21:14    314s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1930.1M) ***
[05/14 04:21:14    314s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:15 mem=1930.1M)
[05/14 04:21:14    314s] Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:05:15 mem=1930.1M ***
[05/14 04:21:15    314s] *info: category slack lower bound [L 0.0] default
[05/14 04:21:15    314s] *info: category slack lower bound [H 0.0] reg2reg 
[05/14 04:21:15    314s] --------------------------------------------------- 
[05/14 04:21:15    314s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/14 04:21:15    314s] --------------------------------------------------- 
[05/14 04:21:15    314s]          WNS    reg2regWNS
[05/14 04:21:15    314s]   699.581 ns    899.307 ns
[05/14 04:21:15    314s] --------------------------------------------------- 
[05/14 04:21:15    314s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:21:15    314s] Summary for sequential cells identification: 
[05/14 04:21:15    314s]   Identified SBFF number: 104
[05/14 04:21:15    314s]   Identified MBFF number: 16
[05/14 04:21:15    314s]   Identified SB Latch number: 0
[05/14 04:21:15    314s]   Identified MB Latch number: 0
[05/14 04:21:15    314s]   Not identified SBFF number: 16
[05/14 04:21:15    314s]   Not identified MBFF number: 0
[05/14 04:21:15    314s]   Not identified SB Latch number: 0
[05/14 04:21:15    314s]   Not identified MB Latch number: 0
[05/14 04:21:15    314s]   Number of sequential cells which are not FFs: 32
[05/14 04:21:15    314s]  Visiting view : AnalysisView_WC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_BC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_WC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_BC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:15    314s] TLC MultiMap info (StdDelay):
[05/14 04:21:15    314s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:21:15    314s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:21:15    314s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:21:15    314s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:21:15    314s]  Setting StdDelay to: 38ps
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Deleting Cell Server End ...
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] Creating Lib Analyzer ...
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:21:15    314s] Summary for sequential cells identification: 
[05/14 04:21:15    314s]   Identified SBFF number: 104
[05/14 04:21:15    314s]   Identified MBFF number: 16
[05/14 04:21:15    314s]   Identified SB Latch number: 0
[05/14 04:21:15    314s]   Identified MB Latch number: 0
[05/14 04:21:15    314s]   Not identified SBFF number: 16
[05/14 04:21:15    314s]   Not identified MBFF number: 0
[05/14 04:21:15    314s]   Not identified SB Latch number: 0
[05/14 04:21:15    314s]   Not identified MB Latch number: 0
[05/14 04:21:15    314s]   Number of sequential cells which are not FFs: 32
[05/14 04:21:15    314s]  Visiting view : AnalysisView_WC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_BC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_WC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:21:15    314s]  Visiting view : AnalysisView_BC
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:15    314s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:15    314s] TLC MultiMap info (StdDelay):
[05/14 04:21:15    314s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:21:15    314s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:21:15    314s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:21:15    314s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:21:15    314s]  Setting StdDelay to: 38ps
[05/14 04:21:15    314s] 
[05/14 04:21:15    314s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:21:15    315s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/14 04:21:15    315s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/14 04:21:15    315s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/14 04:21:15    315s] 
[05/14 04:21:15    315s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/14 04:21:16    316s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:16 mem=1946.1M
[05/14 04:21:16    316s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:16 mem=1946.1M
[05/14 04:21:16    316s] Creating Lib Analyzer, finished. 
[05/14 04:21:16    316s] 
[05/14 04:21:16    316s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/14 04:21:16    316s] *Info: worst delay setup view: AnalysisView_WC AnalysisView_BC
[05/14 04:21:16    316s] Footprint list for hold buffering (delay unit: ps)
[05/14 04:21:16    316s] =================================================================
[05/14 04:21:16    316s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/14 04:21:16    316s] ------------------------------------------------------------------
[05/14 04:21:16    316s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/14 04:21:16    316s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/14 04:21:16    316s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/14 04:21:16    316s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/14 04:21:16    316s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/14 04:21:16    316s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/14 04:21:16    316s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/14 04:21:16    316s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/14 04:21:16    316s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/14 04:21:16    316s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/14 04:21:16    316s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/14 04:21:16    316s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/14 04:21:16    316s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/14 04:21:16    316s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/14 04:21:16    316s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/14 04:21:16    316s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/14 04:21:16    316s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/14 04:21:16    316s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/14 04:21:16    316s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/14 04:21:16    316s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/14 04:21:16    316s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/14 04:21:16    316s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/14 04:21:16    316s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/14 04:21:16    316s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/14 04:21:16    316s] =================================================================
[05/14 04:21:16    316s] Hold Timer stdDelay = 38.0ps
[05/14 04:21:16    316s]  Visiting view : AnalysisView_BC
[05/14 04:21:16    316s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:21:16    316s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:21:16    316s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/14 04:21:16    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.1M, EPOCH TIME: 1747210876.788267
[05/14 04:21:16    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.108, MEM:1946.1M, EPOCH TIME: 1747210876.896140
[05/14 04:21:17    316s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.581 | 899.307 | 699.581 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.034  |
|           TNS (ns):|-35807.9 |-35807.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.578%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1604.6M, totSessionCpu=0:05:16 **
[05/14 04:21:17    316s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:05.5/0:00:06.4 (0.9), totSession cpu/real = 0:05:16.4/0:15:43.2 (0.3), mem = 1910.2M
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] =============================================================================================
[05/14 04:21:17    316s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/14 04:21:17    316s] =============================================================================================
[05/14 04:21:17    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:21:17    316s] ---------------------------------------------------------------------------------------------
[05/14 04:21:17    316s] [ ViewPruning            ]      5   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.2    0.8
[05/14 04:21:17    316s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:00.3 /  0:00:00.1    0.5
[05/14 04:21:17    316s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.6
[05/14 04:21:17    316s] [ SlackTraversorInit     ]      3   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/14 04:21:17    316s] [ CellServerInit         ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.7
[05/14 04:21:17    316s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  21.8 % )     0:00:01.4 /  0:00:01.2    0.9
[05/14 04:21:17    316s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:21:17    316s] [ HoldTimerInit          ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:21:17    316s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:21:17    316s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/14 04:21:17    316s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:21:17    316s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/14 04:21:17    316s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/14 04:21:17    316s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:21:17    316s] [ TimingUpdate           ]      4   0:00:00.2  (   2.5 % )     0:00:02.9 /  0:00:02.5    0.9
[05/14 04:21:17    316s] [ FullDelayCalc          ]      2   0:00:02.7  (  42.3 % )     0:00:02.7 /  0:00:02.4    0.9
[05/14 04:21:17    316s] [ TimingReport           ]      2   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.2    0.8
[05/14 04:21:17    316s] [ MISC                   ]          0:00:00.7  (  11.6 % )     0:00:00.7 /  0:00:00.6    0.8
[05/14 04:21:17    316s] ---------------------------------------------------------------------------------------------
[05/14 04:21:17    316s]  BuildHoldData #1 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:05.5    0.9
[05/14 04:21:17    316s] ---------------------------------------------------------------------------------------------
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:05:16.4/0:15:43.2 (0.3), mem = 1910.2M
[05/14 04:21:17    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32682.23
[05/14 04:21:17    316s] ### Creating LA Mngr. totSessionCpu=0:05:16 mem=1910.2M
[05/14 04:21:17    316s] ### Creating LA Mngr, finished. totSessionCpu=0:05:16 mem=1910.2M
[05/14 04:21:17    316s] HoldSingleBuffer minRootGain=0.000
[05/14 04:21:17    316s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/14 04:21:17    316s] HoldSingleBuffer minRootGain=0.000
[05/14 04:21:17    316s] HoldSingleBuffer minRootGain=0.000
[05/14 04:21:17    316s] HoldSingleBuffer minRootGain=0.000
[05/14 04:21:17    316s] *info: Run optDesign holdfix with 1 thread.
[05/14 04:21:17    316s] Info: 180 nets with fixed/cover wires excluded.
[05/14 04:21:17    316s] Info: 184 clock nets excluded from IPO operation.
[05/14 04:21:17    316s] --------------------------------------------------- 
[05/14 04:21:17    316s]    Hold Timing Summary  - Initial 
[05/14 04:21:17    316s] --------------------------------------------------- 
[05/14 04:21:17    316s]  Target slack:       0.0000 ns
[05/14 04:21:17    316s]  View: AnalysisView_BC 
[05/14 04:21:17    316s]    WNS:     -20.0210
[05/14 04:21:17    316s]    TNS:  -35807.9281
[05/14 04:21:17    316s]    VP :         1795
[05/14 04:21:17    316s]    Worst hold path end point: clockgen_clockdiv_reg[0]/RN 
[05/14 04:21:17    316s] --------------------------------------------------- 
[05/14 04:21:17    316s] Info: Done creating the CCOpt slew target map.
[05/14 04:21:17    316s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/14 04:21:17    316s] ### Creating PhyDesignMc. totSessionCpu=0:05:16 mem=1967.4M
[05/14 04:21:17    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:1967.4M, EPOCH TIME: 1747210877.215748
[05/14 04:21:17    316s] z: 2, totalTracks: 1
[05/14 04:21:17    316s] z: 4, totalTracks: 1
[05/14 04:21:17    316s] z: 6, totalTracks: 1
[05/14 04:21:17    316s] z: 8, totalTracks: 1
[05/14 04:21:17    316s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/14 04:21:17    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1967.4M, EPOCH TIME: 1747210877.223504
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s]  Skipping Bad Lib Cell Checking (CMU) !
[05/14 04:21:17    316s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1967.4M, EPOCH TIME: 1747210877.273219
[05/14 04:21:17    316s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1967.4M, EPOCH TIME: 1747210877.273370
[05/14 04:21:17    316s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1967.4M, EPOCH TIME: 1747210877.273476
[05/14 04:21:17    316s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1967.4MB).
[05/14 04:21:17    316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.059, MEM:1967.4M, EPOCH TIME: 1747210877.274385
[05/14 04:21:17    316s] TotalInstCnt at PhyDesignMc Initialization: 2,235
[05/14 04:21:17    316s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:17 mem=1967.4M
[05/14 04:21:17    316s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1967.4M, EPOCH TIME: 1747210877.301008
[05/14 04:21:17    316s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1967.4M, EPOCH TIME: 1747210877.301163
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] *** Starting Core Fixing (fixHold) cpu=0:00:05.6 real=0:00:07.0 totSessionCpu=0:05:17 mem=1967.4M density=27.578% ***
[05/14 04:21:17    316s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/14 04:21:17    316s] ### Creating RouteCongInterface, started
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] #optDebug: {0, 0.900}
[05/14 04:21:17    316s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.581 | 899.307 | 699.581 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 27.578%
------------------------------------------------------------------
[05/14 04:21:17    316s] *info: Hold Batch Commit is enabled
[05/14 04:21:17    316s] *info: Levelized Batch Commit is enabled
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] Phase I ......
[05/14 04:21:17    316s] Executing transform: ECO Safe Resize
[05/14 04:21:17    316s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:21:17    316s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/14 04:21:17    316s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:21:17    316s] Worst hold path end point:
[05/14 04:21:17    316s]   clockgen_clockdiv_reg[0]/RN
[05/14 04:21:17    316s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 04:21:17    316s] |   0| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
[05/14 04:21:17    316s] Worst hold path end point:
[05/14 04:21:17    316s]   clockgen_clockdiv_reg[0]/RN
[05/14 04:21:17    316s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 04:21:17    316s] |   1| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
[05/14 04:21:17    316s] 
[05/14 04:21:17    316s] Capturing REF for hold ...
[05/14 04:21:17    316s]    Hold Timing Snapshot: (REF)
[05/14 04:21:17    316s]              All PG WNS: -20.021
[05/14 04:21:17    316s]              All PG TNS: -35807.928
[05/14 04:21:17    316s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:21:17    316s] Executing transform: AddBuffer + LegalResize
[05/14 04:21:17    316s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:21:17    316s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/14 04:21:17    316s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:21:17    316s] Worst hold path end point:
[05/14 04:21:17    316s]   clockgen_clockdiv_reg[0]/RN
[05/14 04:21:17    316s]     net: clockgen_clockdiv[0] (nrTerm=2)
[05/14 04:21:17    316s] |   0| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
[05/14 04:21:26    324s] Worst hold path end point:
[05/14 04:21:26    324s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:21:26    324s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:21:26    324s] |   1| -20.013|-35630.81|    1795|        708|       0(     0)|   51.94%|   0:00:09.0|  2047.7M|
[05/14 04:21:35    332s] Worst hold path end point:
[05/14 04:21:35    332s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:21:35    332s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:21:35    332s] |   2| -20.013|-35466.73|    1795|        643|       0(     0)|   73.67%|   0:00:09.0|  2050.8M|
[05/14 04:21:44    340s] Worst hold path end point:
[05/14 04:21:44    340s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:21:44    340s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:21:44    340s] |   3| -20.013|-35391.07|    1795|        357|       0(     0)|   82.53%|   0:00:09.0|  2052.3M|
[05/14 04:21:53    348s] Worst hold path end point:
[05/14 04:21:53    348s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:21:53    348s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:21:53    348s] |   4| -20.013|-35348.46|    1795|        422|       0(     0)|   88.16%|   0:00:09.0|  2052.3M|
[05/14 04:22:01    355s] Worst hold path end point:
[05/14 04:22:01    355s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:22:01    355s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:22:01    355s] |   5| -20.013|-35316.96|    1795|        323|       0(     0)|   91.47%|   0:00:08.0|  2054.8M|
[05/14 04:22:09    361s] Worst hold path end point:
[05/14 04:22:09    361s]   i4004_tio_board_data_o_reg[1]/D
[05/14 04:22:09    361s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/14 04:22:09    361s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/14 04:22:09    361s] |   6| -20.013|-35291.63|    1795|        593|       0(     0)|   95.01%|   0:00:08.0|  2057.3M|
[05/14 04:22:09    361s] 
[05/14 04:22:09    361s] Capturing REF for hold ...
[05/14 04:22:09    361s]    Hold Timing Snapshot: (REF)
[05/14 04:22:09    361s]              All PG WNS: -20.013
[05/14 04:22:09    361s]              All PG TNS: -35291.626
[05/14 04:22:09    361s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/14 04:22:09    361s] 
[05/14 04:22:09    361s] *info:    Total 3046 cells added for Phase I
[05/14 04:22:09    361s] *info:        in which 0 is ripple commits (0.000%)
[05/14 04:22:09    361s] --------------------------------------------------- 
[05/14 04:22:09    361s]    Hold Timing Summary  - Phase I 
[05/14 04:22:09    361s] --------------------------------------------------- 
[05/14 04:22:09    361s]  Target slack:       0.0000 ns
[05/14 04:22:09    361s]  View: AnalysisView_BC 
[05/14 04:22:09    361s]    WNS:     -20.0126
[05/14 04:22:09    361s]    TNS:  -35291.6256
[05/14 04:22:09    361s]    VP :         1795
[05/14 04:22:09    361s]    Worst hold path end point: i4004_tio_board_data_o_reg[1]/D 
[05/14 04:22:09    361s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.041 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] =======================================================================
[05/14 04:22:10    362s]                 Reasons for remaining hold violations
[05/14 04:22:10    362s] =======================================================================
[05/14 04:22:10    362s] *info: Total 4643 net(s) have violated hold timing slacks.
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] Buffering failure reasons
[05/14 04:22:10    362s] ------------------------------------------------
[05/14 04:22:10    362s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[05/14 04:22:10    362s] *info:     9 net(s): Could not be fixed because of no legal loc.
[05/14 04:22:10    362s] *info:     4 net(s): Could not be fixed because of DRV degradation.
[05/14 04:22:10    362s] *info:     7 net(s): Could not be fixed because of hold slack degradation.
[05/14 04:22:10    362s] *info:     1 net(s): Could not be fixed because of internal reason: TooSmallWireRCNode.
[05/14 04:22:10    362s] *info:     1 net(s): Could not be fixed because of internal reason: ViaRcNode.
[05/14 04:22:10    362s] *info:  4618 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] Resizing failure reasons
[05/14 04:22:10    362s] ------------------------------------------------
[05/14 04:22:10    362s] *info:     6 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[05/14 04:22:10    362s] *info:  2323 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[05/14 04:22:10    362s] *info:  1227 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] *** Finished Core Fixing (fixHold) cpu=0:00:51.1 real=0:01:00.0 totSessionCpu=0:06:02 mem=2065.3M density=95.005% ***
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] *info:
[05/14 04:22:10    362s] *info: Added a total of 3046 cells to fix/reduce hold violation
[05/14 04:22:10    362s] *info:          in which 1115 termBuffering
[05/14 04:22:10    362s] *info:          in which 0 dummyBuffering
[05/14 04:22:10    362s] *info:
[05/14 04:22:10    362s] *info: Summary: 
[05/14 04:22:10    362s] *info:          797 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/14 04:22:10    362s] *info:            8 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/14 04:22:10    362s] *info:          499 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/14 04:22:10    362s] *info:          144 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/14 04:22:10    362s] *info:           13 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/14 04:22:10    362s] *info:           93 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/14 04:22:10    362s] *info:         1492 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2065.3M, EPOCH TIME: 1747210930.413257
[05/14 04:22:10    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.064, MEM:2054.3M, EPOCH TIME: 1747210930.477468
[05/14 04:22:10    362s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2054.3M, EPOCH TIME: 1747210930.480531
[05/14 04:22:10    362s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2054.3M, EPOCH TIME: 1747210930.480757
[05/14 04:22:10    362s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2054.3M, EPOCH TIME: 1747210930.494893
[05/14 04:22:10    362s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.060, MEM:2054.3M, EPOCH TIME: 1747210930.555366
[05/14 04:22:10    362s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2054.3M, EPOCH TIME: 1747210930.555565
[05/14 04:22:10    362s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2054.3M, EPOCH TIME: 1747210930.555665
[05/14 04:22:10    362s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2054.3M, EPOCH TIME: 1747210930.557948
[05/14 04:22:10    362s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.027, MEM:2054.3M, EPOCH TIME: 1747210930.584591
[05/14 04:22:10    362s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.104, MEM:2054.3M, EPOCH TIME: 1747210930.584848
[05/14 04:22:10    362s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.104, MEM:2054.3M, EPOCH TIME: 1747210930.584928
[05/14 04:22:10    362s] TDRefine: refinePlace mode is spiral
[05/14 04:22:10    362s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32682.14
[05/14 04:22:10    362s] OPERPROF: Starting RefinePlace at level 1, MEM:2054.3M, EPOCH TIME: 1747210930.585035
[05/14 04:22:10    362s] *** Starting refinePlace (0:06:02 mem=2054.3M) ***
[05/14 04:22:10    362s] Total net bbox length = 2.247e+05 (1.212e+05 1.035e+05) (ext = 2.033e+02)
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/14 04:22:10    362s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2054.3M, EPOCH TIME: 1747210930.593610
[05/14 04:22:10    362s]   Signal wire search tree: 3474 elements. (cpu=0:00:00.0, mem=0.0M)
[05/14 04:22:10    362s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.016, MEM:2054.3M, EPOCH TIME: 1747210930.609310
[05/14 04:22:10    362s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:22:10    362s] (I)      Default pattern map key = mcs4_default.
[05/14 04:22:10    362s] (I)      Default pattern map key = mcs4_default.
[05/14 04:22:10    362s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2054.3M, EPOCH TIME: 1747210930.629675
[05/14 04:22:10    362s] Starting refinePlace ...
[05/14 04:22:10    362s] (I)      Default pattern map key = mcs4_default.
[05/14 04:22:10    362s] One DDP V2 for no tweak run.
[05/14 04:22:10    362s] (I)      Default pattern map key = mcs4_default.
[05/14 04:22:10    362s]   Spread Effort: high, pre-route mode, useDDP on.
[05/14 04:22:10    362s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2054.3MB) @(0:06:02 - 0:06:02).
[05/14 04:22:10    362s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/14 04:22:10    362s] wireLenOptFixPriorityInst 657 inst fixed
[05/14 04:22:10    362s] 
[05/14 04:22:10    362s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/14 04:22:11    362s] Move report: legalization moves 34 insts, mean move: 4.32 um, max move: 30.81 um spiral
[05/14 04:22:11    362s] 	Max move on inst (postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0): (36.40, 139.46) --> (48.40, 120.65)
[05/14 04:22:11    362s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[05/14 04:22:11    362s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/14 04:22:11    362s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2058.4MB) @(0:06:02 - 0:06:03).
[05/14 04:22:11    362s] Move report: Detail placement moves 34 insts, mean move: 4.32 um, max move: 30.81 um 
[05/14 04:22:11    362s] 	Max move on inst (postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0): (36.40, 139.46) --> (48.40, 120.65)
[05/14 04:22:11    362s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2058.4MB
[05/14 04:22:11    362s] Statistics of distance of Instance movement in refine placement:
[05/14 04:22:11    362s]   maximum (X+Y) =        30.81 um
[05/14 04:22:11    362s]   inst (postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0) with max move: (36.4, 139.46) -> (48.4, 120.65)
[05/14 04:22:11    362s]   mean    (X+Y) =         4.32 um
[05/14 04:22:11    362s] Summary Report:
[05/14 04:22:11    362s] Instances move: 34 (out of 5098 movable)
[05/14 04:22:11    362s] Instances flipped: 0
[05/14 04:22:11    362s] Mean displacement: 4.32 um
[05/14 04:22:11    362s] Max displacement: 30.81 um (Instance: postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0) (36.4, 139.46) -> (48.4, 120.65)
[05/14 04:22:11    362s] 	Length: 29 sites, height: 1 rows, site name: CoreSite, cell type: DLY4X1
[05/14 04:22:11    362s] Total instances moved : 34
[05/14 04:22:11    362s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.420, REAL:0.820, MEM:2058.4M, EPOCH TIME: 1747210931.449541
[05/14 04:22:11    362s] Total net bbox length = 2.248e+05 (1.212e+05 1.035e+05) (ext = 2.033e+02)
[05/14 04:22:11    362s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2058.4MB
[05/14 04:22:11    362s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2058.4MB) @(0:06:02 - 0:06:03).
[05/14 04:22:11    362s] *** Finished refinePlace (0:06:03 mem=2058.4M) ***
[05/14 04:22:11    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32682.14
[05/14 04:22:11    362s] OPERPROF: Finished RefinePlace at level 1, CPU:0.460, REAL:0.881, MEM:2058.4M, EPOCH TIME: 1747210931.465826
[05/14 04:22:11    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2058.4M, EPOCH TIME: 1747210931.526089
[05/14 04:22:11    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.025, MEM:2055.4M, EPOCH TIME: 1747210931.551096
[05/14 04:22:11    362s] *** maximum move = 30.81 um ***
[05/14 04:22:11    362s] *** Finished re-routing un-routed nets (2055.4M) ***
[05/14 04:22:11    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2055.4M, EPOCH TIME: 1747210931.637090
[05/14 04:22:11    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2055.4M, EPOCH TIME: 1747210931.658283
[05/14 04:22:11    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.115, MEM:2055.4M, EPOCH TIME: 1747210931.772951
[05/14 04:22:11    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2055.4M, EPOCH TIME: 1747210931.773130
[05/14 04:22:11    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1747210931.773220
[05/14 04:22:11    362s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2055.4M, EPOCH TIME: 1747210931.775099
[05/14 04:22:11    362s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1747210931.775334
[05/14 04:22:11    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.138, MEM:2055.4M, EPOCH TIME: 1747210931.775508
[05/14 04:22:11    362s] 
[05/14 04:22:11    362s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2055.4M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.041 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/14 04:22:12    362s] *** Finish Post CTS Hold Fixing (cpu=0:00:52.1 real=0:01:02 totSessionCpu=0:06:03 mem=2065.4M density=95.005%) ***
[05/14 04:22:12    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32682.23
[05/14 04:22:12    362s] **INFO: total 4622 insts, 4643 nets marked don't touch
[05/14 04:22:12    363s] **INFO: total 4622 insts, 4643 nets marked don't touch DB property
[05/14 04:22:12    363s] **INFO: total 4622 insts, 4643 nets unmarked don't touch

[05/14 04:22:12    363s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2046.3M, EPOCH TIME: 1747210932.162534
[05/14 04:22:12    363s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.027, MEM:1967.3M, EPOCH TIME: 1747210932.189613
[05/14 04:22:12    363s] TotalInstCnt at PhyDesignMc Destruction: 5,281
[05/14 04:22:12    363s] *** HoldOpt #1 [finish] : cpu/real = 0:00:46.7/0:00:55.1 (0.8), totSession cpu/real = 0:06:03.0/0:16:38.4 (0.4), mem = 1967.3M
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] =============================================================================================
[05/14 04:22:12    363s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/14 04:22:12    363s] =============================================================================================
[05/14 04:22:12    363s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:22:12    363s] ---------------------------------------------------------------------------------------------
[05/14 04:22:12    363s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:00.6 /  0:00:00.5    0.8
[05/14 04:22:12    363s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:22:12    363s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:22:12    363s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:22:12    363s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/14 04:22:12    363s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:22:12    363s] [ OptimizationStep       ]      2   0:00:00.1  (   0.1 % )     0:00:52.2 /  0:00:44.9    0.9
[05/14 04:22:12    363s] [ OptSingleIteration     ]      7   0:00:00.1  (   0.1 % )     0:00:51.9 /  0:00:44.7    0.9
[05/14 04:22:12    363s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:22:12    363s] [ OptEval                ]      7   0:00:31.9  (  57.8 % )     0:00:31.9 /  0:00:27.9    0.9
[05/14 04:22:12    363s] [ OptCommit              ]      7   0:00:01.6  (   3.0 % )     0:00:18.7 /  0:00:15.9    0.8
[05/14 04:22:12    363s] [ PostCommitDelayUpdate  ]     27   0:00:00.5  (   0.9 % )     0:00:03.7 /  0:00:03.1    0.8
[05/14 04:22:12    363s] [ IncrDelayCalc          ]    122   0:00:03.2  (   5.8 % )     0:00:03.2 /  0:00:02.6    0.8
[05/14 04:22:12    363s] [ HoldReEval             ]     33   0:00:10.7  (  19.4 % )     0:00:10.7 /  0:00:09.1    0.9
[05/14 04:22:12    363s] [ HoldCollectNode        ]     10   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.7
[05/14 04:22:12    363s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[05/14 04:22:12    363s] [ HoldBottleneckCount    ]      8   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 04:22:12    363s] [ HoldCacheNodeWeight    ]      7   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.4    0.7
[05/14 04:22:12    363s] [ HoldBuildSlackGraph    ]      7   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.2    0.6
[05/14 04:22:12    363s] [ HoldDBCommit           ]     33   0:00:01.2  (   2.3 % )     0:00:01.2 /  0:00:01.1    0.9
[05/14 04:22:12    363s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/14 04:22:12    363s] [ RefinePlace            ]      1   0:00:01.5  (   2.7 % )     0:00:01.5 /  0:00:00.8    0.5
[05/14 04:22:12    363s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/14 04:22:12    363s] [ TimingReport           ]      3   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    0.8
[05/14 04:22:12    363s] [ IncrTimingUpdate       ]     34   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.2    0.8
[05/14 04:22:12    363s] [ MISC                   ]          0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.3    0.5
[05/14 04:22:12    363s] ---------------------------------------------------------------------------------------------
[05/14 04:22:12    363s]  HoldOpt #1 TOTAL                   0:00:55.1  ( 100.0 % )     0:00:55.1 /  0:00:46.7    0.8
[05/14 04:22:12    363s] ---------------------------------------------------------------------------------------------
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.3M, EPOCH TIME: 1747210932.227279
[05/14 04:22:12    363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.161, MEM:1967.3M, EPOCH TIME: 1747210932.388043
[05/14 04:22:12    363s] *** Steiner Routed Nets: 72.585%; Threshold: 100; Threshold for Hold: 100
[05/14 04:22:12    363s] ### Creating LA Mngr. totSessionCpu=0:06:03 mem=1967.3M
[05/14 04:22:12    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:03 mem=1967.3M
[05/14 04:22:12    363s] Re-routed 0 nets
[05/14 04:22:12    363s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:22:12    363s] Deleting Lib Analyzer.
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Deleting Cell Server End ...
[05/14 04:22:12    363s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:22:12    363s] Summary for sequential cells identification: 
[05/14 04:22:12    363s]   Identified SBFF number: 104
[05/14 04:22:12    363s]   Identified MBFF number: 16
[05/14 04:22:12    363s]   Identified SB Latch number: 0
[05/14 04:22:12    363s]   Identified MB Latch number: 0
[05/14 04:22:12    363s]   Not identified SBFF number: 16
[05/14 04:22:12    363s]   Not identified MBFF number: 0
[05/14 04:22:12    363s]   Not identified SB Latch number: 0
[05/14 04:22:12    363s]   Not identified MB Latch number: 0
[05/14 04:22:12    363s]   Number of sequential cells which are not FFs: 32
[05/14 04:22:12    363s]  Visiting view : AnalysisView_WC
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:22:12    363s]  Visiting view : AnalysisView_BC
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:22:12    363s]  Visiting view : AnalysisView_WC
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:22:12    363s]  Visiting view : AnalysisView_BC
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:22:12    363s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:22:12    363s] TLC MultiMap info (StdDelay):
[05/14 04:22:12    363s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:22:12    363s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:22:12    363s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:22:12    363s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:22:12    363s]  Setting StdDelay to: 38ps
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:22:12    363s] 
[05/14 04:22:12    363s] TimeStamp Deleting Cell Server End ...
[05/14 04:22:13    363s] GigaOpt_HOLD: max_tran 1 => 1, max_cap 14 => 14 (threshold 10) - Skip drv recovery
[05/14 04:22:13    363s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/14 04:22:13    363s] 
[05/14 04:22:13    363s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:22:13    363s] Summary for sequential cells identification: 
[05/14 04:22:13    363s]   Identified SBFF number: 104
[05/14 04:22:13    363s]   Identified MBFF number: 16
[05/14 04:22:13    363s]   Identified SB Latch number: 0
[05/14 04:22:13    363s]   Identified MB Latch number: 0
[05/14 04:22:13    363s]   Not identified SBFF number: 16
[05/14 04:22:13    363s]   Not identified MBFF number: 0
[05/14 04:22:13    363s]   Not identified SB Latch number: 0
[05/14 04:22:13    363s]   Not identified MB Latch number: 0
[05/14 04:22:13    363s]   Number of sequential cells which are not FFs: 32
[05/14 04:22:13    363s]  Visiting view : AnalysisView_WC
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:22:13    363s]  Visiting view : AnalysisView_BC
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:22:13    363s]  Visiting view : AnalysisView_WC
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:22:13    363s]  Visiting view : AnalysisView_BC
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/14 04:22:13    363s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:22:13    363s] TLC MultiMap info (StdDelay):
[05/14 04:22:13    363s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:22:13    363s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:22:13    363s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/14 04:22:13    363s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/14 04:22:13    363s]  Setting StdDelay to: 41.7ps
[05/14 04:22:13    363s] 
[05/14 04:22:13    363s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:22:13    363s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/14 04:22:13    363s] GigaOpt: WNS bump threshold: 0.02085
[05/14 04:22:13    363s] GigaOpt: Skipping postEco optimization
[05/14 04:22:13    363s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/14 04:22:13    363s] GigaOpt: Skipping nonLegal postEco optimization
[05/14 04:22:13    363s] 
[05/14 04:22:13    363s] Active setup views:
[05/14 04:22:13    363s]  AnalysisView_BC
[05/14 04:22:13    363s]   Dominating endpoints: 0
[05/14 04:22:13    363s]   Dominating TNS: -0.000
[05/14 04:22:13    363s] 
[05/14 04:22:13    363s]  AnalysisView_WC
[05/14 04:22:13    363s]   Dominating endpoints: 0
[05/14 04:22:13    363s]   Dominating TNS: -0.000
[05/14 04:22:13    363s] 
[05/14 04:22:13    363s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2003.46 MB )
[05/14 04:22:13    363s] (I)      ==================== Layers =====================
[05/14 04:22:13    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:22:13    363s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/14 04:22:13    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:22:13    363s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/14 04:22:13    363s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/14 04:22:13    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:22:13    363s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/14 04:22:13    363s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/14 04:22:13    363s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/14 04:22:13    363s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/14 04:22:13    363s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/14 04:22:13    363s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/14 04:22:13    363s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/14 04:22:13    363s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/14 04:22:13    363s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/14 04:22:13    363s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/14 04:22:13    363s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/14 04:22:13    363s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/14 04:22:13    363s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/14 04:22:13    363s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/14 04:22:13    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/14 04:22:13    363s] (I)      Started Import and model ( Curr Mem: 2003.46 MB )
[05/14 04:22:13    363s] (I)      Default pattern map key = mcs4_default.
[05/14 04:22:13    363s] (I)      == Non-default Options ==
[05/14 04:22:13    363s] (I)      Build term to term wires                           : false
[05/14 04:22:13    363s] (I)      Maximum routing layer                              : 11
[05/14 04:22:13    363s] (I)      Number of threads                                  : 1
[05/14 04:22:13    363s] (I)      Method to set GCell size                           : row
[05/14 04:22:13    363s] (I)      Counted 602 PG shapes. We will not process PG shapes layer by layer.
[05/14 04:22:13    363s] (I)      Use row-based GCell size
[05/14 04:22:13    363s] (I)      Use row-based GCell align
[05/14 04:22:13    363s] (I)      layer 0 area = 80000
[05/14 04:22:13    363s] (I)      layer 1 area = 80000
[05/14 04:22:13    363s] (I)      layer 2 area = 80000
[05/14 04:22:13    363s] (I)      layer 3 area = 80000
[05/14 04:22:13    363s] (I)      layer 4 area = 80000
[05/14 04:22:13    363s] (I)      layer 5 area = 80000
[05/14 04:22:13    363s] (I)      layer 6 area = 80000
[05/14 04:22:13    363s] (I)      layer 7 area = 80000
[05/14 04:22:13    363s] (I)      layer 8 area = 80000
[05/14 04:22:13    363s] (I)      layer 9 area = 400000
[05/14 04:22:13    363s] (I)      layer 10 area = 400000
[05/14 04:22:13    363s] (I)      GCell unit size   : 3420
[05/14 04:22:13    363s] (I)      GCell multiplier  : 1
[05/14 04:22:13    363s] (I)      GCell row height  : 3420
[05/14 04:22:13    363s] (I)      Actual row height : 3420
[05/14 04:22:14    363s] (I)      GCell align ref   : 5200 5320
[05/14 04:22:14    363s] [NR-eGR] Track table information for default rule: 
[05/14 04:22:14    363s] [NR-eGR] Metal1 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal2 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal3 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal4 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal5 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal6 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal7 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal8 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal9 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal10 has single uniform track structure
[05/14 04:22:14    363s] [NR-eGR] Metal11 has single uniform track structure
[05/14 04:22:14    363s] (I)      ================== Default via ===================
[05/14 04:22:14    363s] (I)      +----+------------------+------------------------+
[05/14 04:22:14    363s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/14 04:22:14    363s] (I)      +----+------------------+------------------------+
[05/14 04:22:14    363s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/14 04:22:14    363s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/14 04:22:14    363s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/14 04:22:14    363s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/14 04:22:14    363s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/14 04:22:14    363s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/14 04:22:14    363s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/14 04:22:14    363s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/14 04:22:14    363s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/14 04:22:14    363s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/14 04:22:14    363s] (I)      +----+------------------+------------------------+
[05/14 04:22:14    363s] [NR-eGR] Read 902 PG shapes
[05/14 04:22:14    363s] [NR-eGR] Read 0 clock shapes
[05/14 04:22:14    363s] [NR-eGR] Read 0 other shapes
[05/14 04:22:14    363s] [NR-eGR] #Routing Blockages  : 0
[05/14 04:22:14    363s] [NR-eGR] #Instance Blockages : 0
[05/14 04:22:14    363s] [NR-eGR] #PG Blockages       : 902
[05/14 04:22:14    363s] [NR-eGR] #Halo Blockages     : 0
[05/14 04:22:14    363s] [NR-eGR] #Boundary Blockages : 0
[05/14 04:22:14    363s] [NR-eGR] #Clock Blockages    : 0
[05/14 04:22:14    363s] [NR-eGR] #Other Blockages    : 0
[05/14 04:22:14    363s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/14 04:22:14    363s] [NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[05/14 04:22:14    363s] [NR-eGR] Read 5289 nets ( ignored 180 )
[05/14 04:22:14    363s] (I)      early_global_route_priority property id does not exist.
[05/14 04:22:14    363s] (I)      Read Num Blocks=902  Num Prerouted Wires=2186  Num CS=0
[05/14 04:22:14    363s] (I)      Layer 1 (V) : #blockages 200 : #preroutes 927
[05/14 04:22:14    363s] (I)      Layer 2 (H) : #blockages 200 : #preroutes 1037
[05/14 04:22:14    363s] (I)      Layer 3 (V) : #blockages 200 : #preroutes 222
[05/14 04:22:14    363s] (I)      Layer 4 (H) : #blockages 200 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 5 (V) : #blockages 102 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/14 04:22:14    363s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/14 04:22:14    363s] (I)      Number of ignored nets                =    180
[05/14 04:22:14    363s] (I)      Number of connected nets              =      0
[05/14 04:22:14    363s] (I)      Number of fixed nets                  =    180.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of clock nets                  =    184.  Ignored: No
[05/14 04:22:14    363s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/14 04:22:14    363s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/14 04:22:14    363s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/14 04:22:14    363s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[05/14 04:22:14    363s] (I)      Ndr track 0 does not exist
[05/14 04:22:14    363s] (I)      Ndr track 0 does not exist
[05/14 04:22:14    363s] (I)      ---------------------Grid Graph Info--------------------
[05/14 04:22:14    363s] (I)      Routing area        : (0, 0) - (350400, 350800)
[05/14 04:22:14    363s] (I)      Core area           : (5200, 5320) - (345200, 345420)
[05/14 04:22:14    363s] (I)      Site width          :   400  (dbu)
[05/14 04:22:14    363s] (I)      Row height          :  3420  (dbu)
[05/14 04:22:14    363s] (I)      GCell row height    :  3420  (dbu)
[05/14 04:22:14    363s] (I)      GCell width         :  3420  (dbu)
[05/14 04:22:14    363s] (I)      GCell height        :  3420  (dbu)
[05/14 04:22:14    363s] (I)      Grid                :   102   103    11
[05/14 04:22:14    363s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/14 04:22:14    363s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/14 04:22:14    363s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/14 04:22:14    363s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/14 04:22:14    363s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/14 04:22:14    363s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/14 04:22:14    363s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/14 04:22:14    363s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/14 04:22:14    363s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/14 04:22:14    363s] (I)      Total num of tracks :   923   876   923   876   923   876   923   876   923   349   369
[05/14 04:22:14    363s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/14 04:22:14    363s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/14 04:22:14    363s] (I)      --------------------------------------------------------
[05/14 04:22:14    363s] 
[05/14 04:22:14    363s] [NR-eGR] ============ Routing rule table ============
[05/14 04:22:14    363s] [NR-eGR] Rule id: 0  Nets: 5105
[05/14 04:22:14    363s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/14 04:22:14    363s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/14 04:22:14    363s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/14 04:22:14    363s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:22:14    363s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/14 04:22:14    363s] [NR-eGR] Rule id: 1  Nets: 4
[05/14 04:22:14    363s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/14 04:22:14    363s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/14 04:22:14    363s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/14 04:22:14    363s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/14 04:22:14    363s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/14 04:22:14    363s] [NR-eGR] ========================================
[05/14 04:22:14    363s] [NR-eGR] 
[05/14 04:22:14    363s] (I)      =============== Blocked Tracks ===============
[05/14 04:22:14    363s] (I)      +-------+---------+----------+---------------+
[05/14 04:22:14    363s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/14 04:22:14    363s] (I)      +-------+---------+----------+---------------+
[05/14 04:22:14    363s] (I)      |     1 |       0 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      |     2 |   90228 |      800 |         0.89% |
[05/14 04:22:14    363s] (I)      |     3 |   94146 |      300 |         0.32% |
[05/14 04:22:14    363s] (I)      |     4 |   90228 |      800 |         0.89% |
[05/14 04:22:14    363s] (I)      |     5 |   94146 |      300 |         0.32% |
[05/14 04:22:14    363s] (I)      |     6 |   90228 |      808 |         0.90% |
[05/14 04:22:14    363s] (I)      |     7 |   94146 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      |     8 |   90228 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      |     9 |   94146 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      |    10 |   35947 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      |    11 |   37638 |        0 |         0.00% |
[05/14 04:22:14    363s] (I)      +-------+---------+----------+---------------+
[05/14 04:22:14    363s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.26 sec, Curr Mem: 2003.46 MB )
[05/14 04:22:14    363s] (I)      Reset routing kernel
[05/14 04:22:14    363s] (I)      Started Global Routing ( Curr Mem: 2003.46 MB )
[05/14 04:22:14    363s] (I)      totalPins=13941  totalGlobalPin=13838 (99.26%)
[05/14 04:22:14    363s] (I)      total 2D Cap : 183773 = (93846 H, 89927 V)
[05/14 04:22:14    363s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1a Route ============
[05/14 04:22:14    363s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/14 04:22:14    363s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1b Route ============
[05/14 04:22:14    363s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:22:14    363s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.364580e+03um
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1c Route ============
[05/14 04:22:14    363s] (I)      Level2 Grid: 21 x 21
[05/14 04:22:14    363s] (I)      Usage: 798 = (375 H, 423 V) = (0.40% H, 0.47% V) = (6.412e+02um H, 7.233e+02um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1d Route ============
[05/14 04:22:14    363s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1e Route ============
[05/14 04:22:14    363s] (I)      Usage: 800 = (376 H, 424 V) = (0.40% H, 0.47% V) = (6.430e+02um H, 7.250e+02um V)
[05/14 04:22:14    363s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1l Route ============
[05/14 04:22:14    363s] (I)      total 2D Cap : 809379 = (413821 H, 395558 V)
[05/14 04:22:14    363s] [NR-eGR] Layer group 2: route 5105 net(s) in layer range [2, 11]
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1a Route ============
[05/14 04:22:14    363s] (I)      Usage: 124187 = (67450 H, 56737 V) = (16.30% H, 14.34% V) = (1.153e+05um H, 9.702e+04um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1b Route ============
[05/14 04:22:14    363s] (I)      Usage: 124187 = (67450 H, 56737 V) = (16.30% H, 14.34% V) = (1.153e+05um H, 9.702e+04um V)
[05/14 04:22:14    363s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.123598e+05um
[05/14 04:22:14    363s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/14 04:22:14    363s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1c Route ============
[05/14 04:22:14    363s] (I)      Usage: 124187 = (67450 H, 56737 V) = (16.30% H, 14.34% V) = (1.153e+05um H, 9.702e+04um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1d Route ============
[05/14 04:22:14    363s] (I)      Usage: 124187 = (67450 H, 56737 V) = (16.30% H, 14.34% V) = (1.153e+05um H, 9.702e+04um V)
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1e Route ============
[05/14 04:22:14    363s] (I)      Usage: 124187 = (67450 H, 56737 V) = (16.30% H, 14.34% V) = (1.153e+05um H, 9.702e+04um V)
[05/14 04:22:14    363s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.123598e+05um
[05/14 04:22:14    363s] (I)      
[05/14 04:22:14    363s] (I)      ============  Phase 1l Route ============
[05/14 04:22:14    364s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/14 04:22:14    364s] (I)      Layer  2:      89136     26759         0           0       88954    ( 0.00%) 
[05/14 04:22:14    364s] (I)      Layer  3:      93059     41136        49         909       92718    ( 0.97%) 
[05/14 04:22:14    364s] (I)      Layer  4:      89136     30365        78           0       88954    ( 0.00%) 
[05/14 04:22:14    364s] (I)      Layer  5:      93059     30473         0         909       92718    ( 0.97%) 
[05/14 04:22:14    364s] (I)      Layer  6:      88554     17810         0           0       88954    ( 0.00%) 
[05/14 04:22:14    364s] (I)      Layer  7:      93223     12868         0         909       92718    ( 0.97%) 
[05/14 04:22:14    364s] (I)      Layer  8:      89352      5601         0           0       88954    ( 0.00%) 
[05/14 04:22:14    364s] (I)      Layer  9:      93223       490         0         909       92718    ( 0.97%) 
[05/14 04:22:14    364s] (I)      Layer 10:      35598       132         0           0       35582    ( 0.00%) 
[05/14 04:22:14    364s] (I)      Layer 11:      37269         0         0         364       37087    ( 0.97%) 
[05/14 04:22:14    364s] (I)      Total:        801609    165634       127        3999      799356    ( 0.50%) 
[05/14 04:22:14    364s] (I)      
[05/14 04:22:14    364s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/14 04:22:14    364s] [NR-eGR]                        OverCon           OverCon            
[05/14 04:22:14    364s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/14 04:22:14    364s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/14 04:22:14    364s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:22:14    364s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal3 ( 3)        43( 0.42%)         1( 0.01%)   ( 0.43%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal4 ( 4)        63( 0.61%)         2( 0.02%)   ( 0.62%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/14 04:22:14    364s] [NR-eGR] ---------------------------------------------------------------
[05/14 04:22:14    364s] [NR-eGR]        Total       106( 0.10%)         3( 0.00%)   ( 0.11%) 
[05/14 04:22:14    364s] [NR-eGR] 
[05/14 04:22:14    364s] (I)      Finished Global Routing ( CPU: 0.20 sec, Real: 0.54 sec, Curr Mem: 2003.46 MB )
[05/14 04:22:14    364s] (I)      total 2D Cap : 809385 = (413823 H, 395562 V)
[05/14 04:22:14    364s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/14 04:22:14    364s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.81 sec, Curr Mem: 2003.46 MB )
[05/14 04:22:14    364s] (I)      ======================================== Runtime Summary ========================================
[05/14 04:22:14    364s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/14 04:22:14    364s] (I)      -------------------------------------------------------------------------------------------------
[05/14 04:22:14    364s] (I)       Early Global Route kernel                   100.00%  860.43 sec  861.24 sec  0.81 sec  0.29 sec 
[05/14 04:22:14    364s] (I)       +-Import and model                           32.04%  860.44 sec  860.70 sec  0.26 sec  0.08 sec 
[05/14 04:22:14    364s] (I)       | +-Create place DB                          13.27%  860.44 sec  860.55 sec  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)       | | +-Import place data                      13.24%  860.44 sec  860.55 sec  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read instances and placement          7.84%  860.44 sec  860.50 sec  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read nets                             5.34%  860.50 sec  860.55 sec  0.04 sec  0.02 sec 
[05/14 04:22:14    364s] (I)       | +-Create route DB                          14.25%  860.55 sec  860.66 sec  0.12 sec  0.03 sec 
[05/14 04:22:14    364s] (I)       | | +-Import route data (1T)                 14.18%  860.55 sec  860.66 sec  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read blockages ( Layer 2-11 )         8.57%  860.55 sec  860.62 sec  0.07 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read routing blockages              0.00%  860.55 sec  860.55 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read instance blockages             0.23%  860.55 sec  860.55 sec  0.00 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read PG blockages                   8.12%  860.55 sec  860.62 sec  0.07 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read clock blockages                0.00%  860.62 sec  860.62 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read other blockages                0.00%  860.62 sec  860.62 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read halo blockages                 0.02%  860.62 sec  860.62 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Read boundary cut boxes             0.00%  860.62 sec  860.62 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read blackboxes                       0.00%  860.62 sec  860.62 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read prerouted                        2.05%  860.62 sec  860.64 sec  0.02 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read unlegalized nets                 0.18%  860.64 sec  860.64 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Read nets                             0.30%  860.64 sec  860.64 sec  0.00 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | +-Set up via pillars                    0.01%  860.64 sec  860.64 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Initialize 3D grid graph              0.05%  860.64 sec  860.64 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Model blockage capacity               2.05%  860.64 sec  860.66 sec  0.02 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Initialize 3D capacity              1.92%  860.64 sec  860.66 sec  0.02 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | +-Read aux data                             0.00%  860.66 sec  860.66 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | +-Others data preparation                   0.09%  860.66 sec  860.66 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | +-Create route kernel                       4.15%  860.66 sec  860.70 sec  0.03 sec  0.02 sec 
[05/14 04:22:14    364s] (I)       +-Global Routing                             66.23%  860.70 sec  861.24 sec  0.54 sec  0.20 sec 
[05/14 04:22:14    364s] (I)       | +-Initialization                            0.23%  860.70 sec  860.70 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | +-Net group 1                              10.81%  860.70 sec  860.79 sec  0.09 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | +-Generate topology                       0.05%  860.70 sec  860.70 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1a                                0.27%  860.72 sec  860.72 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Pattern routing (1T)                  0.17%  860.72 sec  860.72 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.04%  860.72 sec  860.72 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1b                                0.16%  860.72 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Monotonic routing (1T)                0.12%  860.72 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1c                                0.14%  860.73 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Two level Routing                     0.12%  860.73 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  860.73 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Two Level Routing (Strong)          0.02%  860.73 sec  860.73 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1d                                6.84%  860.73 sec  860.78 sec  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | | +-Detoured routing (1T)                 6.80%  860.73 sec  860.78 sec  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1e                                0.07%  860.78 sec  860.78 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Route legalization                    0.03%  860.78 sec  860.78 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Legalize Blockage Violations        0.01%  860.78 sec  860.78 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1l                                0.67%  860.78 sec  860.79 sec  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Layer assignment (1T)                 0.64%  860.78 sec  860.79 sec  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | +-Net group 2                              51.92%  860.79 sec  861.21 sec  0.42 sec  0.18 sec 
[05/14 04:22:14    364s] (I)       | | +-Generate topology                       0.62%  860.79 sec  860.79 sec  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1a                                8.11%  860.80 sec  860.87 sec  0.07 sec  0.04 sec 
[05/14 04:22:14    364s] (I)       | | | +-Pattern routing (1T)                  4.19%  860.80 sec  860.84 sec  0.03 sec  0.03 sec 
[05/14 04:22:14    364s] (I)       | | | +-Add via demand to 2D                  0.36%  860.86 sec  860.87 sec  0.00 sec  0.01 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1b                                0.03%  860.87 sec  860.87 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1c                                0.00%  860.87 sec  860.87 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1d                                0.00%  860.87 sec  860.87 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1e                                1.89%  860.87 sec  860.88 sec  0.02 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | +-Route legalization                    0.33%  860.87 sec  860.87 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | | | +-Legalize Blockage Violations        0.31%  860.87 sec  860.87 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | | +-Phase 1l                               40.23%  860.88 sec  861.21 sec  0.33 sec  0.13 sec 
[05/14 04:22:14    364s] (I)       | | | +-Layer assignment (1T)                39.95%  860.89 sec  861.21 sec  0.32 sec  0.13 sec 
[05/14 04:22:14    364s] (I)       | +-Clean cong LA                             0.00%  861.21 sec  861.21 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       +-Export 3D cong map                          0.65%  861.24 sec  861.24 sec  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)       | +-Export 2D cong map                        0.06%  861.24 sec  861.24 sec  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)      ======================= Summary by functions ========================
[05/14 04:22:14    364s] (I)       Lv  Step                                      %      Real       CPU 
[05/14 04:22:14    364s] (I)      ---------------------------------------------------------------------
[05/14 04:22:14    364s] (I)        0  Early Global Route kernel           100.00%  0.81 sec  0.29 sec 
[05/14 04:22:14    364s] (I)        1  Global Routing                       66.23%  0.54 sec  0.20 sec 
[05/14 04:22:14    364s] (I)        1  Import and model                     32.04%  0.26 sec  0.08 sec 
[05/14 04:22:14    364s] (I)        1  Export 3D cong map                    0.65%  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        2  Net group 2                          51.92%  0.42 sec  0.18 sec 
[05/14 04:22:14    364s] (I)        2  Create route DB                      14.25%  0.12 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        2  Create place DB                      13.27%  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        2  Net group 1                          10.81%  0.09 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        2  Create route kernel                   4.15%  0.03 sec  0.02 sec 
[05/14 04:22:14    364s] (I)        2  Initialization                        0.23%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1l                             40.91%  0.33 sec  0.13 sec 
[05/14 04:22:14    364s] (I)        3  Import route data (1T)               14.18%  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        3  Import place data                    13.24%  0.11 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1a                              8.38%  0.07 sec  0.04 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1d                              6.84%  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1e                              1.96%  0.02 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        3  Generate topology                     0.67%  0.01 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1b                              0.19%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        3  Phase 1c                              0.15%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Layer assignment (1T)                40.59%  0.33 sec  0.13 sec 
[05/14 04:22:14    364s] (I)        4  Read blockages ( Layer 2-11 )         8.57%  0.07 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        4  Read instances and placement          7.84%  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        4  Detoured routing (1T)                 6.80%  0.06 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        4  Read nets                             5.64%  0.05 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        4  Pattern routing (1T)                  4.35%  0.04 sec  0.03 sec 
[05/14 04:22:14    364s] (I)        4  Read prerouted                        2.05%  0.02 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Model blockage capacity               2.05%  0.02 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        4  Add via demand to 2D                  0.36%  0.00 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        4  Route legalization                    0.36%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Read unlegalized nets                 0.18%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Monotonic routing (1T)                0.12%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Two level Routing                     0.12%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Pattern Routing Avoiding Blockages    0.04%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read PG blockages                     8.12%  0.07 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Initialize 3D capacity                1.92%  0.02 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        5  Legalize Blockage Violations          0.31%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read instance blockages               0.23%  0.00 sec  0.01 sec 
[05/14 04:22:14    364s] (I)        5  Two Level Routing (Strong)            0.02%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Two Level Routing (Regular)           0.02%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/14 04:22:14    364s] OPERPROF: Starting HotSpotCal at level 1, MEM:2003.5M, EPOCH TIME: 1747210934.727043
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:22:14    364s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:22:14    364s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.024, MEM:2003.5M, EPOCH TIME: 1747210934.750866
[05/14 04:22:14    364s] [hotspot] Hotspot report including placement blocked areas
[05/14 04:22:14    364s] OPERPROF: Starting HotSpotCal at level 1, MEM:2003.5M, EPOCH TIME: 1747210934.751199
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] [hotspot] |            |   max hotspot | total hotspot |
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] [hotspot] | normalized |          0.00 |          0.00 |
[05/14 04:22:14    364s] [hotspot] +------------+---------------+---------------+
[05/14 04:22:14    364s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/14 04:22:14    364s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/14 04:22:14    364s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.034, MEM:2003.5M, EPOCH TIME: 1747210934.785255
[05/14 04:22:14    364s] Reported timing to dir ./timingReports
[05/14 04:22:14    364s] **optDesign ... cpu = 0:00:57, real = 0:01:08, mem = 1568.5M, totSessionCpu=0:06:04 **
[05/14 04:22:15    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1919.5M, EPOCH TIME: 1747210935.073776
[05/14 04:22:15    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.177, MEM:1919.5M, EPOCH TIME: 1747210935.250689
[05/14 04:22:15    364s] 
[05/14 04:22:15    364s] TimeStamp Deleting Cell Server Begin ...
[05/14 04:22:15    364s] 
[05/14 04:22:15    364s] TimeStamp Deleting Cell Server End ...
[05/14 04:22:16    364s] Starting delay calculation for Hold views
[05/14 04:22:16    364s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:22:16    364s] #################################################################################
[05/14 04:22:16    364s] # Design Stage: PreRoute
[05/14 04:22:16    364s] # Design Name: mcs4
[05/14 04:22:16    364s] # Design Mode: 45nm
[05/14 04:22:16    364s] # Analysis Mode: MMMC OCV 
[05/14 04:22:16    364s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:22:16    364s] # Signoff Settings: SI Off 
[05/14 04:22:16    364s] #################################################################################
[05/14 04:22:16    364s] Calculate late delays in OCV mode...
[05/14 04:22:16    364s] Calculate early delays in OCV mode...
[05/14 04:22:16    364s] Topological Sorting (REAL = 0:00:00.0, MEM = 1920.8M, InitMEM = 1920.8M)
[05/14 04:22:16    364s] Start delay calculation (fullDC) (1 T). (MEM=1920.77)
[05/14 04:22:16    364s] End AAE Lib Interpolated Model. (MEM=1940.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:22:17    365s] Total number of fetched objects 5316
[05/14 04:22:17    365s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:22:17    365s] End delay calculation. (MEM=1960.98 CPU=0:00:01.0 REAL=0:00:01.0)
[05/14 04:22:18    365s] End delay calculation (fullDC). (MEM=1960.98 CPU=0:00:01.3 REAL=0:00:01.0)
[05/14 04:22:18    365s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1961.0M) ***
[05/14 04:22:18    366s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:06:06 mem=1961.0M)
[05/14 04:22:25    369s] Starting delay calculation for Setup views
[05/14 04:22:25    369s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:22:25    369s] #################################################################################
[05/14 04:22:25    369s] # Design Stage: PreRoute
[05/14 04:22:25    369s] # Design Name: mcs4
[05/14 04:22:25    369s] # Design Mode: 45nm
[05/14 04:22:25    369s] # Analysis Mode: MMMC OCV 
[05/14 04:22:25    369s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:22:25    369s] # Signoff Settings: SI Off 
[05/14 04:22:25    369s] #################################################################################
[05/14 04:22:25    369s] Calculate early delays in OCV mode...
[05/14 04:22:25    369s] Calculate late delays in OCV mode...
[05/14 04:22:25    369s] Calculate early delays in OCV mode...
[05/14 04:22:25    369s] Calculate late delays in OCV mode...
[05/14 04:22:25    369s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.0M, InitMEM = 1900.0M)
[05/14 04:22:25    369s] Start delay calculation (fullDC) (1 T). (MEM=1899.98)
[05/14 04:22:25    369s] End AAE Lib Interpolated Model. (MEM=1919.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:22:28    371s] Total number of fetched objects 5316
[05/14 04:22:30    371s] Total number of fetched objects 5316
[05/14 04:22:30    372s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:22:30    372s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:22:30    372s] End delay calculation. (MEM=1962.68 CPU=0:00:01.8 REAL=0:00:04.0)
[05/14 04:22:30    372s] End delay calculation (fullDC). (MEM=1962.68 CPU=0:00:02.2 REAL=0:00:05.0)
[05/14 04:22:30    372s] *** CDM Built up (cpu=0:00:02.3  real=0:00:05.0  mem= 1962.7M) ***
[05/14 04:22:30    372s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:05.0 totSessionCpu=0:06:12 mem=1962.7M)
[05/14 04:22:46    375s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.042 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.013 | -20.013 | 179.990 |
|           TNS (ns):|-35283.9 |-35283.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:22:46    375s] Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.6, REAL=0:00:31.0, MEM=1940.1M
[05/14 04:22:46    375s] **optDesign ... cpu = 0:01:08, real = 0:01:40, mem = 1627.6M, totSessionCpu=0:06:16 **
[05/14 04:22:46    375s] *** Finished optDesign ***
[05/14 04:22:46    375s] Info: Destroy the CCOpt slew target map.
[05/14 04:22:46    375s] clean pInstBBox. size 0
[05/14 04:22:46    375s] All LLGs are deleted
[05/14 04:22:46    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1940.1M, EPOCH TIME: 1747210966.696030
[05/14 04:22:46    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1940.1M, EPOCH TIME: 1747210966.696342
[05/14 04:22:46    375s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:22:46    375s] *** optDesign #3 [finish] : cpu/real = 0:01:08.3/0:01:39.6 (0.7), totSession cpu/real = 0:06:15.8/0:17:12.9 (0.4), mem = 1940.1M
[05/14 04:22:46    375s] 
[05/14 04:22:46    375s] =============================================================================================
[05/14 04:22:46    375s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/14 04:22:46    375s] =============================================================================================
[05/14 04:22:46    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:22:46    375s] ---------------------------------------------------------------------------------------------
[05/14 04:22:46    375s] [ InitOpt                ]      1   0:00:02.4  (   2.5 % )     0:00:02.4 /  0:00:02.3    0.9
[05/14 04:22:46    375s] [ HoldOpt                ]      1   0:00:53.1  (  53.3 % )     0:00:55.2 /  0:00:46.7    0.8
[05/14 04:22:46    375s] [ ViewPruning            ]      8   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.3    0.7
[05/14 04:22:46    375s] [ BuildHoldData          ]      1   0:00:02.7  (   2.7 % )     0:00:06.4 /  0:00:05.5    0.9
[05/14 04:22:46    375s] [ OptSummaryReport       ]      5   0:00:02.2  (   2.2 % )     0:00:32.2 /  0:00:12.3    0.4
[05/14 04:22:46    375s] [ DrvReport              ]      2   0:00:09.3  (   9.4 % )     0:00:09.3 /  0:00:00.4    0.0
[05/14 04:22:46    375s] [ SlackTraversorInit     ]      4   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/14 04:22:46    375s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.5
[05/14 04:22:46    375s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 04:22:46    375s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.5
[05/14 04:22:46    375s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 04:22:46    375s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/14 04:22:46    375s] [ RefinePlace            ]      1   0:00:01.5  (   1.5 % )     0:00:01.5 /  0:00:00.8    0.5
[05/14 04:22:46    375s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.3    0.4
[05/14 04:22:46    375s] [ TimingUpdate           ]     10   0:00:00.9  (   0.9 % )     0:00:10.6 /  0:00:06.5    0.6
[05/14 04:22:46    375s] [ FullDelayCalc          ]      4   0:00:09.7  (   9.8 % )     0:00:09.7 /  0:00:06.0    0.6
[05/14 04:22:46    375s] [ TimingReport           ]      7   0:00:01.5  (   1.5 % )     0:00:01.5 /  0:00:00.9    0.6
[05/14 04:22:46    375s] [ GenerateReports        ]      2   0:00:11.7  (  11.8 % )     0:00:11.7 /  0:00:06.2    0.5
[05/14 04:22:46    375s] [ MISC                   ]          0:00:01.6  (   1.6 % )     0:00:01.6 /  0:00:00.5    0.3
[05/14 04:22:46    375s] ---------------------------------------------------------------------------------------------
[05/14 04:22:46    375s]  optDesign #3 TOTAL                 0:01:39.6  ( 100.0 % )     0:01:39.6 /  0:01:08.3    0.7
[05/14 04:22:46    375s] ---------------------------------------------------------------------------------------------
[05/14 04:22:46    375s] 
[05/14 04:22:46    375s] # timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/14 04:22:46    375s] *** timeDesign #9 [begin] : totSession cpu/real = 0:06:15.8/0:17:12.9 (0.4), mem = 1940.1M
[05/14 04:22:46    375s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1850.1M, EPOCH TIME: 1747210966.756893
[05/14 04:22:46    375s] All LLGs are deleted
[05/14 04:22:46    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1850.1M, EPOCH TIME: 1747210966.757038
[05/14 04:22:46    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1850.1M, EPOCH TIME: 1747210966.757127
[05/14 04:22:46    375s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1850.1M, EPOCH TIME: 1747210966.757349
[05/14 04:22:46    375s] Start to check current routing status for nets...
[05/14 04:22:46    375s] All nets are already routed correctly.
[05/14 04:22:46    375s] End to check current routing status for nets (mem=1850.1M)
[05/14 04:22:46    375s] Effort level <high> specified for reg2reg path_group
[05/14 04:22:46    376s] All LLGs are deleted
[05/14 04:22:46    376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1852.1M, EPOCH TIME: 1747210966.982004
[05/14 04:22:46    376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:1852.1M, EPOCH TIME: 1747210966.985914
[05/14 04:22:46    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1852.1M, EPOCH TIME: 1747210966.989087
[05/14 04:22:46    376s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1852.1M, EPOCH TIME: 1747210966.991546
[05/14 04:22:47    376s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1852.1M, EPOCH TIME: 1747210967.023116
[05/14 04:22:47    376s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1852.1M, EPOCH TIME: 1747210967.023960
[05/14 04:22:47    376s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1852.1M, EPOCH TIME: 1747210967.029591
[05/14 04:22:47    376s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1852.1M, EPOCH TIME: 1747210967.030732
[05/14 04:22:47    376s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1852.1M, EPOCH TIME: 1747210967.032322
[05/14 04:22:47    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.047, MEM:1852.1M, EPOCH TIME: 1747210967.035732
[05/14 04:22:47    376s] All LLGs are deleted
[05/14 04:22:47    376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1852.1M, EPOCH TIME: 1747210967.043430
[05/14 04:22:47    376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1852.1M, EPOCH TIME: 1747210967.043983
[05/14 04:22:52    379s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.042 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:22:52    379s] Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/14 04:22:53    379s] Total CPU time: 3.44 sec
[05/14 04:22:53    379s] Total Real time: 7.0 sec
[05/14 04:22:53    379s] Total Memory Usage: 1850.25 Mbytes
[05/14 04:22:53    379s] Info: pop threads available for lower-level modules during optimization.
[05/14 04:22:53    379s] *** timeDesign #9 [finish] : cpu/real = 0:00:03.4/0:00:06.3 (0.5), totSession cpu/real = 0:06:19.3/0:17:19.2 (0.4), mem = 1850.2M
[05/14 04:22:53    379s] 
[05/14 04:22:53    379s] =============================================================================================
[05/14 04:22:53    379s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/14 04:22:53    379s] =============================================================================================
[05/14 04:22:53    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:22:53    379s] ---------------------------------------------------------------------------------------------
[05/14 04:22:53    379s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:22:53    379s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:05.9 /  0:00:03.2    0.5
[05/14 04:22:53    379s] [ DrvReport              ]      1   0:00:03.0  (  47.9 % )     0:00:03.0 /  0:00:00.3    0.1
[05/14 04:22:53    379s] [ TimingUpdate           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/14 04:22:53    379s] [ TimingReport           ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/14 04:22:53    379s] [ GenerateReports        ]      1   0:00:02.6  (  41.6 % )     0:00:02.6 /  0:00:02.6    1.0
[05/14 04:22:53    379s] [ MISC                   ]          0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.2    0.7
[05/14 04:22:53    379s] ---------------------------------------------------------------------------------------------
[05/14 04:22:53    379s]  timeDesign #9 TOTAL                0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:03.4    0.5
[05/14 04:22:53    379s] ---------------------------------------------------------------------------------------------
[05/14 04:22:53    379s] 
[05/14 04:22:53    379s] # timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/14 04:22:53    379s] *** timeDesign #10 [begin] : totSession cpu/real = 0:06:19.3/0:17:19.2 (0.4), mem = 1850.2M
[05/14 04:22:53    379s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1815.2M, EPOCH TIME: 1747210973.099765
[05/14 04:22:53    379s] All LLGs are deleted
[05/14 04:22:53    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1815.2M, EPOCH TIME: 1747210973.099930
[05/14 04:22:53    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1815.2M, EPOCH TIME: 1747210973.100031
[05/14 04:22:53    379s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:1815.2M, EPOCH TIME: 1747210973.103154
[05/14 04:22:53    379s] Start to check current routing status for nets...
[05/14 04:22:53    379s] All nets are already routed correctly.
[05/14 04:22:53    379s] End to check current routing status for nets (mem=1815.2M)
[05/14 04:22:53    379s] Effort level <high> specified for reg2reg path_group
[05/14 04:22:53    379s] 
[05/14 04:22:53    379s] Optimization is working on the following views:
[05/14 04:22:53    379s]   Setup views:  AnalysisView_BC AnalysisView_WC
[05/14 04:22:53    379s]   Hold  views: AnalysisView_BC 
[05/14 04:22:53    379s] All LLGs are deleted
[05/14 04:22:53    379s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1827.5M, EPOCH TIME: 1747210973.355162
[05/14 04:22:53    379s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1827.5M, EPOCH TIME: 1747210973.358241
[05/14 04:22:53    379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1827.5M, EPOCH TIME: 1747210973.359936
[05/14 04:22:53    379s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1827.5M, EPOCH TIME: 1747210973.363085
[05/14 04:22:53    379s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1827.5M, EPOCH TIME: 1747210973.407787
[05/14 04:22:53    379s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1827.5M, EPOCH TIME: 1747210973.408523
[05/14 04:22:53    379s] Fast DP-INIT is on for default
[05/14 04:22:53    379s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.063, MEM:1827.5M, EPOCH TIME: 1747210973.426270
[05/14 04:22:53    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.068, MEM:1827.5M, EPOCH TIME: 1747210973.428265
[05/14 04:22:53    379s] All LLGs are deleted
[05/14 04:22:53    379s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1827.5M, EPOCH TIME: 1747210973.433512
[05/14 04:22:53    379s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1827.5M, EPOCH TIME: 1747210973.434000
[05/14 04:22:53    379s] Starting delay calculation for Hold views
[05/14 04:22:53    379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/14 04:22:53    379s] #################################################################################
[05/14 04:22:53    379s] # Design Stage: PreRoute
[05/14 04:22:53    379s] # Design Name: mcs4
[05/14 04:22:53    379s] # Design Mode: 45nm
[05/14 04:22:53    379s] # Analysis Mode: MMMC OCV 
[05/14 04:22:53    379s] # Parasitics Mode: No SPEF/RCDB 
[05/14 04:22:53    379s] # Signoff Settings: SI Off 
[05/14 04:22:53    379s] #################################################################################
[05/14 04:22:53    379s] Calculate late delays in OCV mode...
[05/14 04:22:53    379s] Calculate early delays in OCV mode...
[05/14 04:22:53    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 1825.5M, InitMEM = 1825.5M)
[05/14 04:22:53    379s] Start delay calculation (fullDC) (1 T). (MEM=1825.54)
[05/14 04:22:53    379s] End AAE Lib Interpolated Model. (MEM=1845.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/14 04:22:54    380s] Total number of fetched objects 5316
[05/14 04:22:54    380s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/14 04:22:54    380s] End delay calculation. (MEM=1882.5 CPU=0:00:00.7 REAL=0:00:01.0)
[05/14 04:22:54    380s] End delay calculation (fullDC). (MEM=1882.5 CPU=0:00:00.9 REAL=0:00:01.0)
[05/14 04:22:54    380s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1882.5M) ***
[05/14 04:22:54    380s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:21 mem=1882.5M)
[05/14 04:22:56    382s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.013 | -20.013 | 179.990 |
|           TNS (ns):|-35283.9 |-35283.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/14 04:22:56    382s] Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
[05/14 04:22:56    382s] Reported timing to dir ./timingReports
[05/14 04:22:56    382s] Total CPU time: 3.64 sec
[05/14 04:22:56    382s] Total Real time: 3.0 sec
[05/14 04:22:56    382s] Total Memory Usage: 1799.484375 Mbytes
[05/14 04:22:56    382s] *** timeDesign #10 [finish] : cpu/real = 0:00:03.6/0:00:03.9 (0.9), totSession cpu/real = 0:06:22.9/0:17:23.1 (0.4), mem = 1799.5M
[05/14 04:22:56    382s] 
[05/14 04:22:56    382s] =============================================================================================
[05/14 04:22:56    382s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/14 04:22:56    382s] =============================================================================================
[05/14 04:22:56    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/14 04:22:56    382s] ---------------------------------------------------------------------------------------------
[05/14 04:22:56    382s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/14 04:22:56    382s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:03.5 /  0:00:03.2    0.9
[05/14 04:22:56    382s] [ TimingUpdate           ]      1   0:00:00.1  (   2.9 % )     0:00:01.1 /  0:00:01.0    1.0
[05/14 04:22:56    382s] [ FullDelayCalc          ]      1   0:00:00.9  (  24.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/14 04:22:56    382s] [ TimingReport           ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/14 04:22:56    382s] [ GenerateReports        ]      1   0:00:02.2  (  55.4 % )     0:00:02.2 /  0:00:02.1    1.0
[05/14 04:22:56    382s] [ MISC                   ]          0:00:00.5  (  12.3 % )     0:00:00.5 /  0:00:00.4    0.8
[05/14 04:22:56    382s] ---------------------------------------------------------------------------------------------
[05/14 04:22:56    382s]  timeDesign #10 TOTAL               0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.6    0.9
[05/14 04:22:56    382s] ---------------------------------------------------------------------------------------------
[05/14 04:22:56    382s] 
[05/14 04:22:56    382s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/14 04:23:24    386s] <CMD> zoomBox 118.20500 60.62050 176.59500 16.05250
[05/14 04:23:24    386s] <CMD> zoomBox 155.36900 22.02050 165.18900 11.89850
[05/14 04:23:25    386s] <CMD> zoomBox 160.84900 14.72500 162.84650 12.07600
[05/14 04:23:27    386s] <CMD> deselectAll
[05/14 04:23:27    386s] <CMD> selectInst postCTSholdFE_PHC975_n_3566
[05/14 04:23:28    387s] <CMD> fit
[05/14 04:24:21    393s] <CMD> zoomBox 47.12200 137.62750 207.62300 12.66800
[05/14 04:24:22    393s] <CMD> zoomBox 75.36000 80.54600 191.01250 6.42100
[05/14 04:24:23    393s] <CMD> zoomBox 124.73300 29.86850 175.45250 -20.55150
[05/14 04:24:24    393s] <CMD> zoomBox 150.71950 -4.77700 162.21850 -17.97150
[05/14 04:24:24    394s] <CMD> zoomBox 154.70350 -7.63200 160.06650 -12.01100
[05/14 04:24:25    394s] <CMD> zoomBox 154.02000 -12.50900 160.32950 -6.92600
[05/14 04:24:25    394s] <CMD> fit
[05/14 04:24:26    394s] <CMD> zoomBox 101.84450 22.25850 172.92800 -29.07950
[05/14 04:24:27    394s] <CMD> zoomBox 139.73100 8.82000 160.97350 -7.08900
[05/14 04:24:27    395s] <CMD> deselectAll
[05/14 04:24:27    395s] <CMD> selectWire 153.7250 5.0350 153.8050 24.0750 2 FE_PHN984_i4004_ip_board_dram_temp_8
[05/14 04:24:28    395s] <CMD> deselectAll
[05/14 04:24:28    395s] <CMD> selectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
[05/14 04:24:36    396s] <CMD> deselectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
[05/14 04:24:36    396s] <CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
[05/14 04:24:36    396s] <CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
[05/14 04:24:36    396s] <CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
[05/14 04:24:38    396s] <CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
[05/14 04:24:38    396s] <CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
[05/14 04:24:38    396s] <CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
[05/14 04:24:39    396s] <CMD> deselectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
[05/14 04:24:39    396s] <CMD> selectInst postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8
[05/14 04:24:39    396s] <CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:39    396s] <CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:40    396s] <CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:40    396s] <CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:40    397s] <CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:43    397s] <CMD> deselectInst postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8
[05/14 04:24:43    397s] <CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:43    397s] <CMD> selectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
[05/14 04:24:44    397s] <CMD> deselectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
[05/14 04:24:44    397s] <CMD> selectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
[05/14 04:24:45    397s] <CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:45    397s] <CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:45    397s] <CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:45    397s] <CMD> deselectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
[05/14 04:24:45    397s] <CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:45    397s] <CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:46    397s] <CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
[05/14 04:24:46    397s] <CMD> selectObject Net FE_PHN1840_i4004_ip_board_dram_temp_8
[05/14 04:24:46    397s] <CMD> deselectObject Net FE_PHN1840_i4004_ip_board_dram_temp_8
[05/14 04:24:47    397s] <CMD> selectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
[05/14 04:24:47    398s] <CMD> deselectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
[05/14 04:24:47    398s] <CMD> selectInst {i4004_ip_board_dram_temp_reg[8]}
[05/14 04:24:47    398s] 
[05/14 04:24:47    398s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/14 04:24:47    398s] Summary for sequential cells identification: 
[05/14 04:24:47    398s]   Identified SBFF number: 104
[05/14 04:24:47    398s]   Identified MBFF number: 16
[05/14 04:24:47    398s]   Identified SB Latch number: 0
[05/14 04:24:47    398s]   Identified MB Latch number: 0
[05/14 04:24:47    398s]   Not identified SBFF number: 16
[05/14 04:24:47    398s]   Not identified MBFF number: 0
[05/14 04:24:47    398s]   Not identified SB Latch number: 0
[05/14 04:24:47    398s]   Not identified MB Latch number: 0
[05/14 04:24:47    398s]   Number of sequential cells which are not FFs: 32
[05/14 04:24:47    398s]  Visiting view : AnalysisView_WC
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:24:47    398s]  Visiting view : AnalysisView_BC
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:24:47    398s]  Visiting view : AnalysisView_WC
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/14 04:24:47    398s]  Visiting view : AnalysisView_BC
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/14 04:24:47    398s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/14 04:24:47    398s] TLC MultiMap info (StdDelay):
[05/14 04:24:47    398s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/14 04:24:47    398s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/14 04:24:47    398s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/14 04:24:47    398s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/14 04:24:47    398s]  Setting StdDelay to: 38ps
[05/14 04:24:47    398s] 
[05/14 04:24:47    398s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/14 04:24:49    398s] <CMD> zoomBox 82.26250 -78.01850 231.60750 54.13150
[05/14 04:24:49    398s] <CMD> zoomBox 70.63650 -92.27000 246.33650 63.20050
[05/14 04:24:50    398s] <CMD> deselectAll
[05/14 04:24:50    398s] <CMD> fit
[05/14 04:24:51    399s] <CMD> zoomBox 54.45600 122.11350 74.48350 77.54550
[05/14 04:24:52    399s] <CMD> zoomBox 45.08500 104.71650 55.83600 93.70450
[05/14 04:24:52    399s] <CMD> zoomBox 46.20200 99.38750 52.59350 95.76500
[05/14 04:24:54    399s] <CMD> selectInst {ram_0_ram3_ram_array_reg[18][1]}
[05/14 04:29:30    423s] 
[05/14 04:29:30    423s] *** Memory Usage v#1 (Current mem = 1799.578M, initial mem = 319.355M) ***
[05/14 04:29:30    423s] 
[05/14 04:29:30    423s] *** Summary of all messages that are not suppressed in this session:
[05/14 04:29:30    423s] Severity  ID               Count  Summary                                  
[05/14 04:29:30    423s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/14 04:29:30    423s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/14 04:29:30    423s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/14 04:29:30    423s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/14 04:29:30    423s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/14 04:29:30    423s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[05/14 04:29:30    423s] WARNING   IMPDB-2078          54  Output pin %s of instance %s is connecte...
[05/14 04:29:30    423s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/14 04:29:30    423s] WARNING   IMPDC-348           54  The output pin %s is connected to power/...
[05/14 04:29:30    423s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[05/14 04:29:30    423s] WARNING   IMPPP-220            1  The power planner does not create core r...
[05/14 04:29:30    423s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/14 04:29:30    423s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/14 04:29:30    423s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/14 04:29:30    423s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/14 04:29:30    423s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/14 04:29:30    423s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/14 04:29:30    423s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/14 04:29:30    423s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/14 04:29:30    423s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/14 04:29:30    423s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/14 04:29:30    423s] *** Message Summary: 197 warning(s), 2 error(s)
[05/14 04:29:30    423s] 
[05/14 04:29:30    423s] --- Ending "Innovus" (totcpu=0:07:04, real=0:23:58, mem=1799.6M) ---
