/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire [12:0] _03_;
  wire [3:0] _04_;
  wire [29:0] _05_;
  reg [9:0] _06_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_49z;
  wire [24:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [14:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z & in_data[7]);
  assign celloutsig_0_73z = ~(celloutsig_0_10z & celloutsig_0_14z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_4z);
  assign celloutsig_0_58z = celloutsig_0_41z | ~(celloutsig_0_4z[1]);
  assign celloutsig_0_65z = celloutsig_0_49z[4] | ~(celloutsig_0_37z);
  assign celloutsig_1_0z = in_data[113] | ~(in_data[170]);
  assign celloutsig_1_12z = celloutsig_1_0z | ~(in_data[141]);
  assign celloutsig_0_18z = celloutsig_0_3z | ~(celloutsig_0_5z);
  assign celloutsig_0_32z = _00_ | ~(_00_);
  assign celloutsig_0_33z = celloutsig_0_21z | ~(celloutsig_0_20z[0]);
  assign celloutsig_0_38z = { celloutsig_0_4z[2:0], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_34z } + { in_data[7:2], celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[35:11] + { in_data[59:39], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_62z = { in_data[19:14], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_7z } + { _02_[14], celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_55z };
  assign celloutsig_0_9z = { in_data[39:34], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z } + { in_data[72:60], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_0z[2:0], celloutsig_0_6z } + { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_7z[2:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z } + { in_data[4:3], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_9z[13:10] + { _04_[3:2], _00_, celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_6z } + { celloutsig_0_13z[3], celloutsig_0_28z, celloutsig_0_26z };
  reg [9:0] _26_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 10'h000;
    else _26_ <= { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_33z };
  assign { _01_, _03_[10:5], _02_[14], _03_[3:2] } = _26_;
  reg [29:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 30'h00000000;
    else _27_ <= { celloutsig_0_60z, celloutsig_0_52z, _05_[27], _04_[3:2], _00_, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_65z, celloutsig_0_62z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_26z };
  assign out_data[61:32] = _27_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _06_ <= 10'h000;
    else _06_ <= in_data[187:178];
  reg [3:0] _29_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_9z[4:3], celloutsig_0_12z, celloutsig_0_18z };
  assign { _05_[27], _04_[3:2], _00_ } = _29_;
  assign celloutsig_0_60z = { celloutsig_0_54z, celloutsig_0_15z, celloutsig_0_47z, celloutsig_0_47z } == { celloutsig_0_38z[5:4], celloutsig_0_58z, celloutsig_0_19z };
  assign celloutsig_1_17z = { celloutsig_1_6z[3:2], celloutsig_1_12z } == celloutsig_1_9z[3:1];
  assign celloutsig_0_1z = { in_data[22:20], celloutsig_0_0z, celloutsig_0_0z } == in_data[33:19];
  assign celloutsig_0_25z = { celloutsig_0_4z[16:7], celloutsig_0_15z } == { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] == { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_30z[2:0], celloutsig_0_24z } == { celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_16z };
  assign celloutsig_0_35z = { celloutsig_0_20z[6:4], celloutsig_0_18z } == { celloutsig_0_9z[12:11], celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_0_11z = ! { celloutsig_0_7z[3:1], celloutsig_0_10z };
  assign celloutsig_0_22z = ! { in_data[6:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_55z = celloutsig_0_9z[3] & ~(celloutsig_0_14z);
  assign celloutsig_0_5z = in_data[75] & ~(celloutsig_0_2z);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_14z = celloutsig_1_13z & ~(celloutsig_1_13z);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(_06_[2]);
  assign celloutsig_0_10z = celloutsig_0_8z & ~(celloutsig_0_6z);
  assign celloutsig_0_16z = celloutsig_0_0z[5] & ~(celloutsig_0_1z);
  assign celloutsig_0_17z = celloutsig_0_0z[3] & ~(celloutsig_0_13z[0]);
  assign celloutsig_0_0z = in_data[6:1] | in_data[43:38];
  assign celloutsig_0_49z = { celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_14z } | { celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[145:141] | { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[95:93], celloutsig_0_5z } | celloutsig_0_0z[5:2];
  assign celloutsig_1_6z = in_data[142:123] | { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_6z[8:7], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_37z = | { in_data[3:2], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_0_40z = | { in_data[77:76], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_41z = | { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_47z = | { celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_31z };
  assign celloutsig_0_52z = | { celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_54z = | { celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_0z };
  assign celloutsig_1_4z = | { in_data[107:106], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = | { in_data[157:137], celloutsig_1_5z };
  assign celloutsig_0_8z = | celloutsig_0_4z[21:14];
  assign celloutsig_1_19z = | { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_12z = | { celloutsig_0_4z[19:18], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_14z = | celloutsig_0_4z[20:6];
  assign celloutsig_0_15z = | in_data[49:39];
  assign celloutsig_0_19z = | { celloutsig_0_4z[24:11], celloutsig_0_16z };
  assign celloutsig_0_21z = | { celloutsig_0_20z[0], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_23z = | { celloutsig_0_4z[20:3], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_24z = | { celloutsig_0_7z[3:2], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_26z = | { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_28z = | { celloutsig_0_20z[7:5], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_7z, _05_[27], _04_[3:2], _00_, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_29z = | { celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_34z = | { celloutsig_0_30z[3:1], celloutsig_0_15z, celloutsig_0_6z };
  assign _02_[13:0] = { celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_55z };
  assign { _03_[12:11], _03_[4], _03_[1:0] } = { celloutsig_0_55z, _01_, _02_[14], celloutsig_0_28z, celloutsig_0_18z };
  assign _04_[1:0] = { _00_, celloutsig_0_6z };
  assign { _05_[29:28], _05_[26:0] } = { celloutsig_0_60z, celloutsig_0_52z, _04_[3:2], _00_, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_65z, celloutsig_0_62z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_26z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
