
MC_program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007794  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800792c  0800792c  0001792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800798c  0800798c  00020104  2**0
                  CONTENTS
  4 .ARM          00000008  0800798c  0800798c  0001798c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007994  08007994  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007994  08007994  00017994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007998  08007998  00017998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  0800799c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce8  20000104  08007aa0  00020104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001dec  08007aa0  00021dec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011399  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eef  00000000  00000000  000314cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  000343c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca0  00000000  00000000  00035170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018867  00000000  00000000  00035e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000113bd  00000000  00000000  0004e677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089440  00000000  00000000  0005fa34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e8e74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003734  00000000  00000000  000e8ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000104 	.word	0x20000104
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007914 	.word	0x08007914

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000108 	.word	0x20000108
 80001d4:	08007914 	.word	0x08007914

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <process_tag_and_channel_from_config>:
// Recovers the values for DAC_Tag and DAC_Channel
/* We expect 0=< config <= 31. So:
 * config / 8 = {0,1,2,3} -> which corresponds to one DAC, so we use the enum defined in DAC_Tag for correlation.
 * config % 8 = {0,1,2,3,4,5,6,7} -> which corresponds to a DAC channel, so we use the enum defined in DAC_Channel for correlation.
 * */
void process_tag_and_channel_from_config(const uint16_t *config, DAC_Tag *DAC_tag, DAC_Channel *DAC_channel){
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
	*DAC_tag = (*config) / 8;
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	08db      	lsrs	r3, r3, #3
 80004ee:	b29b      	uxth	r3, r3
 80004f0:	b2da      	uxtb	r2, r3
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	701a      	strb	r2, [r3, #0]
	*DAC_channel = (*config) % 8;
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	881b      	ldrh	r3, [r3, #0]
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	f003 0307 	and.w	r3, r3, #7
 8000500:	b2da      	uxtb	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	701a      	strb	r2, [r3, #0]
}
 8000506:	bf00      	nop
 8000508:	3714      	adds	r7, #20
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr

08000512 <send_data_to_dac_channel>:


HAL_StatusTypeDef send_data_to_dac_channel(const DAC_Handler *dac_handler, const DAC_Channel *dac_channel, uint16_t data){
 8000512:	b580      	push	{r7, lr}
 8000514:	b086      	sub	sp, #24
 8000516:	af00      	add	r7, sp, #0
 8000518:	60f8      	str	r0, [r7, #12]
 800051a:	60b9      	str	r1, [r7, #8]
 800051c:	4613      	mov	r3, r2
 800051e:	80fb      	strh	r3, [r7, #6]
     * 0 = MSB (izquierda de todo) en cero para tener el "modo escritura"
     * AAA = Address (de 0 a 8)
     * D...D = datos
    */
    uint8_t dataToDAC[2];
    HAL_StatusTypeDef status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	75fb      	strb	r3, [r7, #23]

    uint8_t channel_addr_mask = get_dac_channel_addr_mask(dac_channel);
 8000524:	68b8      	ldr	r0, [r7, #8]
 8000526:	f000 f937 	bl	8000798 <get_dac_channel_addr_mask>
 800052a:	4603      	mov	r3, r0
 800052c:	75bb      	strb	r3, [r7, #22]

    // 1) Inicializar dataToDAC a 0:
    dataToDAC[0] = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	753b      	strb	r3, [r7, #20]
    dataToDAC[1] = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	757b      	strb	r3, [r7, #21]

    // 2) Recibo data:
    // uint16_t data = 0x8A5F; // 0b 1000-1010-0101-1111

    // 3) Desestimo (shifteando) los ultimos 4 LSB (derecha de todo)
    data = data >> 4; // 0b 0000-1000-1010-0101
 8000536:	88fb      	ldrh	r3, [r7, #6]
 8000538:	091b      	lsrs	r3, r3, #4
 800053a:	80fb      	strh	r3, [r7, #6]

    // 4) Paste data
	dataToDAC[0] = (uint8_t) data;
 800053c:	88fb      	ldrh	r3, [r7, #6]
 800053e:	b2db      	uxtb	r3, r3
 8000540:	753b      	strb	r3, [r7, #20]
	dataToDAC[1] = (uint8_t) (data >> 8);
 8000542:	88fb      	ldrh	r3, [r7, #6]
 8000544:	0a1b      	lsrs	r3, r3, #8
 8000546:	b29b      	uxth	r3, r3
 8000548:	b2db      	uxtb	r3, r3
 800054a:	757b      	strb	r3, [r7, #21]

    // 5) aplico mascara
    // uint8_t channel_addr_mask = 0x70; // 0b 0111-0000
    dataToDAC[1] = dataToDAC[1] | channel_addr_mask;
 800054c:	7d7a      	ldrb	r2, [r7, #21]
 800054e:	7dbb      	ldrb	r3, [r7, #22]
 8000550:	4313      	orrs	r3, r2
 8000552:	b2db      	uxtb	r3, r3
 8000554:	757b      	strb	r3, [r7, #21]

    // GPIO_Write sirve para avisar al DAC que le estamos escribiendo
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_RESET);
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6898      	ldr	r0, [r3, #8]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	899b      	ldrh	r3, [r3, #12]
 800055e:	2200      	movs	r2, #0
 8000560:	4619      	mov	r1, r3
 8000562:	f000 ff77 	bl	8001454 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(dac_handler->dac_hspi, dataToDAC, (uint16_t) sizeof(dataToDAC), HAL_MAX_DELAY);
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	6858      	ldr	r0, [r3, #4]
 800056a:	f107 0114 	add.w	r1, r7, #20
 800056e:	f04f 33ff 	mov.w	r3, #4294967295
 8000572:	2202      	movs	r2, #2
 8000574:	f002 febd 	bl	80032f2 <HAL_SPI_Transmit>
 8000578:	4603      	mov	r3, r0
 800057a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_SET);
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	6898      	ldr	r0, [r3, #8]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	899b      	ldrh	r3, [r3, #12]
 8000584:	2201      	movs	r2, #1
 8000586:	4619      	mov	r1, r3
 8000588:	f000 ff64 	bl	8001454 <HAL_GPIO_WritePin>

	return status;
 800058c:	7dfb      	ldrb	r3, [r7, #23]
}
 800058e:	4618      	mov	r0, r3
 8000590:	3718      	adds	r7, #24
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <_send_word_to_dac>:


/* Sends any word of 16 bits to the DAC. Used for configs*/
HAL_StatusTypeDef _send_word_to_dac(uint16_t word, DAC_Handler * dac_handler){
 8000596:	b580      	push	{r7, lr}
 8000598:	b084      	sub	sp, #16
 800059a:	af00      	add	r7, sp, #0
 800059c:	4603      	mov	r3, r0
 800059e:	6039      	str	r1, [r7, #0]
 80005a0:	80fb      	strh	r3, [r7, #6]

	HAL_StatusTypeDef status;
	uint8_t dataToDAC[2];

	dataToDAC[0] = (uint8_t) word;
 80005a2:	88fb      	ldrh	r3, [r7, #6]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	733b      	strb	r3, [r7, #12]
	dataToDAC[1] = (uint8_t) (word >> 8);
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_RESET);
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	6898      	ldr	r0, [r3, #8]
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	899b      	ldrh	r3, [r3, #12]
 80005ba:	2200      	movs	r2, #0
 80005bc:	4619      	mov	r1, r3
 80005be:	f000 ff49 	bl	8001454 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(dac_handler->dac_hspi, dataToDAC, (uint16_t) sizeof(dataToDAC), HAL_MAX_DELAY);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	6858      	ldr	r0, [r3, #4]
 80005c6:	f107 010c 	add.w	r1, r7, #12
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	2202      	movs	r2, #2
 80005d0:	f002 fe8f 	bl	80032f2 <HAL_SPI_Transmit>
 80005d4:	4603      	mov	r3, r0
 80005d6:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_SET);
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	6898      	ldr	r0, [r3, #8]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	899b      	ldrh	r3, [r3, #12]
 80005e0:	2201      	movs	r2, #1
 80005e2:	4619      	mov	r1, r3
 80005e4:	f000 ff36 	bl	8001454 <HAL_GPIO_WritePin>
	return status;
 80005e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3710      	adds	r7, #16
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <trigger_LDAC>:

void trigger_LDAC(){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
	// To trigger LDAC. Every pin 1 (LDAC) of the DACs must be set to low to update all channels at once

	// LDAC_settings variable is declared as extern outside

	//Setting LDAC Pin to 0 (zero/low)
	HAL_GPIO_WritePin(LDAC_settings.GPIO_LDAC_control_port, LDAC_settings.GPIO_LDAC_control_pin, GPIO_PIN_RESET);
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <trigger_LDAC+0x28>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <trigger_LDAC+0x28>)
 80005fe:	8891      	ldrh	r1, [r2, #4]
 8000600:	2200      	movs	r2, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f000 ff26 	bl	8001454 <HAL_GPIO_WritePin>

	//Setting LDAC Pin to 1 (one/high)
	HAL_GPIO_WritePin(LDAC_settings.GPIO_LDAC_control_port, LDAC_settings.GPIO_LDAC_control_pin, GPIO_PIN_SET);
 8000608:	4b04      	ldr	r3, [pc, #16]	; (800061c <trigger_LDAC+0x28>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <trigger_LDAC+0x28>)
 800060e:	8891      	ldrh	r1, [r2, #4]
 8000610:	2201      	movs	r2, #1
 8000612:	4618      	mov	r0, r3
 8000614:	f000 ff1e 	bl	8001454 <HAL_GPIO_WritePin>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200001d4 	.word	0x200001d4

08000620 <send_configuration_to_dacs>:

HAL_StatusTypeDef send_configuration_to_dacs(uint16_t config, DAC_Handler * list_of_dacs[], uint8_t dacs_count){
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	80fb      	strh	r3, [r7, #6]
 800062c:	4613      	mov	r3, r2
 800062e:	717b      	strb	r3, [r7, #5]

	HAL_StatusTypeDef status = HAL_OK;
 8000630:	2300      	movs	r3, #0
 8000632:	73fb      	strb	r3, [r7, #15]
	if(config == CONF_LDAC_TRIGGER){
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	2b21      	cmp	r3, #33	; 0x21
 8000638:	d103      	bne.n	8000642 <send_configuration_to_dacs+0x22>

		trigger_LDAC();
 800063a:	f7ff ffdb 	bl	80005f4 <trigger_LDAC>

		return status;
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	e000      	b.n	8000644 <send_configuration_to_dacs+0x24>

	}else if(config == CONF_LDAC_LOW){
		// TODO: Complete with other configs
	}

	return status;
 8000642:	7bfb      	ldrb	r3, [r7, #15]
}
 8000644:	4618      	mov	r0, r3
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <send_data_to_multiple_dac_channels>:

HAL_StatusTypeDef send_data_to_multiple_dac_channels(uint16_t data, DAC_Handler *dac_handler, DAC_Channel arr_dac_channels[], size_t channel_count){
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0
 8000652:	60b9      	str	r1, [r7, #8]
 8000654:	607a      	str	r2, [r7, #4]
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	4603      	mov	r3, r0
 800065a:	81fb      	strh	r3, [r7, #14]

	HAL_StatusTypeDef status = HAL_OK;
 800065c:	2300      	movs	r3, #0
 800065e:	77fb      	strb	r3, [r7, #31]

	for(size_t i = 0; i < channel_count; i++ ){
 8000660:	2300      	movs	r3, #0
 8000662:	61bb      	str	r3, [r7, #24]
 8000664:	e013      	b.n	800068e <send_data_to_multiple_dac_channels+0x42>

		DAC_Channel dac_channel = arr_dac_channels[i];
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	69bb      	ldr	r3, [r7, #24]
 800066a:	4413      	add	r3, r2
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	75fb      	strb	r3, [r7, #23]

		if( HAL_OK != (status = send_data_to_dac_channel(dac_handler,&dac_channel, data)) ){
 8000670:	89fa      	ldrh	r2, [r7, #14]
 8000672:	f107 0317 	add.w	r3, r7, #23
 8000676:	4619      	mov	r1, r3
 8000678:	68b8      	ldr	r0, [r7, #8]
 800067a:	f7ff ff4a 	bl	8000512 <send_data_to_dac_channel>
 800067e:	4603      	mov	r3, r0
 8000680:	77fb      	strb	r3, [r7, #31]
 8000682:	7ffb      	ldrb	r3, [r7, #31]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d107      	bne.n	8000698 <send_data_to_multiple_dac_channels+0x4c>
	for(size_t i = 0; i < channel_count; i++ ){
 8000688:	69bb      	ldr	r3, [r7, #24]
 800068a:	3301      	adds	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]
 800068e:	69ba      	ldr	r2, [r7, #24]
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	429a      	cmp	r2, r3
 8000694:	d3e7      	bcc.n	8000666 <send_data_to_multiple_dac_channels+0x1a>
 8000696:	e000      	b.n	800069a <send_data_to_multiple_dac_channels+0x4e>
			break;
 8000698:	bf00      	nop
		}
	}
	return status;
 800069a:	7ffb      	ldrb	r3, [r7, #31]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3720      	adds	r7, #32
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <send_pulse_to_dac_channels>:

// WARNING: TEST FUNCTION! Blocks functioning on infinite loop
void send_pulse_to_dac_channels(DAC_Handler *dac_handler, DAC_Channel arr_dac_channels[], size_t channel_count, uint32_t delay_in_ms){
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
 80006b0:	603b      	str	r3, [r7, #0]

	uint16_t data = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	82fb      	strh	r3, [r7, #22]
	size_t i = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	613b      	str	r3, [r7, #16]

	while(1){
		if(i%2) data = 0xFFFF;
 80006ba:	693b      	ldr	r3, [r7, #16]
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d003      	beq.n	80006cc <send_pulse_to_dac_channels+0x28>
 80006c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006c8:	82fb      	strh	r3, [r7, #22]
 80006ca:	e001      	b.n	80006d0 <send_pulse_to_dac_channels+0x2c>
		else data = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	82fb      	strh	r3, [r7, #22]

		if(HAL_OK != send_data_to_multiple_dac_channels(data, dac_handler, arr_dac_channels, channel_count)){
 80006d0:	8af8      	ldrh	r0, [r7, #22]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	68ba      	ldr	r2, [r7, #8]
 80006d6:	68f9      	ldr	r1, [r7, #12]
 80006d8:	f7ff ffb8 	bl	800064c <send_data_to_multiple_dac_channels>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <send_pulse_to_dac_channels+0x42>
			EEG_simulation_error_Handler();
 80006e2:	f000 f86b 	bl	80007bc <EEG_simulation_error_Handler>
		}
		HAL_Delay(delay_in_ms);
 80006e6:	6838      	ldr	r0, [r7, #0]
 80006e8:	f000 fbfa 	bl	8000ee0 <HAL_Delay>
		i++;
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	3301      	adds	r3, #1
 80006f0:	613b      	str	r3, [r7, #16]
		if(i%2) data = 0xFFFF;
 80006f2:	e7e2      	b.n	80006ba <send_pulse_to_dac_channels+0x16>

080006f4 <init_dac_handler>:
}

/* initializer, gets and setters */

// Init variables for dac_handler variable
void init_dac_handler(DAC_Handler *dac_handler, DAC_Tag dac_tag, SPI_HandleTypeDef *hspi, GPIO_TypeDef * GPIOx, uint16_t GPIO_Pin){
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	607a      	str	r2, [r7, #4]
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	460b      	mov	r3, r1
 8000702:	72fb      	strb	r3, [r7, #11]
	dac_handler->dac_tag = dac_tag;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	7afa      	ldrb	r2, [r7, #11]
 8000708:	701a      	strb	r2, [r3, #0]
	dac_handler->dac_hspi = hspi;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	605a      	str	r2, [r3, #4]
	dac_handler->dac_SS_GPIO_port = GPIOx;
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	683a      	ldr	r2, [r7, #0]
 8000714:	609a      	str	r2, [r3, #8]
	dac_handler->dac_ss_GPIO_pin = GPIO_Pin;
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	8b3a      	ldrh	r2, [r7, #24]
 800071a:	819a      	strh	r2, [r3, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <init_LDAC_settings>:

// Init the ports that control LDAC in the LDAC_settings variable.
// LDAC_settings must be an "extern" variable to be accessible on trigger_LDAC()

void init_LDAC_settings(LDAC_Settings * LDAC_settings, GPIO_TypeDef * GPIOx, uint16_t GPIO_Pin){
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	4613      	mov	r3, r2
 8000734:	80fb      	strh	r3, [r7, #6]
	LDAC_settings->GPIO_LDAC_control_port = GPIOx;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	68ba      	ldr	r2, [r7, #8]
 800073a:	601a      	str	r2, [r3, #0]
	LDAC_settings->GPIO_LDAC_control_pin = GPIO_Pin;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	88fa      	ldrh	r2, [r7, #6]
 8000740:	809a      	strh	r2, [r3, #4]

	// Initialize LDAC with fixed state
}
 8000742:	bf00      	nop
 8000744:	3714      	adds	r7, #20
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <init_LDAC_in_dacs>:

void init_LDAC_in_dacs(DAC_Handler  list_of_dacs[], uint8_t dacs_count){
 800074e:	b580      	push	{r7, lr}
 8000750:	b084      	sub	sp, #16
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
 8000756:	460b      	mov	r3, r1
 8000758:	70fb      	strb	r3, [r7, #3]

	for(int i = 0 ; i < dacs_count; i++){
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	e011      	b.n	8000784 <init_LDAC_in_dacs+0x36>
		uint16_t word = DAC_CONFIG_LDAC_HIGH;
 8000760:	f24a 0301 	movw	r3, #40961	; 0xa001
 8000764:	817b      	strh	r3, [r7, #10]

		if( _send_word_to_dac(word, &(list_of_dacs[i])) != HAL_OK){
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	011b      	lsls	r3, r3, #4
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	441a      	add	r2, r3
 800076e:	897b      	ldrh	r3, [r7, #10]
 8000770:	4611      	mov	r1, r2
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff0f 	bl	8000596 <_send_word_to_dac>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d107      	bne.n	800078e <init_LDAC_in_dacs+0x40>
	for(int i = 0 ; i < dacs_count; i++){
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	3301      	adds	r3, #1
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	78fb      	ldrb	r3, [r7, #3]
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	429a      	cmp	r2, r3
 800078a:	dbe9      	blt.n	8000760 <init_LDAC_in_dacs+0x12>
			break;
		}

	}
}
 800078c:	e000      	b.n	8000790 <init_LDAC_in_dacs+0x42>
			break;
 800078e:	bf00      	nop
}
 8000790:	bf00      	nop
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <get_dac_channel_addr_mask>:


uint8_t get_dac_channel_addr_mask(const DAC_Channel *dac_channel){
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	return DAC_Channel_Addr8bit_mask_Dictionary[*dac_channel];
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <get_dac_channel_addr_mask+0x20>)
 80007a8:	5c9b      	ldrb	r3, [r3, r2]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	20000000 	.word	0x20000000

080007bc <EEG_simulation_error_Handler>:

// Errors:
void EEG_simulation_error_Handler(void){
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop
  __disable_irq();
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <EEG_simulation_error_Handler+0x8>
	...

080007c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b0a1      	sub	sp, #132	; 0x84
 80007cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ce:	f000 fb15 	bl	8000dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007d2:	f000 f88d 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d6:	f000 f963 	bl	8000aa0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80007da:	f000 f8f1 	bl	80009c0 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80007de:	f006 fb5f 	bl	8006ea0 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 80007e2:	f000 f925 	bl	8000a30 <MX_SPI5_Init>
  DAC_Handler dac_handler_A;
  DAC_Handler dac_handler_B;
  DAC_Handler dac_handler_C;
  DAC_Handler dac_handler_D;

  init_dac_handler(&dac_handler_A, DAC_A, &hspi1, GPIOA, GPIO_PIN_4);
 80007e6:	f107 0060 	add.w	r0, r7, #96	; 0x60
 80007ea:	2310      	movs	r3, #16
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	4b3a      	ldr	r3, [pc, #232]	; (80008d8 <main+0x110>)
 80007f0:	4a3a      	ldr	r2, [pc, #232]	; (80008dc <main+0x114>)
 80007f2:	2100      	movs	r1, #0
 80007f4:	f7ff ff7e 	bl	80006f4 <init_dac_handler>
  init_dac_handler(&dac_handler_B, DAC_B, &hspi5, GPIOB, GPIO_PIN_1);
 80007f8:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80007fc:	2302      	movs	r3, #2
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	4b37      	ldr	r3, [pc, #220]	; (80008e0 <main+0x118>)
 8000802:	4a38      	ldr	r2, [pc, #224]	; (80008e4 <main+0x11c>)
 8000804:	2101      	movs	r1, #1
 8000806:	f7ff ff75 	bl	80006f4 <init_dac_handler>
   * */
  // TODO: Add DAC_C and DAC_D


  // LDAC Settings. Variable defined as "extern" in EEG_simulation.h
  init_LDAC_settings(&LDAC_settings, GPIOB, GPIO_PIN_2);
 800080a:	2204      	movs	r2, #4
 800080c:	4934      	ldr	r1, [pc, #208]	; (80008e0 <main+0x118>)
 800080e:	4836      	ldr	r0, [pc, #216]	; (80008e8 <main+0x120>)
 8000810:	f7ff ff8a 	bl	8000728 <init_LDAC_settings>

  DAC_Handler list_of_dacs[] = {dac_handler_A, dac_handler_B}; // TODO: Add DAC_C and DAC_D
 8000814:	f107 0410 	add.w	r4, r7, #16
 8000818:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800081c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800081e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000822:	f107 0420 	add.w	r4, r7, #32
 8000826:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800082a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800082c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint8_t dacs_count = sizeof(list_of_dacs)/sizeof(list_of_dacs[0]);
 8000830:	2302      	movs	r3, #2
 8000832:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  DAC_Channel DAC_channel = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	73fb      	strb	r3, [r7, #15]

  DAC_Tag DAC_tag = DAC_B;
 800083a:	2301      	movs	r3, #1
 800083c:	73bb      	strb	r3, [r7, #14]
  uint16_t data = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  uint16_t config = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	81bb      	strh	r3, [r7, #12]

  DAC_Channel arr_dac_channels[] = {0,1,2,3,4,5,6,7}; // Used to test pulse or triangular
 8000848:	4a28      	ldr	r2, [pc, #160]	; (80008ec <main+0x124>)
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000850:	e883 0003 	stmia.w	r3, {r0, r1}
  uint32_t delay_in_ms = 10;
 8000854:	230a      	movs	r3, #10
 8000856:	673b      	str	r3, [r7, #112]	; 0x70

  // TODO: Pre Configuration for LDAC
  init_LDAC_in_dacs(list_of_dacs, dacs_count);
 8000858:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	4611      	mov	r1, r2
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff73 	bl	800074e <init_LDAC_in_dacs>
    /* USER CODE BEGIN 3 */

	//parse_receiving_buffer(bufferUSB, &config, &data);

	// config entre [0, 31] es para escribir al DAC
	if(config < MAX_DAC_CHANNEL_WORD){
 8000868:	89bb      	ldrh	r3, [r7, #12]
 800086a:	2b1f      	cmp	r3, #31
 800086c:	d81a      	bhi.n	80008a4 <main+0xdc>

		process_tag_and_channel_from_config(&config, &DAC_tag, &DAC_channel);
 800086e:	f107 020f 	add.w	r2, r7, #15
 8000872:	f107 010e 	add.w	r1, r7, #14
 8000876:	f107 030c 	add.w	r3, r7, #12
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff fe2e 	bl	80004dc <process_tag_and_channel_from_config>

		// Enviamos los datos al DAC y canal adecuados
		if (HAL_OK != send_data_to_dac_channel(&(list_of_dacs[DAC_tag]), &DAC_channel, data)){
 8000880:	7bbb      	ldrb	r3, [r7, #14]
 8000882:	f107 0210 	add.w	r2, r7, #16
 8000886:	011b      	lsls	r3, r3, #4
 8000888:	4413      	add	r3, r2
 800088a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800088e:	f107 010f 	add.w	r1, r7, #15
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff fe3d 	bl	8000512 <send_data_to_dac_channel>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d010      	beq.n	80008c0 <main+0xf8>
			Error_Handler();
 800089e:	f000 f973 	bl	8000b88 <Error_Handler>
 80008a2:	e00d      	b.n	80008c0 <main+0xf8>
		}
	}
	else{
		// En otro caso, se envia una configuracion a todos los DACs
		if (HAL_OK != send_configuration_to_dacs(config, &list_of_dacs, dacs_count) ){
 80008a4:	89bb      	ldrh	r3, [r7, #12]
 80008a6:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80008aa:	f107 0110 	add.w	r1, r7, #16
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff feb6 	bl	8000620 <send_configuration_to_dacs>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d00c      	beq.n	80008d4 <main+0x10c>
			Error_Handler();
 80008ba:	f000 f965 	bl	8000b88 <Error_Handler>
		}
		continue;
 80008be:	e009      	b.n	80008d4 <main+0x10c>
	}

	send_pulse_to_dac_channels(&(list_of_dacs[DAC_B]), arr_dac_channels, 8, delay_in_ms);
 80008c0:	1d39      	adds	r1, r7, #4
 80008c2:	f107 0310 	add.w	r3, r7, #16
 80008c6:	f103 0010 	add.w	r0, r3, #16
 80008ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80008cc:	2208      	movs	r2, #8
 80008ce:	f7ff fee9 	bl	80006a4 <send_pulse_to_dac_channels>
 80008d2:	e7c9      	b.n	8000868 <main+0xa0>
		continue;
 80008d4:	bf00      	nop
	if(config < MAX_DAC_CHANNEL_WORD){
 80008d6:	e7c7      	b.n	8000868 <main+0xa0>
 80008d8:	40020000 	.word	0x40020000
 80008dc:	20000120 	.word	0x20000120
 80008e0:	40020400 	.word	0x40020400
 80008e4:	20000178 	.word	0x20000178
 80008e8:	200001d4 	.word	0x200001d4
 80008ec:	0800792c 	.word	0x0800792c

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b094      	sub	sp, #80	; 0x50
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0320 	add.w	r3, r7, #32
 80008fa:	2230      	movs	r2, #48	; 0x30
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f007 f800 	bl	8007904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	4b27      	ldr	r3, [pc, #156]	; (80009b8 <SystemClock_Config+0xc8>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091c:	4a26      	ldr	r2, [pc, #152]	; (80009b8 <SystemClock_Config+0xc8>)
 800091e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000922:	6413      	str	r3, [r2, #64]	; 0x40
 8000924:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <SystemClock_Config+0xc8>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	4b21      	ldr	r3, [pc, #132]	; (80009bc <SystemClock_Config+0xcc>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a20      	ldr	r2, [pc, #128]	; (80009bc <SystemClock_Config+0xcc>)
 800093a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800093e:	6013      	str	r3, [r2, #0]
 8000940:	4b1e      	ldr	r3, [pc, #120]	; (80009bc <SystemClock_Config+0xcc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800094c:	2301      	movs	r3, #1
 800094e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000950:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000956:	2302      	movs	r3, #2
 8000958:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800095a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800095e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000960:	230f      	movs	r3, #15
 8000962:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000964:	2390      	movs	r3, #144	; 0x90
 8000966:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000968:	2304      	movs	r3, #4
 800096a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800096c:	2305      	movs	r3, #5
 800096e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000970:	f107 0320 	add.w	r3, r7, #32
 8000974:	4618      	mov	r0, r3
 8000976:	f002 f803 	bl	8002980 <HAL_RCC_OscConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000980:	f000 f902 	bl	8000b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000984:	230f      	movs	r3, #15
 8000986:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000988:	2302      	movs	r3, #2
 800098a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000990:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000994:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	2101      	movs	r1, #1
 80009a0:	4618      	mov	r0, r3
 80009a2:	f002 fa65 	bl	8002e70 <HAL_RCC_ClockConfig>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009ac:	f000 f8ec 	bl	8000b88 <Error_Handler>
  }
}
 80009b0:	bf00      	nop
 80009b2:	3750      	adds	r7, #80	; 0x50
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40007000 	.word	0x40007000

080009c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009c6:	4a19      	ldr	r2, [pc, #100]	; (8000a2c <MX_SPI1_Init+0x6c>)
 80009c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009ca:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009d8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80009da:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e2:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <MX_SPI1_Init+0x68>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_SPI1_Init+0x68>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <MX_SPI1_Init+0x68>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_SPI1_Init+0x68>)
 8000a10:	220a      	movs	r2, #10
 8000a12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	; (8000a28 <MX_SPI1_Init+0x68>)
 8000a16:	f002 fbe3 	bl	80031e0 <HAL_SPI_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8000a20:	f000 f8b2 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000120 	.word	0x20000120
 8000a2c:	40013000 	.word	0x40013000

08000a30 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000a34:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a36:	4a19      	ldr	r2, [pc, #100]	; (8000a9c <MX_SPI5_Init+0x6c>)
 8000a38:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a3c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a40:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_1LINE;
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a44:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a48:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a50:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a52:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a58:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a64:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a66:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a72:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a78:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000a7e:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a80:	220a      	movs	r2, #10
 8000a82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	; (8000a98 <MX_SPI5_Init+0x68>)
 8000a86:	f002 fbab 	bl	80031e0 <HAL_SPI_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_SPI5_Init+0x64>
  {
    Error_Handler();
 8000a90:	f000 f87a 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000178 	.word	0x20000178
 8000a9c:	40015000 	.word	0x40015000

08000aa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	; 0x28
 8000aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a2f      	ldr	r2, [pc, #188]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b29      	ldr	r3, [pc, #164]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a28      	ldr	r2, [pc, #160]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b26      	ldr	r3, [pc, #152]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60bb      	str	r3, [r7, #8]
 8000af2:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a21      	ldr	r2, [pc, #132]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a1a      	ldr	r2, [pc, #104]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b18      	ldr	r3, [pc, #96]	; (8000b7c <MX_GPIO_Init+0xdc>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4815      	ldr	r0, [pc, #84]	; (8000b80 <MX_GPIO_Init+0xe0>)
 8000b2c:	f000 fc92 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2102      	movs	r1, #2
 8000b34:	4813      	ldr	r0, [pc, #76]	; (8000b84 <MX_GPIO_Init+0xe4>)
 8000b36:	f000 fc8d 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b3a:	2310      	movs	r3, #16
 8000b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	4619      	mov	r1, r3
 8000b50:	480b      	ldr	r0, [pc, #44]	; (8000b80 <MX_GPIO_Init+0xe0>)
 8000b52:	f000 fafb 	bl	800114c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b56:	2302      	movs	r3, #2
 8000b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b62:	2300      	movs	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_GPIO_Init+0xe4>)
 8000b6e:	f000 faed 	bl	800114c <HAL_GPIO_Init>

}
 8000b72:	bf00      	nop
 8000b74:	3728      	adds	r7, #40	; 0x28
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40020400 	.word	0x40020400

08000b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8c:	b672      	cpsid	i
}
 8000b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <Error_Handler+0x8>
	...

08000b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <HAL_MspInit+0x4c>)
 8000ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba2:	4a0f      	ldr	r2, [pc, #60]	; (8000be0 <HAL_MspInit+0x4c>)
 8000ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8000baa:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <HAL_MspInit+0x4c>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_MspInit+0x4c>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <HAL_MspInit+0x4c>)
 8000bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_MspInit+0x4c>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800

08000be4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08c      	sub	sp, #48	; 0x30
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a41      	ldr	r2, [pc, #260]	; (8000d08 <HAL_SPI_MspInit+0x124>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d12c      	bne.n	8000c60 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	4b40      	ldr	r3, [pc, #256]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	4a3f      	ldr	r2, [pc, #252]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c14:	6453      	str	r3, [r2, #68]	; 0x44
 8000c16:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	4b39      	ldr	r3, [pc, #228]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	4a38      	ldr	r2, [pc, #224]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6313      	str	r3, [r2, #48]	; 0x30
 8000c32:	4b36      	ldr	r3, [pc, #216]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000c3e:	23a0      	movs	r3, #160	; 0xa0
 8000c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c4e:	2305      	movs	r3, #5
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	482d      	ldr	r0, [pc, #180]	; (8000d10 <HAL_SPI_MspInit+0x12c>)
 8000c5a:	f000 fa77 	bl	800114c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8000c5e:	e04f      	b.n	8000d00 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI5)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2b      	ldr	r2, [pc, #172]	; (8000d14 <HAL_SPI_MspInit+0x130>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d14a      	bne.n	8000d00 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	4b27      	ldr	r3, [pc, #156]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	4a26      	ldr	r2, [pc, #152]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000c78:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7a:	4b24      	ldr	r3, [pc, #144]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a1f      	ldr	r2, [pc, #124]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a18      	ldr	r2, [pc, #96]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b16      	ldr	r3, [pc, #88]	; (8000d0c <HAL_SPI_MspInit+0x128>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000cce:	2306      	movs	r3, #6
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480f      	ldr	r0, [pc, #60]	; (8000d18 <HAL_SPI_MspInit+0x134>)
 8000cda:	f000 fa37 	bl	800114c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	2303      	movs	r3, #3
 8000cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000cf0:	2306      	movs	r3, #6
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4805      	ldr	r0, [pc, #20]	; (8000d10 <HAL_SPI_MspInit+0x12c>)
 8000cfc:	f000 fa26 	bl	800114c <HAL_GPIO_Init>
}
 8000d00:	bf00      	nop
 8000d02:	3730      	adds	r7, #48	; 0x30
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40013000 	.word	0x40013000
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40020000 	.word	0x40020000
 8000d14:	40015000 	.word	0x40015000
 8000d18:	40020400 	.word	0x40020400

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <NMI_Handler+0x4>

08000d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <HardFault_Handler+0x4>

08000d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <MemManage_Handler+0x4>

08000d2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d32:	e7fe      	b.n	8000d32 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d68:	f000 f89a 	bl	8000ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d74:	4802      	ldr	r0, [pc, #8]	; (8000d80 <OTG_FS_IRQHandler+0x10>)
 8000d76:	f000 fcd6 	bl	8001726 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200016c0 	.word	0x200016c0

08000d84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d88:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <SystemInit+0x20>)
 8000d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d8e:	4a05      	ldr	r2, [pc, #20]	; (8000da4 <SystemInit+0x20>)
 8000d90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <Reset_Handler>:
 8000da8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000de0 <LoopFillZerobss+0x12>
 8000dac:	480d      	ldr	r0, [pc, #52]	; (8000de4 <LoopFillZerobss+0x16>)
 8000dae:	490e      	ldr	r1, [pc, #56]	; (8000de8 <LoopFillZerobss+0x1a>)
 8000db0:	4a0e      	ldr	r2, [pc, #56]	; (8000dec <LoopFillZerobss+0x1e>)
 8000db2:	2300      	movs	r3, #0
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:
 8000db6:	58d4      	ldr	r4, [r2, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:
 8000dbc:	18c4      	adds	r4, r0, r3
 8000dbe:	428c      	cmp	r4, r1
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>
 8000dc2:	4a0b      	ldr	r2, [pc, #44]	; (8000df0 <LoopFillZerobss+0x22>)
 8000dc4:	4c0b      	ldr	r4, [pc, #44]	; (8000df4 <LoopFillZerobss+0x26>)
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:
 8000dce:	42a2      	cmp	r2, r4
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>
 8000dd2:	f7ff ffd7 	bl	8000d84 <SystemInit>
 8000dd6:	f006 fd63 	bl	80078a0 <__libc_init_array>
 8000dda:	f7ff fcf5 	bl	80007c8 <main>
 8000dde:	4770      	bx	lr
 8000de0:	20020000 	.word	0x20020000
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000104 	.word	0x20000104
 8000dec:	0800799c 	.word	0x0800799c
 8000df0:	20000104 	.word	0x20000104
 8000df4:	20001dec 	.word	0x20001dec

08000df8 <ADC_IRQHandler>:
 8000df8:	e7fe      	b.n	8000df8 <ADC_IRQHandler>
	...

08000dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0d      	ldr	r2, [pc, #52]	; (8000e3c <HAL_Init+0x40>)
 8000e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a0a      	ldr	r2, [pc, #40]	; (8000e3c <HAL_Init+0x40>)
 8000e12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a07      	ldr	r2, [pc, #28]	; (8000e3c <HAL_Init+0x40>)
 8000e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e24:	2003      	movs	r0, #3
 8000e26:	f000 f94f 	bl	80010c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2a:	200f      	movs	r0, #15
 8000e2c:	f000 f808 	bl	8000e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e30:	f7ff feb0 	bl	8000b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40023c00 	.word	0x40023c00

08000e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_InitTick+0x54>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_InitTick+0x58>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 f967 	bl	8001132 <HAL_SYSTICK_Config>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e00e      	b.n	8000e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b0f      	cmp	r3, #15
 8000e72:	d80a      	bhi.n	8000e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e74:	2200      	movs	r2, #0
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7c:	f000 f92f 	bl	80010de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e80:	4a06      	ldr	r2, [pc, #24]	; (8000e9c <HAL_InitTick+0x5c>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e86:	2300      	movs	r3, #0
 8000e88:	e000      	b.n	8000e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000010 	.word	0x20000010
 8000e9c:	2000000c 	.word	0x2000000c

08000ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_IncTick+0x20>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_IncTick+0x24>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <HAL_IncTick+0x24>)
 8000eb2:	6013      	str	r3, [r2, #0]
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000010 	.word	0x20000010
 8000ec4:	200001dc 	.word	0x200001dc

08000ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	; (8000edc <HAL_GetTick+0x14>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	200001dc 	.word	0x200001dc

08000ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee8:	f7ff ffee 	bl	8000ec8 <HAL_GetTick>
 8000eec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef8:	d005      	beq.n	8000f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000efa:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <HAL_Delay+0x44>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	4413      	add	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f06:	bf00      	nop
 8000f08:	f7ff ffde 	bl	8000ec8 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d8f7      	bhi.n	8000f08 <HAL_Delay+0x28>
  {
  }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20000010 	.word	0x20000010

08000f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f38:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	; (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <__NVIC_GetPriorityGrouping+0x18>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	f003 0307 	and.w	r3, r3, #7
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	db0b      	blt.n	8000fb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f003 021f 	and.w	r2, r3, #31
 8000fa4:	4907      	ldr	r1, [pc, #28]	; (8000fc4 <__NVIC_EnableIRQ+0x38>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	db0a      	blt.n	8000ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	490c      	ldr	r1, [pc, #48]	; (8001014 <__NVIC_SetPriority+0x4c>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	0112      	lsls	r2, r2, #4
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	440b      	add	r3, r1
 8000fec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff0:	e00a      	b.n	8001008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4908      	ldr	r1, [pc, #32]	; (8001018 <__NVIC_SetPriority+0x50>)
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 030f 	and.w	r3, r3, #15
 8000ffe:	3b04      	subs	r3, #4
 8001000:	0112      	lsls	r2, r2, #4
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	440b      	add	r3, r1
 8001006:	761a      	strb	r2, [r3, #24]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	; 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f1c3 0307 	rsb	r3, r3, #7
 8001036:	2b04      	cmp	r3, #4
 8001038:	bf28      	it	cs
 800103a:	2304      	movcs	r3, #4
 800103c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	3304      	adds	r3, #4
 8001042:	2b06      	cmp	r3, #6
 8001044:	d902      	bls.n	800104c <NVIC_EncodePriority+0x30>
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3b03      	subs	r3, #3
 800104a:	e000      	b.n	800104e <NVIC_EncodePriority+0x32>
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	f04f 32ff 	mov.w	r2, #4294967295
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43da      	mvns	r2, r3
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	401a      	ands	r2, r3
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43d9      	mvns	r1, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	4313      	orrs	r3, r2
         );
}
 8001076:	4618      	mov	r0, r3
 8001078:	3724      	adds	r7, #36	; 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001094:	d301      	bcc.n	800109a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001096:	2301      	movs	r3, #1
 8001098:	e00f      	b.n	80010ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800109a:	4a0a      	ldr	r2, [pc, #40]	; (80010c4 <SysTick_Config+0x40>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010a2:	210f      	movs	r1, #15
 80010a4:	f04f 30ff 	mov.w	r0, #4294967295
 80010a8:	f7ff ff8e 	bl	8000fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ac:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <SysTick_Config+0x40>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <SysTick_Config+0x40>)
 80010b4:	2207      	movs	r2, #7
 80010b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	e000e010 	.word	0xe000e010

080010c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff29 	bl	8000f28 <__NVIC_SetPriorityGrouping>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010de:	b580      	push	{r7, lr}
 80010e0:	b086      	sub	sp, #24
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
 80010ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f0:	f7ff ff3e 	bl	8000f70 <__NVIC_GetPriorityGrouping>
 80010f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	6978      	ldr	r0, [r7, #20]
 80010fc:	f7ff ff8e 	bl	800101c <NVIC_EncodePriority>
 8001100:	4602      	mov	r2, r0
 8001102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001106:	4611      	mov	r1, r2
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ff5d 	bl	8000fc8 <__NVIC_SetPriority>
}
 800110e:	bf00      	nop
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff31 	bl	8000f8c <__NVIC_EnableIRQ>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffa2 	bl	8001084 <SysTick_Config>
 8001140:	4603      	mov	r3, r0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800115e:	2300      	movs	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
 8001166:	e159      	b.n	800141c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001168:	2201      	movs	r2, #1
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	429a      	cmp	r2, r3
 8001182:	f040 8148 	bne.w	8001416 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 0303 	and.w	r3, r3, #3
 800118e:	2b01      	cmp	r3, #1
 8001190:	d005      	beq.n	800119e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	2b02      	cmp	r3, #2
 800119c:	d130      	bne.n	8001200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	2203      	movs	r2, #3
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	68da      	ldr	r2, [r3, #12]
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d4:	2201      	movs	r2, #1
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	091b      	lsrs	r3, r3, #4
 80011ea:	f003 0201 	and.w	r2, r3, #1
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 0303 	and.w	r3, r3, #3
 8001208:	2b03      	cmp	r3, #3
 800120a:	d017      	beq.n	800123c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0303 	and.w	r3, r3, #3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d123      	bne.n	8001290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	08da      	lsrs	r2, r3, #3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3208      	adds	r2, #8
 8001250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	69b9      	ldr	r1, [r7, #24]
 800128c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	2203      	movs	r2, #3
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0203 	and.w	r2, r3, #3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f000 80a2 	beq.w	8001416 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b57      	ldr	r3, [pc, #348]	; (8001434 <HAL_GPIO_Init+0x2e8>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012da:	4a56      	ldr	r2, [pc, #344]	; (8001434 <HAL_GPIO_Init+0x2e8>)
 80012dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012e0:	6453      	str	r3, [r2, #68]	; 0x44
 80012e2:	4b54      	ldr	r3, [pc, #336]	; (8001434 <HAL_GPIO_Init+0x2e8>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012ee:	4a52      	ldr	r2, [pc, #328]	; (8001438 <HAL_GPIO_Init+0x2ec>)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	089b      	lsrs	r3, r3, #2
 80012f4:	3302      	adds	r3, #2
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a49      	ldr	r2, [pc, #292]	; (800143c <HAL_GPIO_Init+0x2f0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d019      	beq.n	800134e <HAL_GPIO_Init+0x202>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a48      	ldr	r2, [pc, #288]	; (8001440 <HAL_GPIO_Init+0x2f4>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d013      	beq.n	800134a <HAL_GPIO_Init+0x1fe>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a47      	ldr	r2, [pc, #284]	; (8001444 <HAL_GPIO_Init+0x2f8>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d00d      	beq.n	8001346 <HAL_GPIO_Init+0x1fa>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a46      	ldr	r2, [pc, #280]	; (8001448 <HAL_GPIO_Init+0x2fc>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d007      	beq.n	8001342 <HAL_GPIO_Init+0x1f6>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a45      	ldr	r2, [pc, #276]	; (800144c <HAL_GPIO_Init+0x300>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d101      	bne.n	800133e <HAL_GPIO_Init+0x1f2>
 800133a:	2304      	movs	r3, #4
 800133c:	e008      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800133e:	2307      	movs	r3, #7
 8001340:	e006      	b.n	8001350 <HAL_GPIO_Init+0x204>
 8001342:	2303      	movs	r3, #3
 8001344:	e004      	b.n	8001350 <HAL_GPIO_Init+0x204>
 8001346:	2302      	movs	r3, #2
 8001348:	e002      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800134e:	2300      	movs	r3, #0
 8001350:	69fa      	ldr	r2, [r7, #28]
 8001352:	f002 0203 	and.w	r2, r2, #3
 8001356:	0092      	lsls	r2, r2, #2
 8001358:	4093      	lsls	r3, r2
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001360:	4935      	ldr	r1, [pc, #212]	; (8001438 <HAL_GPIO_Init+0x2ec>)
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3302      	adds	r3, #2
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800136e:	4b38      	ldr	r3, [pc, #224]	; (8001450 <HAL_GPIO_Init+0x304>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001392:	4a2f      	ldr	r2, [pc, #188]	; (8001450 <HAL_GPIO_Init+0x304>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001398:	4b2d      	ldr	r3, [pc, #180]	; (8001450 <HAL_GPIO_Init+0x304>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013bc:	4a24      	ldr	r2, [pc, #144]	; (8001450 <HAL_GPIO_Init+0x304>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013c2:	4b23      	ldr	r3, [pc, #140]	; (8001450 <HAL_GPIO_Init+0x304>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4013      	ands	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013e6:	4a1a      	ldr	r2, [pc, #104]	; (8001450 <HAL_GPIO_Init+0x304>)
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013ec:	4b18      	ldr	r3, [pc, #96]	; (8001450 <HAL_GPIO_Init+0x304>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001410:	4a0f      	ldr	r2, [pc, #60]	; (8001450 <HAL_GPIO_Init+0x304>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3301      	adds	r3, #1
 800141a:	61fb      	str	r3, [r7, #28]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	f67f aea2 	bls.w	8001168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3724      	adds	r7, #36	; 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	40013800 	.word	0x40013800
 800143c:	40020000 	.word	0x40020000
 8001440:	40020400 	.word	0x40020400
 8001444:	40020800 	.word	0x40020800
 8001448:	40020c00 	.word	0x40020c00
 800144c:	40021000 	.word	0x40021000
 8001450:	40013c00 	.word	0x40013c00

08001454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	807b      	strh	r3, [r7, #2]
 8001460:	4613      	mov	r3, r2
 8001462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001464:	787b      	ldrb	r3, [r7, #1]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800146a:	887a      	ldrh	r2, [r7, #2]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001470:	e003      	b.n	800147a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001472:	887b      	ldrh	r3, [r7, #2]
 8001474:	041a      	lsls	r2, r3, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	619a      	str	r2, [r3, #24]
}
 800147a:	bf00      	nop
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001486:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001488:	b08f      	sub	sp, #60	; 0x3c
 800148a:	af0a      	add	r7, sp, #40	; 0x28
 800148c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e10f      	b.n	80016b8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d106      	bne.n	80014b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f005 feea 	bl	800728c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2203      	movs	r2, #3
 80014bc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d102      	bne.n	80014d2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f002 fa27 	bl	800392a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	603b      	str	r3, [r7, #0]
 80014e2:	687e      	ldr	r6, [r7, #4]
 80014e4:	466d      	mov	r5, sp
 80014e6:	f106 0410 	add.w	r4, r6, #16
 80014ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80014fa:	1d33      	adds	r3, r6, #4
 80014fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014fe:	6838      	ldr	r0, [r7, #0]
 8001500:	f002 f8fe 	bl	8003700 <USB_CoreInit>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2202      	movs	r2, #2
 800150e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e0d0      	b.n	80016b8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fa15 	bl	800394c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001522:	2300      	movs	r3, #0
 8001524:	73fb      	strb	r3, [r7, #15]
 8001526:	e04a      	b.n	80015be <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001528:	7bfa      	ldrb	r2, [r7, #15]
 800152a:	6879      	ldr	r1, [r7, #4]
 800152c:	4613      	mov	r3, r2
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4413      	add	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	440b      	add	r3, r1
 8001536:	333d      	adds	r3, #61	; 0x3d
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800153c:	7bfa      	ldrb	r2, [r7, #15]
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	4613      	mov	r3, r2
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	4413      	add	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	440b      	add	r3, r1
 800154a:	333c      	adds	r3, #60	; 0x3c
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	b298      	uxth	r0, r3
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	4613      	mov	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	4413      	add	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	440b      	add	r3, r1
 8001562:	3344      	adds	r3, #68	; 0x44
 8001564:	4602      	mov	r2, r0
 8001566:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001568:	7bfa      	ldrb	r2, [r7, #15]
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	3340      	adds	r3, #64	; 0x40
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800157c:	7bfa      	ldrb	r2, [r7, #15]
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	4613      	mov	r3, r2
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	3348      	adds	r3, #72	; 0x48
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001590:	7bfa      	ldrb	r2, [r7, #15]
 8001592:	6879      	ldr	r1, [r7, #4]
 8001594:	4613      	mov	r3, r2
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	4413      	add	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	334c      	adds	r3, #76	; 0x4c
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80015a4:	7bfa      	ldrb	r2, [r7, #15]
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	4613      	mov	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	4413      	add	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	440b      	add	r3, r1
 80015b2:	3354      	adds	r3, #84	; 0x54
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	3301      	adds	r3, #1
 80015bc:	73fb      	strb	r3, [r7, #15]
 80015be:	7bfa      	ldrb	r2, [r7, #15]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d3af      	bcc.n	8001528 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015c8:	2300      	movs	r3, #0
 80015ca:	73fb      	strb	r3, [r7, #15]
 80015cc:	e044      	b.n	8001658 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80015ce:	7bfa      	ldrb	r2, [r7, #15]
 80015d0:	6879      	ldr	r1, [r7, #4]
 80015d2:	4613      	mov	r3, r2
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	440b      	add	r3, r1
 80015dc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015e4:	7bfa      	ldrb	r2, [r7, #15]
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	4613      	mov	r3, r2
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	4413      	add	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	440b      	add	r3, r1
 80015f2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80015f6:	7bfa      	ldrb	r2, [r7, #15]
 80015f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015fa:	7bfa      	ldrb	r2, [r7, #15]
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	4613      	mov	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	440b      	add	r3, r1
 8001608:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001610:	7bfa      	ldrb	r2, [r7, #15]
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	4613      	mov	r3, r2
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	4413      	add	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001626:	7bfa      	ldrb	r2, [r7, #15]
 8001628:	6879      	ldr	r1, [r7, #4]
 800162a:	4613      	mov	r3, r2
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800163c:	7bfa      	ldrb	r2, [r7, #15]
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4613      	mov	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	4413      	add	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	3301      	adds	r3, #1
 8001656:	73fb      	strb	r3, [r7, #15]
 8001658:	7bfa      	ldrb	r2, [r7, #15]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	429a      	cmp	r2, r3
 8001660:	d3b5      	bcc.n	80015ce <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	687e      	ldr	r6, [r7, #4]
 800166a:	466d      	mov	r5, sp
 800166c:	f106 0410 	add.w	r4, r6, #16
 8001670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001672:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001674:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001678:	e894 0003 	ldmia.w	r4, {r0, r1}
 800167c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001680:	1d33      	adds	r3, r6, #4
 8001682:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001684:	6838      	ldr	r0, [r7, #0]
 8001686:	f002 f9ad 	bl	80039e4 <USB_DevInit>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2202      	movs	r2, #2
 8001694:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e00d      	b.n	80016b8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f003 fafc 	bl	8004cae <USB_DevDisconnect>

  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016c0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d101      	bne.n	80016dc <HAL_PCD_Start+0x1c>
 80016d8:	2302      	movs	r3, #2
 80016da:	e020      	b.n	800171e <HAL_PCD_Start+0x5e>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d109      	bne.n	8001700 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d005      	beq.n	8001700 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f002 f8ff 	bl	8003908 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f003 faac 	bl	8004c6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001726:	b590      	push	{r4, r7, lr}
 8001728:	b08d      	sub	sp, #52	; 0x34
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f003 fb6a 	bl	8004e16 <USB_GetMode>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	f040 848a 	bne.w	800205e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f003 face 	bl	8004cf0 <USB_ReadInterrupts>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	f000 8480 	beq.w	800205c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	0a1b      	lsrs	r3, r3, #8
 8001766:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f003 fabb 	bl	8004cf0 <USB_ReadInterrupts>
 800177a:	4603      	mov	r3, r0
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b02      	cmp	r3, #2
 8001782:	d107      	bne.n	8001794 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	695a      	ldr	r2, [r3, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f002 0202 	and.w	r2, r2, #2
 8001792:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f003 faa9 	bl	8004cf0 <USB_ReadInterrupts>
 800179e:	4603      	mov	r3, r0
 80017a0:	f003 0310 	and.w	r3, r3, #16
 80017a4:	2b10      	cmp	r3, #16
 80017a6:	d161      	bne.n	800186c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	699a      	ldr	r2, [r3, #24]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0210 	bic.w	r2, r2, #16
 80017b6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	f003 020f 	and.w	r2, r3, #15
 80017c4:	4613      	mov	r3, r2
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4413      	add	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	4413      	add	r3, r2
 80017d4:	3304      	adds	r3, #4
 80017d6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	0c5b      	lsrs	r3, r3, #17
 80017dc:	f003 030f 	and.w	r3, r3, #15
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d124      	bne.n	800182e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80017ea:	4013      	ands	r3, r2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d035      	beq.n	800185c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017fe:	b29b      	uxth	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	6a38      	ldr	r0, [r7, #32]
 8001804:	f003 f8e0 	bl	80049c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	091b      	lsrs	r3, r3, #4
 8001810:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001814:	441a      	add	r2, r3
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	6a1a      	ldr	r2, [r3, #32]
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001826:	441a      	add	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	621a      	str	r2, [r3, #32]
 800182c:	e016      	b.n	800185c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	0c5b      	lsrs	r3, r3, #17
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	2b06      	cmp	r3, #6
 8001838:	d110      	bne.n	800185c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001840:	2208      	movs	r2, #8
 8001842:	4619      	mov	r1, r3
 8001844:	6a38      	ldr	r0, [r7, #32]
 8001846:	f003 f8bf 	bl	80049c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	6a1a      	ldr	r2, [r3, #32]
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	091b      	lsrs	r3, r3, #4
 8001852:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001856:	441a      	add	r2, r3
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	699a      	ldr	r2, [r3, #24]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0210 	orr.w	r2, r2, #16
 800186a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f003 fa3d 	bl	8004cf0 <USB_ReadInterrupts>
 8001876:	4603      	mov	r3, r0
 8001878:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800187c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001880:	f040 80a7 	bne.w	80019d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 fa42 	bl	8004d16 <USB_ReadDevAllOutEpInterrupt>
 8001892:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001894:	e099      	b.n	80019ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	2b00      	cmp	r3, #0
 800189e:	f000 808e 	beq.w	80019be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018a8:	b2d2      	uxtb	r2, r2
 80018aa:	4611      	mov	r1, r2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f003 fa66 	bl	8004d7e <USB_ReadDevOutEPInterrupt>
 80018b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00c      	beq.n	80018d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80018be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c0:	015a      	lsls	r2, r3, #5
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	4413      	add	r3, r2
 80018c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018ca:	461a      	mov	r2, r3
 80018cc:	2301      	movs	r3, #1
 80018ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80018d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 fec2 	bl	800265c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00c      	beq.n	80018fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	015a      	lsls	r2, r3, #5
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	4413      	add	r3, r2
 80018ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018ee:	461a      	mov	r2, r3
 80018f0:	2308      	movs	r3, #8
 80018f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80018f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 ff98 	bl	800282c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	f003 0310 	and.w	r3, r3, #16
 8001902:	2b00      	cmp	r3, #0
 8001904:	d008      	beq.n	8001918 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	015a      	lsls	r2, r3, #5
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	4413      	add	r3, r2
 800190e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001912:	461a      	mov	r2, r3
 8001914:	2310      	movs	r3, #16
 8001916:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d030      	beq.n	8001984 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001922:	6a3b      	ldr	r3, [r7, #32]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800192a:	2b80      	cmp	r3, #128	; 0x80
 800192c:	d109      	bne.n	8001942 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800193c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001940:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001944:	4613      	mov	r3, r2
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	3304      	adds	r3, #4
 8001956:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	78db      	ldrb	r3, [r3, #3]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d108      	bne.n	8001972 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	2200      	movs	r2, #0
 8001964:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	b2db      	uxtb	r3, r3
 800196a:	4619      	mov	r1, r3
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f005 fd89 	bl	8007484 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	015a      	lsls	r2, r3, #5
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	4413      	add	r3, r2
 800197a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800197e:	461a      	mov	r2, r3
 8001980:	2302      	movs	r3, #2
 8001982:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	f003 0320 	and.w	r3, r3, #32
 800198a:	2b00      	cmp	r3, #0
 800198c:	d008      	beq.n	80019a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	015a      	lsls	r2, r3, #5
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	4413      	add	r3, r2
 8001996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800199a:	461a      	mov	r2, r3
 800199c:	2320      	movs	r3, #32
 800199e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	015a      	lsls	r2, r3, #5
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	4413      	add	r3, r2
 80019b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80019b6:	461a      	mov	r2, r3
 80019b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	3301      	adds	r3, #1
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80019c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c6:	085b      	lsrs	r3, r3, #1
 80019c8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80019ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f47f af62 	bne.w	8001896 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f003 f98a 	bl	8004cf0 <USB_ReadInterrupts>
 80019dc:	4603      	mov	r3, r0
 80019de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80019e6:	f040 80db 	bne.w	8001ba0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f003 f9ab 	bl	8004d4a <USB_ReadDevAllInEpInterrupt>
 80019f4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80019fa:	e0cd      	b.n	8001b98 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80019fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 80c2 	beq.w	8001b8c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	4611      	mov	r1, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f003 f9d1 	bl	8004dba <USB_ReadDevInEPInterrupt>
 8001a18:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d057      	beq.n	8001ad4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69f9      	ldr	r1, [r7, #28]
 8001a40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001a44:	4013      	ands	r3, r2
 8001a46:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4a:	015a      	lsls	r2, r3, #5
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	4413      	add	r3, r2
 8001a50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a54:	461a      	mov	r2, r3
 8001a56:	2301      	movs	r3, #1
 8001a58:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d132      	bne.n	8001ac8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a66:	4613      	mov	r3, r2
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	440b      	add	r3, r1
 8001a70:	334c      	adds	r3, #76	; 0x4c
 8001a72:	6819      	ldr	r1, [r3, #0]
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a78:	4613      	mov	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4403      	add	r3, r0
 8001a82:	3348      	adds	r3, #72	; 0x48
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4419      	add	r1, r3
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	4413      	add	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4403      	add	r3, r0
 8001a96:	334c      	adds	r3, #76	; 0x4c
 8001a98:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d113      	bne.n	8001ac8 <HAL_PCD_IRQHandler+0x3a2>
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	440b      	add	r3, r1
 8001aae:	3354      	adds	r3, #84	; 0x54
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d108      	bne.n	8001ac8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6818      	ldr	r0, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	f003 f9d8 	bl	8004e78 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	4619      	mov	r1, r3
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f005 fc5d 	bl	800738e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d008      	beq.n	8001af0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	015a      	lsls	r2, r3, #5
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001aea:	461a      	mov	r2, r3
 8001aec:	2308      	movs	r3, #8
 8001aee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	f003 0310 	and.w	r3, r3, #16
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d008      	beq.n	8001b0c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	015a      	lsls	r2, r3, #5
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b06:	461a      	mov	r2, r3
 8001b08:	2310      	movs	r3, #16
 8001b0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d008      	beq.n	8001b28 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	015a      	lsls	r2, r3, #5
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b22:	461a      	mov	r2, r3
 8001b24:	2340      	movs	r3, #64	; 0x40
 8001b26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d023      	beq.n	8001b7a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001b32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b34:	6a38      	ldr	r0, [r7, #32]
 8001b36:	f002 f8b9 	bl	8003cac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4413      	add	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	3338      	adds	r3, #56	; 0x38
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	78db      	ldrb	r3, [r3, #3]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d108      	bne.n	8001b68 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	4619      	mov	r1, r3
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f005 fca0 	bl	80074a8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6a:	015a      	lsls	r2, r3, #5
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	4413      	add	r3, r2
 8001b70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b74:	461a      	mov	r2, r3
 8001b76:	2302      	movs	r3, #2
 8001b78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001b84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 fcdb 	bl	8002542 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	3301      	adds	r3, #1
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b94:	085b      	lsrs	r3, r3, #1
 8001b96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f47f af2e 	bne.w	80019fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f003 f8a3 	bl	8004cf0 <USB_ReadInterrupts>
 8001baa:	4603      	mov	r3, r0
 8001bac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001bb4:	d122      	bne.n	8001bfc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	69fa      	ldr	r2, [r7, #28]
 8001bc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001bc4:	f023 0301 	bic.w	r3, r3, #1
 8001bc8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d108      	bne.n	8001be6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001bdc:	2100      	movs	r1, #0
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 fec2 	bl	8002968 <HAL_PCDEx_LPM_Callback>
 8001be4:	e002      	b.n	8001bec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f005 fc3e 	bl	8007468 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f003 f875 	bl	8004cf0 <USB_ReadInterrupts>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c10:	d112      	bne.n	8001c38 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d102      	bne.n	8001c28 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f005 fbfa 	bl	800741c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695a      	ldr	r2, [r3, #20]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001c36:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f003 f857 	bl	8004cf0 <USB_ReadInterrupts>
 8001c42:	4603      	mov	r3, r0
 8001c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c4c:	f040 80b7 	bne.w	8001dbe <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	69fa      	ldr	r2, [r7, #28]
 8001c5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c5e:	f023 0301 	bic.w	r3, r3, #1
 8001c62:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2110      	movs	r1, #16
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f002 f81e 	bl	8003cac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c74:	e046      	b.n	8001d04 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c78:	015a      	lsls	r2, r3, #5
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001c82:	461a      	mov	r2, r3
 8001c84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001c88:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8c:	015a      	lsls	r2, r3, #5
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	4413      	add	r3, r2
 8001c92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c9a:	0151      	lsls	r1, r2, #5
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	440a      	add	r2, r1
 8001ca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001ca4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001ca8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cac:	015a      	lsls	r2, r3, #5
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001cbc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc0:	015a      	lsls	r2, r3, #5
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cce:	0151      	lsls	r1, r2, #5
 8001cd0:	69fa      	ldr	r2, [r7, #28]
 8001cd2:	440a      	add	r2, r1
 8001cd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001cd8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001cdc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce0:	015a      	lsls	r2, r3, #5
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cee:	0151      	lsls	r1, r2, #5
 8001cf0:	69fa      	ldr	r2, [r7, #28]
 8001cf2:	440a      	add	r2, r1
 8001cf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001cf8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001cfc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d00:	3301      	adds	r3, #1
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d3b3      	bcc.n	8001c76 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d1c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001d20:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d016      	beq.n	8001d58 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d34:	69fa      	ldr	r2, [r7, #28]
 8001d36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d3a:	f043 030b 	orr.w	r3, r3, #11
 8001d3e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	69fa      	ldr	r2, [r7, #28]
 8001d4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d50:	f043 030b 	orr.w	r3, r3, #11
 8001d54:	6453      	str	r3, [r2, #68]	; 0x44
 8001d56:	e015      	b.n	8001d84 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d5e:	695b      	ldr	r3, [r3, #20]
 8001d60:	69fa      	ldr	r2, [r7, #28]
 8001d62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d6a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001d6e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	69fa      	ldr	r2, [r7, #28]
 8001d7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d7e:	f043 030b 	orr.w	r3, r3, #11
 8001d82:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d92:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001d96:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6818      	ldr	r0, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001da8:	461a      	mov	r2, r3
 8001daa:	f003 f865 	bl	8004e78 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	695a      	ldr	r2, [r3, #20]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001dbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f002 ff94 	bl	8004cf0 <USB_ReadInterrupts>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dd2:	d124      	bne.n	8001e1e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f003 f82a 	bl	8004e32 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f001 ffdf 	bl	8003da6 <USB_GetDevSpeed>
 8001de8:	4603      	mov	r3, r0
 8001dea:	461a      	mov	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681c      	ldr	r4, [r3, #0]
 8001df4:	f001 f9e8 	bl	80031c8 <HAL_RCC_GetHCLKFreq>
 8001df8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	461a      	mov	r2, r3
 8001e02:	4620      	mov	r0, r4
 8001e04:	f001 fcde 	bl	80037c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f005 fae8 	bl	80073de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	695a      	ldr	r2, [r3, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001e1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f002 ff64 	bl	8004cf0 <USB_ReadInterrupts>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f003 0308 	and.w	r3, r3, #8
 8001e2e:	2b08      	cmp	r3, #8
 8001e30:	d10a      	bne.n	8001e48 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f005 fac5 	bl	80073c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	695a      	ldr	r2, [r3, #20]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f002 0208 	and.w	r2, r2, #8
 8001e46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f002 ff4f 	bl	8004cf0 <USB_ReadInterrupts>
 8001e52:	4603      	mov	r3, r0
 8001e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e58:	2b80      	cmp	r3, #128	; 0x80
 8001e5a:	d122      	bne.n	8001ea2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e64:	6a3b      	ldr	r3, [r7, #32]
 8001e66:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e68:	2301      	movs	r3, #1
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e6c:	e014      	b.n	8001e98 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e72:	4613      	mov	r3, r2
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	4413      	add	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d105      	bne.n	8001e92 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 fb27 	bl	80024e0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	3301      	adds	r3, #1
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d3e5      	bcc.n	8001e6e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f002 ff22 	bl	8004cf0 <USB_ReadInterrupts>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001eb6:	d13b      	bne.n	8001f30 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001eb8:	2301      	movs	r3, #1
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebc:	e02b      	b.n	8001f16 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	015a      	lsls	r2, r3, #5
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	3340      	adds	r3, #64	; 0x40
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d115      	bne.n	8001f10 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001ee4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	da12      	bge.n	8001f10 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eee:	4613      	mov	r3, r2
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	333f      	adds	r3, #63	; 0x3f
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	4619      	mov	r1, r3
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 fae8 	bl	80024e0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f12:	3301      	adds	r3, #1
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d3ce      	bcc.n	8001ebe <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695a      	ldr	r2, [r3, #20]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001f2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f002 fedb 	bl	8004cf0 <USB_ReadInterrupts>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f44:	d155      	bne.n	8001ff2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f46:	2301      	movs	r3, #1
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
 8001f4a:	e045      	b.n	8001fd8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f60:	4613      	mov	r3, r2
 8001f62:	00db      	lsls	r3, r3, #3
 8001f64:	4413      	add	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d12e      	bne.n	8001fd2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f74:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da2b      	bge.n	8001fd2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001f86:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d121      	bne.n	8001fd2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f92:	4613      	mov	r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001fac:	6a3b      	ldr	r3, [r7, #32]
 8001fae:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10a      	bne.n	8001fd2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	69fa      	ldr	r2, [r7, #28]
 8001fc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fce:	6053      	str	r3, [r2, #4]
            break;
 8001fd0:	e007      	b.n	8001fe2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d3b4      	bcc.n	8001f4c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	695a      	ldr	r2, [r3, #20]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001ff0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f002 fe7a 	bl	8004cf0 <USB_ReadInterrupts>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002006:	d10a      	bne.n	800201e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f005 fa5f 	bl	80074cc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	695a      	ldr	r2, [r3, #20]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800201c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f002 fe64 	bl	8004cf0 <USB_ReadInterrupts>
 8002028:	4603      	mov	r3, r0
 800202a:	f003 0304 	and.w	r3, r3, #4
 800202e:	2b04      	cmp	r3, #4
 8002030:	d115      	bne.n	800205e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d002      	beq.n	800204a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f005 fa4f 	bl	80074e8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6859      	ldr	r1, [r3, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	430a      	orrs	r2, r1
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	e000      	b.n	800205e <HAL_PCD_IRQHandler+0x938>
      return;
 800205c:	bf00      	nop
    }
  }
}
 800205e:	3734      	adds	r7, #52	; 0x34
 8002060:	46bd      	mov	sp, r7
 8002062:	bd90      	pop	{r4, r7, pc}

08002064 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002076:	2b01      	cmp	r3, #1
 8002078:	d101      	bne.n	800207e <HAL_PCD_SetAddress+0x1a>
 800207a:	2302      	movs	r3, #2
 800207c:	e013      	b.n	80020a6 <HAL_PCD_SetAddress+0x42>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2201      	movs	r2, #1
 8002082:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	78fa      	ldrb	r2, [r7, #3]
 800208a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	78fa      	ldrb	r2, [r7, #3]
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f002 fdc2 	bl	8004c20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	4608      	mov	r0, r1
 80020b8:	4611      	mov	r1, r2
 80020ba:	461a      	mov	r2, r3
 80020bc:	4603      	mov	r3, r0
 80020be:	70fb      	strb	r3, [r7, #3]
 80020c0:	460b      	mov	r3, r1
 80020c2:	803b      	strh	r3, [r7, #0]
 80020c4:	4613      	mov	r3, r2
 80020c6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	da0f      	bge.n	80020f4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	f003 020f 	and.w	r2, r3, #15
 80020da:	4613      	mov	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	4413      	add	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	3338      	adds	r3, #56	; 0x38
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	3304      	adds	r3, #4
 80020ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	705a      	strb	r2, [r3, #1]
 80020f2:	e00f      	b.n	8002114 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	f003 020f 	and.w	r2, r3, #15
 80020fa:	4613      	mov	r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	4413      	add	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	3304      	adds	r3, #4
 800210c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	b2da      	uxtb	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002120:	883a      	ldrh	r2, [r7, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	78ba      	ldrb	r2, [r7, #2]
 800212a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	785b      	ldrb	r3, [r3, #1]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d004      	beq.n	800213e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	b29a      	uxth	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800213e:	78bb      	ldrb	r3, [r7, #2]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d102      	bne.n	800214a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <HAL_PCD_EP_Open+0xaa>
 8002154:	2302      	movs	r3, #2
 8002156:	e00e      	b.n	8002176 <HAL_PCD_EP_Open+0xc8>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68f9      	ldr	r1, [r7, #12]
 8002166:	4618      	mov	r0, r3
 8002168:	f001 fe42 	bl	8003df0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002174:	7afb      	ldrb	r3, [r7, #11]
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b084      	sub	sp, #16
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	460b      	mov	r3, r1
 8002188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800218a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800218e:	2b00      	cmp	r3, #0
 8002190:	da0f      	bge.n	80021b2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002192:	78fb      	ldrb	r3, [r7, #3]
 8002194:	f003 020f 	and.w	r2, r3, #15
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	4413      	add	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	3338      	adds	r3, #56	; 0x38
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	3304      	adds	r3, #4
 80021a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	705a      	strb	r2, [r3, #1]
 80021b0:	e00f      	b.n	80021d2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021b2:	78fb      	ldrb	r3, [r7, #3]
 80021b4:	f003 020f 	and.w	r2, r3, #15
 80021b8:	4613      	mov	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	4413      	add	r3, r2
 80021c8:	3304      	adds	r3, #4
 80021ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d101      	bne.n	80021ec <HAL_PCD_EP_Close+0x6e>
 80021e8:	2302      	movs	r3, #2
 80021ea:	e00e      	b.n	800220a <HAL_PCD_EP_Close+0x8c>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68f9      	ldr	r1, [r7, #12]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 fe80 	bl	8003f00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
 800221e:	460b      	mov	r3, r1
 8002220:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002222:	7afb      	ldrb	r3, [r7, #11]
 8002224:	f003 020f 	and.w	r2, r3, #15
 8002228:	4613      	mov	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	4413      	add	r3, r2
 8002238:	3304      	adds	r3, #4
 800223a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2200      	movs	r2, #0
 800224c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	2200      	movs	r2, #0
 8002252:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002254:	7afb      	ldrb	r3, [r7, #11]
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	b2da      	uxtb	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d102      	bne.n	800226e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800226e:	7afb      	ldrb	r3, [r7, #11]
 8002270:	f003 030f 	and.w	r3, r3, #15
 8002274:	2b00      	cmp	r3, #0
 8002276:	d109      	bne.n	800228c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6818      	ldr	r0, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	6979      	ldr	r1, [r7, #20]
 8002286:	f002 f95f 	bl	8004548 <USB_EP0StartXfer>
 800228a:	e008      	b.n	800229e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6818      	ldr	r0, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	461a      	mov	r2, r3
 8002298:	6979      	ldr	r1, [r7, #20]
 800229a:	f001 ff0d 	bl	80040b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80022b4:	78fb      	ldrb	r3, [r7, #3]
 80022b6:	f003 020f 	and.w	r2, r3, #15
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	607a      	str	r2, [r7, #4]
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	460b      	mov	r3, r1
 80022e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022e8:	7afb      	ldrb	r3, [r7, #11]
 80022ea:	f003 020f 	and.w	r2, r3, #15
 80022ee:	4613      	mov	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	3338      	adds	r3, #56	; 0x38
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	3304      	adds	r3, #4
 80022fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	2200      	movs	r2, #0
 8002310:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2201      	movs	r2, #1
 8002316:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002318:	7afb      	ldrb	r3, [r7, #11]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	b2da      	uxtb	r2, r3
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d102      	bne.n	8002332 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002332:	7afb      	ldrb	r3, [r7, #11]
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	2b00      	cmp	r3, #0
 800233a:	d109      	bne.n	8002350 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	461a      	mov	r2, r3
 8002348:	6979      	ldr	r1, [r7, #20]
 800234a:	f002 f8fd 	bl	8004548 <USB_EP0StartXfer>
 800234e:	e008      	b.n	8002362 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	461a      	mov	r2, r3
 800235c:	6979      	ldr	r1, [r7, #20]
 800235e:	f001 feab 	bl	80040b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002378:	78fb      	ldrb	r3, [r7, #3]
 800237a:	f003 020f 	and.w	r2, r3, #15
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	429a      	cmp	r2, r3
 8002384:	d901      	bls.n	800238a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e050      	b.n	800242c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800238a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800238e:	2b00      	cmp	r3, #0
 8002390:	da0f      	bge.n	80023b2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	f003 020f 	and.w	r2, r3, #15
 8002398:	4613      	mov	r3, r2
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	4413      	add	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	3338      	adds	r3, #56	; 0x38
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	3304      	adds	r3, #4
 80023a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2201      	movs	r2, #1
 80023ae:	705a      	strb	r2, [r3, #1]
 80023b0:	e00d      	b.n	80023ce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80023b2:	78fa      	ldrb	r2, [r7, #3]
 80023b4:	4613      	mov	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	4413      	add	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	3304      	adds	r3, #4
 80023c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2201      	movs	r2, #1
 80023d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023d4:	78fb      	ldrb	r3, [r7, #3]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <HAL_PCD_EP_SetStall+0x82>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e01e      	b.n	800242c <HAL_PCD_EP_SetStall+0xc0>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2201      	movs	r2, #1
 80023f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68f9      	ldr	r1, [r7, #12]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f002 fb3b 	bl	8004a78 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10a      	bne.n	8002422 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	b2d9      	uxtb	r1, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800241c:	461a      	mov	r2, r3
 800241e:	f002 fd2b 	bl	8004e78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002440:	78fb      	ldrb	r3, [r7, #3]
 8002442:	f003 020f 	and.w	r2, r3, #15
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	429a      	cmp	r2, r3
 800244c:	d901      	bls.n	8002452 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e042      	b.n	80024d8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002452:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002456:	2b00      	cmp	r3, #0
 8002458:	da0f      	bge.n	800247a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800245a:	78fb      	ldrb	r3, [r7, #3]
 800245c:	f003 020f 	and.w	r2, r3, #15
 8002460:	4613      	mov	r3, r2
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	4413      	add	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	3338      	adds	r3, #56	; 0x38
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	3304      	adds	r3, #4
 8002470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2201      	movs	r2, #1
 8002476:	705a      	strb	r2, [r3, #1]
 8002478:	e00f      	b.n	800249a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800247a:	78fb      	ldrb	r3, [r7, #3]
 800247c:	f003 020f 	and.w	r2, r3, #15
 8002480:	4613      	mov	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	4413      	add	r3, r2
 8002490:	3304      	adds	r3, #4
 8002492:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d101      	bne.n	80024ba <HAL_PCD_EP_ClrStall+0x86>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e00e      	b.n	80024d8 <HAL_PCD_EP_ClrStall+0xa4>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68f9      	ldr	r1, [r7, #12]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f002 fb43 	bl	8004b54 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80024ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	da0c      	bge.n	800250e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024f4:	78fb      	ldrb	r3, [r7, #3]
 80024f6:	f003 020f 	and.w	r2, r3, #15
 80024fa:	4613      	mov	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	4413      	add	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	3338      	adds	r3, #56	; 0x38
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	4413      	add	r3, r2
 8002508:	3304      	adds	r3, #4
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	e00c      	b.n	8002528 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	f003 020f 	and.w	r2, r3, #15
 8002514:	4613      	mov	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	4413      	add	r3, r2
 8002524:	3304      	adds	r3, #4
 8002526:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68f9      	ldr	r1, [r7, #12]
 800252e:	4618      	mov	r0, r3
 8002530:	f002 f962 	bl	80047f8 <USB_EPStopXfer>
 8002534:	4603      	mov	r3, r0
 8002536:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002538:	7afb      	ldrb	r3, [r7, #11]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b08a      	sub	sp, #40	; 0x28
 8002546:	af02      	add	r7, sp, #8
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	4413      	add	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	3338      	adds	r3, #56	; 0x38
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	3304      	adds	r3, #4
 8002568:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6a1a      	ldr	r2, [r3, #32]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	429a      	cmp	r2, r3
 8002574:	d901      	bls.n	800257a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e06c      	b.n	8002654 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	699a      	ldr	r2, [r3, #24]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	69fa      	ldr	r2, [r7, #28]
 800258c:	429a      	cmp	r2, r3
 800258e:	d902      	bls.n	8002596 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3303      	adds	r3, #3
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800259e:	e02b      	b.n	80025f8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	699a      	ldr	r2, [r3, #24]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	69fa      	ldr	r2, [r7, #28]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d902      	bls.n	80025bc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	3303      	adds	r3, #3
 80025c0:	089b      	lsrs	r3, r3, #2
 80025c2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6919      	ldr	r1, [r3, #16]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	4603      	mov	r3, r0
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f002 f9b6 	bl	800494c <USB_WritePacket>

    ep->xfer_buff  += len;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	441a      	add	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6a1a      	ldr	r2, [r3, #32]
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	441a      	add	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	015a      	lsls	r2, r3, #5
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4413      	add	r3, r2
 8002600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	b29b      	uxth	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	429a      	cmp	r2, r3
 800260c:	d809      	bhi.n	8002622 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1a      	ldr	r2, [r3, #32]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002616:	429a      	cmp	r2, r3
 8002618:	d203      	bcs.n	8002622 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1be      	bne.n	80025a0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	699a      	ldr	r2, [r3, #24]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	429a      	cmp	r2, r3
 800262c:	d811      	bhi.n	8002652 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	f003 030f 	and.w	r3, r3, #15
 8002634:	2201      	movs	r2, #1
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	43db      	mvns	r3, r3
 8002648:	6939      	ldr	r1, [r7, #16]
 800264a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800264e:	4013      	ands	r3, r2
 8002650:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3720      	adds	r7, #32
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	333c      	adds	r3, #60	; 0x3c
 8002674:	3304      	adds	r3, #4
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	015a      	lsls	r2, r3, #5
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	4413      	add	r3, r2
 8002682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d17b      	bne.n	800278a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d015      	beq.n	80026c8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	4a61      	ldr	r2, [pc, #388]	; (8002824 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	f240 80b9 	bls.w	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f000 80b3 	beq.w	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026be:	461a      	mov	r2, r3
 80026c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026c4:	6093      	str	r3, [r2, #8]
 80026c6:	e0a7      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f003 0320 	and.w	r3, r3, #32
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d009      	beq.n	80026e6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	015a      	lsls	r2, r3, #5
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	4413      	add	r3, r2
 80026da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026de:	461a      	mov	r2, r3
 80026e0:	2320      	movs	r3, #32
 80026e2:	6093      	str	r3, [r2, #8]
 80026e4:	e098      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f040 8093 	bne.w	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	4a4b      	ldr	r2, [pc, #300]	; (8002824 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d90f      	bls.n	800271a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	4413      	add	r3, r2
 800270c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002710:	461a      	mov	r2, r3
 8002712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002716:	6093      	str	r3, [r2, #8]
 8002718:	e07e      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	4613      	mov	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	4413      	add	r3, r2
 800272c:	3304      	adds	r3, #4
 800272e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	69da      	ldr	r2, [r3, #28]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	0159      	lsls	r1, r3, #5
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	440b      	add	r3, r1
 800273c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002746:	1ad2      	subs	r2, r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d114      	bne.n	800277c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d109      	bne.n	800276e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002764:	461a      	mov	r2, r3
 8002766:	2101      	movs	r1, #1
 8002768:	f002 fb86 	bl	8004e78 <USB_EP0_OutStart>
 800276c:	e006      	b.n	800277c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	691a      	ldr	r2, [r3, #16]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	441a      	add	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	b2db      	uxtb	r3, r3
 8002780:	4619      	mov	r1, r3
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f004 fde8 	bl	8007358 <HAL_PCD_DataOutStageCallback>
 8002788:	e046      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	4a26      	ldr	r2, [pc, #152]	; (8002828 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d124      	bne.n	80027dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00a      	beq.n	80027b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027a8:	461a      	mov	r2, r3
 80027aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027ae:	6093      	str	r3, [r2, #8]
 80027b0:	e032      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	f003 0320 	and.w	r3, r3, #32
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	015a      	lsls	r2, r3, #5
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027c8:	461a      	mov	r2, r3
 80027ca:	2320      	movs	r3, #32
 80027cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f004 fdbf 	bl	8007358 <HAL_PCD_DataOutStageCallback>
 80027da:	e01d      	b.n	8002818 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d114      	bne.n	800280c <PCD_EP_OutXfrComplete_int+0x1b0>
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	4613      	mov	r3, r2
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	4413      	add	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d108      	bne.n	800280c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6818      	ldr	r0, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002804:	461a      	mov	r2, r3
 8002806:	2100      	movs	r1, #0
 8002808:	f002 fb36 	bl	8004e78 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	4619      	mov	r1, r3
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f004 fda0 	bl	8007358 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3720      	adds	r7, #32
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	4f54300a 	.word	0x4f54300a
 8002828:	4f54310a 	.word	0x4f54310a

0800282c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	333c      	adds	r3, #60	; 0x3c
 8002844:	3304      	adds	r3, #4
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	015a      	lsls	r2, r3, #5
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	4413      	add	r3, r2
 8002852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4a15      	ldr	r2, [pc, #84]	; (80028b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d90e      	bls.n	8002880 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002868:	2b00      	cmp	r3, #0
 800286a:	d009      	beq.n	8002880 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4413      	add	r3, r2
 8002874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002878:	461a      	mov	r2, r3
 800287a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800287e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f004 fd57 	bl	8007334 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	4a0a      	ldr	r2, [pc, #40]	; (80028b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d90c      	bls.n	80028a8 <PCD_EP_OutSetupPacket_int+0x7c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d108      	bne.n	80028a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80028a0:	461a      	mov	r2, r3
 80028a2:	2101      	movs	r1, #1
 80028a4:	f002 fae8 	bl	8004e78 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	4f54300a 	.word	0x4f54300a

080028b8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
 80028c4:	4613      	mov	r3, r2
 80028c6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ce:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d107      	bne.n	80028e6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80028d6:	883b      	ldrh	r3, [r7, #0]
 80028d8:	0419      	lsls	r1, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
 80028e4:	e028      	b.n	8002938 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ec:	0c1b      	lsrs	r3, r3, #16
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	4413      	add	r3, r2
 80028f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80028f4:	2300      	movs	r3, #0
 80028f6:	73fb      	strb	r3, [r7, #15]
 80028f8:	e00d      	b.n	8002916 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	3340      	adds	r3, #64	; 0x40
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	0c1b      	lsrs	r3, r3, #16
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	4413      	add	r3, r2
 800290e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	3301      	adds	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
 8002916:	7bfa      	ldrb	r2, [r7, #15]
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	3b01      	subs	r3, #1
 800291c:	429a      	cmp	r2, r3
 800291e:	d3ec      	bcc.n	80028fa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002920:	883b      	ldrh	r3, [r7, #0]
 8002922:	0418      	lsls	r0, r3, #16
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6819      	ldr	r1, [r3, #0]
 8002928:	78fb      	ldrb	r3, [r7, #3]
 800292a:	3b01      	subs	r3, #1
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	4302      	orrs	r2, r0
 8002930:	3340      	adds	r3, #64	; 0x40
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3714      	adds	r7, #20
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	460b      	mov	r3, r1
 8002950:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e267      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d075      	beq.n	8002a8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800299e:	4b88      	ldr	r3, [pc, #544]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 030c 	and.w	r3, r3, #12
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d00c      	beq.n	80029c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029aa:	4b85      	ldr	r3, [pc, #532]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d112      	bne.n	80029dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029b6:	4b82      	ldr	r3, [pc, #520]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029c2:	d10b      	bne.n	80029dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c4:	4b7e      	ldr	r3, [pc, #504]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d05b      	beq.n	8002a88 <HAL_RCC_OscConfig+0x108>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d157      	bne.n	8002a88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e242      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e4:	d106      	bne.n	80029f4 <HAL_RCC_OscConfig+0x74>
 80029e6:	4b76      	ldr	r3, [pc, #472]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a75      	ldr	r2, [pc, #468]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 80029ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	e01d      	b.n	8002a30 <HAL_RCC_OscConfig+0xb0>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029fc:	d10c      	bne.n	8002a18 <HAL_RCC_OscConfig+0x98>
 80029fe:	4b70      	ldr	r3, [pc, #448]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a6f      	ldr	r2, [pc, #444]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	4b6d      	ldr	r3, [pc, #436]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6c      	ldr	r2, [pc, #432]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	e00b      	b.n	8002a30 <HAL_RCC_OscConfig+0xb0>
 8002a18:	4b69      	ldr	r3, [pc, #420]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a68      	ldr	r2, [pc, #416]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	4b66      	ldr	r3, [pc, #408]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a65      	ldr	r2, [pc, #404]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d013      	beq.n	8002a60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7fe fa46 	bl	8000ec8 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a40:	f7fe fa42 	bl	8000ec8 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b64      	cmp	r3, #100	; 0x64
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e207      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	4b5b      	ldr	r3, [pc, #364]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0xc0>
 8002a5e:	e014      	b.n	8002a8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7fe fa32 	bl	8000ec8 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a68:	f7fe fa2e 	bl	8000ec8 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	; 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e1f3      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7a:	4b51      	ldr	r3, [pc, #324]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0xe8>
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d063      	beq.n	8002b5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a96:	4b4a      	ldr	r3, [pc, #296]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00b      	beq.n	8002aba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa2:	4b47      	ldr	r3, [pc, #284]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d11c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aae:	4b44      	ldr	r3, [pc, #272]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d116      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	4b41      	ldr	r3, [pc, #260]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x152>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e1c7      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad2:	4b3b      	ldr	r3, [pc, #236]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4937      	ldr	r1, [pc, #220]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae6:	e03a      	b.n	8002b5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d020      	beq.n	8002b32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af0:	4b34      	ldr	r3, [pc, #208]	; (8002bc4 <HAL_RCC_OscConfig+0x244>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af6:	f7fe f9e7 	bl	8000ec8 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002afe:	f7fe f9e3 	bl	8000ec8 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1a8      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	4b2b      	ldr	r3, [pc, #172]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1c:	4b28      	ldr	r3, [pc, #160]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4925      	ldr	r1, [pc, #148]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	600b      	str	r3, [r1, #0]
 8002b30:	e015      	b.n	8002b5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b32:	4b24      	ldr	r3, [pc, #144]	; (8002bc4 <HAL_RCC_OscConfig+0x244>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b38:	f7fe f9c6 	bl	8000ec8 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b40:	f7fe f9c2 	bl	8000ec8 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e187      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d036      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d016      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b72:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <HAL_RCC_OscConfig+0x248>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b78:	f7fe f9a6 	bl	8000ec8 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b80:	f7fe f9a2 	bl	8000ec8 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e167      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	4b0b      	ldr	r3, [pc, #44]	; (8002bc0 <HAL_RCC_OscConfig+0x240>)
 8002b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x200>
 8002b9e:	e01b      	b.n	8002bd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba0:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <HAL_RCC_OscConfig+0x248>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba6:	f7fe f98f 	bl	8000ec8 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bac:	e00e      	b.n	8002bcc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bae:	f7fe f98b 	bl	8000ec8 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d907      	bls.n	8002bcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e150      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	42470000 	.word	0x42470000
 8002bc8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bcc:	4b88      	ldr	r3, [pc, #544]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1ea      	bne.n	8002bae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 8097 	beq.w	8002d14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bea:	4b81      	ldr	r3, [pc, #516]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10f      	bne.n	8002c16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
 8002bfa:	4b7d      	ldr	r3, [pc, #500]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	4a7c      	ldr	r2, [pc, #496]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c04:	6413      	str	r3, [r2, #64]	; 0x40
 8002c06:	4b7a      	ldr	r3, [pc, #488]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0e:	60bb      	str	r3, [r7, #8]
 8002c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c12:	2301      	movs	r3, #1
 8002c14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c16:	4b77      	ldr	r3, [pc, #476]	; (8002df4 <HAL_RCC_OscConfig+0x474>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d118      	bne.n	8002c54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c22:	4b74      	ldr	r3, [pc, #464]	; (8002df4 <HAL_RCC_OscConfig+0x474>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a73      	ldr	r2, [pc, #460]	; (8002df4 <HAL_RCC_OscConfig+0x474>)
 8002c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2e:	f7fe f94b 	bl	8000ec8 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c36:	f7fe f947 	bl	8000ec8 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e10c      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c48:	4b6a      	ldr	r3, [pc, #424]	; (8002df4 <HAL_RCC_OscConfig+0x474>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d106      	bne.n	8002c6a <HAL_RCC_OscConfig+0x2ea>
 8002c5c:	4b64      	ldr	r3, [pc, #400]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c60:	4a63      	ldr	r2, [pc, #396]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6713      	str	r3, [r2, #112]	; 0x70
 8002c68:	e01c      	b.n	8002ca4 <HAL_RCC_OscConfig+0x324>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d10c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x30c>
 8002c72:	4b5f      	ldr	r3, [pc, #380]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c76:	4a5e      	ldr	r2, [pc, #376]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c7e:	4b5c      	ldr	r3, [pc, #368]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c82:	4a5b      	ldr	r2, [pc, #364]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c84:	f043 0301 	orr.w	r3, r3, #1
 8002c88:	6713      	str	r3, [r2, #112]	; 0x70
 8002c8a:	e00b      	b.n	8002ca4 <HAL_RCC_OscConfig+0x324>
 8002c8c:	4b58      	ldr	r3, [pc, #352]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c90:	4a57      	ldr	r2, [pc, #348]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	6713      	str	r3, [r2, #112]	; 0x70
 8002c98:	4b55      	ldr	r3, [pc, #340]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9c:	4a54      	ldr	r2, [pc, #336]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f023 0304 	bic.w	r3, r3, #4
 8002ca2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d015      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe f90c 	bl	8000ec8 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7fe f908 	bl	8000ec8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e0cb      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cca:	4b49      	ldr	r3, [pc, #292]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ee      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x334>
 8002cd6:	e014      	b.n	8002d02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd8:	f7fe f8f6 	bl	8000ec8 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ce0:	f7fe f8f2 	bl	8000ec8 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e0b5      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf6:	4b3e      	ldr	r3, [pc, #248]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1ee      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d02:	7dfb      	ldrb	r3, [r7, #23]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d105      	bne.n	8002d14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d08:	4b39      	ldr	r3, [pc, #228]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	4a38      	ldr	r2, [pc, #224]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80a1 	beq.w	8002e60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d1e:	4b34      	ldr	r3, [pc, #208]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d05c      	beq.n	8002de4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d141      	bne.n	8002db6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b31      	ldr	r3, [pc, #196]	; (8002df8 <HAL_RCC_OscConfig+0x478>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d38:	f7fe f8c6 	bl	8000ec8 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d40:	f7fe f8c2 	bl	8000ec8 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e087      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69da      	ldr	r2, [r3, #28]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	019b      	lsls	r3, r3, #6
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	3b01      	subs	r3, #1
 8002d78:	041b      	lsls	r3, r3, #16
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	491b      	ldr	r1, [pc, #108]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d88:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <HAL_RCC_OscConfig+0x478>)
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8e:	f7fe f89b 	bl	8000ec8 <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d96:	f7fe f897 	bl	8000ec8 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e05c      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da8:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x416>
 8002db4:	e054      	b.n	8002e60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_RCC_OscConfig+0x478>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbc:	f7fe f884 	bl	8000ec8 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc4:	f7fe f880 	bl	8000ec8 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e045      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x444>
 8002de2:	e03d      	b.n	8002e60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d107      	bne.n	8002dfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e038      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40007000 	.word	0x40007000
 8002df8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <HAL_RCC_OscConfig+0x4ec>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d028      	beq.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d121      	bne.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d11a      	bne.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d111      	bne.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	085b      	lsrs	r3, r3, #1
 8002e44:	3b01      	subs	r3, #1
 8002e46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d107      	bne.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800

08002e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d101      	bne.n	8002e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e0cc      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e84:	4b68      	ldr	r3, [pc, #416]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d90c      	bls.n	8002eac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e92:	4b65      	ldr	r3, [pc, #404]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e9a:	4b63      	ldr	r3, [pc, #396]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d001      	beq.n	8002eac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e0b8      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d020      	beq.n	8002efa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d005      	beq.n	8002ed0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ec4:	4b59      	ldr	r3, [pc, #356]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	4a58      	ldr	r2, [pc, #352]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002eca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ece:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0308 	and.w	r3, r3, #8
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d005      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002edc:	4b53      	ldr	r3, [pc, #332]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	4a52      	ldr	r2, [pc, #328]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ee2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ee6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4b50      	ldr	r3, [pc, #320]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	494d      	ldr	r1, [pc, #308]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d044      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d107      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0e:	4b47      	ldr	r3, [pc, #284]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d119      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e07f      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d003      	beq.n	8002f2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f2a:	2b03      	cmp	r3, #3
 8002f2c:	d107      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f2e:	4b3f      	ldr	r3, [pc, #252]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d109      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e06f      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3e:	4b3b      	ldr	r3, [pc, #236]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e067      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f4e:	4b37      	ldr	r3, [pc, #220]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f023 0203 	bic.w	r2, r3, #3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	4934      	ldr	r1, [pc, #208]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f60:	f7fd ffb2 	bl	8000ec8 <HAL_GetTick>
 8002f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f66:	e00a      	b.n	8002f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f68:	f7fd ffae 	bl	8000ec8 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e04f      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f7e:	4b2b      	ldr	r3, [pc, #172]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 020c 	and.w	r2, r3, #12
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d1eb      	bne.n	8002f68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f90:	4b25      	ldr	r3, [pc, #148]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d20c      	bcs.n	8002fb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9e:	4b22      	ldr	r3, [pc, #136]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa6:	4b20      	ldr	r3, [pc, #128]	; (8003028 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e032      	b.n	800301e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fc4:	4b19      	ldr	r3, [pc, #100]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	4916      	ldr	r1, [pc, #88]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d009      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	490e      	ldr	r1, [pc, #56]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ff6:	f000 f821 	bl	800303c <HAL_RCC_GetSysClockFreq>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	490a      	ldr	r1, [pc, #40]	; (8003030 <HAL_RCC_ClockConfig+0x1c0>)
 8003008:	5ccb      	ldrb	r3, [r1, r3]
 800300a:	fa22 f303 	lsr.w	r3, r2, r3
 800300e:	4a09      	ldr	r2, [pc, #36]	; (8003034 <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <HAL_RCC_ClockConfig+0x1c8>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f7fd ff12 	bl	8000e40 <HAL_InitTick>

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40023c00 	.word	0x40023c00
 800302c:	40023800 	.word	0x40023800
 8003030:	0800797c 	.word	0x0800797c
 8003034:	20000008 	.word	0x20000008
 8003038:	2000000c 	.word	0x2000000c

0800303c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800303c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003040:	b090      	sub	sp, #64	; 0x40
 8003042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	637b      	str	r3, [r7, #52]	; 0x34
 8003048:	2300      	movs	r3, #0
 800304a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800304c:	2300      	movs	r3, #0
 800304e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003054:	4b59      	ldr	r3, [pc, #356]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 030c 	and.w	r3, r3, #12
 800305c:	2b08      	cmp	r3, #8
 800305e:	d00d      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0x40>
 8003060:	2b08      	cmp	r3, #8
 8003062:	f200 80a1 	bhi.w	80031a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0x34>
 800306a:	2b04      	cmp	r3, #4
 800306c:	d003      	beq.n	8003076 <HAL_RCC_GetSysClockFreq+0x3a>
 800306e:	e09b      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003070:	4b53      	ldr	r3, [pc, #332]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003072:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003074:	e09b      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003076:	4b53      	ldr	r3, [pc, #332]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003078:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800307a:	e098      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800307c:	4b4f      	ldr	r3, [pc, #316]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003084:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003086:	4b4d      	ldr	r3, [pc, #308]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d028      	beq.n	80030e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003092:	4b4a      	ldr	r3, [pc, #296]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	099b      	lsrs	r3, r3, #6
 8003098:	2200      	movs	r2, #0
 800309a:	623b      	str	r3, [r7, #32]
 800309c:	627a      	str	r2, [r7, #36]	; 0x24
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030a4:	2100      	movs	r1, #0
 80030a6:	4b47      	ldr	r3, [pc, #284]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030a8:	fb03 f201 	mul.w	r2, r3, r1
 80030ac:	2300      	movs	r3, #0
 80030ae:	fb00 f303 	mul.w	r3, r0, r3
 80030b2:	4413      	add	r3, r2
 80030b4:	4a43      	ldr	r2, [pc, #268]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030b6:	fba0 1202 	umull	r1, r2, r0, r2
 80030ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030bc:	460a      	mov	r2, r1
 80030be:	62ba      	str	r2, [r7, #40]	; 0x28
 80030c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030c2:	4413      	add	r3, r2
 80030c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030c8:	2200      	movs	r2, #0
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	61fa      	str	r2, [r7, #28]
 80030ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80030d6:	f7fd f87f 	bl	80001d8 <__aeabi_uldivmod>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4613      	mov	r3, r2
 80030e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030e2:	e053      	b.n	800318c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030e4:	4b35      	ldr	r3, [pc, #212]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	099b      	lsrs	r3, r3, #6
 80030ea:	2200      	movs	r2, #0
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	617a      	str	r2, [r7, #20]
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80030f6:	f04f 0b00 	mov.w	fp, #0
 80030fa:	4652      	mov	r2, sl
 80030fc:	465b      	mov	r3, fp
 80030fe:	f04f 0000 	mov.w	r0, #0
 8003102:	f04f 0100 	mov.w	r1, #0
 8003106:	0159      	lsls	r1, r3, #5
 8003108:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800310c:	0150      	lsls	r0, r2, #5
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	ebb2 080a 	subs.w	r8, r2, sl
 8003116:	eb63 090b 	sbc.w	r9, r3, fp
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	f04f 0300 	mov.w	r3, #0
 8003122:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003126:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800312a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800312e:	ebb2 0408 	subs.w	r4, r2, r8
 8003132:	eb63 0509 	sbc.w	r5, r3, r9
 8003136:	f04f 0200 	mov.w	r2, #0
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	00eb      	lsls	r3, r5, #3
 8003140:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003144:	00e2      	lsls	r2, r4, #3
 8003146:	4614      	mov	r4, r2
 8003148:	461d      	mov	r5, r3
 800314a:	eb14 030a 	adds.w	r3, r4, sl
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	eb45 030b 	adc.w	r3, r5, fp
 8003154:	607b      	str	r3, [r7, #4]
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003162:	4629      	mov	r1, r5
 8003164:	028b      	lsls	r3, r1, #10
 8003166:	4621      	mov	r1, r4
 8003168:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800316c:	4621      	mov	r1, r4
 800316e:	028a      	lsls	r2, r1, #10
 8003170:	4610      	mov	r0, r2
 8003172:	4619      	mov	r1, r3
 8003174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003176:	2200      	movs	r2, #0
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	60fa      	str	r2, [r7, #12]
 800317c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003180:	f7fd f82a 	bl	80001d8 <__aeabi_uldivmod>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4613      	mov	r3, r2
 800318a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCC_GetSysClockFreq+0x180>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	0c1b      	lsrs	r3, r3, #16
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	3301      	adds	r3, #1
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800319c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800319e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031a6:	e002      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80031aa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3740      	adds	r7, #64	; 0x40
 80031b4:	46bd      	mov	sp, r7
 80031b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ba:	bf00      	nop
 80031bc:	40023800 	.word	0x40023800
 80031c0:	00f42400 	.word	0x00f42400
 80031c4:	017d7840 	.word	0x017d7840

080031c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031cc:	4b03      	ldr	r3, [pc, #12]	; (80031dc <HAL_RCC_GetHCLKFreq+0x14>)
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	20000008 	.word	0x20000008

080031e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e07b      	b.n	80032ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d108      	bne.n	800320c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003202:	d009      	beq.n	8003218 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	61da      	str	r2, [r3, #28]
 800320a:	e005      	b.n	8003218 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d106      	bne.n	8003238 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7fd fcd6 	bl	8000be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800324e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329c:	ea42 0103 	orr.w	r1, r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	0c1b      	lsrs	r3, r3, #16
 80032b6:	f003 0104 	and.w	r1, r3, #4
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	f003 0210 	and.w	r2, r3, #16
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	69da      	ldr	r2, [r3, #28]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b088      	sub	sp, #32
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	60f8      	str	r0, [r7, #12]
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	4613      	mov	r3, r2
 8003300:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800330c:	2b01      	cmp	r3, #1
 800330e:	d101      	bne.n	8003314 <HAL_SPI_Transmit+0x22>
 8003310:	2302      	movs	r3, #2
 8003312:	e126      	b.n	8003562 <HAL_SPI_Transmit+0x270>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800331c:	f7fd fdd4 	bl	8000ec8 <HAL_GetTick>
 8003320:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003322:	88fb      	ldrh	r3, [r7, #6]
 8003324:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b01      	cmp	r3, #1
 8003330:	d002      	beq.n	8003338 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003332:	2302      	movs	r3, #2
 8003334:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003336:	e10b      	b.n	8003550 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_SPI_Transmit+0x52>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d102      	bne.n	800334a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003348:	e102      	b.n	8003550 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2203      	movs	r2, #3
 800334e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	88fa      	ldrh	r2, [r7, #6]
 8003362:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	88fa      	ldrh	r2, [r7, #6]
 8003368:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003390:	d10f      	bne.n	80033b2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033bc:	2b40      	cmp	r3, #64	; 0x40
 80033be:	d007      	beq.n	80033d0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033d8:	d14b      	bne.n	8003472 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d002      	beq.n	80033e8 <HAL_SPI_Transmit+0xf6>
 80033e2:	8afb      	ldrh	r3, [r7, #22]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d13e      	bne.n	8003466 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ec:	881a      	ldrh	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f8:	1c9a      	adds	r2, r3, #2
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003402:	b29b      	uxth	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800340c:	e02b      	b.n	8003466 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b02      	cmp	r3, #2
 800341a:	d112      	bne.n	8003442 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003420:	881a      	ldrh	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342c:	1c9a      	adds	r2, r3, #2
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003440:	e011      	b.n	8003466 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003442:	f7fd fd41 	bl	8000ec8 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d803      	bhi.n	800345a <HAL_SPI_Transmit+0x168>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d102      	bne.n	8003460 <HAL_SPI_Transmit+0x16e>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003464:	e074      	b.n	8003550 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800346a:	b29b      	uxth	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1ce      	bne.n	800340e <HAL_SPI_Transmit+0x11c>
 8003470:	e04c      	b.n	800350c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <HAL_SPI_Transmit+0x18e>
 800347a:	8afb      	ldrh	r3, [r7, #22]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d140      	bne.n	8003502 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	330c      	adds	r3, #12
 800348a:	7812      	ldrb	r2, [r2, #0]
 800348c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	1c5a      	adds	r2, r3, #1
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800349c:	b29b      	uxth	r3, r3
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034a6:	e02c      	b.n	8003502 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d113      	bne.n	80034de <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	330c      	adds	r3, #12
 80034c0:	7812      	ldrb	r2, [r2, #0]
 80034c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c8:	1c5a      	adds	r2, r3, #1
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	86da      	strh	r2, [r3, #54]	; 0x36
 80034dc:	e011      	b.n	8003502 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034de:	f7fd fcf3 	bl	8000ec8 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d803      	bhi.n	80034f6 <HAL_SPI_Transmit+0x204>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d102      	bne.n	80034fc <HAL_SPI_Transmit+0x20a>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d102      	bne.n	8003502 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003500:	e026      	b.n	8003550 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1cd      	bne.n	80034a8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	6839      	ldr	r1, [r7, #0]
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 f8b3 	bl	800367c <SPI_EndRxTxTransaction>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10a      	bne.n	8003540 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003544:	2b00      	cmp	r3, #0
 8003546:	d002      	beq.n	800354e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	77fb      	strb	r3, [r7, #31]
 800354c:	e000      	b.n	8003550 <HAL_SPI_Transmit+0x25e>
  }

error:
 800354e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003560:	7ffb      	ldrb	r3, [r7, #31]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3720      	adds	r7, #32
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	603b      	str	r3, [r7, #0]
 8003578:	4613      	mov	r3, r2
 800357a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800357c:	f7fd fca4 	bl	8000ec8 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003584:	1a9b      	subs	r3, r3, r2
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	4413      	add	r3, r2
 800358a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800358c:	f7fd fc9c 	bl	8000ec8 <HAL_GetTick>
 8003590:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003592:	4b39      	ldr	r3, [pc, #228]	; (8003678 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	015b      	lsls	r3, r3, #5
 8003598:	0d1b      	lsrs	r3, r3, #20
 800359a:	69fa      	ldr	r2, [r7, #28]
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035a2:	e054      	b.n	800364e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035aa:	d050      	beq.n	800364e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035ac:	f7fd fc8c 	bl	8000ec8 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	69fa      	ldr	r2, [r7, #28]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d902      	bls.n	80035c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d13d      	bne.n	800363e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035da:	d111      	bne.n	8003600 <SPI_WaitFlagStateUntilTimeout+0x94>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035e4:	d004      	beq.n	80035f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ee:	d107      	bne.n	8003600 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003608:	d10f      	bne.n	800362a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003628:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e017      	b.n	800366e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3b01      	subs	r3, #1
 800364c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4013      	ands	r3, r2
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	429a      	cmp	r2, r3
 800365c:	bf0c      	ite	eq
 800365e:	2301      	moveq	r3, #1
 8003660:	2300      	movne	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	461a      	mov	r2, r3
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	429a      	cmp	r2, r3
 800366a:	d19b      	bne.n	80035a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3720      	adds	r7, #32
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	20000008 	.word	0x20000008

0800367c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af02      	add	r7, sp, #8
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003688:	4b1b      	ldr	r3, [pc, #108]	; (80036f8 <SPI_EndRxTxTransaction+0x7c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a1b      	ldr	r2, [pc, #108]	; (80036fc <SPI_EndRxTxTransaction+0x80>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0d5b      	lsrs	r3, r3, #21
 8003694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003698:	fb02 f303 	mul.w	r3, r2, r3
 800369c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a6:	d112      	bne.n	80036ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2200      	movs	r2, #0
 80036b0:	2180      	movs	r1, #128	; 0x80
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f7ff ff5a 	bl	800356c <SPI_WaitFlagStateUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d016      	beq.n	80036ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c2:	f043 0220 	orr.w	r2, r3, #32
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e00f      	b.n	80036ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e4:	2b80      	cmp	r3, #128	; 0x80
 80036e6:	d0f2      	beq.n	80036ce <SPI_EndRxTxTransaction+0x52>
 80036e8:	e000      	b.n	80036ec <SPI_EndRxTxTransaction+0x70>
        break;
 80036ea:	bf00      	nop
  }

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000008 	.word	0x20000008
 80036fc:	165e9f81 	.word	0x165e9f81

08003700 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003700:	b084      	sub	sp, #16
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	f107 001c 	add.w	r0, r7, #28
 800370e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003714:	2b01      	cmp	r3, #1
 8003716:	d122      	bne.n	800375e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800372c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003742:	2b01      	cmp	r3, #1
 8003744:	d105      	bne.n	8003752 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f001 fbee 	bl	8004f34 <USB_CoreReset>
 8003758:	4603      	mov	r3, r0
 800375a:	73fb      	strb	r3, [r7, #15]
 800375c:	e01a      	b.n	8003794 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f001 fbe2 	bl	8004f34 <USB_CoreReset>
 8003770:	4603      	mov	r3, r0
 8003772:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d106      	bne.n	8003788 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	639a      	str	r2, [r3, #56]	; 0x38
 8003786:	e005      	b.n	8003794 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003796:	2b01      	cmp	r3, #1
 8003798:	d10b      	bne.n	80037b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f043 0206 	orr.w	r2, r3, #6
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f043 0220 	orr.w	r2, r3, #32
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037be:	b004      	add	sp, #16
 80037c0:	4770      	bx	lr
	...

080037c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	4613      	mov	r3, r2
 80037d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d165      	bne.n	80038a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	4a41      	ldr	r2, [pc, #260]	; (80038e0 <USB_SetTurnaroundTime+0x11c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d906      	bls.n	80037ee <USB_SetTurnaroundTime+0x2a>
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	4a40      	ldr	r2, [pc, #256]	; (80038e4 <USB_SetTurnaroundTime+0x120>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d202      	bcs.n	80037ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80037e8:	230f      	movs	r3, #15
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	e062      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4a3c      	ldr	r2, [pc, #240]	; (80038e4 <USB_SetTurnaroundTime+0x120>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d306      	bcc.n	8003804 <USB_SetTurnaroundTime+0x40>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4a3b      	ldr	r2, [pc, #236]	; (80038e8 <USB_SetTurnaroundTime+0x124>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d202      	bcs.n	8003804 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80037fe:	230e      	movs	r3, #14
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	e057      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	4a38      	ldr	r2, [pc, #224]	; (80038e8 <USB_SetTurnaroundTime+0x124>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d306      	bcc.n	800381a <USB_SetTurnaroundTime+0x56>
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	4a37      	ldr	r2, [pc, #220]	; (80038ec <USB_SetTurnaroundTime+0x128>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d202      	bcs.n	800381a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003814:	230d      	movs	r3, #13
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	e04c      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	4a33      	ldr	r2, [pc, #204]	; (80038ec <USB_SetTurnaroundTime+0x128>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d306      	bcc.n	8003830 <USB_SetTurnaroundTime+0x6c>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4a32      	ldr	r2, [pc, #200]	; (80038f0 <USB_SetTurnaroundTime+0x12c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d802      	bhi.n	8003830 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800382a:	230c      	movs	r3, #12
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	e041      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	4a2f      	ldr	r2, [pc, #188]	; (80038f0 <USB_SetTurnaroundTime+0x12c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d906      	bls.n	8003846 <USB_SetTurnaroundTime+0x82>
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4a2e      	ldr	r2, [pc, #184]	; (80038f4 <USB_SetTurnaroundTime+0x130>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d802      	bhi.n	8003846 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003840:	230b      	movs	r3, #11
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	e036      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	4a2a      	ldr	r2, [pc, #168]	; (80038f4 <USB_SetTurnaroundTime+0x130>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d906      	bls.n	800385c <USB_SetTurnaroundTime+0x98>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	4a29      	ldr	r2, [pc, #164]	; (80038f8 <USB_SetTurnaroundTime+0x134>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d802      	bhi.n	800385c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003856:	230a      	movs	r3, #10
 8003858:	617b      	str	r3, [r7, #20]
 800385a:	e02b      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4a26      	ldr	r2, [pc, #152]	; (80038f8 <USB_SetTurnaroundTime+0x134>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d906      	bls.n	8003872 <USB_SetTurnaroundTime+0xae>
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4a25      	ldr	r2, [pc, #148]	; (80038fc <USB_SetTurnaroundTime+0x138>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d202      	bcs.n	8003872 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800386c:	2309      	movs	r3, #9
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	e020      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	4a21      	ldr	r2, [pc, #132]	; (80038fc <USB_SetTurnaroundTime+0x138>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d306      	bcc.n	8003888 <USB_SetTurnaroundTime+0xc4>
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	4a20      	ldr	r2, [pc, #128]	; (8003900 <USB_SetTurnaroundTime+0x13c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d802      	bhi.n	8003888 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003882:	2308      	movs	r3, #8
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	e015      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4a1d      	ldr	r2, [pc, #116]	; (8003900 <USB_SetTurnaroundTime+0x13c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d906      	bls.n	800389e <USB_SetTurnaroundTime+0xda>
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4a1c      	ldr	r2, [pc, #112]	; (8003904 <USB_SetTurnaroundTime+0x140>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d202      	bcs.n	800389e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003898:	2307      	movs	r3, #7
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e00a      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800389e:	2306      	movs	r3, #6
 80038a0:	617b      	str	r3, [r7, #20]
 80038a2:	e007      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80038a4:	79fb      	ldrb	r3, [r7, #7]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d102      	bne.n	80038b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80038aa:	2309      	movs	r3, #9
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	e001      	b.n	80038b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80038b0:	2309      	movs	r3, #9
 80038b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	029b      	lsls	r3, r3, #10
 80038c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80038cc:	431a      	orrs	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	00d8acbf 	.word	0x00d8acbf
 80038e4:	00e4e1c0 	.word	0x00e4e1c0
 80038e8:	00f42400 	.word	0x00f42400
 80038ec:	01067380 	.word	0x01067380
 80038f0:	011a499f 	.word	0x011a499f
 80038f4:	01312cff 	.word	0x01312cff
 80038f8:	014ca43f 	.word	0x014ca43f
 80038fc:	016e3600 	.word	0x016e3600
 8003900:	01a6ab1f 	.word	0x01a6ab1f
 8003904:	01e84800 	.word	0x01e84800

08003908 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f043 0201 	orr.w	r2, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f023 0201 	bic.w	r2, r3, #1
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d115      	bne.n	800399a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800397a:	2001      	movs	r0, #1
 800397c:	f7fd fab0 	bl	8000ee0 <HAL_Delay>
      ms++;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	3301      	adds	r3, #1
 8003984:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f001 fa45 	bl	8004e16 <USB_GetMode>
 800398c:	4603      	mov	r3, r0
 800398e:	2b01      	cmp	r3, #1
 8003990:	d01e      	beq.n	80039d0 <USB_SetCurrentMode+0x84>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2b31      	cmp	r3, #49	; 0x31
 8003996:	d9f0      	bls.n	800397a <USB_SetCurrentMode+0x2e>
 8003998:	e01a      	b.n	80039d0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d115      	bne.n	80039cc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80039ac:	2001      	movs	r0, #1
 80039ae:	f7fd fa97 	bl	8000ee0 <HAL_Delay>
      ms++;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	3301      	adds	r3, #1
 80039b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f001 fa2c 	bl	8004e16 <USB_GetMode>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <USB_SetCurrentMode+0x84>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2b31      	cmp	r3, #49	; 0x31
 80039c8:	d9f0      	bls.n	80039ac <USB_SetCurrentMode+0x60>
 80039ca:	e001      	b.n	80039d0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e005      	b.n	80039dc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b32      	cmp	r3, #50	; 0x32
 80039d4:	d101      	bne.n	80039da <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80039e4:	b084      	sub	sp, #16
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
 80039ee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80039f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	e009      	b.n	8003a18 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	3340      	adds	r3, #64	; 0x40
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2200      	movs	r2, #0
 8003a10:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	3301      	adds	r3, #1
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	2b0e      	cmp	r3, #14
 8003a1c:	d9f2      	bls.n	8003a04 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d11c      	bne.n	8003a5e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a32:	f043 0302 	orr.w	r3, r3, #2
 8003a36:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a48:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	639a      	str	r2, [r3, #56]	; 0x38
 8003a5c:	e00b      	b.n	8003a76 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	2300      	movs	r3, #0
 8003a80:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a88:	4619      	mov	r1, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a90:	461a      	mov	r2, r3
 8003a92:	680b      	ldr	r3, [r1, #0]
 8003a94:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d10c      	bne.n	8003ab6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d104      	bne.n	8003aac <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f965 	bl	8003d74 <USB_SetDevSpeed>
 8003aaa:	e008      	b.n	8003abe <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003aac:	2101      	movs	r1, #1
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f960 	bl	8003d74 <USB_SetDevSpeed>
 8003ab4:	e003      	b.n	8003abe <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003ab6:	2103      	movs	r1, #3
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f95b 	bl	8003d74 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003abe:	2110      	movs	r1, #16
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f8f3 	bl	8003cac <USB_FlushTxFifo>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 f91f 	bl	8003d14 <USB_FlushRxFifo>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	2300      	movs	r3, #0
 8003aea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003af2:	461a      	mov	r2, r3
 8003af4:	2300      	movs	r3, #0
 8003af6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003afe:	461a      	mov	r2, r3
 8003b00:	2300      	movs	r3, #0
 8003b02:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	e043      	b.n	8003b92 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	015a      	lsls	r2, r3, #5
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4413      	add	r3, r2
 8003b12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b20:	d118      	bne.n	8003b54 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10a      	bne.n	8003b3e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	015a      	lsls	r2, r3, #5
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4413      	add	r3, r2
 8003b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b34:	461a      	mov	r2, r3
 8003b36:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b3a:	6013      	str	r3, [r2, #0]
 8003b3c:	e013      	b.n	8003b66 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	015a      	lsls	r2, r3, #5
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	4413      	add	r3, r2
 8003b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	e008      	b.n	8003b66 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	015a      	lsls	r2, r3, #5
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b60:	461a      	mov	r2, r3
 8003b62:	2300      	movs	r3, #0
 8003b64:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	015a      	lsls	r2, r3, #5
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b72:	461a      	mov	r2, r3
 8003b74:	2300      	movs	r3, #0
 8003b76:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	015a      	lsls	r2, r3, #5
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	4413      	add	r3, r2
 8003b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b84:	461a      	mov	r2, r3
 8003b86:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b8a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d3b7      	bcc.n	8003b0a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	e043      	b.n	8003c28 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003bb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003bb6:	d118      	bne.n	8003bea <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10a      	bne.n	8003bd4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	015a      	lsls	r2, r3, #5
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	e013      	b.n	8003bfc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	015a      	lsls	r2, r3, #5
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4413      	add	r3, r2
 8003bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003be0:	461a      	mov	r2, r3
 8003be2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	e008      	b.n	8003bfc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	015a      	lsls	r2, r3, #5
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c08:	461a      	mov	r2, r3
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	015a      	lsls	r2, r3, #5
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4413      	add	r3, r2
 8003c16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	3301      	adds	r3, #1
 8003c26:	613b      	str	r3, [r7, #16]
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d3b7      	bcc.n	8003ba0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c42:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003c50:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	f043 0210 	orr.w	r2, r3, #16
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	699a      	ldr	r2, [r3, #24]
 8003c68:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <USB_DevInit+0x2c4>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003c70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d005      	beq.n	8003c82 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	f043 0208 	orr.w	r2, r3, #8
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003c82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d107      	bne.n	8003c98 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003ca4:	b004      	add	sp, #16
 8003ca6:	4770      	bx	lr
 8003ca8:	803c3800 	.word	0x803c3800

08003cac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4a13      	ldr	r2, [pc, #76]	; (8003d10 <USB_FlushTxFifo+0x64>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d901      	bls.n	8003ccc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e01b      	b.n	8003d04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	daf2      	bge.n	8003cba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	019b      	lsls	r3, r3, #6
 8003cdc:	f043 0220 	orr.w	r2, r3, #32
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	4a08      	ldr	r2, [pc, #32]	; (8003d10 <USB_FlushTxFifo+0x64>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d901      	bls.n	8003cf6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e006      	b.n	8003d04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	f003 0320 	and.w	r3, r3, #32
 8003cfe:	2b20      	cmp	r3, #32
 8003d00:	d0f0      	beq.n	8003ce4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	00030d40 	.word	0x00030d40

08003d14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	3301      	adds	r3, #1
 8003d24:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4a11      	ldr	r2, [pc, #68]	; (8003d70 <USB_FlushRxFifo+0x5c>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d901      	bls.n	8003d32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e018      	b.n	8003d64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	daf2      	bge.n	8003d20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2210      	movs	r2, #16
 8003d42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	3301      	adds	r3, #1
 8003d48:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	4a08      	ldr	r2, [pc, #32]	; (8003d70 <USB_FlushRxFifo+0x5c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d901      	bls.n	8003d56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e006      	b.n	8003d64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	f003 0310 	and.w	r3, r3, #16
 8003d5e:	2b10      	cmp	r3, #16
 8003d60:	d0f0      	beq.n	8003d44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	00030d40 	.word	0x00030d40

08003d74 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	78fb      	ldrb	r3, [r7, #3]
 8003d8e:	68f9      	ldr	r1, [r7, #12]
 8003d90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d94:	4313      	orrs	r3, r2
 8003d96:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b087      	sub	sp, #28
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 0306 	and.w	r3, r3, #6
 8003dbe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	75fb      	strb	r3, [r7, #23]
 8003dca:	e00a      	b.n	8003de2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d002      	beq.n	8003dd8 <USB_GetDevSpeed+0x32>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b06      	cmp	r3, #6
 8003dd6:	d102      	bne.n	8003dde <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	75fb      	strb	r3, [r7, #23]
 8003ddc:	e001      	b.n	8003de2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8003dde:	230f      	movs	r3, #15
 8003de0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	371c      	adds	r7, #28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	785b      	ldrb	r3, [r3, #1]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d13a      	bne.n	8003e82 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e12:	69da      	ldr	r2, [r3, #28]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	68f9      	ldr	r1, [r7, #12]
 8003e26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	015a      	lsls	r2, r3, #5
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4413      	add	r3, r2
 8003e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d155      	bne.n	8003ef0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	015a      	lsls	r2, r3, #5
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	791b      	ldrb	r3, [r3, #4]
 8003e5e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e60:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	059b      	lsls	r3, r3, #22
 8003e66:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	0151      	lsls	r1, r2, #5
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	440a      	add	r2, r1
 8003e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	e036      	b.n	8003ef0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e88:	69da      	ldr	r2, [r3, #28]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	f003 030f 	and.w	r3, r3, #15
 8003e92:	2101      	movs	r1, #1
 8003e94:	fa01 f303 	lsl.w	r3, r1, r3
 8003e98:	041b      	lsls	r3, r3, #16
 8003e9a:	68f9      	ldr	r1, [r7, #12]
 8003e9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	015a      	lsls	r2, r3, #5
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4413      	add	r3, r2
 8003eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d11a      	bne.n	8003ef0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	015a      	lsls	r2, r3, #5
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	791b      	ldrb	r3, [r3, #4]
 8003ed4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003ed6:	430b      	orrs	r3, r1
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	0151      	lsls	r1, r2, #5
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	440a      	add	r2, r1
 8003ee2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	785b      	ldrb	r3, [r3, #1]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d161      	bne.n	8003fe0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f32:	d11f      	bne.n	8003f74 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	0151      	lsls	r1, r2, #5
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	440a      	add	r2, r1
 8003f4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f4e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f52:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	0151      	lsls	r1, r2, #5
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	440a      	add	r2, r1
 8003f6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003f72:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	f003 030f 	and.w	r3, r3, #15
 8003f84:	2101      	movs	r1, #1
 8003f86:	fa01 f303 	lsl.w	r3, r1, r3
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	68f9      	ldr	r1, [r7, #12]
 8003f90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f94:	4013      	ands	r3, r2
 8003f96:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f9e:	69da      	ldr	r2, [r3, #28]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	2101      	movs	r1, #1
 8003faa:	fa01 f303 	lsl.w	r3, r1, r3
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	68f9      	ldr	r1, [r7, #12]
 8003fb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003fb8:	4013      	ands	r3, r2
 8003fba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	0159      	lsls	r1, r3, #5
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	440b      	add	r3, r1
 8003fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4b35      	ldr	r3, [pc, #212]	; (80040b0 <USB_DeactivateEndpoint+0x1b0>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	600b      	str	r3, [r1, #0]
 8003fde:	e060      	b.n	80040a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ff2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ff6:	d11f      	bne.n	8004038 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	015a      	lsls	r2, r3, #5
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4413      	add	r3, r2
 8004000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68ba      	ldr	r2, [r7, #8]
 8004008:	0151      	lsls	r1, r2, #5
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	440a      	add	r2, r1
 800400e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004012:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004016:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	015a      	lsls	r2, r3, #5
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	0151      	lsls	r1, r2, #5
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	440a      	add	r2, r1
 800402e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004032:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004036:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800403e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	2101      	movs	r1, #1
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	041b      	lsls	r3, r3, #16
 8004050:	43db      	mvns	r3, r3
 8004052:	68f9      	ldr	r1, [r7, #12]
 8004054:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004058:	4013      	ands	r3, r2
 800405a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004062:	69da      	ldr	r2, [r3, #28]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	f003 030f 	and.w	r3, r3, #15
 800406c:	2101      	movs	r1, #1
 800406e:	fa01 f303 	lsl.w	r3, r1, r3
 8004072:	041b      	lsls	r3, r3, #16
 8004074:	43db      	mvns	r3, r3
 8004076:	68f9      	ldr	r1, [r7, #12]
 8004078:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800407c:	4013      	ands	r3, r2
 800407e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4413      	add	r3, r2
 8004088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	0159      	lsls	r1, r3, #5
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	440b      	add	r3, r1
 8004096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800409a:	4619      	mov	r1, r3
 800409c:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <USB_DeactivateEndpoint+0x1b4>)
 800409e:	4013      	ands	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	ec337800 	.word	0xec337800
 80040b4:	eff37800 	.word	0xeff37800

080040b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08a      	sub	sp, #40	; 0x28
 80040bc:	af02      	add	r7, sp, #8
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	4613      	mov	r3, r2
 80040c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	785b      	ldrb	r3, [r3, #1]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	f040 815c 	bne.w	8004392 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d132      	bne.n	8004148 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	0151      	lsls	r1, r2, #5
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	440a      	add	r2, r1
 80040f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040fc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004100:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004104:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	015a      	lsls	r2, r3, #5
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	4413      	add	r3, r2
 800410e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	0151      	lsls	r1, r2, #5
 8004118:	69fa      	ldr	r2, [r7, #28]
 800411a:	440a      	add	r2, r1
 800411c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004120:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004124:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	4413      	add	r3, r2
 800412e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	0151      	lsls	r1, r2, #5
 8004138:	69fa      	ldr	r2, [r7, #28]
 800413a:	440a      	add	r2, r1
 800413c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004140:	0cdb      	lsrs	r3, r3, #19
 8004142:	04db      	lsls	r3, r3, #19
 8004144:	6113      	str	r3, [r2, #16]
 8004146:	e074      	b.n	8004232 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	015a      	lsls	r2, r3, #5
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	4413      	add	r3, r2
 8004150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	0151      	lsls	r1, r2, #5
 800415a:	69fa      	ldr	r2, [r7, #28]
 800415c:	440a      	add	r2, r1
 800415e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004162:	0cdb      	lsrs	r3, r3, #19
 8004164:	04db      	lsls	r3, r3, #19
 8004166:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	015a      	lsls	r2, r3, #5
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	0151      	lsls	r1, r2, #5
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	440a      	add	r2, r1
 800417e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004182:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004186:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800418a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	015a      	lsls	r2, r3, #5
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	4413      	add	r3, r2
 8004194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004198:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	6999      	ldr	r1, [r3, #24]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	440b      	add	r3, r1
 80041a4:	1e59      	subs	r1, r3, #1
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80041ae:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80041b0:	4b9d      	ldr	r3, [pc, #628]	; (8004428 <USB_EPStartXfer+0x370>)
 80041b2:	400b      	ands	r3, r1
 80041b4:	69b9      	ldr	r1, [r7, #24]
 80041b6:	0148      	lsls	r0, r1, #5
 80041b8:	69f9      	ldr	r1, [r7, #28]
 80041ba:	4401      	add	r1, r0
 80041bc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80041c0:	4313      	orrs	r3, r2
 80041c2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	015a      	lsls	r2, r3, #5
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	4413      	add	r3, r2
 80041cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041d0:	691a      	ldr	r2, [r3, #16]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041da:	69b9      	ldr	r1, [r7, #24]
 80041dc:	0148      	lsls	r0, r1, #5
 80041de:	69f9      	ldr	r1, [r7, #28]
 80041e0:	4401      	add	r1, r0
 80041e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80041e6:	4313      	orrs	r3, r2
 80041e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	791b      	ldrb	r3, [r3, #4]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d11f      	bne.n	8004232 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	015a      	lsls	r2, r3, #5
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	4413      	add	r3, r2
 80041fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	0151      	lsls	r1, r2, #5
 8004204:	69fa      	ldr	r2, [r7, #28]
 8004206:	440a      	add	r2, r1
 8004208:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800420c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004210:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	015a      	lsls	r2, r3, #5
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	4413      	add	r3, r2
 800421a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	0151      	lsls	r1, r2, #5
 8004224:	69fa      	ldr	r2, [r7, #28]
 8004226:	440a      	add	r2, r1
 8004228:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800422c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004230:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d14b      	bne.n	80042d0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d009      	beq.n	8004254 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	4413      	add	r3, r2
 8004248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800424c:	461a      	mov	r2, r3
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	791b      	ldrb	r3, [r3, #4]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d128      	bne.n	80042ae <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004268:	2b00      	cmp	r3, #0
 800426a:	d110      	bne.n	800428e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	015a      	lsls	r2, r3, #5
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	4413      	add	r3, r2
 8004274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	0151      	lsls	r1, r2, #5
 800427e:	69fa      	ldr	r2, [r7, #28]
 8004280:	440a      	add	r2, r1
 8004282:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004286:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	e00f      	b.n	80042ae <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	4413      	add	r3, r2
 8004296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	0151      	lsls	r1, r2, #5
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	440a      	add	r2, r1
 80042a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	0151      	lsls	r1, r2, #5
 80042c0:	69fa      	ldr	r2, [r7, #28]
 80042c2:	440a      	add	r2, r1
 80042c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	e133      	b.n	8004538 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	015a      	lsls	r2, r3, #5
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	4413      	add	r3, r2
 80042d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	0151      	lsls	r1, r2, #5
 80042e2:	69fa      	ldr	r2, [r7, #28]
 80042e4:	440a      	add	r2, r1
 80042e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042ee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	791b      	ldrb	r3, [r3, #4]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d015      	beq.n	8004324 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 811b 	beq.w	8004538 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	2101      	movs	r1, #1
 8004314:	fa01 f303 	lsl.w	r3, r1, r3
 8004318:	69f9      	ldr	r1, [r7, #28]
 800431a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800431e:	4313      	orrs	r3, r2
 8004320:	634b      	str	r3, [r1, #52]	; 0x34
 8004322:	e109      	b.n	8004538 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d110      	bne.n	8004356 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	015a      	lsls	r2, r3, #5
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	4413      	add	r3, r2
 800433c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	0151      	lsls	r1, r2, #5
 8004346:	69fa      	ldr	r2, [r7, #28]
 8004348:	440a      	add	r2, r1
 800434a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800434e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	e00f      	b.n	8004376 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	015a      	lsls	r2, r3, #5
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	4413      	add	r3, r2
 800435e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	0151      	lsls	r1, r2, #5
 8004368:	69fa      	ldr	r2, [r7, #28]
 800436a:	440a      	add	r2, r1
 800436c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004374:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	6919      	ldr	r1, [r3, #16]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	781a      	ldrb	r2, [r3, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	b298      	uxth	r0, r3
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	4603      	mov	r3, r0
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 fade 	bl	800494c <USB_WritePacket>
 8004390:	e0d2      	b.n	8004538 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	4413      	add	r3, r2
 800439a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	0151      	lsls	r1, r2, #5
 80043a4:	69fa      	ldr	r2, [r7, #28]
 80043a6:	440a      	add	r2, r1
 80043a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043ac:	0cdb      	lsrs	r3, r3, #19
 80043ae:	04db      	lsls	r3, r3, #19
 80043b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	015a      	lsls	r2, r3, #5
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	4413      	add	r3, r2
 80043ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	0151      	lsls	r1, r2, #5
 80043c4:	69fa      	ldr	r2, [r7, #28]
 80043c6:	440a      	add	r2, r1
 80043c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80043d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80043d4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d126      	bne.n	800442c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	015a      	lsls	r2, r3, #5
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	4413      	add	r3, r2
 80043e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f4:	69b9      	ldr	r1, [r7, #24]
 80043f6:	0148      	lsls	r0, r1, #5
 80043f8:	69f9      	ldr	r1, [r7, #28]
 80043fa:	4401      	add	r1, r0
 80043fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004400:	4313      	orrs	r3, r2
 8004402:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	015a      	lsls	r2, r3, #5
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	4413      	add	r3, r2
 800440c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	0151      	lsls	r1, r2, #5
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	440a      	add	r2, r1
 800441a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800441e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004422:	6113      	str	r3, [r2, #16]
 8004424:	e03a      	b.n	800449c <USB_EPStartXfer+0x3e4>
 8004426:	bf00      	nop
 8004428:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	699a      	ldr	r2, [r3, #24]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	4413      	add	r3, r2
 8004436:	1e5a      	subs	r2, r3, #1
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004440:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	8afa      	ldrh	r2, [r7, #22]
 8004448:	fb03 f202 	mul.w	r2, r3, r2
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	015a      	lsls	r2, r3, #5
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	4413      	add	r3, r2
 8004458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	8afb      	ldrh	r3, [r7, #22]
 8004460:	04d9      	lsls	r1, r3, #19
 8004462:	4b38      	ldr	r3, [pc, #224]	; (8004544 <USB_EPStartXfer+0x48c>)
 8004464:	400b      	ands	r3, r1
 8004466:	69b9      	ldr	r1, [r7, #24]
 8004468:	0148      	lsls	r0, r1, #5
 800446a:	69f9      	ldr	r1, [r7, #28]
 800446c:	4401      	add	r1, r0
 800446e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004472:	4313      	orrs	r3, r2
 8004474:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800448c:	69b9      	ldr	r1, [r7, #24]
 800448e:	0148      	lsls	r0, r1, #5
 8004490:	69f9      	ldr	r1, [r7, #28]
 8004492:	4401      	add	r1, r0
 8004494:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004498:	4313      	orrs	r3, r2
 800449a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800449c:	79fb      	ldrb	r3, [r7, #7]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d10d      	bne.n	80044be <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d009      	beq.n	80044be <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	6919      	ldr	r1, [r3, #16]
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	015a      	lsls	r2, r3, #5
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	4413      	add	r3, r2
 80044b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044ba:	460a      	mov	r2, r1
 80044bc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	791b      	ldrb	r3, [r3, #4]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d128      	bne.n	8004518 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d110      	bne.n	80044f8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	0151      	lsls	r1, r2, #5
 80044e8:	69fa      	ldr	r2, [r7, #28]
 80044ea:	440a      	add	r2, r1
 80044ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80044f4:	6013      	str	r3, [r2, #0]
 80044f6:	e00f      	b.n	8004518 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	015a      	lsls	r2, r3, #5
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	4413      	add	r3, r2
 8004500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	0151      	lsls	r1, r2, #5
 800450a:	69fa      	ldr	r2, [r7, #28]
 800450c:	440a      	add	r2, r1
 800450e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004516:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	4413      	add	r3, r2
 8004520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	0151      	lsls	r1, r2, #5
 800452a:	69fa      	ldr	r2, [r7, #28]
 800452c:	440a      	add	r2, r1
 800452e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004532:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004536:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3720      	adds	r7, #32
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	1ff80000 	.word	0x1ff80000

08004548 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	4613      	mov	r3, r2
 8004554:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	785b      	ldrb	r3, [r3, #1]
 8004564:	2b01      	cmp	r3, #1
 8004566:	f040 80ce 	bne.w	8004706 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d132      	bne.n	80045d8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	015a      	lsls	r2, r3, #5
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	4413      	add	r3, r2
 800457a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	0151      	lsls	r1, r2, #5
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	440a      	add	r2, r1
 8004588:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800458c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004590:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004594:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	015a      	lsls	r2, r3, #5
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	4413      	add	r3, r2
 800459e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	0151      	lsls	r1, r2, #5
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	440a      	add	r2, r1
 80045ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80045b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	015a      	lsls	r2, r3, #5
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	4413      	add	r3, r2
 80045be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	0151      	lsls	r1, r2, #5
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	440a      	add	r2, r1
 80045cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045d0:	0cdb      	lsrs	r3, r3, #19
 80045d2:	04db      	lsls	r3, r3, #19
 80045d4:	6113      	str	r3, [r2, #16]
 80045d6:	e04e      	b.n	8004676 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	015a      	lsls	r2, r3, #5
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	4413      	add	r3, r2
 80045e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	0151      	lsls	r1, r2, #5
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	440a      	add	r2, r1
 80045ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045f2:	0cdb      	lsrs	r3, r3, #19
 80045f4:	04db      	lsls	r3, r3, #19
 80045f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	0151      	lsls	r1, r2, #5
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	440a      	add	r2, r1
 800460e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004612:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004616:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800461a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	699a      	ldr	r2, [r3, #24]
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	429a      	cmp	r2, r3
 8004626:	d903      	bls.n	8004630 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	0151      	lsls	r1, r2, #5
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	440a      	add	r2, r1
 8004646:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800464a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800464e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	4413      	add	r3, r2
 8004658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004666:	6939      	ldr	r1, [r7, #16]
 8004668:	0148      	lsls	r0, r1, #5
 800466a:	6979      	ldr	r1, [r7, #20]
 800466c:	4401      	add	r1, r0
 800466e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004672:	4313      	orrs	r3, r2
 8004674:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d11e      	bne.n	80046ba <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d009      	beq.n	8004698 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	015a      	lsls	r2, r3, #5
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	4413      	add	r3, r2
 800468c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004690:	461a      	mov	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	0151      	lsls	r1, r2, #5
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	440a      	add	r2, r1
 80046ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80046b6:	6013      	str	r3, [r2, #0]
 80046b8:	e097      	b.n	80047ea <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	015a      	lsls	r2, r3, #5
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	4413      	add	r3, r2
 80046c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	0151      	lsls	r1, r2, #5
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	440a      	add	r2, r1
 80046d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80046d8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f000 8083 	beq.w	80047ea <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	f003 030f 	and.w	r3, r3, #15
 80046f4:	2101      	movs	r1, #1
 80046f6:	fa01 f303 	lsl.w	r3, r1, r3
 80046fa:	6979      	ldr	r1, [r7, #20]
 80046fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004700:	4313      	orrs	r3, r2
 8004702:	634b      	str	r3, [r1, #52]	; 0x34
 8004704:	e071      	b.n	80047ea <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	015a      	lsls	r2, r3, #5
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	4413      	add	r3, r2
 800470e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	0151      	lsls	r1, r2, #5
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	440a      	add	r2, r1
 800471c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004720:	0cdb      	lsrs	r3, r3, #19
 8004722:	04db      	lsls	r3, r3, #19
 8004724:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	015a      	lsls	r2, r3, #5
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	4413      	add	r3, r2
 800472e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	0151      	lsls	r1, r2, #5
 8004738:	697a      	ldr	r2, [r7, #20]
 800473a:	440a      	add	r2, r1
 800473c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004740:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004744:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004748:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	0151      	lsls	r1, r2, #5
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	440a      	add	r2, r1
 8004778:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800477c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004780:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	015a      	lsls	r2, r3, #5
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	4413      	add	r3, r2
 800478a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800478e:	691a      	ldr	r2, [r3, #16]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004798:	6939      	ldr	r1, [r7, #16]
 800479a:	0148      	lsls	r0, r1, #5
 800479c:	6979      	ldr	r1, [r7, #20]
 800479e:	4401      	add	r1, r0
 80047a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80047a4:	4313      	orrs	r3, r2
 80047a6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80047a8:	79fb      	ldrb	r3, [r7, #7]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d10d      	bne.n	80047ca <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d009      	beq.n	80047ca <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	6919      	ldr	r1, [r3, #16]
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	015a      	lsls	r2, r3, #5
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	4413      	add	r3, r2
 80047c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047c6:	460a      	mov	r2, r1
 80047c8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	015a      	lsls	r2, r3, #5
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	4413      	add	r3, r2
 80047d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	0151      	lsls	r1, r2, #5
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	440a      	add	r2, r1
 80047e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047e4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80047e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	785b      	ldrb	r3, [r3, #1]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d14a      	bne.n	80048ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	015a      	lsls	r2, r3, #5
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	4413      	add	r3, r2
 8004820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800482a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800482e:	f040 8086 	bne.w	800493e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4413      	add	r3, r2
 800483c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	7812      	ldrb	r2, [r2, #0]
 8004846:	0151      	lsls	r1, r2, #5
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	440a      	add	r2, r1
 800484c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004850:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004854:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	4413      	add	r3, r2
 8004860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	7812      	ldrb	r2, [r2, #0]
 800486a:	0151      	lsls	r1, r2, #5
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	440a      	add	r2, r1
 8004870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004874:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004878:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3301      	adds	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f242 7210 	movw	r2, #10000	; 0x2710
 8004886:	4293      	cmp	r3, r2
 8004888:	d902      	bls.n	8004890 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	75fb      	strb	r3, [r7, #23]
          break;
 800488e:	e056      	b.n	800493e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	4413      	add	r3, r2
 800489a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048a8:	d0e7      	beq.n	800487a <USB_EPStopXfer+0x82>
 80048aa:	e048      	b.n	800493e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048c4:	d13b      	bne.n	800493e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	7812      	ldrb	r2, [r2, #0]
 80048da:	0151      	lsls	r1, r2, #5
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	440a      	add	r2, r1
 80048e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80048e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	7812      	ldrb	r2, [r2, #0]
 80048fe:	0151      	lsls	r1, r2, #5
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	440a      	add	r2, r1
 8004904:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004908:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800490c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3301      	adds	r3, #1
 8004912:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f242 7210 	movw	r2, #10000	; 0x2710
 800491a:	4293      	cmp	r3, r2
 800491c:	d902      	bls.n	8004924 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	75fb      	strb	r3, [r7, #23]
          break;
 8004922:	e00c      	b.n	800493e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	4413      	add	r3, r2
 800492e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004938:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800493c:	d0e7      	beq.n	800490e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800493e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004940:	4618      	mov	r0, r3
 8004942:	371c      	adds	r7, #28
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800494c:	b480      	push	{r7}
 800494e:	b089      	sub	sp, #36	; 0x24
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	4611      	mov	r1, r2
 8004958:	461a      	mov	r2, r3
 800495a:	460b      	mov	r3, r1
 800495c:	71fb      	strb	r3, [r7, #7]
 800495e:	4613      	mov	r3, r2
 8004960:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800496a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800496e:	2b00      	cmp	r3, #0
 8004970:	d123      	bne.n	80049ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004972:	88bb      	ldrh	r3, [r7, #4]
 8004974:	3303      	adds	r3, #3
 8004976:	089b      	lsrs	r3, r3, #2
 8004978:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800497a:	2300      	movs	r3, #0
 800497c:	61bb      	str	r3, [r7, #24]
 800497e:	e018      	b.n	80049b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	031a      	lsls	r2, r3, #12
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	4413      	add	r3, r2
 8004988:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800498c:	461a      	mov	r2, r3
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	3301      	adds	r3, #1
 8004998:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	3301      	adds	r3, #1
 800499e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	3301      	adds	r3, #1
 80049a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	3301      	adds	r3, #1
 80049aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	3301      	adds	r3, #1
 80049b0:	61bb      	str	r3, [r7, #24]
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d3e2      	bcc.n	8004980 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3724      	adds	r7, #36	; 0x24
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b08b      	sub	sp, #44	; 0x2c
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	4613      	mov	r3, r2
 80049d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	089b      	lsrs	r3, r3, #2
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80049e6:	88fb      	ldrh	r3, [r7, #6]
 80049e8:	f003 0303 	and.w	r3, r3, #3
 80049ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80049ee:	2300      	movs	r3, #0
 80049f0:	623b      	str	r3, [r7, #32]
 80049f2:	e014      	b.n	8004a1e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	3301      	adds	r3, #1
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a08:	3301      	adds	r3, #1
 8004a0a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0e:	3301      	adds	r3, #1
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	3301      	adds	r3, #1
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	623b      	str	r3, [r7, #32]
 8004a1e:	6a3a      	ldr	r2, [r7, #32]
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d3e6      	bcc.n	80049f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004a26:	8bfb      	ldrh	r3, [r7, #30]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d01e      	beq.n	8004a6a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a36:	461a      	mov	r2, r3
 8004a38:	f107 0310 	add.w	r3, r7, #16
 8004a3c:	6812      	ldr	r2, [r2, #0]
 8004a3e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a50:	701a      	strb	r2, [r3, #0]
      i++;
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	3301      	adds	r3, #1
 8004a56:	623b      	str	r3, [r7, #32]
      pDest++;
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004a5e:	8bfb      	ldrh	r3, [r7, #30]
 8004a60:	3b01      	subs	r3, #1
 8004a62:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004a64:	8bfb      	ldrh	r3, [r7, #30]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1ea      	bne.n	8004a40 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	372c      	adds	r7, #44	; 0x2c
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	785b      	ldrb	r3, [r3, #1]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d12c      	bne.n	8004aee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	db12      	blt.n	8004acc <USB_EPSetStall+0x54>
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00f      	beq.n	8004acc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	0151      	lsls	r1, r2, #5
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	440a      	add	r2, r1
 8004ac2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ac6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004aca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	015a      	lsls	r2, r3, #5
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	0151      	lsls	r1, r2, #5
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	440a      	add	r2, r1
 8004ae2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ae6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004aea:	6013      	str	r3, [r2, #0]
 8004aec:	e02b      	b.n	8004b46 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	015a      	lsls	r2, r3, #5
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	db12      	blt.n	8004b26 <USB_EPSetStall+0xae>
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00f      	beq.n	8004b26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	0151      	lsls	r1, r2, #5
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	440a      	add	r2, r1
 8004b1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004b24:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	015a      	lsls	r2, r3, #5
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	0151      	lsls	r1, r2, #5
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	440a      	add	r2, r1
 8004b3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	785b      	ldrb	r3, [r3, #1]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d128      	bne.n	8004bc2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	0151      	lsls	r1, r2, #5
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	440a      	add	r2, r1
 8004b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	791b      	ldrb	r3, [r3, #4]
 8004b94:	2b03      	cmp	r3, #3
 8004b96:	d003      	beq.n	8004ba0 <USB_EPClearStall+0x4c>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	791b      	ldrb	r3, [r3, #4]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d138      	bne.n	8004c12 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	015a      	lsls	r2, r3, #5
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68ba      	ldr	r2, [r7, #8]
 8004bb0:	0151      	lsls	r1, r2, #5
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	440a      	add	r2, r1
 8004bb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bbe:	6013      	str	r3, [r2, #0]
 8004bc0:	e027      	b.n	8004c12 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	015a      	lsls	r2, r3, #5
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	0151      	lsls	r1, r2, #5
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	440a      	add	r2, r1
 8004bd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004be0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	791b      	ldrb	r3, [r3, #4]
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d003      	beq.n	8004bf2 <USB_EPClearStall+0x9e>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	791b      	ldrb	r3, [r3, #4]
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d10f      	bne.n	8004c12 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	0151      	lsls	r1, r2, #5
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	440a      	add	r2, r1
 8004c08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c10:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c3e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c42:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004c54:	68f9      	ldr	r1, [r7, #12]
 8004c56:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004c86:	f023 0303 	bic.w	r3, r3, #3
 8004c8a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c9a:	f023 0302 	bic.w	r3, r3, #2
 8004c9e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004cc8:	f023 0303 	bic.w	r3, r3, #3
 8004ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cdc:	f043 0302 	orr.w	r3, r3, #2
 8004ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	4013      	ands	r3, r2
 8004d06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004d08:	68fb      	ldr	r3, [r7, #12]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b085      	sub	sp, #20
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	4013      	ands	r3, r2
 8004d38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	0c1b      	lsrs	r3, r3, #16
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3714      	adds	r7, #20
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	b085      	sub	sp, #20
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	b29b      	uxth	r3, r3
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	460b      	mov	r3, r1
 8004d88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	4013      	ands	r3, r2
 8004daa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004dac:	68bb      	ldr	r3, [r7, #8]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b087      	sub	sp, #28
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ddc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004dde:	78fb      	ldrb	r3, [r7, #3]
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dea:	01db      	lsls	r3, r3, #7
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4013      	ands	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004e08:	68bb      	ldr	r3, [r7, #8]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	371c      	adds	r7, #28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	f003 0301 	and.w	r3, r3, #1
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b085      	sub	sp, #20
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e4c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004e50:	f023 0307 	bic.w	r3, r3, #7
 8004e54:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	460b      	mov	r3, r1
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	333c      	adds	r3, #60	; 0x3c
 8004e8e:	3304      	adds	r3, #4
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	4a26      	ldr	r2, [pc, #152]	; (8004f30 <USB_EP0_OutStart+0xb8>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d90a      	bls.n	8004eb2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eac:	d101      	bne.n	8004eb2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e037      	b.n	8004f22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb8:	461a      	mov	r2, r3
 8004eba:	2300      	movs	r3, #0
 8004ebc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ecc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ed0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ee0:	f043 0318 	orr.w	r3, r3, #24
 8004ee4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ef4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8004ef8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8004efa:	7afb      	ldrb	r3, [r7, #11]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d10f      	bne.n	8004f20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f06:	461a      	mov	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f1a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8004f1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	371c      	adds	r7, #28
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	4f54300a 	.word	0x4f54300a

08004f34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	3301      	adds	r3, #1
 8004f44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4a13      	ldr	r2, [pc, #76]	; (8004f98 <USB_CoreReset+0x64>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d901      	bls.n	8004f52 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e01b      	b.n	8004f8a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	daf2      	bge.n	8004f40 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f043 0201 	orr.w	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4a09      	ldr	r2, [pc, #36]	; (8004f98 <USB_CoreReset+0x64>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d901      	bls.n	8004f7c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e006      	b.n	8004f8a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d0f0      	beq.n	8004f6a <USB_CoreReset+0x36>

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	00030d40 	.word	0x00030d40

08004f9c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004fa8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004fac:	f002 fc34 	bl	8007818 <USBD_static_malloc>
 8004fb0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d109      	bne.n	8004fcc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	32b0      	adds	r2, #176	; 0xb0
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e0d4      	b.n	8005176 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004fcc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f002 fc96 	bl	8007904 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	32b0      	adds	r2, #176	; 0xb0
 8004fe2:	68f9      	ldr	r1, [r7, #12]
 8004fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	32b0      	adds	r2, #176	; 0xb0
 8004ff2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	7c1b      	ldrb	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d138      	bne.n	8005076 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005004:	4b5e      	ldr	r3, [pc, #376]	; (8005180 <USBD_CDC_Init+0x1e4>)
 8005006:	7819      	ldrb	r1, [r3, #0]
 8005008:	f44f 7300 	mov.w	r3, #512	; 0x200
 800500c:	2202      	movs	r2, #2
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f002 fadf 	bl	80075d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005014:	4b5a      	ldr	r3, [pc, #360]	; (8005180 <USBD_CDC_Init+0x1e4>)
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	f003 020f 	and.w	r2, r3, #15
 800501c:	6879      	ldr	r1, [r7, #4]
 800501e:	4613      	mov	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	440b      	add	r3, r1
 8005028:	3324      	adds	r3, #36	; 0x24
 800502a:	2201      	movs	r2, #1
 800502c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800502e:	4b55      	ldr	r3, [pc, #340]	; (8005184 <USBD_CDC_Init+0x1e8>)
 8005030:	7819      	ldrb	r1, [r3, #0]
 8005032:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005036:	2202      	movs	r2, #2
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f002 faca 	bl	80075d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800503e:	4b51      	ldr	r3, [pc, #324]	; (8005184 <USBD_CDC_Init+0x1e8>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	f003 020f 	and.w	r2, r3, #15
 8005046:	6879      	ldr	r1, [r7, #4]
 8005048:	4613      	mov	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005056:	2201      	movs	r2, #1
 8005058:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800505a:	4b4b      	ldr	r3, [pc, #300]	; (8005188 <USBD_CDC_Init+0x1ec>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	f003 020f 	and.w	r2, r3, #15
 8005062:	6879      	ldr	r1, [r7, #4]
 8005064:	4613      	mov	r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4413      	add	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	440b      	add	r3, r1
 800506e:	3326      	adds	r3, #38	; 0x26
 8005070:	2210      	movs	r2, #16
 8005072:	801a      	strh	r2, [r3, #0]
 8005074:	e035      	b.n	80050e2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005076:	4b42      	ldr	r3, [pc, #264]	; (8005180 <USBD_CDC_Init+0x1e4>)
 8005078:	7819      	ldrb	r1, [r3, #0]
 800507a:	2340      	movs	r3, #64	; 0x40
 800507c:	2202      	movs	r2, #2
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f002 faa7 	bl	80075d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005084:	4b3e      	ldr	r3, [pc, #248]	; (8005180 <USBD_CDC_Init+0x1e4>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	f003 020f 	and.w	r2, r3, #15
 800508c:	6879      	ldr	r1, [r7, #4]
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	440b      	add	r3, r1
 8005098:	3324      	adds	r3, #36	; 0x24
 800509a:	2201      	movs	r2, #1
 800509c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800509e:	4b39      	ldr	r3, [pc, #228]	; (8005184 <USBD_CDC_Init+0x1e8>)
 80050a0:	7819      	ldrb	r1, [r3, #0]
 80050a2:	2340      	movs	r3, #64	; 0x40
 80050a4:	2202      	movs	r2, #2
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f002 fa93 	bl	80075d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80050ac:	4b35      	ldr	r3, [pc, #212]	; (8005184 <USBD_CDC_Init+0x1e8>)
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	f003 020f 	and.w	r2, r3, #15
 80050b4:	6879      	ldr	r1, [r7, #4]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80050c4:	2201      	movs	r2, #1
 80050c6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80050c8:	4b2f      	ldr	r3, [pc, #188]	; (8005188 <USBD_CDC_Init+0x1ec>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	f003 020f 	and.w	r2, r3, #15
 80050d0:	6879      	ldr	r1, [r7, #4]
 80050d2:	4613      	mov	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4413      	add	r3, r2
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	440b      	add	r3, r1
 80050dc:	3326      	adds	r3, #38	; 0x26
 80050de:	2210      	movs	r2, #16
 80050e0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80050e2:	4b29      	ldr	r3, [pc, #164]	; (8005188 <USBD_CDC_Init+0x1ec>)
 80050e4:	7819      	ldrb	r1, [r3, #0]
 80050e6:	2308      	movs	r3, #8
 80050e8:	2203      	movs	r2, #3
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f002 fa71 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80050f0:	4b25      	ldr	r3, [pc, #148]	; (8005188 <USBD_CDC_Init+0x1ec>)
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	f003 020f 	and.w	r2, r3, #15
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	3324      	adds	r3, #36	; 0x24
 8005106:	2201      	movs	r2, #1
 8005108:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	33b0      	adds	r3, #176	; 0xb0
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005140:	2302      	movs	r3, #2
 8005142:	e018      	b.n	8005176 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	7c1b      	ldrb	r3, [r3, #16]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10a      	bne.n	8005162 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800514c:	4b0d      	ldr	r3, [pc, #52]	; (8005184 <USBD_CDC_Init+0x1e8>)
 800514e:	7819      	ldrb	r1, [r3, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005156:	f44f 7300 	mov.w	r3, #512	; 0x200
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f002 fb28 	bl	80077b0 <USBD_LL_PrepareReceive>
 8005160:	e008      	b.n	8005174 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005162:	4b08      	ldr	r3, [pc, #32]	; (8005184 <USBD_CDC_Init+0x1e8>)
 8005164:	7819      	ldrb	r1, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800516c:	2340      	movs	r3, #64	; 0x40
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f002 fb1e 	bl	80077b0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	2000009b 	.word	0x2000009b
 8005184:	2000009c 	.word	0x2000009c
 8005188:	2000009d 	.word	0x2000009d

0800518c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005198:	4b3a      	ldr	r3, [pc, #232]	; (8005284 <USBD_CDC_DeInit+0xf8>)
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f002 fa3d 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80051a4:	4b37      	ldr	r3, [pc, #220]	; (8005284 <USBD_CDC_DeInit+0xf8>)
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	f003 020f 	and.w	r2, r3, #15
 80051ac:	6879      	ldr	r1, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	440b      	add	r3, r1
 80051b8:	3324      	adds	r3, #36	; 0x24
 80051ba:	2200      	movs	r2, #0
 80051bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80051be:	4b32      	ldr	r3, [pc, #200]	; (8005288 <USBD_CDC_DeInit+0xfc>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	4619      	mov	r1, r3
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f002 fa2a 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80051ca:	4b2f      	ldr	r3, [pc, #188]	; (8005288 <USBD_CDC_DeInit+0xfc>)
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	f003 020f 	and.w	r2, r3, #15
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	4613      	mov	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	440b      	add	r3, r1
 80051de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80051e2:	2200      	movs	r2, #0
 80051e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80051e6:	4b29      	ldr	r3, [pc, #164]	; (800528c <USBD_CDC_DeInit+0x100>)
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	4619      	mov	r1, r3
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f002 fa16 	bl	800761e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80051f2:	4b26      	ldr	r3, [pc, #152]	; (800528c <USBD_CDC_DeInit+0x100>)
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	f003 020f 	and.w	r2, r3, #15
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	4613      	mov	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	440b      	add	r3, r1
 8005206:	3324      	adds	r3, #36	; 0x24
 8005208:	2200      	movs	r2, #0
 800520a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800520c:	4b1f      	ldr	r3, [pc, #124]	; (800528c <USBD_CDC_DeInit+0x100>)
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	f003 020f 	and.w	r2, r3, #15
 8005214:	6879      	ldr	r1, [r7, #4]
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	440b      	add	r3, r1
 8005220:	3326      	adds	r3, #38	; 0x26
 8005222:	2200      	movs	r2, #0
 8005224:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	32b0      	adds	r2, #176	; 0xb0
 8005230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d01f      	beq.n	8005278 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	33b0      	adds	r3, #176	; 0xb0
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	32b0      	adds	r2, #176	; 0xb0
 8005256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800525a:	4618      	mov	r0, r3
 800525c:	f002 faea 	bl	8007834 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	32b0      	adds	r2, #176	; 0xb0
 800526a:	2100      	movs	r1, #0
 800526c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	2000009b 	.word	0x2000009b
 8005288:	2000009c 	.word	0x2000009c
 800528c:	2000009d 	.word	0x2000009d

08005290 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	32b0      	adds	r2, #176	; 0xb0
 80052a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80052ae:	2300      	movs	r3, #0
 80052b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80052bc:	2303      	movs	r3, #3
 80052be:	e0bf      	b.n	8005440 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d050      	beq.n	800536e <USBD_CDC_Setup+0xde>
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	f040 80af 	bne.w	8005430 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	88db      	ldrh	r3, [r3, #6]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d03a      	beq.n	8005350 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	b25b      	sxtb	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	da1b      	bge.n	800531c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	33b0      	adds	r3, #176	; 0xb0
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80052fa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	88d2      	ldrh	r2, [r2, #6]
 8005300:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	88db      	ldrh	r3, [r3, #6]
 8005306:	2b07      	cmp	r3, #7
 8005308:	bf28      	it	cs
 800530a:	2307      	movcs	r3, #7
 800530c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	89fa      	ldrh	r2, [r7, #14]
 8005312:	4619      	mov	r1, r3
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f001 fd43 	bl	8006da0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800531a:	e090      	b.n	800543e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	785a      	ldrb	r2, [r3, #1]
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	88db      	ldrh	r3, [r3, #6]
 800532a:	2b3f      	cmp	r3, #63	; 0x3f
 800532c:	d803      	bhi.n	8005336 <USBD_CDC_Setup+0xa6>
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	88db      	ldrh	r3, [r3, #6]
 8005332:	b2da      	uxtb	r2, r3
 8005334:	e000      	b.n	8005338 <USBD_CDC_Setup+0xa8>
 8005336:	2240      	movs	r2, #64	; 0x40
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800533e:	6939      	ldr	r1, [r7, #16]
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005346:	461a      	mov	r2, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f001 fd55 	bl	8006df8 <USBD_CtlPrepareRx>
      break;
 800534e:	e076      	b.n	800543e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	33b0      	adds	r3, #176	; 0xb0
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	7850      	ldrb	r0, [r2, #1]
 8005366:	2200      	movs	r2, #0
 8005368:	6839      	ldr	r1, [r7, #0]
 800536a:	4798      	blx	r3
      break;
 800536c:	e067      	b.n	800543e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	785b      	ldrb	r3, [r3, #1]
 8005372:	2b0b      	cmp	r3, #11
 8005374:	d851      	bhi.n	800541a <USBD_CDC_Setup+0x18a>
 8005376:	a201      	add	r2, pc, #4	; (adr r2, 800537c <USBD_CDC_Setup+0xec>)
 8005378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537c:	080053ad 	.word	0x080053ad
 8005380:	08005429 	.word	0x08005429
 8005384:	0800541b 	.word	0x0800541b
 8005388:	0800541b 	.word	0x0800541b
 800538c:	0800541b 	.word	0x0800541b
 8005390:	0800541b 	.word	0x0800541b
 8005394:	0800541b 	.word	0x0800541b
 8005398:	0800541b 	.word	0x0800541b
 800539c:	0800541b 	.word	0x0800541b
 80053a0:	0800541b 	.word	0x0800541b
 80053a4:	080053d7 	.word	0x080053d7
 80053a8:	08005401 	.word	0x08005401
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b03      	cmp	r3, #3
 80053b6:	d107      	bne.n	80053c8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80053b8:	f107 030a 	add.w	r3, r7, #10
 80053bc:	2202      	movs	r2, #2
 80053be:	4619      	mov	r1, r3
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f001 fced 	bl	8006da0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80053c6:	e032      	b.n	800542e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80053c8:	6839      	ldr	r1, [r7, #0]
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f001 fc77 	bl	8006cbe <USBD_CtlError>
            ret = USBD_FAIL;
 80053d0:	2303      	movs	r3, #3
 80053d2:	75fb      	strb	r3, [r7, #23]
          break;
 80053d4:	e02b      	b.n	800542e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b03      	cmp	r3, #3
 80053e0:	d107      	bne.n	80053f2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80053e2:	f107 030d 	add.w	r3, r7, #13
 80053e6:	2201      	movs	r2, #1
 80053e8:	4619      	mov	r1, r3
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f001 fcd8 	bl	8006da0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80053f0:	e01d      	b.n	800542e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80053f2:	6839      	ldr	r1, [r7, #0]
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f001 fc62 	bl	8006cbe <USBD_CtlError>
            ret = USBD_FAIL;
 80053fa:	2303      	movs	r3, #3
 80053fc:	75fb      	strb	r3, [r7, #23]
          break;
 80053fe:	e016      	b.n	800542e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b03      	cmp	r3, #3
 800540a:	d00f      	beq.n	800542c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800540c:	6839      	ldr	r1, [r7, #0]
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f001 fc55 	bl	8006cbe <USBD_CtlError>
            ret = USBD_FAIL;
 8005414:	2303      	movs	r3, #3
 8005416:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005418:	e008      	b.n	800542c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800541a:	6839      	ldr	r1, [r7, #0]
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f001 fc4e 	bl	8006cbe <USBD_CtlError>
          ret = USBD_FAIL;
 8005422:	2303      	movs	r3, #3
 8005424:	75fb      	strb	r3, [r7, #23]
          break;
 8005426:	e002      	b.n	800542e <USBD_CDC_Setup+0x19e>
          break;
 8005428:	bf00      	nop
 800542a:	e008      	b.n	800543e <USBD_CDC_Setup+0x1ae>
          break;
 800542c:	bf00      	nop
      }
      break;
 800542e:	e006      	b.n	800543e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005430:	6839      	ldr	r1, [r7, #0]
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f001 fc43 	bl	8006cbe <USBD_CtlError>
      ret = USBD_FAIL;
 8005438:	2303      	movs	r3, #3
 800543a:	75fb      	strb	r3, [r7, #23]
      break;
 800543c:	bf00      	nop
  }

  return (uint8_t)ret;
 800543e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3718      	adds	r7, #24
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	460b      	mov	r3, r1
 8005452:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800545a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	32b0      	adds	r2, #176	; 0xb0
 8005466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800546e:	2303      	movs	r3, #3
 8005470:	e065      	b.n	800553e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	32b0      	adds	r2, #176	; 0xb0
 800547c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005480:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005482:	78fb      	ldrb	r3, [r7, #3]
 8005484:	f003 020f 	and.w	r2, r3, #15
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4413      	add	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	3318      	adds	r3, #24
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d02f      	beq.n	80054fc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	f003 020f 	and.w	r2, r3, #15
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	4613      	mov	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	3318      	adds	r3, #24
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	78fb      	ldrb	r3, [r7, #3]
 80054b4:	f003 010f 	and.w	r1, r3, #15
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	460b      	mov	r3, r1
 80054bc:	00db      	lsls	r3, r3, #3
 80054be:	440b      	add	r3, r1
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4403      	add	r3, r0
 80054c4:	3348      	adds	r3, #72	; 0x48
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	fbb2 f1f3 	udiv	r1, r2, r3
 80054cc:	fb01 f303 	mul.w	r3, r1, r3
 80054d0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d112      	bne.n	80054fc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80054d6:	78fb      	ldrb	r3, [r7, #3]
 80054d8:	f003 020f 	and.w	r2, r3, #15
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	4413      	add	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	440b      	add	r3, r1
 80054e8:	3318      	adds	r3, #24
 80054ea:	2200      	movs	r2, #0
 80054ec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80054ee:	78f9      	ldrb	r1, [r7, #3]
 80054f0:	2300      	movs	r3, #0
 80054f2:	2200      	movs	r2, #0
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f002 f93a 	bl	800776e <USBD_LL_Transmit>
 80054fa:	e01f      	b.n	800553c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2200      	movs	r2, #0
 8005500:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	33b0      	adds	r3, #176	; 0xb0
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d010      	beq.n	800553c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	33b0      	adds	r3, #176	; 0xb0
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005538:	78fa      	ldrb	r2, [r7, #3]
 800553a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
 800554e:	460b      	mov	r3, r1
 8005550:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	32b0      	adds	r2, #176	; 0xb0
 800555c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005560:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	32b0      	adds	r2, #176	; 0xb0
 800556c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005574:	2303      	movs	r3, #3
 8005576:	e01a      	b.n	80055ae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	4619      	mov	r1, r3
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f002 f938 	bl	80077f2 <USBD_LL_GetRxDataSize>
 8005582:	4602      	mov	r2, r0
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	33b0      	adds	r3, #176	; 0xb0
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4413      	add	r3, r2
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80055a8:	4611      	mov	r1, r2
 80055aa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b084      	sub	sp, #16
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	32b0      	adds	r2, #176	; 0xb0
 80055c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d101      	bne.n	80055d8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e025      	b.n	8005624 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	33b0      	adds	r3, #176	; 0xb0
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	4413      	add	r3, r2
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01a      	beq.n	8005622 <USBD_CDC_EP0_RxReady+0x6c>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80055f2:	2bff      	cmp	r3, #255	; 0xff
 80055f4:	d015      	beq.n	8005622 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	33b0      	adds	r3, #176	; 0xb0
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800560e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005616:	b292      	uxth	r2, r2
 8005618:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	22ff      	movs	r2, #255	; 0xff
 800561e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005634:	2182      	movs	r1, #130	; 0x82
 8005636:	4818      	ldr	r0, [pc, #96]	; (8005698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005638:	f000 fd09 	bl	800604e <USBD_GetEpDesc>
 800563c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800563e:	2101      	movs	r1, #1
 8005640:	4815      	ldr	r0, [pc, #84]	; (8005698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005642:	f000 fd04 	bl	800604e <USBD_GetEpDesc>
 8005646:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005648:	2181      	movs	r1, #129	; 0x81
 800564a:	4813      	ldr	r0, [pc, #76]	; (8005698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800564c:	f000 fcff 	bl	800604e <USBD_GetEpDesc>
 8005650:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	2210      	movs	r2, #16
 800565c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d006      	beq.n	8005672 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	2200      	movs	r2, #0
 8005668:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800566c:	711a      	strb	r2, [r3, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d006      	beq.n	8005686 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005680:	711a      	strb	r2, [r3, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2243      	movs	r2, #67	; 0x43
 800568a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800568c:	4b02      	ldr	r3, [pc, #8]	; (8005698 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	20000058 	.word	0x20000058

0800569c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80056a4:	2182      	movs	r1, #130	; 0x82
 80056a6:	4818      	ldr	r0, [pc, #96]	; (8005708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80056a8:	f000 fcd1 	bl	800604e <USBD_GetEpDesc>
 80056ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80056ae:	2101      	movs	r1, #1
 80056b0:	4815      	ldr	r0, [pc, #84]	; (8005708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80056b2:	f000 fccc 	bl	800604e <USBD_GetEpDesc>
 80056b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80056b8:	2181      	movs	r1, #129	; 0x81
 80056ba:	4813      	ldr	r0, [pc, #76]	; (8005708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80056bc:	f000 fcc7 	bl	800604e <USBD_GetEpDesc>
 80056c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2210      	movs	r2, #16
 80056cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d006      	beq.n	80056e2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	2200      	movs	r2, #0
 80056d8:	711a      	strb	r2, [r3, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f042 0202 	orr.w	r2, r2, #2
 80056e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d006      	beq.n	80056f6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	711a      	strb	r2, [r3, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f042 0202 	orr.w	r2, r2, #2
 80056f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2243      	movs	r2, #67	; 0x43
 80056fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80056fc:	4b02      	ldr	r3, [pc, #8]	; (8005708 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000058 	.word	0x20000058

0800570c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b086      	sub	sp, #24
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005714:	2182      	movs	r1, #130	; 0x82
 8005716:	4818      	ldr	r0, [pc, #96]	; (8005778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005718:	f000 fc99 	bl	800604e <USBD_GetEpDesc>
 800571c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800571e:	2101      	movs	r1, #1
 8005720:	4815      	ldr	r0, [pc, #84]	; (8005778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005722:	f000 fc94 	bl	800604e <USBD_GetEpDesc>
 8005726:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005728:	2181      	movs	r1, #129	; 0x81
 800572a:	4813      	ldr	r0, [pc, #76]	; (8005778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800572c:	f000 fc8f 	bl	800604e <USBD_GetEpDesc>
 8005730:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d002      	beq.n	800573e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	2210      	movs	r2, #16
 800573c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d006      	beq.n	8005752 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2200      	movs	r2, #0
 8005748:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800574c:	711a      	strb	r2, [r3, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d006      	beq.n	8005766 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005760:	711a      	strb	r2, [r3, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2243      	movs	r2, #67	; 0x43
 800576a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800576c:	4b02      	ldr	r3, [pc, #8]	; (8005778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800576e:	4618      	mov	r0, r3
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	20000058 	.word	0x20000058

0800577c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	220a      	movs	r2, #10
 8005788:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800578a:	4b03      	ldr	r3, [pc, #12]	; (8005798 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800578c:	4618      	mov	r0, r3
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr
 8005798:	20000014 	.word	0x20000014

0800579c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e009      	b.n	80057c4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	33b0      	adds	r3, #176	; 0xb0
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4413      	add	r3, r2
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	32b0      	adds	r2, #176	; 0xb0
 80057e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ea:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e008      	b.n	8005808 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	371c      	adds	r7, #28
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	32b0      	adds	r2, #176	; 0xb0
 8005828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005834:	2303      	movs	r3, #3
 8005836:	e004      	b.n	8005842 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	32b0      	adds	r2, #176	; 0xb0
 8005862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005866:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	32b0      	adds	r2, #176	; 0xb0
 8005872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800587a:	2303      	movs	r3, #3
 800587c:	e018      	b.n	80058b0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	7c1b      	ldrb	r3, [r3, #16]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10a      	bne.n	800589c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005886:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <USBD_CDC_ReceivePacket+0x68>)
 8005888:	7819      	ldrb	r1, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005890:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f001 ff8b 	bl	80077b0 <USBD_LL_PrepareReceive>
 800589a:	e008      	b.n	80058ae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800589c:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <USBD_CDC_ReceivePacket+0x68>)
 800589e:	7819      	ldrb	r1, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058a6:	2340      	movs	r3, #64	; 0x40
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f001 ff81 	bl	80077b0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	2000009c 	.word	0x2000009c

080058bc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	4613      	mov	r3, r2
 80058c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e01f      	b.n	8005914 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d003      	beq.n	80058fa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	79fa      	ldrb	r2, [r7, #7]
 8005906:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f001 fdfb 	bl	8007504 <USBD_LL_Init>
 800590e:	4603      	mov	r3, r0
 8005910:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005912:	7dfb      	ldrb	r3, [r7, #23]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005926:	2300      	movs	r3, #0
 8005928:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005930:	2303      	movs	r3, #3
 8005932:	e025      	b.n	8005980 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	683a      	ldr	r2, [r7, #0]
 8005938:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	32ae      	adds	r2, #174	; 0xae
 8005946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00f      	beq.n	8005970 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	32ae      	adds	r2, #174	; 0xae
 800595a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800595e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005960:	f107 020e 	add.w	r2, r7, #14
 8005964:	4610      	mov	r0, r2
 8005966:	4798      	blx	r3
 8005968:	4602      	mov	r2, r0
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f001 fe03 	bl	800759c <USBD_LL_Start>
 8005996:	4603      	mov	r3, r0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3708      	adds	r7, #8
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80059a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	460b      	mov	r3, r1
 80059c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d009      	beq.n	80059e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	78fa      	ldrb	r2, [r7, #3]
 80059da:	4611      	mov	r1, r2
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	4798      	blx	r3
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b084      	sub	sp, #16
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	460b      	mov	r3, r1
 80059f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	78fa      	ldrb	r2, [r7, #3]
 8005a08:	4611      	mov	r1, r2
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	4798      	blx	r3
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d001      	beq.n	8005a18 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005a14:	2303      	movs	r3, #3
 8005a16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a32:	6839      	ldr	r1, [r7, #0]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f001 f908 	bl	8006c4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005a48:	461a      	mov	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005a56:	f003 031f 	and.w	r3, r3, #31
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d01a      	beq.n	8005a94 <USBD_LL_SetupStage+0x72>
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d822      	bhi.n	8005aa8 <USBD_LL_SetupStage+0x86>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <USBD_LL_SetupStage+0x4a>
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d00a      	beq.n	8005a80 <USBD_LL_SetupStage+0x5e>
 8005a6a:	e01d      	b.n	8005aa8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a72:	4619      	mov	r1, r3
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 fb5f 	bl	8006138 <USBD_StdDevReq>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	73fb      	strb	r3, [r7, #15]
      break;
 8005a7e:	e020      	b.n	8005ac2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fbc7 	bl	800621c <USBD_StdItfReq>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	73fb      	strb	r3, [r7, #15]
      break;
 8005a92:	e016      	b.n	8005ac2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fc29 	bl	80062f4 <USBD_StdEPReq>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa6:	e00c      	b.n	8005ac2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005aae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f001 fdd0 	bl	800765c <USBD_LL_StallEP>
 8005abc:	4603      	mov	r3, r0
 8005abe:	73fb      	strb	r3, [r7, #15]
      break;
 8005ac0:	bf00      	nop
  }

  return ret;
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	607a      	str	r2, [r7, #4]
 8005ad8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8005ade:	7afb      	ldrb	r3, [r7, #11]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d16e      	bne.n	8005bc2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005aea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005af2:	2b03      	cmp	r3, #3
 8005af4:	f040 8098 	bne.w	8005c28 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d913      	bls.n	8005b2c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	1ad2      	subs	r2, r2, r3
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	bf28      	it	cs
 8005b1e:	4613      	movcs	r3, r2
 8005b20:	461a      	mov	r2, r3
 8005b22:	6879      	ldr	r1, [r7, #4]
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f001 f984 	bl	8006e32 <USBD_CtlContinueRx>
 8005b2a:	e07d      	b.n	8005c28 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005b32:	f003 031f 	and.w	r3, r3, #31
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d014      	beq.n	8005b64 <USBD_LL_DataOutStage+0x98>
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d81d      	bhi.n	8005b7a <USBD_LL_DataOutStage+0xae>
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <USBD_LL_DataOutStage+0x7c>
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d003      	beq.n	8005b4e <USBD_LL_DataOutStage+0x82>
 8005b46:	e018      	b.n	8005b7a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	75bb      	strb	r3, [r7, #22]
            break;
 8005b4c:	e018      	b.n	8005b80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	4619      	mov	r1, r3
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f000 fa5e 	bl	800601a <USBD_CoreFindIF>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	75bb      	strb	r3, [r7, #22]
            break;
 8005b62:	e00d      	b.n	8005b80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 fa60 	bl	8006034 <USBD_CoreFindEP>
 8005b74:	4603      	mov	r3, r0
 8005b76:	75bb      	strb	r3, [r7, #22]
            break;
 8005b78:	e002      	b.n	8005b80 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	75bb      	strb	r3, [r7, #22]
            break;
 8005b7e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005b80:	7dbb      	ldrb	r3, [r7, #22]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d119      	bne.n	8005bba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b03      	cmp	r3, #3
 8005b90:	d113      	bne.n	8005bba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005b92:	7dba      	ldrb	r2, [r7, #22]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	32ae      	adds	r2, #174	; 0xae
 8005b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00b      	beq.n	8005bba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8005ba2:	7dba      	ldrb	r2, [r7, #22]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005baa:	7dba      	ldrb	r2, [r7, #22]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	32ae      	adds	r2, #174	; 0xae
 8005bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f001 f94a 	bl	8006e54 <USBD_CtlSendStatus>
 8005bc0:	e032      	b.n	8005c28 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005bc2:	7afb      	ldrb	r3, [r7, #11]
 8005bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	4619      	mov	r1, r3
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 fa31 	bl	8006034 <USBD_CoreFindEP>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005bd6:	7dbb      	ldrb	r3, [r7, #22]
 8005bd8:	2bff      	cmp	r3, #255	; 0xff
 8005bda:	d025      	beq.n	8005c28 <USBD_LL_DataOutStage+0x15c>
 8005bdc:	7dbb      	ldrb	r3, [r7, #22]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d122      	bne.n	8005c28 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d117      	bne.n	8005c1e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005bee:	7dba      	ldrb	r2, [r7, #22]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	32ae      	adds	r2, #174	; 0xae
 8005bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00f      	beq.n	8005c1e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005bfe:	7dba      	ldrb	r2, [r7, #22]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005c06:	7dba      	ldrb	r2, [r7, #22]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	32ae      	adds	r2, #174	; 0xae
 8005c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	7afa      	ldrb	r2, [r7, #11]
 8005c14:	4611      	mov	r1, r2
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	4798      	blx	r3
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005c1e:	7dfb      	ldrb	r3, [r7, #23]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d001      	beq.n	8005c28 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005c24:	7dfb      	ldrb	r3, [r7, #23]
 8005c26:	e000      	b.n	8005c2a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3718      	adds	r7, #24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b086      	sub	sp, #24
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	60f8      	str	r0, [r7, #12]
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	607a      	str	r2, [r7, #4]
 8005c3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005c40:	7afb      	ldrb	r3, [r7, #11]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d16f      	bne.n	8005d26 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	3314      	adds	r3, #20
 8005c4a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d15a      	bne.n	8005d0c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d914      	bls.n	8005c8c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	1ad2      	subs	r2, r2, r3
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	461a      	mov	r2, r3
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f001 f8ac 	bl	8006dd6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c7e:	2300      	movs	r3, #0
 8005c80:	2200      	movs	r2, #0
 8005c82:	2100      	movs	r1, #0
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f001 fd93 	bl	80077b0 <USBD_LL_PrepareReceive>
 8005c8a:	e03f      	b.n	8005d0c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d11c      	bne.n	8005cd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d316      	bcc.n	8005cd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d20f      	bcs.n	8005cd2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f001 f88d 	bl	8006dd6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	2100      	movs	r1, #0
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f001 fd70 	bl	80077b0 <USBD_LL_PrepareReceive>
 8005cd0:	e01c      	b.n	8005d0c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b03      	cmp	r3, #3
 8005cdc:	d10f      	bne.n	8005cfe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d009      	beq.n	8005cfe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005cfe:	2180      	movs	r1, #128	; 0x80
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f001 fcab 	bl	800765c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f001 f8b7 	bl	8006e7a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d03a      	beq.n	8005d8c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff fe42 	bl	80059a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005d24:	e032      	b.n	8005d8c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005d26:	7afb      	ldrb	r3, [r7, #11]
 8005d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	4619      	mov	r1, r3
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 f97f 	bl	8006034 <USBD_CoreFindEP>
 8005d36:	4603      	mov	r3, r0
 8005d38:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005d3a:	7dfb      	ldrb	r3, [r7, #23]
 8005d3c:	2bff      	cmp	r3, #255	; 0xff
 8005d3e:	d025      	beq.n	8005d8c <USBD_LL_DataInStage+0x15a>
 8005d40:	7dfb      	ldrb	r3, [r7, #23]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d122      	bne.n	8005d8c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b03      	cmp	r3, #3
 8005d50:	d11c      	bne.n	8005d8c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005d52:	7dfa      	ldrb	r2, [r7, #23]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	32ae      	adds	r2, #174	; 0xae
 8005d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d014      	beq.n	8005d8c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005d62:	7dfa      	ldrb	r2, [r7, #23]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005d6a:	7dfa      	ldrb	r2, [r7, #23]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	32ae      	adds	r2, #174	; 0xae
 8005d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	7afa      	ldrb	r2, [r7, #11]
 8005d78:	4611      	mov	r1, r2
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	4798      	blx	r3
 8005d7e:	4603      	mov	r3, r0
 8005d80:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005d82:	7dbb      	ldrb	r3, [r7, #22]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d001      	beq.n	8005d8c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005d88:	7dbb      	ldrb	r3, [r7, #22]
 8005d8a:	e000      	b.n	8005d8e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3718      	adds	r7, #24
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b084      	sub	sp, #16
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d014      	beq.n	8005dfc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00e      	beq.n	8005dfc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6852      	ldr	r2, [r2, #4]
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	4611      	mov	r1, r2
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	4798      	blx	r3
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005dfc:	2340      	movs	r3, #64	; 0x40
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2100      	movs	r1, #0
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f001 fbe5 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2240      	movs	r2, #64	; 0x40
 8005e14:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005e18:	2340      	movs	r3, #64	; 0x40
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2180      	movs	r1, #128	; 0x80
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f001 fbd7 	bl	80075d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2240      	movs	r2, #64	; 0x40
 8005e2e:	621a      	str	r2, [r3, #32]

  return ret;
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b083      	sub	sp, #12
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
 8005e42:	460b      	mov	r3, r1
 8005e44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	78fa      	ldrb	r2, [r7, #3]
 8005e4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2204      	movs	r2, #4
 8005e74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b04      	cmp	r3, #4
 8005e98:	d106      	bne.n	8005ea8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	d110      	bne.n	8005eec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00b      	beq.n	8005eec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d005      	beq.n	8005eec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b082      	sub	sp, #8
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
 8005efe:	460b      	mov	r3, r1
 8005f00:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	32ae      	adds	r2, #174	; 0xae
 8005f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e01c      	b.n	8005f52 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	2b03      	cmp	r3, #3
 8005f22:	d115      	bne.n	8005f50 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	32ae      	adds	r2, #174	; 0xae
 8005f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f32:	6a1b      	ldr	r3, [r3, #32]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00b      	beq.n	8005f50 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	32ae      	adds	r2, #174	; 0xae
 8005f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	78fa      	ldrb	r2, [r7, #3]
 8005f4a:	4611      	mov	r1, r2
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b082      	sub	sp, #8
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	460b      	mov	r3, r1
 8005f64:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	32ae      	adds	r2, #174	; 0xae
 8005f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d101      	bne.n	8005f7c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e01c      	b.n	8005fb6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b03      	cmp	r3, #3
 8005f86:	d115      	bne.n	8005fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	32ae      	adds	r2, #174	; 0xae
 8005f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00b      	beq.n	8005fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	32ae      	adds	r2, #174	; 0xae
 8005fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fac:	78fa      	ldrb	r2, [r7, #3]
 8005fae:	4611      	mov	r1, r2
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3708      	adds	r7, #8
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00e      	beq.n	8006010 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6852      	ldr	r2, [r2, #4]
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	4611      	mov	r1, r2
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	4798      	blx	r3
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800600c:	2303      	movs	r3, #3
 800600e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006010:	7bfb      	ldrb	r3, [r7, #15]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
 8006022:	460b      	mov	r3, r1
 8006024:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006026:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006028:	4618      	mov	r0, r3
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	460b      	mov	r3, r1
 800603e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006040:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006042:	4618      	mov	r0, r3
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr

0800604e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b086      	sub	sp, #24
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
 8006056:	460b      	mov	r3, r1
 8006058:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006062:	2300      	movs	r3, #0
 8006064:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	885b      	ldrh	r3, [r3, #2]
 800606a:	b29a      	uxth	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	b29b      	uxth	r3, r3
 8006072:	429a      	cmp	r2, r3
 8006074:	d920      	bls.n	80060b8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	b29b      	uxth	r3, r3
 800607c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800607e:	e013      	b.n	80060a8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006080:	f107 030a 	add.w	r3, r7, #10
 8006084:	4619      	mov	r1, r3
 8006086:	6978      	ldr	r0, [r7, #20]
 8006088:	f000 f81b 	bl	80060c2 <USBD_GetNextDesc>
 800608c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	785b      	ldrb	r3, [r3, #1]
 8006092:	2b05      	cmp	r3, #5
 8006094:	d108      	bne.n	80060a8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	789b      	ldrb	r3, [r3, #2]
 800609e:	78fa      	ldrb	r2, [r7, #3]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d008      	beq.n	80060b6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80060a4:	2300      	movs	r3, #0
 80060a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	885b      	ldrh	r3, [r3, #2]
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	897b      	ldrh	r3, [r7, #10]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d8e5      	bhi.n	8006080 <USBD_GetEpDesc+0x32>
 80060b4:	e000      	b.n	80060b8 <USBD_GetEpDesc+0x6a>
          break;
 80060b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80060b8:	693b      	ldr	r3, [r7, #16]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3718      	adds	r7, #24
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b085      	sub	sp, #20
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
 80060ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	881a      	ldrh	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	b29b      	uxth	r3, r3
 80060da:	4413      	add	r3, r2
 80060dc:	b29a      	uxth	r2, r3
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4413      	add	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80060ee:	68fb      	ldr	r3, [r7, #12]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3714      	adds	r7, #20
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	3301      	adds	r3, #1
 8006112:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800611a:	8a3b      	ldrh	r3, [r7, #16]
 800611c:	021b      	lsls	r3, r3, #8
 800611e:	b21a      	sxth	r2, r3
 8006120:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006124:	4313      	orrs	r3, r2
 8006126:	b21b      	sxth	r3, r3
 8006128:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800612a:	89fb      	ldrh	r3, [r7, #14]
}
 800612c:	4618      	mov	r0, r3
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800614e:	2b40      	cmp	r3, #64	; 0x40
 8006150:	d005      	beq.n	800615e <USBD_StdDevReq+0x26>
 8006152:	2b40      	cmp	r3, #64	; 0x40
 8006154:	d857      	bhi.n	8006206 <USBD_StdDevReq+0xce>
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00f      	beq.n	800617a <USBD_StdDevReq+0x42>
 800615a:	2b20      	cmp	r3, #32
 800615c:	d153      	bne.n	8006206 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	32ae      	adds	r2, #174	; 0xae
 8006168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	6839      	ldr	r1, [r7, #0]
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	4798      	blx	r3
 8006174:	4603      	mov	r3, r0
 8006176:	73fb      	strb	r3, [r7, #15]
      break;
 8006178:	e04a      	b.n	8006210 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	785b      	ldrb	r3, [r3, #1]
 800617e:	2b09      	cmp	r3, #9
 8006180:	d83b      	bhi.n	80061fa <USBD_StdDevReq+0xc2>
 8006182:	a201      	add	r2, pc, #4	; (adr r2, 8006188 <USBD_StdDevReq+0x50>)
 8006184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006188:	080061dd 	.word	0x080061dd
 800618c:	080061f1 	.word	0x080061f1
 8006190:	080061fb 	.word	0x080061fb
 8006194:	080061e7 	.word	0x080061e7
 8006198:	080061fb 	.word	0x080061fb
 800619c:	080061bb 	.word	0x080061bb
 80061a0:	080061b1 	.word	0x080061b1
 80061a4:	080061fb 	.word	0x080061fb
 80061a8:	080061d3 	.word	0x080061d3
 80061ac:	080061c5 	.word	0x080061c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80061b0:	6839      	ldr	r1, [r7, #0]
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fa3c 	bl	8006630 <USBD_GetDescriptor>
          break;
 80061b8:	e024      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80061ba:	6839      	ldr	r1, [r7, #0]
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 fba1 	bl	8006904 <USBD_SetAddress>
          break;
 80061c2:	e01f      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80061c4:	6839      	ldr	r1, [r7, #0]
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 fbe0 	bl	800698c <USBD_SetConfig>
 80061cc:	4603      	mov	r3, r0
 80061ce:	73fb      	strb	r3, [r7, #15]
          break;
 80061d0:	e018      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80061d2:	6839      	ldr	r1, [r7, #0]
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fc83 	bl	8006ae0 <USBD_GetConfig>
          break;
 80061da:	e013      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80061dc:	6839      	ldr	r1, [r7, #0]
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 fcb4 	bl	8006b4c <USBD_GetStatus>
          break;
 80061e4:	e00e      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80061e6:	6839      	ldr	r1, [r7, #0]
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fce3 	bl	8006bb4 <USBD_SetFeature>
          break;
 80061ee:	e009      	b.n	8006204 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80061f0:	6839      	ldr	r1, [r7, #0]
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 fd07 	bl	8006c06 <USBD_ClrFeature>
          break;
 80061f8:	e004      	b.n	8006204 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80061fa:	6839      	ldr	r1, [r7, #0]
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 fd5e 	bl	8006cbe <USBD_CtlError>
          break;
 8006202:	bf00      	nop
      }
      break;
 8006204:	e004      	b.n	8006210 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006206:	6839      	ldr	r1, [r7, #0]
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fd58 	bl	8006cbe <USBD_CtlError>
      break;
 800620e:	bf00      	nop
  }

  return ret;
 8006210:	7bfb      	ldrb	r3, [r7, #15]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop

0800621c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006232:	2b40      	cmp	r3, #64	; 0x40
 8006234:	d005      	beq.n	8006242 <USBD_StdItfReq+0x26>
 8006236:	2b40      	cmp	r3, #64	; 0x40
 8006238:	d852      	bhi.n	80062e0 <USBD_StdItfReq+0xc4>
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <USBD_StdItfReq+0x26>
 800623e:	2b20      	cmp	r3, #32
 8006240:	d14e      	bne.n	80062e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006248:	b2db      	uxtb	r3, r3
 800624a:	3b01      	subs	r3, #1
 800624c:	2b02      	cmp	r3, #2
 800624e:	d840      	bhi.n	80062d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	889b      	ldrh	r3, [r3, #4]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b01      	cmp	r3, #1
 8006258:	d836      	bhi.n	80062c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	889b      	ldrh	r3, [r3, #4]
 800625e:	b2db      	uxtb	r3, r3
 8006260:	4619      	mov	r1, r3
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7ff fed9 	bl	800601a <USBD_CoreFindIF>
 8006268:	4603      	mov	r3, r0
 800626a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800626c:	7bbb      	ldrb	r3, [r7, #14]
 800626e:	2bff      	cmp	r3, #255	; 0xff
 8006270:	d01d      	beq.n	80062ae <USBD_StdItfReq+0x92>
 8006272:	7bbb      	ldrb	r3, [r7, #14]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d11a      	bne.n	80062ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006278:	7bba      	ldrb	r2, [r7, #14]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	32ae      	adds	r2, #174	; 0xae
 800627e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00f      	beq.n	80062a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006288:	7bba      	ldrb	r2, [r7, #14]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006290:	7bba      	ldrb	r2, [r7, #14]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	32ae      	adds	r2, #174	; 0xae
 8006296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	4798      	blx	r3
 80062a2:	4603      	mov	r3, r0
 80062a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80062a6:	e004      	b.n	80062b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80062a8:	2303      	movs	r3, #3
 80062aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80062ac:	e001      	b.n	80062b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80062ae:	2303      	movs	r3, #3
 80062b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	88db      	ldrh	r3, [r3, #6]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d110      	bne.n	80062dc <USBD_StdItfReq+0xc0>
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10d      	bne.n	80062dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fdc7 	bl	8006e54 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80062c6:	e009      	b.n	80062dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80062c8:	6839      	ldr	r1, [r7, #0]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fcf7 	bl	8006cbe <USBD_CtlError>
          break;
 80062d0:	e004      	b.n	80062dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80062d2:	6839      	ldr	r1, [r7, #0]
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 fcf2 	bl	8006cbe <USBD_CtlError>
          break;
 80062da:	e000      	b.n	80062de <USBD_StdItfReq+0xc2>
          break;
 80062dc:	bf00      	nop
      }
      break;
 80062de:	e004      	b.n	80062ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80062e0:	6839      	ldr	r1, [r7, #0]
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 fceb 	bl	8006cbe <USBD_CtlError>
      break;
 80062e8:	bf00      	nop
  }

  return ret;
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80062fe:	2300      	movs	r3, #0
 8006300:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	889b      	ldrh	r3, [r3, #4]
 8006306:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006310:	2b40      	cmp	r3, #64	; 0x40
 8006312:	d007      	beq.n	8006324 <USBD_StdEPReq+0x30>
 8006314:	2b40      	cmp	r3, #64	; 0x40
 8006316:	f200 817f 	bhi.w	8006618 <USBD_StdEPReq+0x324>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d02a      	beq.n	8006374 <USBD_StdEPReq+0x80>
 800631e:	2b20      	cmp	r3, #32
 8006320:	f040 817a 	bne.w	8006618 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006324:	7bbb      	ldrb	r3, [r7, #14]
 8006326:	4619      	mov	r1, r3
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff fe83 	bl	8006034 <USBD_CoreFindEP>
 800632e:	4603      	mov	r3, r0
 8006330:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006332:	7b7b      	ldrb	r3, [r7, #13]
 8006334:	2bff      	cmp	r3, #255	; 0xff
 8006336:	f000 8174 	beq.w	8006622 <USBD_StdEPReq+0x32e>
 800633a:	7b7b      	ldrb	r3, [r7, #13]
 800633c:	2b00      	cmp	r3, #0
 800633e:	f040 8170 	bne.w	8006622 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006342:	7b7a      	ldrb	r2, [r7, #13]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800634a:	7b7a      	ldrb	r2, [r7, #13]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	32ae      	adds	r2, #174	; 0xae
 8006350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 8163 	beq.w	8006622 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800635c:	7b7a      	ldrb	r2, [r7, #13]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	32ae      	adds	r2, #174	; 0xae
 8006362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	6839      	ldr	r1, [r7, #0]
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	4798      	blx	r3
 800636e:	4603      	mov	r3, r0
 8006370:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006372:	e156      	b.n	8006622 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	785b      	ldrb	r3, [r3, #1]
 8006378:	2b03      	cmp	r3, #3
 800637a:	d008      	beq.n	800638e <USBD_StdEPReq+0x9a>
 800637c:	2b03      	cmp	r3, #3
 800637e:	f300 8145 	bgt.w	800660c <USBD_StdEPReq+0x318>
 8006382:	2b00      	cmp	r3, #0
 8006384:	f000 809b 	beq.w	80064be <USBD_StdEPReq+0x1ca>
 8006388:	2b01      	cmp	r3, #1
 800638a:	d03c      	beq.n	8006406 <USBD_StdEPReq+0x112>
 800638c:	e13e      	b.n	800660c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b02      	cmp	r3, #2
 8006398:	d002      	beq.n	80063a0 <USBD_StdEPReq+0xac>
 800639a:	2b03      	cmp	r3, #3
 800639c:	d016      	beq.n	80063cc <USBD_StdEPReq+0xd8>
 800639e:	e02c      	b.n	80063fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80063a0:	7bbb      	ldrb	r3, [r7, #14]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00d      	beq.n	80063c2 <USBD_StdEPReq+0xce>
 80063a6:	7bbb      	ldrb	r3, [r7, #14]
 80063a8:	2b80      	cmp	r3, #128	; 0x80
 80063aa:	d00a      	beq.n	80063c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80063ac:	7bbb      	ldrb	r3, [r7, #14]
 80063ae:	4619      	mov	r1, r3
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f001 f953 	bl	800765c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80063b6:	2180      	movs	r1, #128	; 0x80
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f001 f94f 	bl	800765c <USBD_LL_StallEP>
 80063be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80063c0:	e020      	b.n	8006404 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80063c2:	6839      	ldr	r1, [r7, #0]
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fc7a 	bl	8006cbe <USBD_CtlError>
              break;
 80063ca:	e01b      	b.n	8006404 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	885b      	ldrh	r3, [r3, #2]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10e      	bne.n	80063f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80063d4:	7bbb      	ldrb	r3, [r7, #14]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00b      	beq.n	80063f2 <USBD_StdEPReq+0xfe>
 80063da:	7bbb      	ldrb	r3, [r7, #14]
 80063dc:	2b80      	cmp	r3, #128	; 0x80
 80063de:	d008      	beq.n	80063f2 <USBD_StdEPReq+0xfe>
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	88db      	ldrh	r3, [r3, #6]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d104      	bne.n	80063f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80063e8:	7bbb      	ldrb	r3, [r7, #14]
 80063ea:	4619      	mov	r1, r3
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f001 f935 	bl	800765c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fd2e 	bl	8006e54 <USBD_CtlSendStatus>

              break;
 80063f8:	e004      	b.n	8006404 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80063fa:	6839      	ldr	r1, [r7, #0]
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 fc5e 	bl	8006cbe <USBD_CtlError>
              break;
 8006402:	bf00      	nop
          }
          break;
 8006404:	e107      	b.n	8006616 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d002      	beq.n	8006418 <USBD_StdEPReq+0x124>
 8006412:	2b03      	cmp	r3, #3
 8006414:	d016      	beq.n	8006444 <USBD_StdEPReq+0x150>
 8006416:	e04b      	b.n	80064b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006418:	7bbb      	ldrb	r3, [r7, #14]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00d      	beq.n	800643a <USBD_StdEPReq+0x146>
 800641e:	7bbb      	ldrb	r3, [r7, #14]
 8006420:	2b80      	cmp	r3, #128	; 0x80
 8006422:	d00a      	beq.n	800643a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006424:	7bbb      	ldrb	r3, [r7, #14]
 8006426:	4619      	mov	r1, r3
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f001 f917 	bl	800765c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800642e:	2180      	movs	r1, #128	; 0x80
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f001 f913 	bl	800765c <USBD_LL_StallEP>
 8006436:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006438:	e040      	b.n	80064bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800643a:	6839      	ldr	r1, [r7, #0]
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fc3e 	bl	8006cbe <USBD_CtlError>
              break;
 8006442:	e03b      	b.n	80064bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	885b      	ldrh	r3, [r3, #2]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d136      	bne.n	80064ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800644c:	7bbb      	ldrb	r3, [r7, #14]
 800644e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006452:	2b00      	cmp	r3, #0
 8006454:	d004      	beq.n	8006460 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006456:	7bbb      	ldrb	r3, [r7, #14]
 8006458:	4619      	mov	r1, r3
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f001 f91d 	bl	800769a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 fcf7 	bl	8006e54 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006466:	7bbb      	ldrb	r3, [r7, #14]
 8006468:	4619      	mov	r1, r3
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7ff fde2 	bl	8006034 <USBD_CoreFindEP>
 8006470:	4603      	mov	r3, r0
 8006472:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006474:	7b7b      	ldrb	r3, [r7, #13]
 8006476:	2bff      	cmp	r3, #255	; 0xff
 8006478:	d01f      	beq.n	80064ba <USBD_StdEPReq+0x1c6>
 800647a:	7b7b      	ldrb	r3, [r7, #13]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d11c      	bne.n	80064ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006480:	7b7a      	ldrb	r2, [r7, #13]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006488:	7b7a      	ldrb	r2, [r7, #13]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	32ae      	adds	r2, #174	; 0xae
 800648e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d010      	beq.n	80064ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006498:	7b7a      	ldrb	r2, [r7, #13]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	32ae      	adds	r2, #174	; 0xae
 800649e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	6839      	ldr	r1, [r7, #0]
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	4798      	blx	r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80064ae:	e004      	b.n	80064ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80064b0:	6839      	ldr	r1, [r7, #0]
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 fc03 	bl	8006cbe <USBD_CtlError>
              break;
 80064b8:	e000      	b.n	80064bc <USBD_StdEPReq+0x1c8>
              break;
 80064ba:	bf00      	nop
          }
          break;
 80064bc:	e0ab      	b.n	8006616 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d002      	beq.n	80064d0 <USBD_StdEPReq+0x1dc>
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	d032      	beq.n	8006534 <USBD_StdEPReq+0x240>
 80064ce:	e097      	b.n	8006600 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064d0:	7bbb      	ldrb	r3, [r7, #14]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d007      	beq.n	80064e6 <USBD_StdEPReq+0x1f2>
 80064d6:	7bbb      	ldrb	r3, [r7, #14]
 80064d8:	2b80      	cmp	r3, #128	; 0x80
 80064da:	d004      	beq.n	80064e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80064dc:	6839      	ldr	r1, [r7, #0]
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fbed 	bl	8006cbe <USBD_CtlError>
                break;
 80064e4:	e091      	b.n	800660a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	da0b      	bge.n	8006506 <USBD_StdEPReq+0x212>
 80064ee:	7bbb      	ldrb	r3, [r7, #14]
 80064f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064f4:	4613      	mov	r3, r2
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	4413      	add	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	3310      	adds	r3, #16
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	4413      	add	r3, r2
 8006502:	3304      	adds	r3, #4
 8006504:	e00b      	b.n	800651e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006506:	7bbb      	ldrb	r3, [r7, #14]
 8006508:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800650c:	4613      	mov	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	4413      	add	r3, r2
 800651c:	3304      	adds	r3, #4
 800651e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	2202      	movs	r2, #2
 800652a:	4619      	mov	r1, r3
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fc37 	bl	8006da0 <USBD_CtlSendData>
              break;
 8006532:	e06a      	b.n	800660a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006534:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006538:	2b00      	cmp	r3, #0
 800653a:	da11      	bge.n	8006560 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800653c:	7bbb      	ldrb	r3, [r7, #14]
 800653e:	f003 020f 	and.w	r2, r3, #15
 8006542:	6879      	ldr	r1, [r7, #4]
 8006544:	4613      	mov	r3, r2
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	440b      	add	r3, r1
 800654e:	3324      	adds	r3, #36	; 0x24
 8006550:	881b      	ldrh	r3, [r3, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d117      	bne.n	8006586 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006556:	6839      	ldr	r1, [r7, #0]
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fbb0 	bl	8006cbe <USBD_CtlError>
                  break;
 800655e:	e054      	b.n	800660a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006560:	7bbb      	ldrb	r3, [r7, #14]
 8006562:	f003 020f 	and.w	r2, r3, #15
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	4613      	mov	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006576:	881b      	ldrh	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d104      	bne.n	8006586 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800657c:	6839      	ldr	r1, [r7, #0]
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fb9d 	bl	8006cbe <USBD_CtlError>
                  break;
 8006584:	e041      	b.n	800660a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006586:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800658a:	2b00      	cmp	r3, #0
 800658c:	da0b      	bge.n	80065a6 <USBD_StdEPReq+0x2b2>
 800658e:	7bbb      	ldrb	r3, [r7, #14]
 8006590:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006594:	4613      	mov	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	3310      	adds	r3, #16
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	4413      	add	r3, r2
 80065a2:	3304      	adds	r3, #4
 80065a4:	e00b      	b.n	80065be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80065a6:	7bbb      	ldrb	r3, [r7, #14]
 80065a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	4413      	add	r3, r2
 80065bc:	3304      	adds	r3, #4
 80065be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80065c0:	7bbb      	ldrb	r3, [r7, #14]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d002      	beq.n	80065cc <USBD_StdEPReq+0x2d8>
 80065c6:	7bbb      	ldrb	r3, [r7, #14]
 80065c8:	2b80      	cmp	r3, #128	; 0x80
 80065ca:	d103      	bne.n	80065d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2200      	movs	r2, #0
 80065d0:	601a      	str	r2, [r3, #0]
 80065d2:	e00e      	b.n	80065f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80065d4:	7bbb      	ldrb	r3, [r7, #14]
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f001 f87d 	bl	80076d8 <USBD_LL_IsStallEP>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d003      	beq.n	80065ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2201      	movs	r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	e002      	b.n	80065f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	2200      	movs	r2, #0
 80065f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2202      	movs	r2, #2
 80065f6:	4619      	mov	r1, r3
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 fbd1 	bl	8006da0 <USBD_CtlSendData>
              break;
 80065fe:	e004      	b.n	800660a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006600:	6839      	ldr	r1, [r7, #0]
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fb5b 	bl	8006cbe <USBD_CtlError>
              break;
 8006608:	bf00      	nop
          }
          break;
 800660a:	e004      	b.n	8006616 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800660c:	6839      	ldr	r1, [r7, #0]
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 fb55 	bl	8006cbe <USBD_CtlError>
          break;
 8006614:	bf00      	nop
      }
      break;
 8006616:	e005      	b.n	8006624 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006618:	6839      	ldr	r1, [r7, #0]
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 fb4f 	bl	8006cbe <USBD_CtlError>
      break;
 8006620:	e000      	b.n	8006624 <USBD_StdEPReq+0x330>
      break;
 8006622:	bf00      	nop
  }

  return ret;
 8006624:	7bfb      	ldrb	r3, [r7, #15]
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800663a:	2300      	movs	r3, #0
 800663c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	885b      	ldrh	r3, [r3, #2]
 800664a:	0a1b      	lsrs	r3, r3, #8
 800664c:	b29b      	uxth	r3, r3
 800664e:	3b01      	subs	r3, #1
 8006650:	2b06      	cmp	r3, #6
 8006652:	f200 8128 	bhi.w	80068a6 <USBD_GetDescriptor+0x276>
 8006656:	a201      	add	r2, pc, #4	; (adr r2, 800665c <USBD_GetDescriptor+0x2c>)
 8006658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800665c:	08006679 	.word	0x08006679
 8006660:	08006691 	.word	0x08006691
 8006664:	080066d1 	.word	0x080066d1
 8006668:	080068a7 	.word	0x080068a7
 800666c:	080068a7 	.word	0x080068a7
 8006670:	08006847 	.word	0x08006847
 8006674:	08006873 	.word	0x08006873
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	7c12      	ldrb	r2, [r2, #16]
 8006684:	f107 0108 	add.w	r1, r7, #8
 8006688:	4610      	mov	r0, r2
 800668a:	4798      	blx	r3
 800668c:	60f8      	str	r0, [r7, #12]
      break;
 800668e:	e112      	b.n	80068b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	7c1b      	ldrb	r3, [r3, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10d      	bne.n	80066b4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800669e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a0:	f107 0208 	add.w	r2, r7, #8
 80066a4:	4610      	mov	r0, r2
 80066a6:	4798      	blx	r3
 80066a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	3301      	adds	r3, #1
 80066ae:	2202      	movs	r2, #2
 80066b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80066b2:	e100      	b.n	80068b6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066bc:	f107 0208 	add.w	r2, r7, #8
 80066c0:	4610      	mov	r0, r2
 80066c2:	4798      	blx	r3
 80066c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	3301      	adds	r3, #1
 80066ca:	2202      	movs	r2, #2
 80066cc:	701a      	strb	r2, [r3, #0]
      break;
 80066ce:	e0f2      	b.n	80068b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	885b      	ldrh	r3, [r3, #2]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b05      	cmp	r3, #5
 80066d8:	f200 80ac 	bhi.w	8006834 <USBD_GetDescriptor+0x204>
 80066dc:	a201      	add	r2, pc, #4	; (adr r2, 80066e4 <USBD_GetDescriptor+0xb4>)
 80066de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e2:	bf00      	nop
 80066e4:	080066fd 	.word	0x080066fd
 80066e8:	08006731 	.word	0x08006731
 80066ec:	08006765 	.word	0x08006765
 80066f0:	08006799 	.word	0x08006799
 80066f4:	080067cd 	.word	0x080067cd
 80066f8:	08006801 	.word	0x08006801
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00b      	beq.n	8006720 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	7c12      	ldrb	r2, [r2, #16]
 8006714:	f107 0108 	add.w	r1, r7, #8
 8006718:	4610      	mov	r0, r2
 800671a:	4798      	blx	r3
 800671c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800671e:	e091      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006720:	6839      	ldr	r1, [r7, #0]
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 facb 	bl	8006cbe <USBD_CtlError>
            err++;
 8006728:	7afb      	ldrb	r3, [r7, #11]
 800672a:	3301      	adds	r3, #1
 800672c:	72fb      	strb	r3, [r7, #11]
          break;
 800672e:	e089      	b.n	8006844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00b      	beq.n	8006754 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	7c12      	ldrb	r2, [r2, #16]
 8006748:	f107 0108 	add.w	r1, r7, #8
 800674c:	4610      	mov	r0, r2
 800674e:	4798      	blx	r3
 8006750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006752:	e077      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006754:	6839      	ldr	r1, [r7, #0]
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fab1 	bl	8006cbe <USBD_CtlError>
            err++;
 800675c:	7afb      	ldrb	r3, [r7, #11]
 800675e:	3301      	adds	r3, #1
 8006760:	72fb      	strb	r3, [r7, #11]
          break;
 8006762:	e06f      	b.n	8006844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00b      	beq.n	8006788 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	7c12      	ldrb	r2, [r2, #16]
 800677c:	f107 0108 	add.w	r1, r7, #8
 8006780:	4610      	mov	r0, r2
 8006782:	4798      	blx	r3
 8006784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006786:	e05d      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006788:	6839      	ldr	r1, [r7, #0]
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fa97 	bl	8006cbe <USBD_CtlError>
            err++;
 8006790:	7afb      	ldrb	r3, [r7, #11]
 8006792:	3301      	adds	r3, #1
 8006794:	72fb      	strb	r3, [r7, #11]
          break;
 8006796:	e055      	b.n	8006844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00b      	beq.n	80067bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	7c12      	ldrb	r2, [r2, #16]
 80067b0:	f107 0108 	add.w	r1, r7, #8
 80067b4:	4610      	mov	r0, r2
 80067b6:	4798      	blx	r3
 80067b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067ba:	e043      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067bc:	6839      	ldr	r1, [r7, #0]
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fa7d 	bl	8006cbe <USBD_CtlError>
            err++;
 80067c4:	7afb      	ldrb	r3, [r7, #11]
 80067c6:	3301      	adds	r3, #1
 80067c8:	72fb      	strb	r3, [r7, #11]
          break;
 80067ca:	e03b      	b.n	8006844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d00b      	beq.n	80067f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	7c12      	ldrb	r2, [r2, #16]
 80067e4:	f107 0108 	add.w	r1, r7, #8
 80067e8:	4610      	mov	r0, r2
 80067ea:	4798      	blx	r3
 80067ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067ee:	e029      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fa63 	bl	8006cbe <USBD_CtlError>
            err++;
 80067f8:	7afb      	ldrb	r3, [r7, #11]
 80067fa:	3301      	adds	r3, #1
 80067fc:	72fb      	strb	r3, [r7, #11]
          break;
 80067fe:	e021      	b.n	8006844 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00b      	beq.n	8006824 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	7c12      	ldrb	r2, [r2, #16]
 8006818:	f107 0108 	add.w	r1, r7, #8
 800681c:	4610      	mov	r0, r2
 800681e:	4798      	blx	r3
 8006820:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006822:	e00f      	b.n	8006844 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006824:	6839      	ldr	r1, [r7, #0]
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 fa49 	bl	8006cbe <USBD_CtlError>
            err++;
 800682c:	7afb      	ldrb	r3, [r7, #11]
 800682e:	3301      	adds	r3, #1
 8006830:	72fb      	strb	r3, [r7, #11]
          break;
 8006832:	e007      	b.n	8006844 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fa41 	bl	8006cbe <USBD_CtlError>
          err++;
 800683c:	7afb      	ldrb	r3, [r7, #11]
 800683e:	3301      	adds	r3, #1
 8006840:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006842:	bf00      	nop
      }
      break;
 8006844:	e037      	b.n	80068b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	7c1b      	ldrb	r3, [r3, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d109      	bne.n	8006862 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006856:	f107 0208 	add.w	r2, r7, #8
 800685a:	4610      	mov	r0, r2
 800685c:	4798      	blx	r3
 800685e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006860:	e029      	b.n	80068b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006862:	6839      	ldr	r1, [r7, #0]
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 fa2a 	bl	8006cbe <USBD_CtlError>
        err++;
 800686a:	7afb      	ldrb	r3, [r7, #11]
 800686c:	3301      	adds	r3, #1
 800686e:	72fb      	strb	r3, [r7, #11]
      break;
 8006870:	e021      	b.n	80068b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	7c1b      	ldrb	r3, [r3, #16]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10d      	bne.n	8006896 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006882:	f107 0208 	add.w	r2, r7, #8
 8006886:	4610      	mov	r0, r2
 8006888:	4798      	blx	r3
 800688a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3301      	adds	r3, #1
 8006890:	2207      	movs	r2, #7
 8006892:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006894:	e00f      	b.n	80068b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006896:	6839      	ldr	r1, [r7, #0]
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 fa10 	bl	8006cbe <USBD_CtlError>
        err++;
 800689e:	7afb      	ldrb	r3, [r7, #11]
 80068a0:	3301      	adds	r3, #1
 80068a2:	72fb      	strb	r3, [r7, #11]
      break;
 80068a4:	e007      	b.n	80068b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80068a6:	6839      	ldr	r1, [r7, #0]
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fa08 	bl	8006cbe <USBD_CtlError>
      err++;
 80068ae:	7afb      	ldrb	r3, [r7, #11]
 80068b0:	3301      	adds	r3, #1
 80068b2:	72fb      	strb	r3, [r7, #11]
      break;
 80068b4:	bf00      	nop
  }

  if (err != 0U)
 80068b6:	7afb      	ldrb	r3, [r7, #11]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d11e      	bne.n	80068fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	88db      	ldrh	r3, [r3, #6]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d016      	beq.n	80068f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80068c4:	893b      	ldrh	r3, [r7, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00e      	beq.n	80068e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	88da      	ldrh	r2, [r3, #6]
 80068ce:	893b      	ldrh	r3, [r7, #8]
 80068d0:	4293      	cmp	r3, r2
 80068d2:	bf28      	it	cs
 80068d4:	4613      	movcs	r3, r2
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80068da:	893b      	ldrh	r3, [r7, #8]
 80068dc:	461a      	mov	r2, r3
 80068de:	68f9      	ldr	r1, [r7, #12]
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fa5d 	bl	8006da0 <USBD_CtlSendData>
 80068e6:	e009      	b.n	80068fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80068e8:	6839      	ldr	r1, [r7, #0]
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f9e7 	bl	8006cbe <USBD_CtlError>
 80068f0:	e004      	b.n	80068fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 faae 	bl	8006e54 <USBD_CtlSendStatus>
 80068f8:	e000      	b.n	80068fc <USBD_GetDescriptor+0x2cc>
    return;
 80068fa:	bf00      	nop
  }
}
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop

08006904 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	889b      	ldrh	r3, [r3, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d131      	bne.n	800697a <USBD_SetAddress+0x76>
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	88db      	ldrh	r3, [r3, #6]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d12d      	bne.n	800697a <USBD_SetAddress+0x76>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	885b      	ldrh	r3, [r3, #2]
 8006922:	2b7f      	cmp	r3, #127	; 0x7f
 8006924:	d829      	bhi.n	800697a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	885b      	ldrh	r3, [r3, #2]
 800692a:	b2db      	uxtb	r3, r3
 800692c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006930:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b03      	cmp	r3, #3
 800693c:	d104      	bne.n	8006948 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800693e:	6839      	ldr	r1, [r7, #0]
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 f9bc 	bl	8006cbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006946:	e01d      	b.n	8006984 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	7bfa      	ldrb	r2, [r7, #15]
 800694c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006950:	7bfb      	ldrb	r3, [r7, #15]
 8006952:	4619      	mov	r1, r3
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 feeb 	bl	8007730 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fa7a 	bl	8006e54 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006960:	7bfb      	ldrb	r3, [r7, #15]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d004      	beq.n	8006970 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2202      	movs	r2, #2
 800696a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800696e:	e009      	b.n	8006984 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006978:	e004      	b.n	8006984 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800697a:	6839      	ldr	r1, [r7, #0]
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f99e 	bl	8006cbe <USBD_CtlError>
  }
}
 8006982:	bf00      	nop
 8006984:	bf00      	nop
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006996:	2300      	movs	r3, #0
 8006998:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	885b      	ldrh	r3, [r3, #2]
 800699e:	b2da      	uxtb	r2, r3
 80069a0:	4b4e      	ldr	r3, [pc, #312]	; (8006adc <USBD_SetConfig+0x150>)
 80069a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80069a4:	4b4d      	ldr	r3, [pc, #308]	; (8006adc <USBD_SetConfig+0x150>)
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d905      	bls.n	80069b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f985 	bl	8006cbe <USBD_CtlError>
    return USBD_FAIL;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e08c      	b.n	8006ad2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d002      	beq.n	80069ca <USBD_SetConfig+0x3e>
 80069c4:	2b03      	cmp	r3, #3
 80069c6:	d029      	beq.n	8006a1c <USBD_SetConfig+0x90>
 80069c8:	e075      	b.n	8006ab6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80069ca:	4b44      	ldr	r3, [pc, #272]	; (8006adc <USBD_SetConfig+0x150>)
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d020      	beq.n	8006a14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80069d2:	4b42      	ldr	r3, [pc, #264]	; (8006adc <USBD_SetConfig+0x150>)
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80069dc:	4b3f      	ldr	r3, [pc, #252]	; (8006adc <USBD_SetConfig+0x150>)
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	4619      	mov	r1, r3
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7fe ffe7 	bl	80059b6 <USBD_SetClassConfig>
 80069e8:	4603      	mov	r3, r0
 80069ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d008      	beq.n	8006a04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80069f2:	6839      	ldr	r1, [r7, #0]
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f962 	bl	8006cbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2202      	movs	r2, #2
 80069fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006a02:	e065      	b.n	8006ad0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fa25 	bl	8006e54 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2203      	movs	r2, #3
 8006a0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006a12:	e05d      	b.n	8006ad0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fa1d 	bl	8006e54 <USBD_CtlSendStatus>
      break;
 8006a1a:	e059      	b.n	8006ad0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006a1c:	4b2f      	ldr	r3, [pc, #188]	; (8006adc <USBD_SetConfig+0x150>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d112      	bne.n	8006a4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006a2c:	4b2b      	ldr	r3, [pc, #172]	; (8006adc <USBD_SetConfig+0x150>)
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006a36:	4b29      	ldr	r3, [pc, #164]	; (8006adc <USBD_SetConfig+0x150>)
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f7fe ffd6 	bl	80059ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fa06 	bl	8006e54 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006a48:	e042      	b.n	8006ad0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006a4a:	4b24      	ldr	r3, [pc, #144]	; (8006adc <USBD_SetConfig+0x150>)
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d02a      	beq.n	8006aae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	4619      	mov	r1, r3
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f7fe ffc4 	bl	80059ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006a66:	4b1d      	ldr	r3, [pc, #116]	; (8006adc <USBD_SetConfig+0x150>)
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006a70:	4b1a      	ldr	r3, [pc, #104]	; (8006adc <USBD_SetConfig+0x150>)
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	4619      	mov	r1, r3
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f7fe ff9d 	bl	80059b6 <USBD_SetClassConfig>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00f      	beq.n	8006aa6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f918 	bl	8006cbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	4619      	mov	r1, r3
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fe ffa9 	bl	80059ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006aa4:	e014      	b.n	8006ad0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f9d4 	bl	8006e54 <USBD_CtlSendStatus>
      break;
 8006aac:	e010      	b.n	8006ad0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 f9d0 	bl	8006e54 <USBD_CtlSendStatus>
      break;
 8006ab4:	e00c      	b.n	8006ad0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006ab6:	6839      	ldr	r1, [r7, #0]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 f900 	bl	8006cbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006abe:	4b07      	ldr	r3, [pc, #28]	; (8006adc <USBD_SetConfig+0x150>)
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f7fe ff92 	bl	80059ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006aca:	2303      	movs	r3, #3
 8006acc:	73fb      	strb	r3, [r7, #15]
      break;
 8006ace:	bf00      	nop
  }

  return ret;
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	200001e0 	.word	0x200001e0

08006ae0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	88db      	ldrh	r3, [r3, #6]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d004      	beq.n	8006afc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006af2:	6839      	ldr	r1, [r7, #0]
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f8e2 	bl	8006cbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006afa:	e023      	b.n	8006b44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	dc02      	bgt.n	8006b0e <USBD_GetConfig+0x2e>
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	dc03      	bgt.n	8006b14 <USBD_GetConfig+0x34>
 8006b0c:	e015      	b.n	8006b3a <USBD_GetConfig+0x5a>
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d00b      	beq.n	8006b2a <USBD_GetConfig+0x4a>
 8006b12:	e012      	b.n	8006b3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	3308      	adds	r3, #8
 8006b1e:	2201      	movs	r2, #1
 8006b20:	4619      	mov	r1, r3
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 f93c 	bl	8006da0 <USBD_CtlSendData>
        break;
 8006b28:	e00c      	b.n	8006b44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	2201      	movs	r2, #1
 8006b30:	4619      	mov	r1, r3
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f934 	bl	8006da0 <USBD_CtlSendData>
        break;
 8006b38:	e004      	b.n	8006b44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006b3a:	6839      	ldr	r1, [r7, #0]
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 f8be 	bl	8006cbe <USBD_CtlError>
        break;
 8006b42:	bf00      	nop
}
 8006b44:	bf00      	nop
 8006b46:	3708      	adds	r7, #8
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d81e      	bhi.n	8006ba2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	88db      	ldrh	r3, [r3, #6]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d004      	beq.n	8006b76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006b6c:	6839      	ldr	r1, [r7, #0]
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 f8a5 	bl	8006cbe <USBD_CtlError>
        break;
 8006b74:	e01a      	b.n	8006bac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d005      	beq.n	8006b92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f043 0202 	orr.w	r2, r3, #2
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	330c      	adds	r3, #12
 8006b96:	2202      	movs	r2, #2
 8006b98:	4619      	mov	r1, r3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f900 	bl	8006da0 <USBD_CtlSendData>
      break;
 8006ba0:	e004      	b.n	8006bac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006ba2:	6839      	ldr	r1, [r7, #0]
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 f88a 	bl	8006cbe <USBD_CtlError>
      break;
 8006baa:	bf00      	nop
  }
}
 8006bac:	bf00      	nop
 8006bae:	3708      	adds	r7, #8
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	885b      	ldrh	r3, [r3, #2]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d107      	bne.n	8006bd6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f940 	bl	8006e54 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006bd4:	e013      	b.n	8006bfe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	885b      	ldrh	r3, [r3, #2]
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d10b      	bne.n	8006bf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	889b      	ldrh	r3, [r3, #4]
 8006be2:	0a1b      	lsrs	r3, r3, #8
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f930 	bl	8006e54 <USBD_CtlSendStatus>
}
 8006bf4:	e003      	b.n	8006bfe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006bf6:	6839      	ldr	r1, [r7, #0]
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 f860 	bl	8006cbe <USBD_CtlError>
}
 8006bfe:	bf00      	nop
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b082      	sub	sp, #8
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d80b      	bhi.n	8006c36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	885b      	ldrh	r3, [r3, #2]
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d10c      	bne.n	8006c40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f910 	bl	8006e54 <USBD_CtlSendStatus>
      }
      break;
 8006c34:	e004      	b.n	8006c40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f840 	bl	8006cbe <USBD_CtlError>
      break;
 8006c3e:	e000      	b.n	8006c42 <USBD_ClrFeature+0x3c>
      break;
 8006c40:	bf00      	nop
  }
}
 8006c42:	bf00      	nop
 8006c44:	3708      	adds	r7, #8
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}

08006c4a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b084      	sub	sp, #16
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	781a      	ldrb	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3301      	adds	r3, #1
 8006c64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	781a      	ldrb	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	3301      	adds	r3, #1
 8006c72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f7ff fa41 	bl	80060fc <SWAPBYTE>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3301      	adds	r3, #1
 8006c86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f7ff fa34 	bl	80060fc <SWAPBYTE>
 8006c94:	4603      	mov	r3, r0
 8006c96:	461a      	mov	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f7ff fa27 	bl	80060fc <SWAPBYTE>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	80da      	strh	r2, [r3, #6]
}
 8006cb6:	bf00      	nop
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b082      	sub	sp, #8
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006cc8:	2180      	movs	r1, #128	; 0x80
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fcc6 	bl	800765c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fcc2 	bl	800765c <USBD_LL_StallEP>
}
 8006cd8:	bf00      	nop
 8006cda:	3708      	adds	r7, #8
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006cec:	2300      	movs	r3, #0
 8006cee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d036      	beq.n	8006d64 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006cfa:	6938      	ldr	r0, [r7, #16]
 8006cfc:	f000 f836 	bl	8006d6c <USBD_GetLen>
 8006d00:	4603      	mov	r3, r0
 8006d02:	3301      	adds	r3, #1
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	005b      	lsls	r3, r3, #1
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006d0e:	7dfb      	ldrb	r3, [r7, #23]
 8006d10:	68ba      	ldr	r2, [r7, #8]
 8006d12:	4413      	add	r3, r2
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	7812      	ldrb	r2, [r2, #0]
 8006d18:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006d20:	7dfb      	ldrb	r3, [r7, #23]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	4413      	add	r3, r2
 8006d26:	2203      	movs	r2, #3
 8006d28:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006d30:	e013      	b.n	8006d5a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	4413      	add	r3, r2
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	7812      	ldrb	r2, [r2, #0]
 8006d3c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	3301      	adds	r3, #1
 8006d42:	613b      	str	r3, [r7, #16]
    idx++;
 8006d44:	7dfb      	ldrb	r3, [r7, #23]
 8006d46:	3301      	adds	r3, #1
 8006d48:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	4413      	add	r3, r2
 8006d50:	2200      	movs	r2, #0
 8006d52:	701a      	strb	r2, [r3, #0]
    idx++;
 8006d54:	7dfb      	ldrb	r3, [r7, #23]
 8006d56:	3301      	adds	r3, #1
 8006d58:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1e7      	bne.n	8006d32 <USBD_GetString+0x52>
 8006d62:	e000      	b.n	8006d66 <USBD_GetString+0x86>
    return;
 8006d64:	bf00      	nop
  }
}
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006d7c:	e005      	b.n	8006d8a <USBD_GetLen+0x1e>
  {
    len++;
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
 8006d80:	3301      	adds	r3, #1
 8006d82:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	3301      	adds	r3, #1
 8006d88:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1f5      	bne.n	8006d7e <USBD_GetLen+0x12>
  }

  return len;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2202      	movs	r2, #2
 8006db0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f000 fcd1 	bl	800776e <USBD_LL_Transmit>

  return USBD_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b084      	sub	sp, #16
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	60f8      	str	r0, [r7, #12]
 8006dde:	60b9      	str	r1, [r7, #8]
 8006de0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	2100      	movs	r1, #0
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f000 fcc0 	bl	800776e <USBD_LL_Transmit>

  return USBD_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2203      	movs	r2, #3
 8006e08:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	2100      	movs	r1, #0
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f000 fcc4 	bl	80077b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	2100      	movs	r1, #0
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 fcb3 	bl	80077b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3710      	adds	r7, #16
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2204      	movs	r2, #4
 8006e60:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006e64:	2300      	movs	r3, #0
 8006e66:	2200      	movs	r2, #0
 8006e68:	2100      	movs	r1, #0
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fc7f 	bl	800776e <USBD_LL_Transmit>

  return USBD_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3708      	adds	r7, #8
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b082      	sub	sp, #8
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2205      	movs	r2, #5
 8006e86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2100      	movs	r1, #0
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fc8d 	bl	80077b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3708      	adds	r7, #8
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	4912      	ldr	r1, [pc, #72]	; (8006ef0 <MX_USB_DEVICE_Init+0x50>)
 8006ea8:	4812      	ldr	r0, [pc, #72]	; (8006ef4 <MX_USB_DEVICE_Init+0x54>)
 8006eaa:	f7fe fd07 	bl	80058bc <USBD_Init>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d001      	beq.n	8006eb8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006eb4:	f7f9 fe68 	bl	8000b88 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006eb8:	490f      	ldr	r1, [pc, #60]	; (8006ef8 <MX_USB_DEVICE_Init+0x58>)
 8006eba:	480e      	ldr	r0, [pc, #56]	; (8006ef4 <MX_USB_DEVICE_Init+0x54>)
 8006ebc:	f7fe fd2e 	bl	800591c <USBD_RegisterClass>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006ec6:	f7f9 fe5f 	bl	8000b88 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006eca:	490c      	ldr	r1, [pc, #48]	; (8006efc <MX_USB_DEVICE_Init+0x5c>)
 8006ecc:	4809      	ldr	r0, [pc, #36]	; (8006ef4 <MX_USB_DEVICE_Init+0x54>)
 8006ece:	f7fe fc65 	bl	800579c <USBD_CDC_RegisterInterface>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006ed8:	f7f9 fe56 	bl	8000b88 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006edc:	4805      	ldr	r0, [pc, #20]	; (8006ef4 <MX_USB_DEVICE_Init+0x54>)
 8006ede:	f7fe fd53 	bl	8005988 <USBD_Start>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006ee8:	f7f9 fe4e 	bl	8000b88 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006eec:	bf00      	nop
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	200000b4 	.word	0x200000b4
 8006ef4:	200001e4 	.word	0x200001e4
 8006ef8:	20000020 	.word	0x20000020
 8006efc:	200000a0 	.word	0x200000a0

08006f00 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006f04:	2200      	movs	r2, #0
 8006f06:	4905      	ldr	r1, [pc, #20]	; (8006f1c <CDC_Init_FS+0x1c>)
 8006f08:	4805      	ldr	r0, [pc, #20]	; (8006f20 <CDC_Init_FS+0x20>)
 8006f0a:	f7fe fc61 	bl	80057d0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006f0e:	4905      	ldr	r1, [pc, #20]	; (8006f24 <CDC_Init_FS+0x24>)
 8006f10:	4803      	ldr	r0, [pc, #12]	; (8006f20 <CDC_Init_FS+0x20>)
 8006f12:	f7fe fc7f 	bl	8005814 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006f16:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	20000cc0 	.word	0x20000cc0
 8006f20:	200001e4 	.word	0x200001e4
 8006f24:	200004c0 	.word	0x200004c0

08006f28 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006f2c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	4603      	mov	r3, r0
 8006f40:	6039      	str	r1, [r7, #0]
 8006f42:	71fb      	strb	r3, [r7, #7]
 8006f44:	4613      	mov	r3, r2
 8006f46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006f48:	79fb      	ldrb	r3, [r7, #7]
 8006f4a:	2b23      	cmp	r3, #35	; 0x23
 8006f4c:	d84a      	bhi.n	8006fe4 <CDC_Control_FS+0xac>
 8006f4e:	a201      	add	r2, pc, #4	; (adr r2, 8006f54 <CDC_Control_FS+0x1c>)
 8006f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f54:	08006fe5 	.word	0x08006fe5
 8006f58:	08006fe5 	.word	0x08006fe5
 8006f5c:	08006fe5 	.word	0x08006fe5
 8006f60:	08006fe5 	.word	0x08006fe5
 8006f64:	08006fe5 	.word	0x08006fe5
 8006f68:	08006fe5 	.word	0x08006fe5
 8006f6c:	08006fe5 	.word	0x08006fe5
 8006f70:	08006fe5 	.word	0x08006fe5
 8006f74:	08006fe5 	.word	0x08006fe5
 8006f78:	08006fe5 	.word	0x08006fe5
 8006f7c:	08006fe5 	.word	0x08006fe5
 8006f80:	08006fe5 	.word	0x08006fe5
 8006f84:	08006fe5 	.word	0x08006fe5
 8006f88:	08006fe5 	.word	0x08006fe5
 8006f8c:	08006fe5 	.word	0x08006fe5
 8006f90:	08006fe5 	.word	0x08006fe5
 8006f94:	08006fe5 	.word	0x08006fe5
 8006f98:	08006fe5 	.word	0x08006fe5
 8006f9c:	08006fe5 	.word	0x08006fe5
 8006fa0:	08006fe5 	.word	0x08006fe5
 8006fa4:	08006fe5 	.word	0x08006fe5
 8006fa8:	08006fe5 	.word	0x08006fe5
 8006fac:	08006fe5 	.word	0x08006fe5
 8006fb0:	08006fe5 	.word	0x08006fe5
 8006fb4:	08006fe5 	.word	0x08006fe5
 8006fb8:	08006fe5 	.word	0x08006fe5
 8006fbc:	08006fe5 	.word	0x08006fe5
 8006fc0:	08006fe5 	.word	0x08006fe5
 8006fc4:	08006fe5 	.word	0x08006fe5
 8006fc8:	08006fe5 	.word	0x08006fe5
 8006fcc:	08006fe5 	.word	0x08006fe5
 8006fd0:	08006fe5 	.word	0x08006fe5
 8006fd4:	08006fe5 	.word	0x08006fe5
 8006fd8:	08006fe5 	.word	0x08006fe5
 8006fdc:	08006fe5 	.word	0x08006fe5
 8006fe0:	08006fe5 	.word	0x08006fe5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006fe4:	bf00      	nop
  }

  return (USBD_OK);
 8006fe6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006ffe:	6879      	ldr	r1, [r7, #4]
 8007000:	480f      	ldr	r0, [pc, #60]	; (8007040 <CDC_Receive_FS+0x4c>)
 8007002:	f7fe fc07 	bl	8005814 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007006:	480e      	ldr	r0, [pc, #56]	; (8007040 <CDC_Receive_FS+0x4c>)
 8007008:	f7fe fc22 	bl	8005850 <USBD_CDC_ReceivePacket>

  memset (bufferUSB, '\0', 64);  // clear the buffer
 800700c:	2240      	movs	r2, #64	; 0x40
 800700e:	2100      	movs	r1, #0
 8007010:	480c      	ldr	r0, [pc, #48]	; (8007044 <CDC_Receive_FS+0x50>)
 8007012:	f000 fc77 	bl	8007904 <memset>
  uint8_t len = (uint8_t)*Len;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	73fb      	strb	r3, [r7, #15]
  memcpy(bufferUSB, Buf, len);  // copy the data to the buffer
 800701c:	7bfb      	ldrb	r3, [r7, #15]
 800701e:	461a      	mov	r2, r3
 8007020:	6879      	ldr	r1, [r7, #4]
 8007022:	4808      	ldr	r0, [pc, #32]	; (8007044 <CDC_Receive_FS+0x50>)
 8007024:	f000 fc60 	bl	80078e8 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 8007028:	7bfb      	ldrb	r3, [r7, #15]
 800702a:	461a      	mov	r2, r3
 800702c:	2100      	movs	r1, #0
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fc68 	bl	8007904 <memset>

  return (USBD_OK);
 8007034:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007036:	4618      	mov	r0, r3
 8007038:	3710      	adds	r7, #16
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	200001e4 	.word	0x200001e4
 8007044:	200001d0 	.word	0x200001d0

08007048 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007048:	b480      	push	{r7}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	4613      	mov	r3, r2
 8007054:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800705a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800705e:	4618      	mov	r0, r3
 8007060:	371c      	adds	r7, #28
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
	...

0800706c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	4603      	mov	r3, r0
 8007074:	6039      	str	r1, [r7, #0]
 8007076:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	2212      	movs	r2, #18
 800707c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800707e:	4b03      	ldr	r3, [pc, #12]	; (800708c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007080:	4618      	mov	r0, r3
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr
 800708c:	200000d0 	.word	0x200000d0

08007090 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	4603      	mov	r3, r0
 8007098:	6039      	str	r1, [r7, #0]
 800709a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2204      	movs	r2, #4
 80070a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80070a2:	4b03      	ldr	r3, [pc, #12]	; (80070b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	200000e4 	.word	0x200000e4

080070b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	4603      	mov	r3, r0
 80070bc:	6039      	str	r1, [r7, #0]
 80070be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80070c0:	79fb      	ldrb	r3, [r7, #7]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d105      	bne.n	80070d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	4907      	ldr	r1, [pc, #28]	; (80070e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80070ca:	4808      	ldr	r0, [pc, #32]	; (80070ec <USBD_FS_ProductStrDescriptor+0x38>)
 80070cc:	f7ff fe08 	bl	8006ce0 <USBD_GetString>
 80070d0:	e004      	b.n	80070dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80070d2:	683a      	ldr	r2, [r7, #0]
 80070d4:	4904      	ldr	r1, [pc, #16]	; (80070e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80070d6:	4805      	ldr	r0, [pc, #20]	; (80070ec <USBD_FS_ProductStrDescriptor+0x38>)
 80070d8:	f7ff fe02 	bl	8006ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80070dc:	4b02      	ldr	r3, [pc, #8]	; (80070e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	200014c0 	.word	0x200014c0
 80070ec:	08007934 	.word	0x08007934

080070f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	4603      	mov	r3, r0
 80070f8:	6039      	str	r1, [r7, #0]
 80070fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	4904      	ldr	r1, [pc, #16]	; (8007110 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007100:	4804      	ldr	r0, [pc, #16]	; (8007114 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007102:	f7ff fded 	bl	8006ce0 <USBD_GetString>
  return USBD_StrDesc;
 8007106:	4b02      	ldr	r3, [pc, #8]	; (8007110 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	200014c0 	.word	0x200014c0
 8007114:	0800794c 	.word	0x0800794c

08007118 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	4603      	mov	r3, r0
 8007120:	6039      	str	r1, [r7, #0]
 8007122:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	221a      	movs	r2, #26
 8007128:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800712a:	f000 f843 	bl	80071b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800712e:	4b02      	ldr	r3, [pc, #8]	; (8007138 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007130:	4618      	mov	r0, r3
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	200000e8 	.word	0x200000e8

0800713c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	4603      	mov	r3, r0
 8007144:	6039      	str	r1, [r7, #0]
 8007146:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007148:	79fb      	ldrb	r3, [r7, #7]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d105      	bne.n	800715a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	4907      	ldr	r1, [pc, #28]	; (8007170 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007152:	4808      	ldr	r0, [pc, #32]	; (8007174 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007154:	f7ff fdc4 	bl	8006ce0 <USBD_GetString>
 8007158:	e004      	b.n	8007164 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	4904      	ldr	r1, [pc, #16]	; (8007170 <USBD_FS_ConfigStrDescriptor+0x34>)
 800715e:	4805      	ldr	r0, [pc, #20]	; (8007174 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007160:	f7ff fdbe 	bl	8006ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007164:	4b02      	ldr	r3, [pc, #8]	; (8007170 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007166:	4618      	mov	r0, r3
 8007168:	3708      	adds	r7, #8
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	200014c0 	.word	0x200014c0
 8007174:	08007960 	.word	0x08007960

08007178 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	4603      	mov	r3, r0
 8007180:	6039      	str	r1, [r7, #0]
 8007182:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007184:	79fb      	ldrb	r3, [r7, #7]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d105      	bne.n	8007196 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800718a:	683a      	ldr	r2, [r7, #0]
 800718c:	4907      	ldr	r1, [pc, #28]	; (80071ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800718e:	4808      	ldr	r0, [pc, #32]	; (80071b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007190:	f7ff fda6 	bl	8006ce0 <USBD_GetString>
 8007194:	e004      	b.n	80071a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	4904      	ldr	r1, [pc, #16]	; (80071ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800719a:	4805      	ldr	r0, [pc, #20]	; (80071b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800719c:	f7ff fda0 	bl	8006ce0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80071a0:	4b02      	ldr	r3, [pc, #8]	; (80071ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	200014c0 	.word	0x200014c0
 80071b0:	0800796c 	.word	0x0800796c

080071b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80071ba:	4b0f      	ldr	r3, [pc, #60]	; (80071f8 <Get_SerialNum+0x44>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80071c0:	4b0e      	ldr	r3, [pc, #56]	; (80071fc <Get_SerialNum+0x48>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80071c6:	4b0e      	ldr	r3, [pc, #56]	; (8007200 <Get_SerialNum+0x4c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4413      	add	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d009      	beq.n	80071ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80071da:	2208      	movs	r2, #8
 80071dc:	4909      	ldr	r1, [pc, #36]	; (8007204 <Get_SerialNum+0x50>)
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f000 f814 	bl	800720c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80071e4:	2204      	movs	r2, #4
 80071e6:	4908      	ldr	r1, [pc, #32]	; (8007208 <Get_SerialNum+0x54>)
 80071e8:	68b8      	ldr	r0, [r7, #8]
 80071ea:	f000 f80f 	bl	800720c <IntToUnicode>
  }
}
 80071ee:	bf00      	nop
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	1fff7a10 	.word	0x1fff7a10
 80071fc:	1fff7a14 	.word	0x1fff7a14
 8007200:	1fff7a18 	.word	0x1fff7a18
 8007204:	200000ea 	.word	0x200000ea
 8007208:	200000fa 	.word	0x200000fa

0800720c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800720c:	b480      	push	{r7}
 800720e:	b087      	sub	sp, #28
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	4613      	mov	r3, r2
 8007218:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800721a:	2300      	movs	r3, #0
 800721c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800721e:	2300      	movs	r3, #0
 8007220:	75fb      	strb	r3, [r7, #23]
 8007222:	e027      	b.n	8007274 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	0f1b      	lsrs	r3, r3, #28
 8007228:	2b09      	cmp	r3, #9
 800722a:	d80b      	bhi.n	8007244 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	0f1b      	lsrs	r3, r3, #28
 8007230:	b2da      	uxtb	r2, r3
 8007232:	7dfb      	ldrb	r3, [r7, #23]
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	4619      	mov	r1, r3
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	440b      	add	r3, r1
 800723c:	3230      	adds	r2, #48	; 0x30
 800723e:	b2d2      	uxtb	r2, r2
 8007240:	701a      	strb	r2, [r3, #0]
 8007242:	e00a      	b.n	800725a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	0f1b      	lsrs	r3, r3, #28
 8007248:	b2da      	uxtb	r2, r3
 800724a:	7dfb      	ldrb	r3, [r7, #23]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	4619      	mov	r1, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	440b      	add	r3, r1
 8007254:	3237      	adds	r2, #55	; 0x37
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	3301      	adds	r3, #1
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	4413      	add	r3, r2
 800726a:	2200      	movs	r2, #0
 800726c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800726e:	7dfb      	ldrb	r3, [r7, #23]
 8007270:	3301      	adds	r3, #1
 8007272:	75fb      	strb	r3, [r7, #23]
 8007274:	7dfa      	ldrb	r2, [r7, #23]
 8007276:	79fb      	ldrb	r3, [r7, #7]
 8007278:	429a      	cmp	r2, r3
 800727a:	d3d3      	bcc.n	8007224 <IntToUnicode+0x18>
  }
}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b08a      	sub	sp, #40	; 0x28
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007294:	f107 0314 	add.w	r3, r7, #20
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	605a      	str	r2, [r3, #4]
 800729e:	609a      	str	r2, [r3, #8]
 80072a0:	60da      	str	r2, [r3, #12]
 80072a2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072ac:	d13a      	bne.n	8007324 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072ae:	2300      	movs	r3, #0
 80072b0:	613b      	str	r3, [r7, #16]
 80072b2:	4b1e      	ldr	r3, [pc, #120]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b6:	4a1d      	ldr	r2, [pc, #116]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072b8:	f043 0301 	orr.w	r3, r3, #1
 80072bc:	6313      	str	r3, [r2, #48]	; 0x30
 80072be:	4b1b      	ldr	r3, [pc, #108]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	613b      	str	r3, [r7, #16]
 80072c8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80072ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80072ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072d0:	2302      	movs	r3, #2
 80072d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072d4:	2300      	movs	r3, #0
 80072d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072d8:	2303      	movs	r3, #3
 80072da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80072dc:	230a      	movs	r3, #10
 80072de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072e0:	f107 0314 	add.w	r3, r7, #20
 80072e4:	4619      	mov	r1, r3
 80072e6:	4812      	ldr	r0, [pc, #72]	; (8007330 <HAL_PCD_MspInit+0xa4>)
 80072e8:	f7f9 ff30 	bl	800114c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80072ec:	4b0f      	ldr	r3, [pc, #60]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f0:	4a0e      	ldr	r2, [pc, #56]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072f6:	6353      	str	r3, [r2, #52]	; 0x34
 80072f8:	2300      	movs	r3, #0
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	4b0b      	ldr	r3, [pc, #44]	; (800732c <HAL_PCD_MspInit+0xa0>)
 80072fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007300:	4a0a      	ldr	r2, [pc, #40]	; (800732c <HAL_PCD_MspInit+0xa0>)
 8007302:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007306:	6453      	str	r3, [r2, #68]	; 0x44
 8007308:	4b08      	ldr	r3, [pc, #32]	; (800732c <HAL_PCD_MspInit+0xa0>)
 800730a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800730c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007310:	60fb      	str	r3, [r7, #12]
 8007312:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007314:	2200      	movs	r2, #0
 8007316:	2100      	movs	r1, #0
 8007318:	2043      	movs	r0, #67	; 0x43
 800731a:	f7f9 fee0 	bl	80010de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800731e:	2043      	movs	r0, #67	; 0x43
 8007320:	f7f9 fef9 	bl	8001116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007324:	bf00      	nop
 8007326:	3728      	adds	r7, #40	; 0x28
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40023800 	.word	0x40023800
 8007330:	40020000 	.word	0x40020000

08007334 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007348:	4619      	mov	r1, r3
 800734a:	4610      	mov	r0, r2
 800734c:	f7fe fb69 	bl	8005a22 <USBD_LL_SetupStage>
}
 8007350:	bf00      	nop
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	460b      	mov	r3, r1
 8007362:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800736a:	78fa      	ldrb	r2, [r7, #3]
 800736c:	6879      	ldr	r1, [r7, #4]
 800736e:	4613      	mov	r3, r2
 8007370:	00db      	lsls	r3, r3, #3
 8007372:	4413      	add	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	440b      	add	r3, r1
 8007378:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	78fb      	ldrb	r3, [r7, #3]
 8007380:	4619      	mov	r1, r3
 8007382:	f7fe fba3 	bl	8005acc <USBD_LL_DataOutStage>
}
 8007386:	bf00      	nop
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b082      	sub	sp, #8
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
 8007396:	460b      	mov	r3, r1
 8007398:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80073a0:	78fa      	ldrb	r2, [r7, #3]
 80073a2:	6879      	ldr	r1, [r7, #4]
 80073a4:	4613      	mov	r3, r2
 80073a6:	00db      	lsls	r3, r3, #3
 80073a8:	4413      	add	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	440b      	add	r3, r1
 80073ae:	334c      	adds	r3, #76	; 0x4c
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	78fb      	ldrb	r3, [r7, #3]
 80073b4:	4619      	mov	r1, r3
 80073b6:	f7fe fc3c 	bl	8005c32 <USBD_LL_DataInStage>
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b082      	sub	sp, #8
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7fe fd70 	bl	8005eb6 <USBD_LL_SOF>
}
 80073d6:	bf00      	nop
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}

080073de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b084      	sub	sp, #16
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80073e6:	2301      	movs	r3, #1
 80073e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d001      	beq.n	80073f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80073f2:	f7f9 fbc9 	bl	8000b88 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073fc:	7bfa      	ldrb	r2, [r7, #15]
 80073fe:	4611      	mov	r1, r2
 8007400:	4618      	mov	r0, r3
 8007402:	f7fe fd1a 	bl	8005e3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800740c:	4618      	mov	r0, r3
 800740e:	f7fe fcc2 	bl	8005d96 <USBD_LL_Reset>
}
 8007412:	bf00      	nop
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
	...

0800741c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800742a:	4618      	mov	r0, r3
 800742c:	f7fe fd15 	bl	8005e5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	6812      	ldr	r2, [r2, #0]
 800743e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007442:	f043 0301 	orr.w	r3, r3, #1
 8007446:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6a1b      	ldr	r3, [r3, #32]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d005      	beq.n	800745c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007450:	4b04      	ldr	r3, [pc, #16]	; (8007464 <HAL_PCD_SuspendCallback+0x48>)
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	4a03      	ldr	r2, [pc, #12]	; (8007464 <HAL_PCD_SuspendCallback+0x48>)
 8007456:	f043 0306 	orr.w	r3, r3, #6
 800745a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800745c:	bf00      	nop
 800745e:	3708      	adds	r7, #8
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	e000ed00 	.word	0xe000ed00

08007468 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007476:	4618      	mov	r0, r3
 8007478:	f7fe fd05 	bl	8005e86 <USBD_LL_Resume>
}
 800747c:	bf00      	nop
 800747e:	3708      	adds	r7, #8
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	460b      	mov	r3, r1
 800748e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007496:	78fa      	ldrb	r2, [r7, #3]
 8007498:	4611      	mov	r1, r2
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe fd5d 	bl	8005f5a <USBD_LL_IsoOUTIncomplete>
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	460b      	mov	r3, r1
 80074b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80074ba:	78fa      	ldrb	r2, [r7, #3]
 80074bc:	4611      	mov	r1, r2
 80074be:	4618      	mov	r0, r3
 80074c0:	f7fe fd19 	bl	8005ef6 <USBD_LL_IsoINIncomplete>
}
 80074c4:	bf00      	nop
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fe fd6f 	bl	8005fbe <USBD_LL_DevConnected>
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7fe fd6c 	bl	8005fd4 <USBD_LL_DevDisconnected>
}
 80074fc:	bf00      	nop
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	781b      	ldrb	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d13c      	bne.n	800758e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007514:	4a20      	ldr	r2, [pc, #128]	; (8007598 <USBD_LL_Init+0x94>)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a1e      	ldr	r2, [pc, #120]	; (8007598 <USBD_LL_Init+0x94>)
 8007520:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007524:	4b1c      	ldr	r3, [pc, #112]	; (8007598 <USBD_LL_Init+0x94>)
 8007526:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800752a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800752c:	4b1a      	ldr	r3, [pc, #104]	; (8007598 <USBD_LL_Init+0x94>)
 800752e:	2204      	movs	r2, #4
 8007530:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007532:	4b19      	ldr	r3, [pc, #100]	; (8007598 <USBD_LL_Init+0x94>)
 8007534:	2202      	movs	r2, #2
 8007536:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007538:	4b17      	ldr	r3, [pc, #92]	; (8007598 <USBD_LL_Init+0x94>)
 800753a:	2200      	movs	r2, #0
 800753c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800753e:	4b16      	ldr	r3, [pc, #88]	; (8007598 <USBD_LL_Init+0x94>)
 8007540:	2202      	movs	r2, #2
 8007542:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007544:	4b14      	ldr	r3, [pc, #80]	; (8007598 <USBD_LL_Init+0x94>)
 8007546:	2200      	movs	r2, #0
 8007548:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800754a:	4b13      	ldr	r3, [pc, #76]	; (8007598 <USBD_LL_Init+0x94>)
 800754c:	2200      	movs	r2, #0
 800754e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007550:	4b11      	ldr	r3, [pc, #68]	; (8007598 <USBD_LL_Init+0x94>)
 8007552:	2200      	movs	r2, #0
 8007554:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007556:	4b10      	ldr	r3, [pc, #64]	; (8007598 <USBD_LL_Init+0x94>)
 8007558:	2200      	movs	r2, #0
 800755a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800755c:	4b0e      	ldr	r3, [pc, #56]	; (8007598 <USBD_LL_Init+0x94>)
 800755e:	2200      	movs	r2, #0
 8007560:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007562:	480d      	ldr	r0, [pc, #52]	; (8007598 <USBD_LL_Init+0x94>)
 8007564:	f7f9 ff8f 	bl	8001486 <HAL_PCD_Init>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800756e:	f7f9 fb0b 	bl	8000b88 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007572:	2180      	movs	r1, #128	; 0x80
 8007574:	4808      	ldr	r0, [pc, #32]	; (8007598 <USBD_LL_Init+0x94>)
 8007576:	f7fb f9e6 	bl	8002946 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800757a:	2240      	movs	r2, #64	; 0x40
 800757c:	2100      	movs	r1, #0
 800757e:	4806      	ldr	r0, [pc, #24]	; (8007598 <USBD_LL_Init+0x94>)
 8007580:	f7fb f99a 	bl	80028b8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007584:	2280      	movs	r2, #128	; 0x80
 8007586:	2101      	movs	r1, #1
 8007588:	4803      	ldr	r0, [pc, #12]	; (8007598 <USBD_LL_Init+0x94>)
 800758a:	f7fb f995 	bl	80028b8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3708      	adds	r7, #8
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	200016c0 	.word	0x200016c0

0800759c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fa f884 	bl	80016c0 <HAL_PCD_Start>
 80075b8:	4603      	mov	r3, r0
 80075ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 f942 	bl	8007848 <USBD_Get_USB_Status>
 80075c4:	4603      	mov	r3, r0
 80075c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	4608      	mov	r0, r1
 80075dc:	4611      	mov	r1, r2
 80075de:	461a      	mov	r2, r3
 80075e0:	4603      	mov	r3, r0
 80075e2:	70fb      	strb	r3, [r7, #3]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70bb      	strb	r3, [r7, #2]
 80075e8:	4613      	mov	r3, r2
 80075ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075ec:	2300      	movs	r3, #0
 80075ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80075fa:	78bb      	ldrb	r3, [r7, #2]
 80075fc:	883a      	ldrh	r2, [r7, #0]
 80075fe:	78f9      	ldrb	r1, [r7, #3]
 8007600:	f7fa fd55 	bl	80020ae <HAL_PCD_EP_Open>
 8007604:	4603      	mov	r3, r0
 8007606:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007608:	7bfb      	ldrb	r3, [r7, #15]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 f91c 	bl	8007848 <USBD_Get_USB_Status>
 8007610:	4603      	mov	r3, r0
 8007612:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007614:	7bbb      	ldrb	r3, [r7, #14]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b084      	sub	sp, #16
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	460b      	mov	r3, r1
 8007628:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800762a:	2300      	movs	r3, #0
 800762c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007638:	78fa      	ldrb	r2, [r7, #3]
 800763a:	4611      	mov	r1, r2
 800763c:	4618      	mov	r0, r3
 800763e:	f7fa fd9e 	bl	800217e <HAL_PCD_EP_Close>
 8007642:	4603      	mov	r3, r0
 8007644:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	4618      	mov	r0, r3
 800764a:	f000 f8fd 	bl	8007848 <USBD_Get_USB_Status>
 800764e:	4603      	mov	r3, r0
 8007650:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007652:	7bbb      	ldrb	r3, [r7, #14]
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	460b      	mov	r3, r1
 8007666:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007668:	2300      	movs	r3, #0
 800766a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800766c:	2300      	movs	r3, #0
 800766e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007676:	78fa      	ldrb	r2, [r7, #3]
 8007678:	4611      	mov	r1, r2
 800767a:	4618      	mov	r0, r3
 800767c:	f7fa fe76 	bl	800236c <HAL_PCD_EP_SetStall>
 8007680:	4603      	mov	r3, r0
 8007682:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007684:	7bfb      	ldrb	r3, [r7, #15]
 8007686:	4618      	mov	r0, r3
 8007688:	f000 f8de 	bl	8007848 <USBD_Get_USB_Status>
 800768c:	4603      	mov	r3, r0
 800768e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007690:	7bbb      	ldrb	r3, [r7, #14]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b084      	sub	sp, #16
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	460b      	mov	r3, r1
 80076a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	4611      	mov	r1, r2
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7fa febb 	bl	8002434 <HAL_PCD_EP_ClrStall>
 80076be:	4603      	mov	r3, r0
 80076c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80076c2:	7bfb      	ldrb	r3, [r7, #15]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f000 f8bf 	bl	8007848 <USBD_Get_USB_Status>
 80076ca:	4603      	mov	r3, r0
 80076cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	460b      	mov	r3, r1
 80076e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80076ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80076ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	da0b      	bge.n	800770c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80076fa:	68f9      	ldr	r1, [r7, #12]
 80076fc:	4613      	mov	r3, r2
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	4413      	add	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	440b      	add	r3, r1
 8007706:	333e      	adds	r3, #62	; 0x3e
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	e00b      	b.n	8007724 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800770c:	78fb      	ldrb	r3, [r7, #3]
 800770e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007712:	68f9      	ldr	r1, [r7, #12]
 8007714:	4613      	mov	r3, r2
 8007716:	00db      	lsls	r3, r3, #3
 8007718:	4413      	add	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	440b      	add	r3, r1
 800771e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8007722:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007724:	4618      	mov	r0, r3
 8007726:	3714      	adds	r7, #20
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800773c:	2300      	movs	r3, #0
 800773e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007740:	2300      	movs	r3, #0
 8007742:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800774a:	78fa      	ldrb	r2, [r7, #3]
 800774c:	4611      	mov	r1, r2
 800774e:	4618      	mov	r0, r3
 8007750:	f7fa fc88 	bl	8002064 <HAL_PCD_SetAddress>
 8007754:	4603      	mov	r3, r0
 8007756:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007758:	7bfb      	ldrb	r3, [r7, #15]
 800775a:	4618      	mov	r0, r3
 800775c:	f000 f874 	bl	8007848 <USBD_Get_USB_Status>
 8007760:	4603      	mov	r3, r0
 8007762:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007764:	7bbb      	ldrb	r3, [r7, #14]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b086      	sub	sp, #24
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	607a      	str	r2, [r7, #4]
 8007778:	603b      	str	r3, [r7, #0]
 800777a:	460b      	mov	r3, r1
 800777c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007782:	2300      	movs	r3, #0
 8007784:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800778c:	7af9      	ldrb	r1, [r7, #11]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	f7fa fda1 	bl	80022d8 <HAL_PCD_EP_Transmit>
 8007796:	4603      	mov	r3, r0
 8007798:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800779a:	7dfb      	ldrb	r3, [r7, #23]
 800779c:	4618      	mov	r0, r3
 800779e:	f000 f853 	bl	8007848 <USBD_Get_USB_Status>
 80077a2:	4603      	mov	r3, r0
 80077a4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80077a6:	7dbb      	ldrb	r3, [r7, #22]
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	607a      	str	r2, [r7, #4]
 80077ba:	603b      	str	r3, [r7, #0]
 80077bc:	460b      	mov	r3, r1
 80077be:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80077ce:	7af9      	ldrb	r1, [r7, #11]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	f7fa fd1d 	bl	8002212 <HAL_PCD_EP_Receive>
 80077d8:	4603      	mov	r3, r0
 80077da:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077dc:	7dfb      	ldrb	r3, [r7, #23]
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 f832 	bl	8007848 <USBD_Get_USB_Status>
 80077e4:	4603      	mov	r3, r0
 80077e6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80077e8:	7dbb      	ldrb	r3, [r7, #22]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b082      	sub	sp, #8
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
 80077fa:	460b      	mov	r3, r1
 80077fc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007804:	78fa      	ldrb	r2, [r7, #3]
 8007806:	4611      	mov	r1, r2
 8007808:	4618      	mov	r0, r3
 800780a:	f7fa fd4d 	bl	80022a8 <HAL_PCD_EP_GetRxCount>
 800780e:	4603      	mov	r3, r0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007820:	4b03      	ldr	r3, [pc, #12]	; (8007830 <USBD_static_malloc+0x18>)
}
 8007822:	4618      	mov	r0, r3
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	20001bcc 	.word	0x20001bcc

08007834 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]

}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	4603      	mov	r3, r0
 8007850:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007856:	79fb      	ldrb	r3, [r7, #7]
 8007858:	2b03      	cmp	r3, #3
 800785a:	d817      	bhi.n	800788c <USBD_Get_USB_Status+0x44>
 800785c:	a201      	add	r2, pc, #4	; (adr r2, 8007864 <USBD_Get_USB_Status+0x1c>)
 800785e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007862:	bf00      	nop
 8007864:	08007875 	.word	0x08007875
 8007868:	0800787b 	.word	0x0800787b
 800786c:	08007881 	.word	0x08007881
 8007870:	08007887 	.word	0x08007887
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
    break;
 8007878:	e00b      	b.n	8007892 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800787a:	2303      	movs	r3, #3
 800787c:	73fb      	strb	r3, [r7, #15]
    break;
 800787e:	e008      	b.n	8007892 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007880:	2301      	movs	r3, #1
 8007882:	73fb      	strb	r3, [r7, #15]
    break;
 8007884:	e005      	b.n	8007892 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007886:	2303      	movs	r3, #3
 8007888:	73fb      	strb	r3, [r7, #15]
    break;
 800788a:	e002      	b.n	8007892 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800788c:	2303      	movs	r3, #3
 800788e:	73fb      	strb	r3, [r7, #15]
    break;
 8007890:	bf00      	nop
  }
  return usb_status;
 8007892:	7bfb      	ldrb	r3, [r7, #15]
}
 8007894:	4618      	mov	r0, r3
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <__libc_init_array>:
 80078a0:	b570      	push	{r4, r5, r6, lr}
 80078a2:	4d0d      	ldr	r5, [pc, #52]	; (80078d8 <__libc_init_array+0x38>)
 80078a4:	4c0d      	ldr	r4, [pc, #52]	; (80078dc <__libc_init_array+0x3c>)
 80078a6:	1b64      	subs	r4, r4, r5
 80078a8:	10a4      	asrs	r4, r4, #2
 80078aa:	2600      	movs	r6, #0
 80078ac:	42a6      	cmp	r6, r4
 80078ae:	d109      	bne.n	80078c4 <__libc_init_array+0x24>
 80078b0:	4d0b      	ldr	r5, [pc, #44]	; (80078e0 <__libc_init_array+0x40>)
 80078b2:	4c0c      	ldr	r4, [pc, #48]	; (80078e4 <__libc_init_array+0x44>)
 80078b4:	f000 f82e 	bl	8007914 <_init>
 80078b8:	1b64      	subs	r4, r4, r5
 80078ba:	10a4      	asrs	r4, r4, #2
 80078bc:	2600      	movs	r6, #0
 80078be:	42a6      	cmp	r6, r4
 80078c0:	d105      	bne.n	80078ce <__libc_init_array+0x2e>
 80078c2:	bd70      	pop	{r4, r5, r6, pc}
 80078c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078c8:	4798      	blx	r3
 80078ca:	3601      	adds	r6, #1
 80078cc:	e7ee      	b.n	80078ac <__libc_init_array+0xc>
 80078ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80078d2:	4798      	blx	r3
 80078d4:	3601      	adds	r6, #1
 80078d6:	e7f2      	b.n	80078be <__libc_init_array+0x1e>
 80078d8:	08007994 	.word	0x08007994
 80078dc:	08007994 	.word	0x08007994
 80078e0:	08007994 	.word	0x08007994
 80078e4:	08007998 	.word	0x08007998

080078e8 <memcpy>:
 80078e8:	440a      	add	r2, r1
 80078ea:	4291      	cmp	r1, r2
 80078ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80078f0:	d100      	bne.n	80078f4 <memcpy+0xc>
 80078f2:	4770      	bx	lr
 80078f4:	b510      	push	{r4, lr}
 80078f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078fe:	4291      	cmp	r1, r2
 8007900:	d1f9      	bne.n	80078f6 <memcpy+0xe>
 8007902:	bd10      	pop	{r4, pc}

08007904 <memset>:
 8007904:	4402      	add	r2, r0
 8007906:	4603      	mov	r3, r0
 8007908:	4293      	cmp	r3, r2
 800790a:	d100      	bne.n	800790e <memset+0xa>
 800790c:	4770      	bx	lr
 800790e:	f803 1b01 	strb.w	r1, [r3], #1
 8007912:	e7f9      	b.n	8007908 <memset+0x4>

08007914 <_init>:
 8007914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007916:	bf00      	nop
 8007918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800791a:	bc08      	pop	{r3}
 800791c:	469e      	mov	lr, r3
 800791e:	4770      	bx	lr

08007920 <_fini>:
 8007920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007922:	bf00      	nop
 8007924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007926:	bc08      	pop	{r3}
 8007928:	469e      	mov	lr, r3
 800792a:	4770      	bx	lr
