Loading plugins phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.718ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  HighFSKRx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 HighFSKRx.v -verilog
======================================================================

======================================================================
Compiling:  HighFSKRx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 HighFSKRx.v -verilog
======================================================================

======================================================================
Compiling:  HighFSKRx.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 -verilog HighFSKRx.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 08 00:26:53 2018


======================================================================
Compiling:  HighFSKRx.v
Program  :   vpp
Options  :    -yv2 -q10 HighFSKRx.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 08 00:26:53 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'HighFSKRx.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  HighFSKRx.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 -verilog HighFSKRx.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 08 00:26:53 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\codegentemp\HighFSKRx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\codegentemp\HighFSKRx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  HighFSKRx.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 -verilog HighFSKRx.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 08 00:26:54 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\codegentemp\HighFSKRx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\codegentemp\HighFSKRx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Recon:PWMUDB:km_run\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Recon:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Recon:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Recon:PWMUDB:capt_rising\
	\PWM_Recon:PWMUDB:capt_falling\
	\PWM_Recon:PWMUDB:trig_rise\
	\PWM_Recon:PWMUDB:trig_fall\
	\PWM_Recon:PWMUDB:sc_kill\
	\PWM_Recon:PWMUDB:min_kill\
	\PWM_Recon:PWMUDB:km_tc\
	\PWM_Recon:PWMUDB:db_tc\
	\PWM_Recon:PWMUDB:dith_sel\
	\PWM_Recon:PWMUDB:compare2\
	\PWM_Recon:Net_101\
	Net_62
	Net_63
	\PWM_Recon:PWMUDB:MODULE_1:b_31\
	\PWM_Recon:PWMUDB:MODULE_1:b_30\
	\PWM_Recon:PWMUDB:MODULE_1:b_29\
	\PWM_Recon:PWMUDB:MODULE_1:b_28\
	\PWM_Recon:PWMUDB:MODULE_1:b_27\
	\PWM_Recon:PWMUDB:MODULE_1:b_26\
	\PWM_Recon:PWMUDB:MODULE_1:b_25\
	\PWM_Recon:PWMUDB:MODULE_1:b_24\
	\PWM_Recon:PWMUDB:MODULE_1:b_23\
	\PWM_Recon:PWMUDB:MODULE_1:b_22\
	\PWM_Recon:PWMUDB:MODULE_1:b_21\
	\PWM_Recon:PWMUDB:MODULE_1:b_20\
	\PWM_Recon:PWMUDB:MODULE_1:b_19\
	\PWM_Recon:PWMUDB:MODULE_1:b_18\
	\PWM_Recon:PWMUDB:MODULE_1:b_17\
	\PWM_Recon:PWMUDB:MODULE_1:b_16\
	\PWM_Recon:PWMUDB:MODULE_1:b_15\
	\PWM_Recon:PWMUDB:MODULE_1:b_14\
	\PWM_Recon:PWMUDB:MODULE_1:b_13\
	\PWM_Recon:PWMUDB:MODULE_1:b_12\
	\PWM_Recon:PWMUDB:MODULE_1:b_11\
	\PWM_Recon:PWMUDB:MODULE_1:b_10\
	\PWM_Recon:PWMUDB:MODULE_1:b_9\
	\PWM_Recon:PWMUDB:MODULE_1:b_8\
	\PWM_Recon:PWMUDB:MODULE_1:b_7\
	\PWM_Recon:PWMUDB:MODULE_1:b_6\
	\PWM_Recon:PWMUDB:MODULE_1:b_5\
	\PWM_Recon:PWMUDB:MODULE_1:b_4\
	\PWM_Recon:PWMUDB:MODULE_1:b_3\
	\PWM_Recon:PWMUDB:MODULE_1:b_2\
	\PWM_Recon:PWMUDB:MODULE_1:b_1\
	\PWM_Recon:PWMUDB:MODULE_1:b_0\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_64
	Net_61
	\PWM_Recon:Net_113\
	\PWM_Recon:Net_107\
	\PWM_Recon:Net_114\
	\HighF_ShiftReg2:Net_1\
	\HighF_ShiftReg2:Net_2\
	\HighF_ShiftReg2:bSR:ctrl_f0_full\
	\HighF_BPF_Comp:Net_9\
	\HighF_OutComp:Net_9\
	\HighF_LevelCount:Net_260\
	Net_77
	\HighF_LevelCount:TimerUDB:ctrl_ten\
	\HighF_LevelCount:TimerUDB:ctrl_cmode_0\
	\HighF_LevelCount:TimerUDB:ctrl_tmode_1\
	\HighF_LevelCount:TimerUDB:ctrl_tmode_0\
	\HighF_LevelCount:TimerUDB:ctrl_ic_1\
	\HighF_LevelCount:TimerUDB:ctrl_ic_0\
	Net_81
	\HighF_LevelCount:TimerUDB:zeros_3\
	\HighF_LevelCount:TimerUDB:zeros_2\
	\HighF_LevelCount:Net_102\
	\HighF_LevelCount:Net_266\

    Synthesized names
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 152 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Recon:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Recon:PWMUDB:trig_out\ to one
Aliasing Net_184 to zero
Aliasing \PWM_Recon:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:final_kill\ to one
Aliasing \PWM_Recon:PWMUDB:dith_count_1\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:dith_count_0\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:status_6\ to zero
Aliasing \PWM_Recon:PWMUDB:status_4\ to zero
Aliasing \PWM_Recon:PWMUDB:cmp2\ to zero
Aliasing \PWM_Recon:PWMUDB:cmp1_status_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:cmp2_status_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\R\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Recon:PWMUDB:cs_addr_0\ to \PWM_Recon:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Recon:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Recon:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_128 to zero
Aliasing \HighF_ShiftReg2:bSR:final_load\ to zero
Aliasing \HighF_ShiftReg2:bSR:status_1\ to zero
Aliasing \HighF_ShiftReg2:bSR:store\ to zero
Aliasing tmpOE__HighF_CountOut_net_0 to one
Aliasing \HighF_BPF_Comp:clock\ to zero
Aliasing tmpOE__HighF_DemodOut_net_0 to one
Aliasing \HighF_OutComp:clock\ to zero
Aliasing tmpOE__HighF_LPFOut_net_0 to one
Aliasing tmpOE__HighF_LPFIn_net_0 to one
Aliasing \HighF_PGA:Net_37\ to zero
Aliasing \HighF_PGA:Net_40\ to zero
Aliasing \HighF_PGA:Net_38\ to zero
Aliasing \HighF_PGA:Net_39\ to zero
Aliasing tmpOE__HighF_RefOut_net_0 to one
Aliasing tmpOE__HighF_XOR_Out_net_0 to one
Aliasing tmpOE__HighF_BPFIn_net_0 to one
Aliasing tmpOE__HighF_PWMOut_net_0 to one
Aliasing tmpOE__HighF_ShiftOut_net_0 to one
Aliasing tmpOE__ReconOut_net_0 to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to one
Aliasing Net_124 to zero
Aliasing \HighF_LevelCount:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \HighF_LevelCount:TimerUDB:trigger_enable\ to one
Aliasing \HighF_LevelCount:TimerUDB:status_6\ to zero
Aliasing \HighF_LevelCount:TimerUDB:status_5\ to zero
Aliasing \HighF_LevelCount:TimerUDB:status_4\ to zero
Aliasing \HighF_LevelCount:TimerUDB:status_0\ to \HighF_LevelCount:TimerUDB:tc_i\
Aliasing \PWM_Recon:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Recon:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Recon:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Recon:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Recon:PWMUDB:prevCompare1\\D\ to \PWM_Recon:PWMUDB:pwm_temp\
Aliasing \PWM_Recon:PWMUDB:tc_i_reg\\D\ to \PWM_Recon:PWMUDB:status_2\
Aliasing \HighF_ShiftReg2:bSR:load_reg\\D\ to zero
Aliasing \HighF_LevelCount:TimerUDB:capture_last\\D\ to zero
Aliasing \HighF_LevelCount:TimerUDB:hwEnable_reg\\D\ to \HighF_LevelCount:TimerUDB:run_mode\
Aliasing \HighF_LevelCount:TimerUDB:capture_out_reg_i\\D\ to \HighF_LevelCount:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_185[3] = \HighF_BPF_Comp:Net_1\[607]
Removing Lhs of wire \PWM_Recon:PWMUDB:ctrl_enable\[16] = \PWM_Recon:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Recon:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:hwEnable\[27] = \PWM_Recon:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Recon:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_184[34] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_enable\[36] = \PWM_Recon:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \PWM_Recon:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_5\[60] = \PWM_Recon:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \PWM_Recon:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_3\[62] = \PWM_Recon:PWMUDB:fifo_full\[81]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_1\[64] = \PWM_Recon:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \PWM_Recon:PWMUDB:status_0\[65] = \PWM_Recon:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_2\[82] = \PWM_Recon:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_1\[83] = \PWM_Recon:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_Recon:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:compare1\[165] = \PWM_Recon:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \PWM_Recon:Net_96\[175] = \PWM_Recon:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm_temp\[178] = \PWM_Recon:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \PWM_Recon:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODIN1_1\[242] = \PWM_Recon:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \PWM_Recon:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODIN1_0\[244] = \PWM_Recon:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_122[378] = \PWM_Recon:Net_96\[175]
Removing Lhs of wire Net_128[386] = zero[7]
Removing Lhs of wire \HighF_ShiftReg2:Net_350\[387] = Net_122[378]
Removing Rhs of wire \HighF_ShiftReg2:bSR:ctrl_clk_enable\[390] = \HighF_ShiftReg2:bSR:control_0\[391]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_2\[403] = zero[7]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_0\[404] = zero[7]
Removing Lhs of wire \HighF_ShiftReg2:bSR:final_load\[405] = zero[7]
Removing Lhs of wire \HighF_ShiftReg2:bSR:status_1\[406] = zero[7]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_3\[407] = \HighF_ShiftReg2:bSR:f0_blk_stat_final\[408]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_3\[407] = \HighF_ShiftReg2:bSR:f0_blk_stat_32_3\[418]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_4\[409] = \HighF_ShiftReg2:bSR:f0_bus_stat_final\[410]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_4\[409] = \HighF_ShiftReg2:bSR:f0_bus_stat_32_3\[419]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_5\[411] = \HighF_ShiftReg2:bSR:f1_blk_stat_final\[412]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_5\[411] = \HighF_ShiftReg2:bSR:f1_blk_stat_32_3\[420]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_6\[413] = \HighF_ShiftReg2:bSR:f1_bus_stat_final\[414]
Removing Rhs of wire \HighF_ShiftReg2:bSR:status_6\[413] = \HighF_ShiftReg2:bSR:f1_bus_stat_32_3\[421]
Removing Lhs of wire \HighF_ShiftReg2:bSR:store\[423] = zero[7]
Removing Rhs of wire Net_95[596] = \HighF_ShiftReg2:bSR:so_32_0\[435]
Removing Lhs of wire tmpOE__HighF_CountOut_net_0[598] = one[4]
Removing Lhs of wire \HighF_BPF_Comp:clock\[606] = zero[7]
Removing Lhs of wire tmpOE__HighF_DemodOut_net_0[610] = one[4]
Removing Rhs of wire Net_35[611] = \HighF_OutComp:Net_1\[621]
Removing Lhs of wire \HighF_OutComp:clock\[620] = zero[7]
Removing Lhs of wire tmpOE__HighF_LPFOut_net_0[624] = one[4]
Removing Lhs of wire tmpOE__HighF_LPFIn_net_0[631] = one[4]
Removing Lhs of wire \HighF_PGA:Net_37\[639] = zero[7]
Removing Lhs of wire \HighF_PGA:Net_40\[640] = zero[7]
Removing Lhs of wire \HighF_PGA:Net_38\[641] = zero[7]
Removing Lhs of wire \HighF_PGA:Net_39\[642] = zero[7]
Removing Lhs of wire tmpOE__HighF_RefOut_net_0[648] = one[4]
Removing Lhs of wire tmpOE__HighF_XOR_Out_net_0[658] = one[4]
Removing Lhs of wire tmpOE__HighF_BPFIn_net_0[666] = one[4]
Removing Lhs of wire tmpOE__HighF_PWMOut_net_0[672] = one[4]
Removing Lhs of wire tmpOE__HighF_ShiftOut_net_0[678] = one[4]
Removing Lhs of wire tmpOE__ReconOut_net_0[684] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_6\[690] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[691] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[692] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[693] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[694] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[695] = one[4]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[696] = one[4]
Removing Rhs of wire Net_145[714] = \HighF_LevelCount:Net_53\[721]
Removing Rhs of wire Net_145[714] = \HighF_LevelCount:TimerUDB:tc_reg_i\[753]
Removing Lhs of wire Net_124[717] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:ctrl_enable\[735] = \HighF_LevelCount:TimerUDB:control_7\[727]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:ctrl_cmode_1\[737] = zero[7]
Removing Rhs of wire \HighF_LevelCount:TimerUDB:timer_enable\[746] = \HighF_LevelCount:TimerUDB:runmode_enable\[758]
Removing Rhs of wire \HighF_LevelCount:TimerUDB:run_mode\[747] = \HighF_LevelCount:TimerUDB:hwEnable\[748]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:run_mode\[747] = \HighF_LevelCount:TimerUDB:control_7\[727]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:trigger_enable\[750] = one[4]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:tc_i\[752] = \HighF_LevelCount:TimerUDB:status_tc\[749]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:capt_fifo_load_int\[757] = \HighF_LevelCount:TimerUDB:capt_fifo_load\[745]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:status_6\[760] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:status_5\[761] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:status_4\[762] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:status_0\[763] = \HighF_LevelCount:TimerUDB:status_tc\[749]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:status_1\[764] = \HighF_LevelCount:TimerUDB:capt_fifo_load\[745]
Removing Rhs of wire \HighF_LevelCount:TimerUDB:status_2\[765] = \HighF_LevelCount:TimerUDB:fifo_full\[766]
Removing Rhs of wire \HighF_LevelCount:TimerUDB:status_3\[767] = \HighF_LevelCount:TimerUDB:fifo_nempty\[768]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:cs_addr_2\[770] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:cs_addr_1\[771] = \HighF_LevelCount:TimerUDB:trig_reg\[759]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:cs_addr_0\[772] = \HighF_LevelCount:TimerUDB:per_zero\[751]
Removing Lhs of wire \PWM_Recon:PWMUDB:min_kill_reg\\D\[855] = one[4]
Removing Lhs of wire \PWM_Recon:PWMUDB:prevCapture\\D\[856] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:trig_last\\D\[857] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:ltch_kill_reg\\D\[860] = one[4]
Removing Lhs of wire \PWM_Recon:PWMUDB:prevCompare1\\D\[863] = \PWM_Recon:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp1_status_reg\\D\[864] = \PWM_Recon:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_Recon:PWMUDB:cmp2_status_reg\\D\[865] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm_i_reg\\D\[867] = \PWM_Recon:PWMUDB:pwm_i\[168]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm1_i_reg\\D\[868] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:pwm2_i_reg\\D\[869] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:tc_i_reg\\D\[870] = \PWM_Recon:PWMUDB:status_2\[63]
Removing Lhs of wire \HighF_ShiftReg2:bSR:load_reg\\D\[871] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:capture_last\\D\[872] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:tc_reg_i\\D\[873] = \HighF_LevelCount:TimerUDB:status_tc\[749]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:hwEnable_reg\\D\[874] = \HighF_LevelCount:TimerUDB:control_7\[727]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:capture_out_reg_i\\D\[875] = \HighF_LevelCount:TimerUDB:capt_fifo_load\[745]

------------------------------------------------------
Aliased 0 equations, 149 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:cmp1\' (cost = 0):
\PWM_Recon:PWMUDB:cmp1\ <= (\PWM_Recon:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Recon:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Recon:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Recon:PWMUDB:dith_count_1\ and \PWM_Recon:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HighF_LevelCount:TimerUDB:fifo_load_polarized\' (cost = 0):
\HighF_LevelCount:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\HighF_LevelCount:TimerUDB:timer_enable\' (cost = 0):
\HighF_LevelCount:TimerUDB:timer_enable\ <= (\HighF_LevelCount:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Recon:PWMUDB:dith_count_0\ and \PWM_Recon:PWMUDB:dith_count_1\)
	OR (not \PWM_Recon:PWMUDB:dith_count_1\ and \PWM_Recon:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Recon:PWMUDB:final_capture\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HighF_LevelCount:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_Recon:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Recon:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:capt_fifo_load\[745] = zero[7]
Removing Lhs of wire \HighF_LevelCount:TimerUDB:trig_reg\[759] = \HighF_LevelCount:TimerUDB:control_7\[727]
Removing Lhs of wire \PWM_Recon:PWMUDB:runmode_enable\\D\[858] = \PWM_Recon:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Recon:PWMUDB:final_kill_reg\\D\[866] = zero[7]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -dcpsoc3 HighFSKRx.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.164ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Sunday, 08 April 2018 00:26:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\HighFSKRx.cydsn\HighFSKRx.cyprj -d CY8C5888LTI-LP097 HighFSKRx.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Recon:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Recon:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Recon:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_ShiftReg2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \HighF_LevelCount:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \HighF_LevelCount:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'shift2'. Fanout=1, Signal=Net_134
    Digital Clock 1: Automatic-assigning  clock 'LevelCountClk'. Fanout=2, Signal=Net_75
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Recon:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \HighF_BPF_Comp:ctComp\:comparatorcell.out was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_185__SYNC:synccell.out
    UDB Clk/Enable \HighF_ShiftReg2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: shift2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: shift2, EnableOut: Constant 1
    UDB Clk/Enable \HighF_LevelCount:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LevelCountClk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LevelCountClk, EnableOut: Constant 1
    UDB Clk/Enable \HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LevelCountClk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LevelCountClk, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = HighF_CountOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_CountOut(0)__PA ,
            pad => HighF_CountOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_DemodOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_DemodOut(0)__PA ,
            pin_input => Net_35 ,
            pad => HighF_DemodOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_LPFOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_LPFOut(0)__PA ,
            analog_term => Net_103 ,
            pad => HighF_LPFOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_LPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_LPFIn(0)__PA ,
            analog_term => Net_101 ,
            pad => HighF_LPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_RefOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_RefOut(0)__PA ,
            analog_term => Net_99 ,
            pad => HighF_RefOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_XOR_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_XOR_Out(0)__PA ,
            pin_input => Net_31 ,
            pad => HighF_XOR_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_BPFIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_BPFIn(0)__PA ,
            analog_term => Net_87 ,
            pad => HighF_BPFIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_PWMOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_PWMOut(0)__PA ,
            pin_input => Net_122 ,
            pad => HighF_PWMOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HighF_ShiftOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HighF_ShiftOut(0)__PA ,
            pin_input => Net_95 ,
            pad => HighF_ShiftOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ReconOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ReconOut(0)__PA ,
            pin_input => Net_122 ,
            pad => ReconOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Recon:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * \PWM_Recon:PWMUDB:tc_i\
        );
        Output = \PWM_Recon:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_31, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_122 * Net_95
            + Net_122 * !Net_95
        );
        Output = Net_31 (fanout=1)

    MacroCell: Name=\HighF_LevelCount:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_LevelCount:TimerUDB:control_7\ * 
              \HighF_LevelCount:TimerUDB:per_zero\
        );
        Output = \HighF_LevelCount:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Recon:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:control_7\
        );
        Output = \PWM_Recon:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Recon:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Recon:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_Recon:PWMUDB:prevCompare1\ * \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_122, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * 
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=7)

    MacroCell: Name=Net_145, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_LevelCount:TimerUDB:control_7\ * 
              \HighF_LevelCount:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Next in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Recon:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Recon:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Recon:PWMUDB:status_3\ ,
            chain_in => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Previous in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            so_comb => Net_95 ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_134 ,
            cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
            route_si => Net_122 ,
            f0_bus_stat_comb => \HighF_ShiftReg2:bSR:status_4\ ,
            f0_blk_stat_comb => \HighF_ShiftReg2:bSR:status_3\ ,
            f1_bus_stat_comb => \HighF_ShiftReg2:bSR:status_6\ ,
            f1_blk_stat_comb => \HighF_ShiftReg2:bSR:status_5\ ,
            chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_75 ,
            cs_addr_1 => \HighF_LevelCount:TimerUDB:control_7\ ,
            cs_addr_0 => \HighF_LevelCount:TimerUDB:per_zero\ ,
            chain_out => \HighF_LevelCount:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_75 ,
            cs_addr_1 => \HighF_LevelCount:TimerUDB:control_7\ ,
            cs_addr_0 => \HighF_LevelCount:TimerUDB:per_zero\ ,
            z0_comb => \HighF_LevelCount:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \HighF_LevelCount:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \HighF_LevelCount:TimerUDB:status_2\ ,
            chain_in => \HighF_LevelCount:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Recon:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_Recon:PWMUDB:status_3\ ,
            status_2 => \PWM_Recon:PWMUDB:status_2\ ,
            status_0 => \PWM_Recon:PWMUDB:status_0\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)

    statusicell: Name =\HighF_ShiftReg2:bSR:StsReg\
        PORT MAP (
            clock => Net_134 ,
            status_6 => \HighF_ShiftReg2:bSR:status_6\ ,
            status_5 => \HighF_ShiftReg2:bSR:status_5\ ,
            status_4 => \HighF_ShiftReg2:bSR:status_4\ ,
            status_3 => \HighF_ShiftReg2:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HighF_LevelCount:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_75 ,
            status_3 => \HighF_LevelCount:TimerUDB:status_3\ ,
            status_2 => \HighF_LevelCount:TimerUDB:status_2\ ,
            status_0 => \HighF_LevelCount:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_185__SYNC
        PORT MAP (
            in => Net_185 ,
            out => Net_185__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Recon:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_Recon:PWMUDB:control_7\ ,
            control_6 => \PWM_Recon:PWMUDB:control_6\ ,
            control_5 => \PWM_Recon:PWMUDB:control_5\ ,
            control_4 => \PWM_Recon:PWMUDB:control_4\ ,
            control_3 => \PWM_Recon:PWMUDB:control_3\ ,
            control_2 => \PWM_Recon:PWMUDB:control_2\ ,
            control_1 => \PWM_Recon:PWMUDB:control_1\ ,
            control_0 => \PWM_Recon:PWMUDB:control_0\ ,
            clk_en => Net_185__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_185__SYNC_OUT)

    controlcell: Name =\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_134 ,
            control_7 => \HighF_ShiftReg2:bSR:control_7\ ,
            control_6 => \HighF_ShiftReg2:bSR:control_6\ ,
            control_5 => \HighF_ShiftReg2:bSR:control_5\ ,
            control_4 => \HighF_ShiftReg2:bSR:control_4\ ,
            control_3 => \HighF_ShiftReg2:bSR:control_3\ ,
            control_2 => \HighF_ShiftReg2:bSR:control_2\ ,
            control_1 => \HighF_ShiftReg2:bSR:control_1\ ,
            control_0 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_75 ,
            control_7 => \HighF_LevelCount:TimerUDB:control_7\ ,
            control_6 => \HighF_LevelCount:TimerUDB:control_6\ ,
            control_5 => \HighF_LevelCount:TimerUDB:control_5\ ,
            control_4 => \HighF_LevelCount:TimerUDB:control_4\ ,
            control_3 => \HighF_LevelCount:TimerUDB:control_3\ ,
            control_2 => \HighF_LevelCount:TimerUDB:control_2\ ,
            control_1 => \HighF_LevelCount:TimerUDB:control_1\ ,
            control_0 => \HighF_LevelCount:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =HighF_LevelCountISR
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :  184 :  192 :  4.17 %
  Unique P-terms              :    8 :  376 :  384 :  2.08 %
  Total P-terms               :    9 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.171ms
Tech Mapping phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : HighF_BPFIn(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : HighF_CountOut(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : HighF_DemodOut(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HighF_LPFIn(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : HighF_LPFOut(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : HighF_PWMOut(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HighF_RefOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : HighF_ShiftOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : HighF_XOR_Out(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ReconOut(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \HighF_BPF_Comp:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \HighF_OutComp:ctComp\
SC[0]@[FFB(SC,0)] : \HighF_PGA:SC\
OpAmp[3]@[FFB(OpAmp,3)] : \HighF_Ref_OpAmp:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_3
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : HighF_BPFIn(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : HighF_CountOut(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : HighF_DemodOut(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HighF_LPFIn(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : HighF_LPFOut(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : HighF_PWMOut(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HighF_RefOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : HighF_ShiftOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : HighF_XOR_Out(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ReconOut(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \HighF_BPF_Comp:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \HighF_OutComp:ctComp\
SC[1]@[FFB(SC,1)] : \HighF_PGA:SC\
OpAmp[3]@[FFB(OpAmp,3)] : \HighF_Ref_OpAmp:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_3
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 1s.942ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_103" overuses wire "AGR[7]"
Net "Net_99" overuses wire "AGR[7]"
Net "Net_103" overuses wire "AGR[5]"
Net "Net_89" overuses wire "AGR[5]"
Analog Routing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_87 {
    comp_3_vplus
    agr2_x_comp_3_vplus
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: Net_101 {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agr4_x_p3_4
    p3_4
  }
  Net: Net_103 {
    sc_1_vout
    agr3_x_sc_1_vout
    agr3
    agr3_x_comp_1_vplus
    comp_1_vplus
    agr7_x_sc_1_vout
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_99 {
    p3_7
    amuxbusr_x_p3_7
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p0_5
    p0_5
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_89 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_abusr0
    abusr0
    abusr0_x_opamp_3_vplus
    opamp_3_vplus
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
  }
  Net: \HighF_PGA:Net_17\ {
  }
}
Map of item to net {
  comp_3_vplus                                     -> Net_87
  agr2_x_comp_3_vplus                              -> Net_87
  agr2                                             -> Net_87
  agr2_x_p1_6                                      -> Net_87
  p1_6                                             -> Net_87
  sc_1_vin                                         -> Net_101
  agr4_x_sc_1_vin                                  -> Net_101
  agr4                                             -> Net_101
  agr4_x_p3_4                                      -> Net_101
  p3_4                                             -> Net_101
  sc_1_vout                                        -> Net_103
  agr3_x_sc_1_vout                                 -> Net_103
  agr3                                             -> Net_103
  agr3_x_comp_1_vplus                              -> Net_103
  comp_1_vplus                                     -> Net_103
  agr7_x_sc_1_vout                                 -> Net_103
  agr7                                             -> Net_103
  agr7_x_p3_3                                      -> Net_103
  p3_3                                             -> Net_103
  p3_7                                             -> Net_99
  amuxbusr_x_p3_7                                  -> Net_99
  amuxbusr                                         -> Net_99
  amuxbusl_x_amuxbusr                              -> Net_99
  amuxbusl                                         -> Net_99
  amuxbusl_x_p0_5                                  -> Net_99
  p0_5                                             -> Net_99
  opamp_3_vminus_x_p3_7                            -> Net_99
  opamp_3_vminus                                   -> Net_99
  common_Vdda/2                                    -> Net_89
  common_Vdda/2_x_comp_vref_vdda                   -> Net_89
  comp_vref_vdda                                   -> Net_89
  abusl0_x_comp_vref_vdda                          -> Net_89
  abusl0                                           -> Net_89
  abusl0_x_abusr0                                  -> Net_89
  abusr0                                           -> Net_89
  abusr0_x_opamp_3_vplus                           -> Net_89
  opamp_3_vplus                                    -> Net_89
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_89
  comp_vref_vdda_0256                              -> Net_89
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_89
  comp_3_vminus                                    -> Net_89
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_89
  comp_1_vminus                                    -> Net_89
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.75
                   Pterms :            1.13
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       1.63 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_122, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * 
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = Net_122 (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Recon:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_Recon:PWMUDB:prevCompare1\ * \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Recon:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:cmp1_less\
        );
        Output = \PWM_Recon:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Recon:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:runmode_enable\ * \PWM_Recon:PWMUDB:tc_i\
        );
        Output = \PWM_Recon:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Recon:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Recon:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Recon:PWMUDB:status_3\ ,
        chain_in => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)
    Previous in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Recon:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_Recon:PWMUDB:status_3\ ,
        status_2 => \PWM_Recon:PWMUDB:status_2\ ,
        status_0 => \PWM_Recon:PWMUDB:status_0\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        f0_bus_stat_comb => \HighF_ShiftReg2:bSR:status_4\ ,
        f0_blk_stat_comb => \HighF_ShiftReg2:bSR:status_3\ ,
        f1_bus_stat_comb => \HighF_ShiftReg2:bSR:status_6\ ,
        f1_blk_stat_comb => \HighF_ShiftReg2:bSR:status_5\ ,
        chain_in => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\HighF_ShiftReg2:bSR:StsReg\
    PORT MAP (
        clock => Net_134 ,
        status_6 => \HighF_ShiftReg2:bSR:status_6\ ,
        status_5 => \HighF_ShiftReg2:bSR:status_5\ ,
        status_4 => \HighF_ShiftReg2:bSR:status_4\ ,
        status_3 => \HighF_ShiftReg2:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_31, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_122 * Net_95
            + Net_122 * !Net_95
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_134 ,
        cs_addr_2 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ ,
        route_si => Net_122 ,
        so_comb => Net_95 ,
        chain_out => \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_134 ,
        control_7 => \HighF_ShiftReg2:bSR:control_7\ ,
        control_6 => \HighF_ShiftReg2:bSR:control_6\ ,
        control_5 => \HighF_ShiftReg2:bSR:control_5\ ,
        control_4 => \HighF_ShiftReg2:bSR:control_4\ ,
        control_3 => \HighF_ShiftReg2:bSR:control_3\ ,
        control_2 => \HighF_ShiftReg2:bSR:control_2\ ,
        control_1 => \HighF_ShiftReg2:bSR:control_1\ ,
        control_0 => \HighF_ShiftReg2:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Recon:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_185__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_Recon:PWMUDB:control_7\
        );
        Output = \PWM_Recon:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Recon:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Recon:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Recon:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Recon:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)
    Next in chain : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Recon:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_Recon:PWMUDB:control_7\ ,
        control_6 => \PWM_Recon:PWMUDB:control_6\ ,
        control_5 => \PWM_Recon:PWMUDB:control_5\ ,
        control_4 => \PWM_Recon:PWMUDB:control_4\ ,
        control_3 => \PWM_Recon:PWMUDB:control_3\ ,
        control_2 => \PWM_Recon:PWMUDB:control_2\ ,
        control_1 => \PWM_Recon:PWMUDB:control_1\ ,
        control_0 => \PWM_Recon:PWMUDB:control_0\ ,
        clk_en => Net_185__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_185__SYNC_OUT)

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_145, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_LevelCount:TimerUDB:control_7\ * 
              \HighF_LevelCount:TimerUDB:per_zero\
        );
        Output = Net_145 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_75 ,
        cs_addr_1 => \HighF_LevelCount:TimerUDB:control_7\ ,
        cs_addr_0 => \HighF_LevelCount:TimerUDB:per_zero\ ,
        chain_out => \HighF_LevelCount:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\

synccell: Name =Net_185__SYNC
    PORT MAP (
        in => Net_185 ,
        out => Net_185__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\HighF_LevelCount:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HighF_LevelCount:TimerUDB:control_7\ * 
              \HighF_LevelCount:TimerUDB:per_zero\
        );
        Output = \HighF_LevelCount:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_75 ,
        cs_addr_1 => \HighF_LevelCount:TimerUDB:control_7\ ,
        cs_addr_0 => \HighF_LevelCount:TimerUDB:per_zero\ ,
        z0_comb => \HighF_LevelCount:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \HighF_LevelCount:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \HighF_LevelCount:TimerUDB:status_2\ ,
        chain_in => \HighF_LevelCount:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\HighF_LevelCount:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_75 ,
        status_3 => \HighF_LevelCount:TimerUDB:status_3\ ,
        status_2 => \HighF_LevelCount:TimerUDB:status_2\ ,
        status_0 => \HighF_LevelCount:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_75 ,
        control_7 => \HighF_LevelCount:TimerUDB:control_7\ ,
        control_6 => \HighF_LevelCount:TimerUDB:control_6\ ,
        control_5 => \HighF_LevelCount:TimerUDB:control_5\ ,
        control_4 => \HighF_LevelCount:TimerUDB:control_4\ ,
        control_3 => \HighF_LevelCount:TimerUDB:control_3\ ,
        control_2 => \HighF_LevelCount:TimerUDB:control_2\ ,
        control_1 => \HighF_LevelCount:TimerUDB:control_1\ ,
        control_0 => \HighF_LevelCount:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =HighF_LevelCountISR
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = HighF_XOR_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_XOR_Out(0)__PA ,
        pin_input => Net_31 ,
        pad => HighF_XOR_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HighF_ShiftOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_ShiftOut(0)__PA ,
        pin_input => Net_95 ,
        pad => HighF_ShiftOut(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HighF_RefOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_RefOut(0)__PA ,
        analog_term => Net_99 ,
        pad => HighF_RefOut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ReconOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ReconOut(0)__PA ,
        pin_input => Net_122 ,
        pad => ReconOut(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = HighF_BPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_BPFIn(0)__PA ,
        analog_term => Net_87 ,
        pad => HighF_BPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HighF_DemodOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_DemodOut(0)__PA ,
        pin_input => Net_35 ,
        pad => HighF_DemodOut(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HighF_PWMOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_PWMOut(0)__PA ,
        pin_input => Net_122 ,
        pad => HighF_PWMOut(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = HighF_CountOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_CountOut(0)__PA ,
        pad => HighF_CountOut(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HighF_LPFOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_LPFOut(0)__PA ,
        analog_term => Net_103 ,
        pad => HighF_LPFOut(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HighF_LPFIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HighF_LPFIn(0)__PA ,
        analog_term => Net_101 ,
        pad => HighF_LPFIn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_99 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_134 ,
            dclk_0 => Net_134_local ,
            dclk_glb_1 => Net_75 ,
            dclk_1 => Net_75_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\HighF_OutComp:ctComp\
        PORT MAP (
            vplus => Net_103 ,
            vminus => Net_89 ,
            out => Net_35 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\HighF_BPF_Comp:ctComp\
        PORT MAP (
            vplus => Net_87 ,
            vminus => Net_89 ,
            out => Net_185 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\HighF_PGA:SC\
        PORT MAP (
            vref => \HighF_PGA:Net_17\ ,
            vin => Net_101 ,
            modout => \HighF_PGA:Net_41\ ,
            vout => Net_103 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\HighF_Ref_OpAmp:ABuf\
        PORT MAP (
            vplus => Net_89 ,
            vminus => Net_99 ,
            vout => Net_99 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_3
        PORT MAP (
            vout => Net_89 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------
   0 |   2 |     * |      NONE |         CMOS_OUT |      HighF_XOR_Out(0) | In(Net_31)
     |   3 |     * |      NONE |         CMOS_OUT |     HighF_ShiftOut(0) | In(Net_95)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       HighF_RefOut(0) | Analog(Net_99)
     |   6 |     * |      NONE |         CMOS_OUT |           ReconOut(0) | In(Net_122)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |        HighF_BPFIn(0) | Analog(Net_87)
     |   7 |     * |      NONE |         CMOS_OUT |     HighF_DemodOut(0) | In(Net_35)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |       HighF_PWMOut(0) | In(Net_122)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     HighF_CountOut(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |       HighF_LPFOut(0) | Analog(Net_103)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        HighF_LPFIn(0) | Analog(Net_101)
     |   7 |       |      NONE |      HI_Z_ANALOG |      Dedicated_Output | Analog(Net_99)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 1s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "HighFSKRx_r.vh2" --pcf-path "HighFSKRx.pco" --des-name "HighFSKRx" --dsf-path "HighFSKRx.dsf" --sdc-path "HighFSKRx.sdc" --lib-path "HighFSKRx_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.650ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in HighFSKRx_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.379ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.379ms
API generation phase: Elapsed time ==> 1s.612ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
