/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az154-753
+ date
Fri Mar 12 00:47:43 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615510063
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[35775,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az154-753

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 12 2021 (00:40:13)
Run date:          Mar 12 2021 (00:47:44+0000)
Run host:          fv-az154-753.giwwdgocuboutbi1e0aliafw1g.cx.internal.cloudapp.net (pid=7051)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az154-753
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=929bb8dc-6ffe-534b-bfd9-edc2e163b995, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az154-753, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00165224 sec
      iterations=10000000... time=0.0168565 sec
      iterations=100000000... time=0.168465 sec
      iterations=700000000... time=1.17764 sec
      iterations=700000000... time=1.17239 sec
      result: 267.043 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00383172 sec
      iterations=10000000... time=0.0383506 sec
      iterations=100000000... time=0.382247 sec
      iterations=300000000... time=1.14835 sec
      result: 8.35979 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202117 sec
      iterations=10000000... time=0.0200349 sec
      iterations=100000000... time=0.200209 sec
      iterations=500000000... time=1.0024 sec
      result: 7.98088 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.413753 sec
      iterations=3... time=1.23964 sec
      result: 2.59853 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161514 sec
      iterations=10000... time=0.00162064 sec
      iterations=100000... time=0.016121 sec
      iterations=1000000... time=0.160723 sec
      iterations=7000000... time=1.12306 sec
      result: 1.60436 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000616451 sec
      iterations=10000... time=0.00607991 sec
      iterations=100000... time=0.0606386 sec
      iterations=1000000... time=0.606393 sec
      iterations=2000000... time=1.21464 sec
      result: 6.07322 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00590149 sec
      iterations=10000... time=0.0789455 sec
      iterations=100000... time=0.895972 sec
      iterations=200000... time=1.8067 sec
      result: 90.335 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0107127 sec
      iterations=10000... time=0.107773 sec
      iterations=100000... time=1.08829 sec
      result: 108.829 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.901e-06 sec
      iterations=100... time=3.6203e-05 sec
      iterations=1000... time=0.00035993 sec
      iterations=10000... time=0.0036116 sec
      iterations=100000... time=0.0361423 sec
      iterations=1000000... time=0.360208 sec
      iterations=3000000... time=1.08077 sec
      result: 68.2182 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1201e-05 sec
      iterations=10... time=0.000187115 sec
      iterations=100... time=0.00187385 sec
      iterations=1000... time=0.0186536 sec
      iterations=10000... time=0.186634 sec
      iterations=60000... time=1.11904 sec
      result: 42.1663 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00188006 sec
      iterations=10... time=0.0180991 sec
      iterations=100... time=0.163694 sec
      iterations=700... time=1.14528 sec
      result: 17.184 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.089631 sec
      iterations=10... time=0.89564 sec
      iterations=20... time=1.79237 sec
      result: 11.9813 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.301e-06 sec
      iterations=10000... time=3.2702e-05 sec
      iterations=100000... time=0.000321326 sec
      iterations=1000000... time=0.00322536 sec
      iterations=10000000... time=0.0319263 sec
      iterations=100000000... time=0.320308 sec
      iterations=300000000... time=0.963272 sec
      iterations=600000000... time=1.92549 sec
      result: 0.401144 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2603e-05 sec
      iterations=10000... time=0.000174914 sec
      iterations=100000... time=0.00165603 sec
      iterations=1000000... time=0.0167997 sec
      iterations=10000000... time=0.170144 sec
      iterations=60000000... time=1.01774 sec
      result: 2.1203 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=5.7604e-05 sec
      iterations=10000... time=0.00023992 sec
      iterations=100000... time=0.002508 sec
      iterations=1000000... time=0.0269211 sec
      iterations=10000000... time=0.294813 sec
      iterations=40000000... time=1.1169 sec
      result: 3.49033 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000186215 sec
      iterations=10000... time=0.00159443 sec
      iterations=100000... time=0.0156851 sec
      iterations=1000000... time=0.158752 sec
      iterations=7000000... time=1.11441 sec
      result: 19.9002 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.5e-06 sec
      iterations=100... time=1.8802e-05 sec
      iterations=1000... time=0.000182315 sec
      iterations=10000... time=0.00182835 sec
      iterations=100000... time=0.0182817 sec
      iterations=1000000... time=0.182463 sec
      iterations=6000000... time=1.09377 sec
      result: 134.815 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3903e-05 sec
      iterations=10... time=0.000342828 sec
      iterations=100... time=0.00342908 sec
      iterations=1000... time=0.0338748 sec
      iterations=10000... time=0.286068 sec
      iterations=40000... time=0.8451 sec
      iterations=80000... time=1.39069 sec
      result: 45.2398 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00374721 sec
      iterations=10... time=0.0328832 sec
      iterations=100... time=0.245055 sec
      iterations=400... time=1.04751 sec
      result: 10.736 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.159232 sec
      iterations=7... time=1.11553 sec
      result: 6.73775 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.163633 sec
      iterations=7... time=1.14362 sec
      result: 6.5723 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.6503e-05 sec
      iterations=10... time=0.000237819 sec
      iterations=100... time=0.00239969 sec
      iterations=1000... time=0.0241281 sec
      iterations=10000... time=0.240987 sec
      iterations=50000... time=1.20268 sec
      result: 0.0718394 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000209317 sec
      iterations=10... time=0.00196926 sec
      iterations=100... time=0.0194426 sec
      iterations=1000... time=0.193848 sec
      iterations=6000... time=1.16511 sec
      result: 0.260849 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.0049145 sec
      iterations=10... time=0.0470078 sec
      iterations=100... time=0.465407 sec
      iterations=200... time=0.940812 sec
      iterations=400... time=1.91598 sec
      result: 0.369849 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.181396 sec
      iterations=6... time=1.07731 sec
      result: 0.372726 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00171104 sec
      iterations=10000000... time=0.0169779 sec
      iterations=100000000... time=0.172004 sec
      iterations=600000000... time=1.02569 sec
      iterations=600000000... time=1.00856 sec
      result: 70.0495 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00385896 sec
      iterations=10000000... time=0.0384889 sec
      iterations=100000000... time=0.384344 sec
      iterations=300000000... time=1.15252 sec
      result: 8.32957 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202871 sec
      iterations=10000000... time=0.0202043 sec
      iterations=100000000... time=0.201284 sec
      iterations=500000000... time=1.01183 sec
      result: 7.90645 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.210965 sec
      iterations=5... time=1.05548 sec
      result: 5.0865 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161113 sec
      iterations=10000... time=0.00160853 sec
      iterations=100000... time=0.0161936 sec
      iterations=1000000... time=0.164767 sec
      iterations=7000000... time=1.12945 sec
      result: 1.6135 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000652052 sec
      iterations=10000... time=0.00649012 sec
      iterations=100000... time=0.0650206 sec
      iterations=1000000... time=0.650719 sec
      iterations=2000000... time=1.30746 sec
      result: 6.53731 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00842468 sec
      iterations=10000... time=0.0889943 sec
      iterations=100000... time=0.911309 sec
      iterations=200000... time=1.8111 sec
      result: 90.5552 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0110222 sec
      iterations=10000... time=0.106961 sec
      iterations=100000... time=1.10709 sec
      result: 110.709 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.6153e-05 sec
      iterations=1000... time=0.000360229 sec
      iterations=10000... time=0.00361624 sec
      iterations=100000... time=0.0361083 sec
      iterations=1000000... time=0.361297 sec
      iterations=3000000... time=1.08368 sec
      result: 68.0347 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.0752e-05 sec
      iterations=10... time=0.000190315 sec
      iterations=100... time=0.0018946 sec
      iterations=1000... time=0.0190551 sec
      iterations=10000... time=0.189808 sec
      iterations=60000... time=1.13915 sec
      result: 41.422 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00212872 sec
      iterations=10... time=0.0184984 sec
      iterations=100... time=0.150914 sec
      iterations=700... time=1.04502 sec
      result: 18.8326 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0883194 sec
      iterations=10... time=0.921516 sec
      iterations=20... time=1.80877 sec
      result: 11.8726 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.45e-06 sec
      iterations=10000... time=3.2603e-05 sec
      iterations=100000... time=0.000323376 sec
      iterations=1000000... time=0.00327866 sec
      iterations=10000000... time=0.0326156 sec
      iterations=100000000... time=0.323712 sec
      iterations=300000000... time=0.968134 sec
      iterations=600000000... time=1.93857 sec
      result: 0.403868 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.5553e-05 sec
      iterations=10000... time=0.000175664 sec
      iterations=100000... time=0.00171299 sec
      iterations=1000000... time=0.0169991 sec
      iterations=10000000... time=0.170053 sec
      iterations=60000000... time=1.02112 sec
      result: 2.12733 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=8.30565e-05 sec
      iterations=10000... time=0.000835666 sec
      iterations=100000... time=0.00847677 sec
      iterations=1000000... time=0.0802423 sec
      iterations=10000000... time=0.840287 sec
      iterations=20000000... time=1.55689 sec
      result: 9.73055 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000211967 sec
      iterations=10000... time=0.00182044 sec
      iterations=100000... time=0.0180065 sec
      iterations=1000000... time=0.177821 sec
      iterations=6000000... time=1.09732 sec
      result: 22.8609 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=1.9152e-05 sec
      iterations=1000... time=0.000182915 sec
      iterations=10000... time=0.00184535 sec
      iterations=100000... time=0.0182894 sec
      iterations=1000000... time=0.182951 sec
      iterations=6000000... time=1.09577 sec
      result: 134.568 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.3702e-05 sec
      iterations=10... time=0.000340627 sec
      iterations=100... time=0.00341842 sec
      iterations=1000... time=0.031884 sec
      iterations=10000... time=0.234527 sec
      iterations=50000... time=0.864728 sec
      iterations=100000... time=1.74243 sec
      result: 45.1341 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00403832 sec
      iterations=10... time=0.0324279 sec
      iterations=100... time=0.319242 sec
      iterations=300... time=0.984874 sec
      iterations=600... time=1.95995 sec
      result: 8.60683 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.161221 sec
      iterations=7... time=1.13043 sec
      result: 6.64896 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.165802 sec
      iterations=7... time=1.15621 sec
      result: 6.50073 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.5e-06 sec
      iterations=10... time=3.01525e-05 sec
      iterations=100... time=0.000301974 sec
      iterations=1000... time=0.00313085 sec
      iterations=10000... time=0.0309797 sec
      iterations=100000... time=0.308809 sec
      iterations=400000... time=1.20012 sec
      result: 0.242975 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.24525e-05 sec
      iterations=10... time=0.000307224 sec
      iterations=100... time=0.00306959 sec
      iterations=1000... time=0.0307608 sec
      iterations=10000... time=0.306095 sec
      iterations=40000... time=1.23007 sec
      result: 0.793096 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00130825 sec
      iterations=10... time=0.0120499 sec
      iterations=100... time=0.11602 sec
      iterations=900... time=1.04948 sec
      result: 1.51923 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0492837 sec
      iterations=10... time=0.487682 sec
      iterations=20... time=0.975038 sec
      iterations=40... time=1.94875 sec
      result: 1.37367 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar 12 00:49:48 UTC 2021
+ echo Done.
Done.
  Elapsed time: 124.6 s
