<module name="PWMSS1_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PWMSS_IDVER" acronym="PWMSS_IDVER" offset="0x0" width="32" description="IP Revision Register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision value" range="" rwaccess="R"/>
  </register>
  <register id="PWMSS_SYSCONFIG" acronym="PWMSS_SYSCONFIG" offset="0x4" width="32" description="This register controls the PWMSSn (where n= 1 to 3) local Idle mode clock management and software reset">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, the target can handle read/write transaction as long as it is out of IDLE state." range="" rwaccess="RW">
      <bitenum value="0" id="force" token="IDLEMODE_0" description="Force-idle mode: The local target IDLE state follows (acknowledges) the system idle requests unconditionally, that is, regardless of the internal requirements of th e IP module. Backup mode, for debug only."/>
      <bitenum value="1" id="no" token="IDLEMODE_1" description="No-idle mode: The local target never enters IDLE state. Backup mode, for debug only."/>
      <bitenum value="2" id="smart" token="IDLEMODE_2" description="Smart-idle mode: The local target IDLE state eventually follows (acknowledges) the system idle requests, depending on the internal requirements of the IP module. IP module does not generate (IRQ- or DMA-request-related) wakeup events."/>
      <bitenum value="3" id="smart" token="IDLEMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset : 0x0 : Software reset is completed 0x1: Software reset assertion" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_CLKCONFIG" acronym="PWMSS_CLKCONFIG" offset="0x8" width="32" description="The clock configuration register is used in the PWMSSn (where n = 1 to 3) for clkstop req and clk_en control to the ePWM/ eHRPWM, eCAP and eQEP submodules within the PWMSSn subsystem. Note: PWMSS Modules Local Clock Gating feature is not supported. This register should not be modified. Clock gating functionality is controlled by PRCM.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="EPWM_CLKSTOP_REQ" width="1" begin="9" end="9" resetval="0" description="This bit controls the clock stop input to the ePWM/eHRPWM module : 0: No effect 1: A request to stop interface clock to the module is asserted" range="" rwaccess="RW"/>
    <bitfield id="EPWM_CLK_EN" width="1" begin="8" end="8" resetval="1" description="This bit controls the interface clock enable (clk_en) input to the ePWM/eHRPWM module: 0: No effect 1: Enables the interface clock to the module" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EQEP_CLKSTOP_REQ" width="1" begin="5" end="5" resetval="0" description="This bit controls the clock stop input to the eQEP module : 0: No effect 1: A request to stop interface clock to the module is asserted" range="" rwaccess="RW"/>
    <bitfield id="EQEP_CLK_EN" width="1" begin="4" end="4" resetval="1" description="This bit controls the interface clock enable (clk_en) input to the eQEP module : 0: No effect 1: Enables the interface clock to the module" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECAP_CLKSTOP_REQ" width="1" begin="1" end="1" resetval="0" description="This bit controls the clock stop input to the eCAP module : 0: No effect 1: A request to stop interface clock to the module is asserted" range="" rwaccess="RW"/>
    <bitfield id="ECAP_CLK_EN" width="1" begin="0" end="0" resetval="1" description="This bit controls the interface clock enable (clk_en) input to the eCAP module : 0: No effect 1: Enables the interface clock to the module" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_CLKSTATUS" acronym="PWMSS_CLKSTATUS" offset="0xC" width="32" description="The clock status register is used in the PWMSSn (where n = 1 to 3) to indicate clock stop acknowledge (clkstop_ack) and clock enable (clk_en) acknowledge status for the ePWM/ eHRPWM, eCAP and eQEP submodules within the PWMSSn subsystem. Note:PWMSS Modules Local Clock Gating feature is not supported. Clock gating functionality is controlled by PRCM.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="EPWM_CLKSTOP_ACK" width="1" begin="9" end="9" resetval="0" description="This bit is the clkstop_req_ack status output of the ePWM/eHRPWM module : 0: No interface clock stop acknowledged 1: Interface clock stop request is acknowledged for the module" range="" rwaccess="R"/>
    <bitfield id="EPWM_CLK_EN_ACK" width="1" begin="8" end="8" resetval="0" description="This bit is the clk_en status output of the ePWM/eHRPWM module : 0: No clock enable request acknowledged 1: Interface clock enable request is acknowledged for the module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EQEP_CLKSTOP_ACK" width="1" begin="5" end="5" resetval="0" description="This bit is the clkstop_req_ack status output of the eQEP module : 0: No interface clock stop acknowledged 1: Interface clock stop request is acknowledged for the module" range="" rwaccess="R"/>
    <bitfield id="EQEP_CLK_EN_ACK" width="1" begin="4" end="4" resetval="0" description="This bit is the clk_en status output of the eQEP module : 0: No clock enable request acknowledged 1: Interface clock enable request is acknowledged for the module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECAP_CLKSTOP_ACK" width="1" begin="1" end="1" resetval="0" description="TThis bit is the clkstop_req_ack status output of the eCAP module : 0: No interface clock stop acknowledged 1: Interface clock stop request is acknowledged for the module" range="" rwaccess="R"/>
    <bitfield id="ECAP_CLK_EN_ACK" width="1" begin="0" end="0" resetval="0" description="TThis bit is the clk_en status output of the eCAP module : 0: No clock enable request acknowledged 1: Interface clock enable request is acknowledged for the module" range="" rwaccess="R"/>
  </register>
</module>
