#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 22 09:31:24 2022
# Process ID: 4328
# Current directory: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur
# Command line: vivado
# Log file: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.log
# Journal file: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr}
update_compile_order -fileset sources_1
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ]
add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd} w ]
add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}] -no_script -reset -force -quiet
remove_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ]
add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
update_compile_order -fileset sources_1
launch_simulation
source Test_ALU.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Banc_Registres [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_ALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Test_ALU.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source Test_Banc_Registres.tcl
close_sim
launch_simulation
launch_simulation
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd} w ]
add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
file delete -force {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}
remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
close_sim
close_project
open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr}
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}]
set_property used_in_simulation true [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}]
launch_simulation
set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}]
set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd}}]
close_project
create_project Projet_sys_info {/home/a_dubois/Bureau/4 I/Systeme info/vhdl} -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Banc_Registres [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
