INFO-FLOW: Workspace C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1 opened at Tue Jul 16 11:42:55 +0900 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: G:/TOOLS/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/TOOLS/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.06 sec.
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.156 sec.
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.297 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls
Execute     config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.586 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.115 sec.
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.278 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 121.605 MB.
Execute       set_directive_top divide_sum -name=divide_sum 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src_hls/divide_sum.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src_hls/divide_sum.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang src_hls/divide_sum.cpp -foptimization-record-file=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp {-hls-platform-db-name=G:/TOOLS/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.cpp.clang.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp {-hls-platform-db-name=G:/TOOLS/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/clang.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.117 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.137 sec.
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.bc {-hls-platform-db-name=G:/TOOLS/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.441 seconds; current allocated memory: 123.770 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.g.bc"  
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.g.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.067 sec.
Execute       run_link_or_opt -opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=divide_sum -reflow-float-conversion 
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=divide_sum -reflow-float-conversion -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.908 sec.
Execute       run_link_or_opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=divide_sum 
INFO-FLOW: run_clang exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=divide_sum -mllvm -hls-db-dir -mllvm C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=G:/TOOLS/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 48 Compile/Link C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 46 Unroll/Inline (step 1) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 35 Unroll/Inline (step 2) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Unroll/Inline (step 3) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36 Unroll/Inline (step 4) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Array/Struct (step 1) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Array/Struct (step 2) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Array/Struct (step 3) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Array/Struct (step 4) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 40 Array/Struct (step 5) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Performance (step 1) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Performance (step 2) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Performance (step 3) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38 Performance (step 4) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 40 HW Transforms (step 1) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 45 HW Transforms (step 2) C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth_design_size.rpt
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.549 seconds; current allocated memory: 125.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 125.926 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top divide_sum -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.0.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.172 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 130.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.1.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 131.613 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.g.1.bc to C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.1.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 152.922 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.2.bc -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 152.949 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.426 sec.
Command     elaborate done; 11.469 sec.
Execute     ap_eval exec zip -j C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.156 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'divide_sum' ...
Execute       ap_set_top_model divide_sum 
Execute       get_model_list divide_sum -filter all-wo-channel -topdown 
Execute       preproc_iomode -model divide_sum 
Execute       get_model_list divide_sum -filter all-wo-channel 
INFO-FLOW: Model list for configure: divide_sum
INFO-FLOW: Configuring Module : divide_sum ...
Execute       set_default_model divide_sum 
Execute       apply_spec_resource_limit divide_sum 
INFO-FLOW: Model list for preprocess: divide_sum
INFO-FLOW: Preprocessing Module: divide_sum ...
Execute       set_default_model divide_sum 
Execute       cdfg_preprocess -model divide_sum 
Execute       rtl_gen_preprocess divide_sum 
INFO-FLOW: Model list for synthesis: divide_sum
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model divide_sum 
Execute       schedule -model divide_sum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 152.949 MB.
Execute       syn_report -verbosereport -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.sched.adb -f 
INFO-FLOW: Finish scheduling divide_sum.
Execute       set_default_model divide_sum 
Execute       bind -model divide_sum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 153.258 MB.
Execute       syn_report -verbosereport -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.bind.adb -f 
INFO-FLOW: Finish binding divide_sum.
Execute       get_model_list divide_sum -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess divide_sum 
INFO-FLOW: Model list for RTL generation: divide_sum
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model divide_sum -top_prefix  -sub_prefix divide_sum_ -mg_file C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_sum/in_val1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_sum/in_val2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_sum/out_result1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_sum/out_result2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'divide_sum' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_sum' pipeline 'VITIS_LOOP_10_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_sum'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 156.750 MB.
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute       gen_rtl divide_sum -istop -style xilinx -f -lang vhdl -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/vhdl/divide_sum 
Execute       gen_rtl divide_sum -istop -style xilinx -f -lang vlog -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/verilog/divide_sum 
Execute       syn_report -csynth -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/divide_sum_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/divide_sum_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model divide_sum -f -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.adb 
Execute       db_write -model divide_sum -bindview -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info divide_sum -p C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum 
Execute       export_constraint_db -f -tool general -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.constraint.tcl 
Execute       syn_report -designview -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.design.xml 
Execute       syn_report -csynthDesign -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth.rpt -MHOut C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model divide_sum -o C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.protoinst 
Execute       sc_get_clocks divide_sum 
Execute       sc_get_portdomain divide_sum 
INFO-FLOW: Model list for RTL component generation: divide_sum
INFO-FLOW: Handling components in module [divide_sum] ... 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.compgen.tcl 
INFO-FLOW: Found component divide_sum_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model divide_sum_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component divide_sum_flow_control_loop_pipe.
INFO-FLOW: Append model divide_sum_flow_control_loop_pipe
INFO-FLOW: Append model divide_sum
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: divide_sum_sdiv_32ns_32ns_32_36_1 divide_sum_flow_control_loop_pipe divide_sum
INFO-FLOW: Generating C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model divide_sum_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model divide_sum_flow_control_loop_pipe
INFO-FLOW: To file: write model divide_sum
INFO-FLOW: Generating C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.165 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/vlog' tclDir='C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db' modelList='divide_sum_sdiv_32ns_32ns_32_36_1
divide_sum_flow_control_loop_pipe
divide_sum
' expOnly='0'
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 162.609 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='divide_sum_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.9 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='divide_sum_sdiv_32ns_32ns_32_36_1
divide_sum_flow_control_loop_pipe
divide_sum
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.compgen.dataonly.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.constraint.tcl 
Execute       sc_get_clocks divide_sum 
Execute       source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST divide_sum MODULE2INSTS {divide_sum divide_sum} INST2MODULE {divide_sum divide_sum} INSTDATA {divide_sum {DEPTH 1 CHILDREN {}}} MODULEDATA {divide_sum {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_142_p2 SOURCE src_hls/divide_sum.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_186_p2 SOURCE src_hls/divide_sum.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_205_p2 SOURCE src_hls/divide_sum.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 167.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for divide_sum.
INFO: [VLOG 209-307] Generating Verilog RTL for divide_sum.
Execute       syn_report -model divide_sum -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 345.30 MHz
Command     autosyn done; 2.753 sec.
Command   csynth_design done; 14.573 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.574 seconds; current allocated memory: 45.965 MB.
Command ap_source done; 16.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1 opened at Tue Jul 16 11:44:06 +0900 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: G:/TOOLS/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/TOOLS/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.049 sec.
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.161 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.238 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls
Execute     config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.454 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.118 sec.
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
Execute   cosim_design -wave_debug -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.121 sec.
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.167 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/works/verilog/kria_prj/spi_add_100/src_hls/tb_divide_sum.cpp C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/tb_divide_sum.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/tb_divide_sum.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/tb_divide_sum.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.167 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/works/verilog/kria_prj/spi_add_100/src_hls/divide_sum.cpp C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/divide_sum.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/divide_sum.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec G:/TOOLS/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/./sim/autowrap/testbench/divide_sum.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.126 sec.
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.799 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.DependenceCheck.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 102.106 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 115.379 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 115.379 seconds; current allocated memory: 7.293 MB.
Command ap_source done; 117.193 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1 opened at Tue Jul 16 11:46:16 +0900 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: G:/TOOLS/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/TOOLS/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.85 sec.
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.013 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls
Execute     config_export -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.168 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.104 sec.
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.225 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/works/verilog/kria_prj/spi_add_100/vitis_hls 
Execute     config_export -format=ip_catalog -output=C:/works/verilog/kria_prj/spi_add_100/vitis_hls -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=divide_sum xml_exists=0
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to divide_sum
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=3 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='divide_sum_sdiv_32ns_32ns_32_36_1
divide_sum_flow_control_loop_pipe
divide_sum
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.compgen.dataonly.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.constraint.tcl 
Execute     sc_get_clocks divide_sum 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to divide_sum
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=divide_sum
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.rtl_wrap.cfg.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.constraint.tcl 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/divide_sum.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/TOOLS/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s vitis_hls/export.zip 
INFO: [HLS 200-802] Generated output file vitis_hls/export.zip
Command   export_design done; 21.554 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.554 seconds; current allocated memory: 6.395 MB.
Command ap_source done; 23.019 sec.
Execute cleanup_all 
