Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Ascon_Top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Ascon_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.roundconstant
Compiling module xil_defaultlib.sub_layer
Compiling module xil_defaultlib.linear_layer
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.RoundCounter
Compiling module xil_defaultlib.Encryption_default
Compiling module xil_defaultlib.Decryption_default
Compiling module xil_defaultlib.FC_default
Compiling module xil_defaultlib.Ascon
Compiling module xil_defaultlib.Ascon_Top
Compiling module xil_defaultlib.Ascon_Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ascon_Top_tb_time_impl
