{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_sysref.v@63:73@HdlIdDef", "\n  input core_event_sysref_alignment_error\n);\n\nreg up_status_sysref_alignment_error = 1'b0;\nwire up_status_sysref_captured;\n\nalways @(*) begin\n  case (up_raddr)\n  /* JESD SYSREF configuraton */\n  12'h040: up_rdata <= {\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_sysref.v@62:72", "  output reg up_cfg_sysref_disable,\n\n  input core_event_sysref_alignment_error\n);\n\nreg up_status_sysref_alignment_error = 1'b0;\nwire up_status_sysref_captured;\n\nalways @(*) begin\n  case (up_raddr)\n  /* JESD SYSREF configuraton */\n"]], "Diff Content": {"Delete": [], "Add": [[68, "reg [1:0] up_sysref_status;\n"], [68, "reg [1:0] up_sysref_status_clear;\n"], [68, "wire [1:0] up_sysref_event;\n"], [68, "sync_event #(\n"], [68, "  .NUM_OF_EVENTS(2)\n"], [68, ") i_sysref_event_sync (\n"], [68, "  .in_clk(core_clk),\n"], [68, "  .in_event({\n"], [68, "    core_event_sysref_alignment_error,\n"], [68, "    core_event_sysref_edge\n"], [68, "  }),\n"], [68, "  .out_clk(up_clk),\n"], [68, "  .out_event(up_sysref_event)\n"], [68, ");\n"], [68, "always @(posedge up_clk) begin\n"], [68, "  if (up_reset == 1'b1) begin\n"], [68, "    up_sysref_status <= 2'b00;\n"], [68, "  end else begin\n"], [68, "    up_sysref_status <= (up_sysref_status & ~up_sysref_status_clear) | up_sysref_event;\n"], [68, "  end\n"], [68, "end\n"]]}}