{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695743520019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695743520019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 21:21:59 2023 " "Processing started: Tue Sep 26 21:21:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695743520019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695743520019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_adder -c BCD_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_adder -c BCD_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695743520019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695743520584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695743520584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.v 5 5 " "Found 5 design units, including 5 entities, in source file bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "BCD_adder.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_add " "Found entity 2: full_add" {  } { { "BCD_adder.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_ripple_adder " "Found entity 3: four_bit_ripple_adder" {  } { { "BCD_adder.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD_adder_main " "Found entity 4: BCD_adder_main" {  } { { "BCD_adder.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""} { "Info" "ISGN_ENTITY_NAME" "5 BCD_adder " "Found entity 5: BCD_adder" {  } { { "BCD_adder.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695743530099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder_test " "Found entity 1: BCD_adder_test" {  } { { "BCD_adder_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695743530099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695743530099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder " "Elaborating entity \"BCD_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695743530178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_adder_main BCD_adder_main:g1 " "Elaborating entity \"BCD_adder_main\" for hierarchy \"BCD_adder_main:g1\"" {  } { { "BCD_adder.v" "g1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695743530178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_adder BCD_adder_main:g1\|four_bit_ripple_adder:g1 " "Elaborating entity \"four_bit_ripple_adder\" for hierarchy \"BCD_adder_main:g1\|four_bit_ripple_adder:g1\"" {  } { { "BCD_adder.v" "g1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695743530178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add BCD_adder_main:g1\|four_bit_ripple_adder:g1\|full_add:fa1 " "Elaborating entity \"full_add\" for hierarchy \"BCD_adder_main:g1\|four_bit_ripple_adder:g1\|full_add:fa1\"" {  } { { "BCD_adder.v" "fa1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695743530193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add BCD_adder_main:g1\|four_bit_ripple_adder:g1\|full_add:fa1\|half_add:ha1 " "Elaborating entity \"half_add\" for hierarchy \"BCD_adder_main:g1\|four_bit_ripple_adder:g1\|full_add:fa1\|half_add:ha1\"" {  } { { "BCD_adder.v" "ha1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_adder/BCD_adder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695743530193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695743530241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 21:22:10 2023 " "Processing ended: Tue Sep 26 21:22:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695743530241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695743530241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695743530241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695743530241 ""}
