// Seed: 2739356776
module module_0 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    input wand id_10
);
  assign id_2 = (id_5);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    inout tri id_2,
    output tri id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    output wand id_12,
    output wire id_13
);
  wire id_15;
  assign id_5 = id_0;
  wire id_16;
  assign id_3 = id_2;
  module_0(
      id_5, id_10, id_2, id_10, id_5, id_1, id_11, id_4, id_12, id_11, id_2
  );
endmodule
