

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0'
================================================================
* Date:           Wed Oct 18 13:28:34 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.082|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_15_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'data_15_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_14_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_14_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_13_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_13_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_12_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_12_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_11_V_read12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_11_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_10_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_9_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'read' 'data_9_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_8_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_8_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 14 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 15 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 17 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 18 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_cast = sext i16 %data_0_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.72ns)   --->   "%r_V_6 = mul i26 %r_V_cast, -361" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'r_V_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i16 %data_1_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.72ns)   --->   "%r_V_6_1 = mul i26 %r_V_1_cast, -339" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'r_V_6_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i16 %data_2_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.72ns)   --->   "%r_V_6_2 = mul i26 %r_V_2_cast, 292" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'r_V_6_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i16 %data_3_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.72ns)   --->   "%r_V_6_3 = mul i26 %r_V_3_cast, 389" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'r_V_6_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'partselect' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_4_cast = sext i16 %data_4_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'sext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.72ns)   --->   "%r_V_6_4 = mul i26 %r_V_4_cast, 338" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_6_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i16 %data_5_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.72ns)   --->   "%r_V_6_5 = mul i26 %r_V_5_cast, 354" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'r_V_6_5' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'partselect' 'tmp_5_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_cast_26 = sext i16 %data_6_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'r_V_cast_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.72ns)   --->   "%r_V_6_6 = mul i26 %r_V_cast_26, 306" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'r_V_6_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_5_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_7_cast = sext i16 %data_7_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'sext' 'r_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.72ns)   --->   "%r_V_6_7 = mul i26 %r_V_7_cast, 440" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'mul' 'r_V_6_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'partselect' 'tmp_5_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_8_cast = sext i16 %data_8_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'sext' 'r_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.72ns)   --->   "%r_V_6_8 = mul i26 %r_V_8_cast, -296" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'mul' 'r_V_6_8' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_8, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'partselect' 'tmp_5_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_9_cast = sext i16 %data_9_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'r_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.72ns)   --->   "%r_V_6_9 = mul i26 %r_V_9_cast, 299" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'r_V_6_9' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_9, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_5_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_10_cast = sext i16 %data_10_V_read11 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'sext' 'r_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.72ns)   --->   "%r_V_6_s = mul i26 %r_V_10_cast, -292" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'r_V_6_s' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'partselect' 'tmp_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_11_cast = sext i16 %data_11_V_read12 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'sext' 'r_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.72ns)   --->   "%r_V_6_10 = mul i26 %r_V_11_cast, 412" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'mul' 'r_V_6_10' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_10, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_5_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_12_cast = sext i16 %data_12_V_read_3 to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'r_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.72ns)   --->   "%r_V_6_11 = mul i25 %r_V_12_cast, -194" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'r_V_6_11' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_6_11, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_13_cast = sext i16 %data_13_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'sext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.72ns)   --->   "%r_V_6_12 = mul i26 %r_V_13_cast, -364" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'mul' 'r_V_6_12' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_12, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'partselect' 'tmp_5_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_14_cast = sext i16 %data_14_V_read_3 to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sext' 'r_V_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.72ns)   --->   "%r_V_6_13 = mul i25 %r_V_14_cast, 174" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'mul' 'r_V_6_13' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_6_13, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_15_cast = sext i16 %data_15_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'sext' 'r_V_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.72ns)   --->   "%r_V_6_14 = mul i26 %r_V_15_cast, 388" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'mul' 'r_V_6_14' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_6_14, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'partselect' 'tmp_5_12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = sext i15 %tmp_6 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = sext i15 %tmp_9 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %tmp_5, %tmp_5_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 70 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (1.30ns)   --->   "%tmp3 = add i16 %tmp_5_2, %tmp_5_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 71 'add' 'tmp3' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%tmp1 = add i16 %tmp3, %tmp2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 72 'add' 'tmp1' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_5_4, %tmp_5_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 73 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (1.30ns)   --->   "%tmp6 = add i16 %tmp_5_6, %tmp_5_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 74 'add' 'tmp6' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp6, %tmp5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 75 'add' 'tmp4' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (1.30ns)   --->   "%tmp9 = add i16 %tmp_5_8, %tmp_5_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 76 'add' 'tmp9' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.30ns)   --->   "%tmp10 = add i16 %tmp_5_s, %tmp_5_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 77 'add' 'tmp10' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i16 %tmp_7, %tmp_5_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 78 'add' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i16 %tmp_5_12, -123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 79 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%tmp13 = add i16 %tmp14, %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 80 'add' 'tmp13' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%tmp11 = add i16 %tmp13, %tmp12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 81 'add' 'tmp11' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 82 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 83 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp4, %tmp1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 85 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 %tmp10, %tmp9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 86 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%tmp7 = add i16 %tmp11, %tmp8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'tmp7' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%res_V_write_assign = add i16 %tmp7, %tmp" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'add' 'res_V_write_assign' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "ret i16 %res_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 90 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_15_V_read_3   (read             ) [ 0000]
data_14_V_read_3   (read             ) [ 0000]
data_13_V_read_3   (read             ) [ 0000]
data_12_V_read_3   (read             ) [ 0000]
data_11_V_read12   (read             ) [ 0000]
data_10_V_read11   (read             ) [ 0000]
data_9_V_read_3    (read             ) [ 0000]
data_8_V_read_3    (read             ) [ 0000]
data_7_V_read_3    (read             ) [ 0000]
data_6_V_read_3    (read             ) [ 0000]
data_5_V_read_3    (read             ) [ 0000]
data_4_V_read_3    (read             ) [ 0000]
data_3_V_read_3    (read             ) [ 0000]
data_2_V_read_3    (read             ) [ 0000]
data_1_V_read_3    (read             ) [ 0000]
data_0_V_read_3    (read             ) [ 0000]
r_V_cast           (sext             ) [ 0000]
r_V_6              (mul              ) [ 0000]
tmp_5              (partselect       ) [ 0110]
r_V_1_cast         (sext             ) [ 0000]
r_V_6_1            (mul              ) [ 0000]
tmp_5_1            (partselect       ) [ 0110]
r_V_2_cast         (sext             ) [ 0000]
r_V_6_2            (mul              ) [ 0000]
tmp_5_2            (partselect       ) [ 0110]
r_V_3_cast         (sext             ) [ 0000]
r_V_6_3            (mul              ) [ 0000]
tmp_5_3            (partselect       ) [ 0110]
r_V_4_cast         (sext             ) [ 0000]
r_V_6_4            (mul              ) [ 0000]
tmp_5_4            (partselect       ) [ 0110]
r_V_5_cast         (sext             ) [ 0000]
r_V_6_5            (mul              ) [ 0000]
tmp_5_5            (partselect       ) [ 0110]
r_V_cast_26        (sext             ) [ 0000]
r_V_6_6            (mul              ) [ 0000]
tmp_5_6            (partselect       ) [ 0110]
r_V_7_cast         (sext             ) [ 0000]
r_V_6_7            (mul              ) [ 0000]
tmp_5_7            (partselect       ) [ 0110]
r_V_8_cast         (sext             ) [ 0000]
r_V_6_8            (mul              ) [ 0000]
tmp_5_8            (partselect       ) [ 0110]
r_V_9_cast         (sext             ) [ 0000]
r_V_6_9            (mul              ) [ 0000]
tmp_5_9            (partselect       ) [ 0110]
r_V_10_cast        (sext             ) [ 0000]
r_V_6_s            (mul              ) [ 0000]
tmp_5_s            (partselect       ) [ 0110]
r_V_11_cast        (sext             ) [ 0000]
r_V_6_10           (mul              ) [ 0000]
tmp_5_10           (partselect       ) [ 0110]
r_V_12_cast        (sext             ) [ 0000]
r_V_6_11           (mul              ) [ 0000]
tmp_6              (partselect       ) [ 0110]
r_V_13_cast        (sext             ) [ 0000]
r_V_6_12           (mul              ) [ 0000]
tmp_5_11           (partselect       ) [ 0110]
r_V_14_cast        (sext             ) [ 0000]
r_V_6_13           (mul              ) [ 0000]
tmp_9              (partselect       ) [ 0110]
r_V_15_cast        (sext             ) [ 0000]
r_V_6_14           (mul              ) [ 0000]
tmp_5_12           (partselect       ) [ 0110]
tmp_7              (sext             ) [ 0000]
tmp_s              (sext             ) [ 0000]
tmp2               (add              ) [ 0000]
tmp3               (add              ) [ 0000]
tmp1               (add              ) [ 0101]
tmp5               (add              ) [ 0000]
tmp6               (add              ) [ 0000]
tmp4               (add              ) [ 0101]
tmp9               (add              ) [ 0101]
tmp10              (add              ) [ 0101]
tmp12              (add              ) [ 0000]
tmp14              (add              ) [ 0000]
tmp13              (add              ) [ 0000]
tmp11              (add              ) [ 0101]
StgValue_82        (specpipeline     ) [ 0000]
StgValue_83        (specresourcelimit) [ 0000]
StgValue_84        (specloopname     ) [ 0000]
tmp                (add              ) [ 0000]
tmp8               (add              ) [ 0000]
tmp7               (add              ) [ 0000]
res_V_write_assign (add              ) [ 0000]
StgValue_89        (specloopname     ) [ 0000]
StgValue_90        (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="data_15_V_read_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_15_V_read_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_14_V_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_13_V_read_3_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_12_V_read_3_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_11_V_read12_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read12/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_10_V_read11_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read11/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_9_V_read_3_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_8_V_read_3_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_7_V_read_3_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_6_V_read_3_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_5_V_read_3_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_4_V_read_3_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_3_V_read_3_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_2_V_read_3_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_1_V_read_3_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_0_V_read_3_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="r_V_6_14_fu_194">
<pin_list>
<pin id="1294" dir="0" index="0" bw="16" slack="0"/>
<pin id="1295" dir="0" index="1" bw="10" slack="0"/>
<pin id="1296" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_14/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_V_6_fu_195">
<pin_list>
<pin id="1234" dir="0" index="0" bw="16" slack="0"/>
<pin id="1235" dir="0" index="1" bw="10" slack="0"/>
<pin id="1236" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_V_6_9_fu_196">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="0" index="1" bw="10" slack="0"/>
<pin id="1272" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_9/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_V_6_4_fu_197">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="0" index="1" bw="10" slack="0"/>
<pin id="1252" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_V_6_5_fu_198">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="0"/>
<pin id="1255" dir="0" index="1" bw="10" slack="0"/>
<pin id="1256" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_5/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="r_V_6_1_fu_199">
<pin_list>
<pin id="1238" dir="0" index="0" bw="16" slack="0"/>
<pin id="1239" dir="0" index="1" bw="10" slack="0"/>
<pin id="1240" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_V_6_6_fu_200">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="0"/>
<pin id="1259" dir="0" index="1" bw="10" slack="0"/>
<pin id="1260" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_6/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_V_6_10_fu_201">
<pin_list>
<pin id="1278" dir="0" index="0" bw="16" slack="0"/>
<pin id="1279" dir="0" index="1" bw="10" slack="0"/>
<pin id="1280" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_10/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_V_6_3_fu_202">
<pin_list>
<pin id="1246" dir="0" index="0" bw="16" slack="0"/>
<pin id="1247" dir="0" index="1" bw="10" slack="0"/>
<pin id="1248" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_3/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="r_V_6_8_fu_203">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="0" index="1" bw="10" slack="0"/>
<pin id="1268" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_8/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="r_V_6_s_fu_204">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="0"/>
<pin id="1275" dir="0" index="1" bw="10" slack="0"/>
<pin id="1276" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_s/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_V_6_11_fu_205">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="0"/>
<pin id="1283" dir="0" index="1" bw="9" slack="0"/>
<pin id="1284" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_11/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_V_6_7_fu_206">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="0"/>
<pin id="1263" dir="0" index="1" bw="10" slack="0"/>
<pin id="1264" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_7/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_V_6_12_fu_207">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="0" index="1" bw="10" slack="0"/>
<pin id="1288" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_12/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="r_V_6_13_fu_208">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="0" index="1" bw="9" slack="0"/>
<pin id="1292" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_13/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="r_V_6_2_fu_209">
<pin_list>
<pin id="1242" dir="0" index="0" bw="16" slack="0"/>
<pin id="1243" dir="0" index="1" bw="10" slack="0"/>
<pin id="1244" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_2/1 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="r_V_cast_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="0"/>
<pin id="1349" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_5_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="0"/>
<pin id="1354" dir="0" index="1" bw="26" slack="0"/>
<pin id="1355" dir="0" index="2" bw="5" slack="0"/>
<pin id="1356" dir="0" index="3" bw="6" slack="0"/>
<pin id="1357" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="r_V_1_cast_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_5_1_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="16" slack="0"/>
<pin id="1369" dir="0" index="1" bw="26" slack="0"/>
<pin id="1370" dir="0" index="2" bw="5" slack="0"/>
<pin id="1371" dir="0" index="3" bw="6" slack="0"/>
<pin id="1372" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_1/1 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="r_V_2_cast_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="16" slack="0"/>
<pin id="1379" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/1 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_5_2_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="16" slack="0"/>
<pin id="1384" dir="0" index="1" bw="26" slack="0"/>
<pin id="1385" dir="0" index="2" bw="5" slack="0"/>
<pin id="1386" dir="0" index="3" bw="6" slack="0"/>
<pin id="1387" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_2/1 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="r_V_3_cast_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="16" slack="0"/>
<pin id="1394" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3_cast/1 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_5_3_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="0"/>
<pin id="1399" dir="0" index="1" bw="26" slack="0"/>
<pin id="1400" dir="0" index="2" bw="5" slack="0"/>
<pin id="1401" dir="0" index="3" bw="6" slack="0"/>
<pin id="1402" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_3/1 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="r_V_4_cast_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="0"/>
<pin id="1409" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4_cast/1 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="tmp_5_4_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="0"/>
<pin id="1414" dir="0" index="1" bw="26" slack="0"/>
<pin id="1415" dir="0" index="2" bw="5" slack="0"/>
<pin id="1416" dir="0" index="3" bw="6" slack="0"/>
<pin id="1417" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_4/1 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="r_V_5_cast_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="0"/>
<pin id="1424" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5_cast/1 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="tmp_5_5_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="16" slack="0"/>
<pin id="1429" dir="0" index="1" bw="26" slack="0"/>
<pin id="1430" dir="0" index="2" bw="5" slack="0"/>
<pin id="1431" dir="0" index="3" bw="6" slack="0"/>
<pin id="1432" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_5/1 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="r_V_cast_26_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="16" slack="0"/>
<pin id="1439" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast_26/1 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tmp_5_6_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="16" slack="0"/>
<pin id="1444" dir="0" index="1" bw="26" slack="0"/>
<pin id="1445" dir="0" index="2" bw="5" slack="0"/>
<pin id="1446" dir="0" index="3" bw="6" slack="0"/>
<pin id="1447" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_6/1 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="r_V_7_cast_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="16" slack="0"/>
<pin id="1454" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7_cast/1 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_5_7_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="16" slack="0"/>
<pin id="1459" dir="0" index="1" bw="26" slack="0"/>
<pin id="1460" dir="0" index="2" bw="5" slack="0"/>
<pin id="1461" dir="0" index="3" bw="6" slack="0"/>
<pin id="1462" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_7/1 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="r_V_8_cast_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="0"/>
<pin id="1469" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8_cast/1 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="tmp_5_8_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="0"/>
<pin id="1474" dir="0" index="1" bw="26" slack="0"/>
<pin id="1475" dir="0" index="2" bw="5" slack="0"/>
<pin id="1476" dir="0" index="3" bw="6" slack="0"/>
<pin id="1477" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_8/1 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="r_V_9_cast_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="16" slack="0"/>
<pin id="1484" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9_cast/1 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="tmp_5_9_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="16" slack="0"/>
<pin id="1489" dir="0" index="1" bw="26" slack="0"/>
<pin id="1490" dir="0" index="2" bw="5" slack="0"/>
<pin id="1491" dir="0" index="3" bw="6" slack="0"/>
<pin id="1492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_9/1 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="r_V_10_cast_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="0"/>
<pin id="1499" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_cast/1 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="tmp_5_s_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="0"/>
<pin id="1504" dir="0" index="1" bw="26" slack="0"/>
<pin id="1505" dir="0" index="2" bw="5" slack="0"/>
<pin id="1506" dir="0" index="3" bw="6" slack="0"/>
<pin id="1507" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_s/1 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="r_V_11_cast_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="0"/>
<pin id="1514" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11_cast/1 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="tmp_5_10_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="0"/>
<pin id="1519" dir="0" index="1" bw="26" slack="0"/>
<pin id="1520" dir="0" index="2" bw="5" slack="0"/>
<pin id="1521" dir="0" index="3" bw="6" slack="0"/>
<pin id="1522" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_10/1 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="r_V_12_cast_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="16" slack="0"/>
<pin id="1529" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12_cast/1 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="tmp_6_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="15" slack="0"/>
<pin id="1534" dir="0" index="1" bw="25" slack="0"/>
<pin id="1535" dir="0" index="2" bw="5" slack="0"/>
<pin id="1536" dir="0" index="3" bw="6" slack="0"/>
<pin id="1537" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="r_V_13_cast_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="0"/>
<pin id="1544" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13_cast/1 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="tmp_5_11_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="0"/>
<pin id="1549" dir="0" index="1" bw="26" slack="0"/>
<pin id="1550" dir="0" index="2" bw="5" slack="0"/>
<pin id="1551" dir="0" index="3" bw="6" slack="0"/>
<pin id="1552" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_11/1 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="r_V_14_cast_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="0"/>
<pin id="1559" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14_cast/1 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="tmp_9_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="15" slack="0"/>
<pin id="1564" dir="0" index="1" bw="25" slack="0"/>
<pin id="1565" dir="0" index="2" bw="5" slack="0"/>
<pin id="1566" dir="0" index="3" bw="6" slack="0"/>
<pin id="1567" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="r_V_15_cast_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="0"/>
<pin id="1574" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15_cast/1 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="tmp_5_12_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="16" slack="0"/>
<pin id="1579" dir="0" index="1" bw="26" slack="0"/>
<pin id="1580" dir="0" index="2" bw="5" slack="0"/>
<pin id="1581" dir="0" index="3" bw="6" slack="0"/>
<pin id="1582" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_12/1 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="tmp_7_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="15" slack="1"/>
<pin id="1589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="tmp_s_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="15" slack="1"/>
<pin id="1592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="tmp2_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="0" index="1" bw="16" slack="1"/>
<pin id="1596" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="tmp3_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="1"/>
<pin id="1599" dir="0" index="1" bw="16" slack="1"/>
<pin id="1600" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="tmp1_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="16" slack="0"/>
<pin id="1603" dir="0" index="1" bw="16" slack="0"/>
<pin id="1604" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="tmp5_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="16" slack="1"/>
<pin id="1609" dir="0" index="1" bw="16" slack="1"/>
<pin id="1610" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="tmp6_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="1"/>
<pin id="1613" dir="0" index="1" bw="16" slack="1"/>
<pin id="1614" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="tmp4_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="0"/>
<pin id="1617" dir="0" index="1" bw="16" slack="0"/>
<pin id="1618" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp9_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="16" slack="1"/>
<pin id="1623" dir="0" index="1" bw="16" slack="1"/>
<pin id="1624" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp10_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="16" slack="1"/>
<pin id="1627" dir="0" index="1" bw="16" slack="1"/>
<pin id="1628" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="tmp12_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="15" slack="0"/>
<pin id="1631" dir="0" index="1" bw="16" slack="1"/>
<pin id="1632" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="tmp14_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="16" slack="1"/>
<pin id="1636" dir="0" index="1" bw="8" slack="0"/>
<pin id="1637" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/2 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="tmp13_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="0"/>
<pin id="1641" dir="0" index="1" bw="15" slack="0"/>
<pin id="1642" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/2 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="tmp11_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="16" slack="0"/>
<pin id="1647" dir="0" index="1" bw="16" slack="0"/>
<pin id="1648" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="tmp_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="16" slack="1"/>
<pin id="1653" dir="0" index="1" bw="16" slack="1"/>
<pin id="1654" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="tmp8_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="16" slack="1"/>
<pin id="1657" dir="0" index="1" bw="16" slack="1"/>
<pin id="1658" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="tmp7_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="16" slack="1"/>
<pin id="1661" dir="0" index="1" bw="16" slack="0"/>
<pin id="1662" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="res_V_write_assign_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="16" slack="0"/>
<pin id="1666" dir="0" index="1" bw="16" slack="0"/>
<pin id="1667" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V_write_assign/3 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="tmp_5_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="16" slack="1"/>
<pin id="1672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="tmp_5_1_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="16" slack="1"/>
<pin id="1677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="tmp_5_2_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="16" slack="1"/>
<pin id="1682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_5_3_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="16" slack="1"/>
<pin id="1687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="tmp_5_4_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="16" slack="1"/>
<pin id="1692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="tmp_5_5_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="1"/>
<pin id="1697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_5 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="tmp_5_6_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="16" slack="1"/>
<pin id="1702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_6 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="tmp_5_7_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="1"/>
<pin id="1707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_7 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="tmp_5_8_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="1"/>
<pin id="1712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_8 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="tmp_5_9_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="16" slack="1"/>
<pin id="1717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_9 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="tmp_5_s_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="16" slack="1"/>
<pin id="1722" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_s "/>
</bind>
</comp>

<comp id="1725" class="1005" name="tmp_5_10_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="16" slack="1"/>
<pin id="1727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_10 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="tmp_6_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="15" slack="1"/>
<pin id="1732" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="tmp_5_11_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="16" slack="1"/>
<pin id="1737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_11 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_9_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="15" slack="1"/>
<pin id="1742" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="tmp_5_12_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="1"/>
<pin id="1747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_12 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="tmp1_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="16" slack="1"/>
<pin id="1752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="tmp4_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="1"/>
<pin id="1757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="tmp9_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="16" slack="1"/>
<pin id="1762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="tmp10_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="1"/>
<pin id="1767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="tmp11_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="16" slack="1"/>
<pin id="1772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="1237"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="1241"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="1245"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="1249"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="1253"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="1257"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="1261"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="1265"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="1269"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="1273"><net_src comp="58" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="1277"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="1281"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="1285"><net_src comp="64" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="1289"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="1293"><net_src comp="72" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="1297"><net_src comp="74" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="1350"><net_src comp="188" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1358"><net_src comp="36" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="195" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1360"><net_src comp="38" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1361"><net_src comp="40" pin="0"/><net_sink comp="1352" pin=3"/></net>

<net id="1365"><net_src comp="182" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1373"><net_src comp="36" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="199" pin="2"/><net_sink comp="1367" pin=1"/></net>

<net id="1375"><net_src comp="38" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1376"><net_src comp="40" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1380"><net_src comp="176" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1388"><net_src comp="36" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="209" pin="2"/><net_sink comp="1382" pin=1"/></net>

<net id="1390"><net_src comp="38" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1391"><net_src comp="40" pin="0"/><net_sink comp="1382" pin=3"/></net>

<net id="1395"><net_src comp="170" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1403"><net_src comp="36" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="202" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1405"><net_src comp="38" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1406"><net_src comp="40" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1410"><net_src comp="164" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1418"><net_src comp="36" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="197" pin="2"/><net_sink comp="1412" pin=1"/></net>

<net id="1420"><net_src comp="38" pin="0"/><net_sink comp="1412" pin=2"/></net>

<net id="1421"><net_src comp="40" pin="0"/><net_sink comp="1412" pin=3"/></net>

<net id="1425"><net_src comp="158" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1433"><net_src comp="36" pin="0"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="198" pin="2"/><net_sink comp="1427" pin=1"/></net>

<net id="1435"><net_src comp="38" pin="0"/><net_sink comp="1427" pin=2"/></net>

<net id="1436"><net_src comp="40" pin="0"/><net_sink comp="1427" pin=3"/></net>

<net id="1440"><net_src comp="152" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1448"><net_src comp="36" pin="0"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="200" pin="2"/><net_sink comp="1442" pin=1"/></net>

<net id="1450"><net_src comp="38" pin="0"/><net_sink comp="1442" pin=2"/></net>

<net id="1451"><net_src comp="40" pin="0"/><net_sink comp="1442" pin=3"/></net>

<net id="1455"><net_src comp="146" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1463"><net_src comp="36" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="206" pin="2"/><net_sink comp="1457" pin=1"/></net>

<net id="1465"><net_src comp="38" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1466"><net_src comp="40" pin="0"/><net_sink comp="1457" pin=3"/></net>

<net id="1470"><net_src comp="140" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1478"><net_src comp="36" pin="0"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="203" pin="2"/><net_sink comp="1472" pin=1"/></net>

<net id="1480"><net_src comp="38" pin="0"/><net_sink comp="1472" pin=2"/></net>

<net id="1481"><net_src comp="40" pin="0"/><net_sink comp="1472" pin=3"/></net>

<net id="1485"><net_src comp="134" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1493"><net_src comp="36" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="196" pin="2"/><net_sink comp="1487" pin=1"/></net>

<net id="1495"><net_src comp="38" pin="0"/><net_sink comp="1487" pin=2"/></net>

<net id="1496"><net_src comp="40" pin="0"/><net_sink comp="1487" pin=3"/></net>

<net id="1500"><net_src comp="128" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1508"><net_src comp="36" pin="0"/><net_sink comp="1502" pin=0"/></net>

<net id="1509"><net_src comp="204" pin="2"/><net_sink comp="1502" pin=1"/></net>

<net id="1510"><net_src comp="38" pin="0"/><net_sink comp="1502" pin=2"/></net>

<net id="1511"><net_src comp="40" pin="0"/><net_sink comp="1502" pin=3"/></net>

<net id="1515"><net_src comp="122" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1523"><net_src comp="36" pin="0"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="201" pin="2"/><net_sink comp="1517" pin=1"/></net>

<net id="1525"><net_src comp="38" pin="0"/><net_sink comp="1517" pin=2"/></net>

<net id="1526"><net_src comp="40" pin="0"/><net_sink comp="1517" pin=3"/></net>

<net id="1530"><net_src comp="116" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1538"><net_src comp="66" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="205" pin="2"/><net_sink comp="1532" pin=1"/></net>

<net id="1540"><net_src comp="38" pin="0"/><net_sink comp="1532" pin=2"/></net>

<net id="1541"><net_src comp="68" pin="0"/><net_sink comp="1532" pin=3"/></net>

<net id="1545"><net_src comp="110" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1553"><net_src comp="36" pin="0"/><net_sink comp="1547" pin=0"/></net>

<net id="1554"><net_src comp="207" pin="2"/><net_sink comp="1547" pin=1"/></net>

<net id="1555"><net_src comp="38" pin="0"/><net_sink comp="1547" pin=2"/></net>

<net id="1556"><net_src comp="40" pin="0"/><net_sink comp="1547" pin=3"/></net>

<net id="1560"><net_src comp="104" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1568"><net_src comp="66" pin="0"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="208" pin="2"/><net_sink comp="1562" pin=1"/></net>

<net id="1570"><net_src comp="38" pin="0"/><net_sink comp="1562" pin=2"/></net>

<net id="1571"><net_src comp="68" pin="0"/><net_sink comp="1562" pin=3"/></net>

<net id="1575"><net_src comp="98" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1583"><net_src comp="36" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1584"><net_src comp="194" pin="2"/><net_sink comp="1577" pin=1"/></net>

<net id="1585"><net_src comp="38" pin="0"/><net_sink comp="1577" pin=2"/></net>

<net id="1586"><net_src comp="40" pin="0"/><net_sink comp="1577" pin=3"/></net>

<net id="1605"><net_src comp="1597" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1606"><net_src comp="1593" pin="2"/><net_sink comp="1601" pin=1"/></net>

<net id="1619"><net_src comp="1611" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="1607" pin="2"/><net_sink comp="1615" pin=1"/></net>

<net id="1633"><net_src comp="1587" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1638"><net_src comp="76" pin="0"/><net_sink comp="1634" pin=1"/></net>

<net id="1643"><net_src comp="1634" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="1590" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1649"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="1629" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1663"><net_src comp="1655" pin="2"/><net_sink comp="1659" pin=1"/></net>

<net id="1668"><net_src comp="1659" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1669"><net_src comp="1651" pin="2"/><net_sink comp="1664" pin=1"/></net>

<net id="1673"><net_src comp="1352" pin="4"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1678"><net_src comp="1367" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="1683"><net_src comp="1382" pin="4"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1688"><net_src comp="1397" pin="4"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="1693"><net_src comp="1412" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1698"><net_src comp="1427" pin="4"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1607" pin=1"/></net>

<net id="1703"><net_src comp="1442" pin="4"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1708"><net_src comp="1457" pin="4"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="1713"><net_src comp="1472" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1718"><net_src comp="1487" pin="4"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="1723"><net_src comp="1502" pin="4"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1728"><net_src comp="1517" pin="4"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="1733"><net_src comp="1532" pin="4"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1738"><net_src comp="1547" pin="4"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="1743"><net_src comp="1562" pin="4"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1748"><net_src comp="1577" pin="4"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1753"><net_src comp="1601" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1651" pin=1"/></net>

<net id="1758"><net_src comp="1615" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1763"><net_src comp="1621" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="1768"><net_src comp="1625" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1773"><net_src comp="1645" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1659" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_0_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_1_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_3_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_4_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_5_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_6_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_7_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_8_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_9_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_10_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_11_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_12_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_13_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_14_V_read | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.0.0 : data_15_V_read | {1 }
  - Chain level:
	State 1
		r_V_6 : 1
		tmp_5 : 2
		r_V_6_1 : 1
		tmp_5_1 : 2
		r_V_6_2 : 1
		tmp_5_2 : 2
		r_V_6_3 : 1
		tmp_5_3 : 2
		r_V_6_4 : 1
		tmp_5_4 : 2
		r_V_6_5 : 1
		tmp_5_5 : 2
		r_V_6_6 : 1
		tmp_5_6 : 2
		r_V_6_7 : 1
		tmp_5_7 : 2
		r_V_6_8 : 1
		tmp_5_8 : 2
		r_V_6_9 : 1
		tmp_5_9 : 2
		r_V_6_s : 1
		tmp_5_s : 2
		r_V_6_10 : 1
		tmp_5_10 : 2
		r_V_6_11 : 1
		tmp_6 : 2
		r_V_6_12 : 1
		tmp_5_11 : 2
		r_V_6_13 : 1
		tmp_9 : 2
		r_V_6_14 : 1
		tmp_5_12 : 2
	State 2
		tmp1 : 1
		tmp4 : 1
		tmp12 : 1
		tmp13 : 1
		tmp11 : 2
	State 3
		tmp7 : 1
		res_V_write_assign : 2
		StgValue_90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp2_fu_1593         |    0    |    0    |    16   |
|          |         tmp3_fu_1597         |    0    |    0    |    23   |
|          |         tmp1_fu_1601         |    0    |    0    |    16   |
|          |         tmp5_fu_1607         |    0    |    0    |    16   |
|          |         tmp6_fu_1611         |    0    |    0    |    23   |
|          |         tmp4_fu_1615         |    0    |    0    |    16   |
|          |         tmp9_fu_1621         |    0    |    0    |    23   |
|    add   |         tmp10_fu_1625        |    0    |    0    |    23   |
|          |         tmp12_fu_1629        |    0    |    0    |    16   |
|          |         tmp14_fu_1634        |    0    |    0    |    16   |
|          |         tmp13_fu_1639        |    0    |    0    |    16   |
|          |         tmp11_fu_1645        |    0    |    0    |    16   |
|          |          tmp_fu_1651         |    0    |    0    |    16   |
|          |         tmp8_fu_1655         |    0    |    0    |    16   |
|          |         tmp7_fu_1659         |    0    |    0    |    16   |
|          |  res_V_write_assign_fu_1664  |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        r_V_6_14_fu_194       |    1    |    0    |    6    |
|          |         r_V_6_fu_195         |    1    |    0    |    6    |
|          |        r_V_6_9_fu_196        |    1    |    0    |    6    |
|          |        r_V_6_4_fu_197        |    1    |    0    |    6    |
|          |        r_V_6_5_fu_198        |    1    |    0    |    6    |
|          |        r_V_6_1_fu_199        |    1    |    0    |    6    |
|          |        r_V_6_6_fu_200        |    1    |    0    |    6    |
|    mul   |        r_V_6_10_fu_201       |    1    |    0    |    6    |
|          |        r_V_6_3_fu_202        |    1    |    0    |    6    |
|          |        r_V_6_8_fu_203        |    1    |    0    |    6    |
|          |        r_V_6_s_fu_204        |    1    |    0    |    6    |
|          |        r_V_6_11_fu_205       |    1    |    0    |    6    |
|          |        r_V_6_7_fu_206        |    1    |    0    |    6    |
|          |        r_V_6_12_fu_207       |    1    |    0    |    6    |
|          |        r_V_6_13_fu_208       |    1    |    0    |    6    |
|          |        r_V_6_2_fu_209        |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |  data_15_V_read_3_read_fu_98 |    0    |    0    |    0    |
|          | data_14_V_read_3_read_fu_104 |    0    |    0    |    0    |
|          | data_13_V_read_3_read_fu_110 |    0    |    0    |    0    |
|          | data_12_V_read_3_read_fu_116 |    0    |    0    |    0    |
|          | data_11_V_read12_read_fu_122 |    0    |    0    |    0    |
|          | data_10_V_read11_read_fu_128 |    0    |    0    |    0    |
|          |  data_9_V_read_3_read_fu_134 |    0    |    0    |    0    |
|   read   |  data_8_V_read_3_read_fu_140 |    0    |    0    |    0    |
|          |  data_7_V_read_3_read_fu_146 |    0    |    0    |    0    |
|          |  data_6_V_read_3_read_fu_152 |    0    |    0    |    0    |
|          |  data_5_V_read_3_read_fu_158 |    0    |    0    |    0    |
|          |  data_4_V_read_3_read_fu_164 |    0    |    0    |    0    |
|          |  data_3_V_read_3_read_fu_170 |    0    |    0    |    0    |
|          |  data_2_V_read_3_read_fu_176 |    0    |    0    |    0    |
|          |  data_1_V_read_3_read_fu_182 |    0    |    0    |    0    |
|          |  data_0_V_read_3_read_fu_188 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_cast_fu_1347       |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_1362      |    0    |    0    |    0    |
|          |      r_V_2_cast_fu_1377      |    0    |    0    |    0    |
|          |      r_V_3_cast_fu_1392      |    0    |    0    |    0    |
|          |      r_V_4_cast_fu_1407      |    0    |    0    |    0    |
|          |      r_V_5_cast_fu_1422      |    0    |    0    |    0    |
|          |      r_V_cast_26_fu_1437     |    0    |    0    |    0    |
|          |      r_V_7_cast_fu_1452      |    0    |    0    |    0    |
|   sext   |      r_V_8_cast_fu_1467      |    0    |    0    |    0    |
|          |      r_V_9_cast_fu_1482      |    0    |    0    |    0    |
|          |      r_V_10_cast_fu_1497     |    0    |    0    |    0    |
|          |      r_V_11_cast_fu_1512     |    0    |    0    |    0    |
|          |      r_V_12_cast_fu_1527     |    0    |    0    |    0    |
|          |      r_V_13_cast_fu_1542     |    0    |    0    |    0    |
|          |      r_V_14_cast_fu_1557     |    0    |    0    |    0    |
|          |      r_V_15_cast_fu_1572     |    0    |    0    |    0    |
|          |         tmp_7_fu_1587        |    0    |    0    |    0    |
|          |         tmp_s_fu_1590        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_1352        |    0    |    0    |    0    |
|          |        tmp_5_1_fu_1367       |    0    |    0    |    0    |
|          |        tmp_5_2_fu_1382       |    0    |    0    |    0    |
|          |        tmp_5_3_fu_1397       |    0    |    0    |    0    |
|          |        tmp_5_4_fu_1412       |    0    |    0    |    0    |
|          |        tmp_5_5_fu_1427       |    0    |    0    |    0    |
|          |        tmp_5_6_fu_1442       |    0    |    0    |    0    |
|partselect|        tmp_5_7_fu_1457       |    0    |    0    |    0    |
|          |        tmp_5_8_fu_1472       |    0    |    0    |    0    |
|          |        tmp_5_9_fu_1487       |    0    |    0    |    0    |
|          |        tmp_5_s_fu_1502       |    0    |    0    |    0    |
|          |       tmp_5_10_fu_1517       |    0    |    0    |    0    |
|          |         tmp_6_fu_1532        |    0    |    0    |    0    |
|          |       tmp_5_11_fu_1547       |    0    |    0    |    0    |
|          |         tmp_9_fu_1562        |    0    |    0    |    0    |
|          |       tmp_5_12_fu_1577       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |    0    |   380   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  tmp10_reg_1765 |   16   |
|  tmp11_reg_1770 |   16   |
|  tmp1_reg_1750  |   16   |
|  tmp4_reg_1755  |   16   |
|  tmp9_reg_1760  |   16   |
|tmp_5_10_reg_1725|   16   |
|tmp_5_11_reg_1735|   16   |
|tmp_5_12_reg_1745|   16   |
| tmp_5_1_reg_1675|   16   |
| tmp_5_2_reg_1680|   16   |
| tmp_5_3_reg_1685|   16   |
| tmp_5_4_reg_1690|   16   |
| tmp_5_5_reg_1695|   16   |
| tmp_5_6_reg_1700|   16   |
| tmp_5_7_reg_1705|   16   |
| tmp_5_8_reg_1710|   16   |
| tmp_5_9_reg_1715|   16   |
|  tmp_5_reg_1670 |   16   |
| tmp_5_s_reg_1720|   16   |
|  tmp_6_reg_1730 |   15   |
|  tmp_9_reg_1740 |   15   |
+-----------------+--------+
|      Total      |   334  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   334  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   334  |   380  |
+-----------+--------+--------+--------+
