You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Fine-tuning fused kernel parameters.

Params:
- num_warps ∈ {4, 8}
- num_stages ∈ {2, 3}

Conditional Rules (NOT one-size-fits-all):

IF register pressure LOW (regs < 96, no spill):
  - Try num_warps=8 for compute-bound fusion
  - num_stages=3 may help hide latency

IF register pressure HIGH (regs > 128 or occupancy_limit_registers):
  - Use num_warps=4 (fewer warps = more registers per warp)
  - Keep num_stages=2 (higher stages need more registers)

IF multi-input fusion (3+ distinct loads):
  - num_stages=2 preferred (each stage buffers all inputs)
  - num_warps=4 often better than 8

Autotune:
- Max 2-3 configs to reduce compilation time
- Always include conservative baseline (num_warps=4, num_stages=2)
- Test before/after: revert if gain < 2%



[CURRENT CODE]
```python
# <optimized Triton code>
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        # Smaller tile to reduce register pressure and increase occupancy
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 16},
            num_warps=4,
            num_stages=2,
        ),
        # Slightly larger tile for better arithmetic intensity when registers allow
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 16},
            num_warps=4,
            num_stages=2,
        ),
        # More square tile; can be faster when C_out is large and register use is acceptable
        triton.Config(
            {"BLOCK_M": 32, "BLOCK_N": 32},
            num_warps=8,
            num_stages=3,
        ),
    ],
    key=["P", "C_out"],
)
@triton.jit
def conv3d_fwd_kernel(
    x_ptr, w_ptr, b_ptr, y_ptr,
    N, C_in, C_out,
    D_in, H_in, W_in,
    K_D, K_H, K_W,
    D_out, H_out, W_out,
    P,
    stride_xn, stride_xc, stride_xd, stride_xh, stride_xw,
    stride_woc, stride_wic, stride_wkd, stride_wkh, stride_wkw,
    stride_yn, stride_yc, stride_yd, stride_yh, stride_yw,
    BLOCK_M: tl.constexpr,  # tile over P = N*D_out*H_out*W_out
    BLOCK_N: tl.constexpr,  # tile over C_out
):
    pid_m = tl.program_id(0)  # tile id along flattened output positions
    pid_n = tl.program_id(1)  # tile id along output channels

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    mask_m = offs_m < P
    mask_n = offs_n < C_out

    # Decode flattened output index offs_m -> (n_idx, od_idx, oh_idx, ow_idx)
    DHW_out = D_out * H_out * W_out
    HW_out = H_out * W_out

    n_idx = offs_m // DHW_out
    rem = offs_m % DHW_out
    od_idx = rem // HW_out
    rem2 = rem % HW_out
    oh_idx = rem2 // W_out
    ow_idx = rem2 % W_out

    # Accumulator in fp32
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # 3D convolution: iterate over input channels and kernel volume
    # Use Python loops (compile-time) to keep inner body tight; x/w only live within iteration.
    for ic in range(0, C_in):
        for kd in range(0, K_D):
            for kh in range(0, K_H):
                for kw in range(0, K_W):
                    # Input pointers for this (ic, kd, kh, kw) slice, across BLOCK_M positions
                    x_ptrs = (
                        x_ptr
                        + n_idx * stride_xn
                        + ic * stride_xc
                        + (od_idx + kd) * stride_xd
                        + (oh_idx + kh) * stride_xh
                        + (ow_idx + kw) * stride_xw
                    )
                    x_vals = tl.load(x_ptrs, mask=mask_m, other=0.0).to(tl.float32)

                    # Weight pointers for this (ic, kd, kh, kw) slice, across BLOCK_N output channels
                    w_ptrs = (
                        w_ptr
                        + offs_n * stride_woc
                        + ic * stride_wic
                        + kd * stride_wkd
                        + kh * stride_wkh
                        + kw * stride_wkw
                    )
                    w_vals = tl.load(w_ptrs, mask=mask_n, other=0.0).to(tl.float32)

                    # Outer product update
                    acc += x_vals[:, None] * w_vals[None, :]

    # Add convolution bias
    b_vals = tl.load(b_ptr + offs_n, mask=mask_n, other=0.0).to(tl.float32)
    acc += b_vals[None, :]

    # Store result
    y_ptrs = (
        y_ptr
        + n_idx[:, None] * stride_yn
        + offs_n[None, :] * stride_yc
        + od_idx[:, None] * stride_yd
        + oh_idx[:, None] * stride_yh
        + ow_idx[:, None] * stride_yw
    )
    store_mask = mask_m[:, None] & mask_n[None, :]
    tl.store(y_ptrs, acc, mask=store_mask)


def fused_conv3d(x: torch.Tensor, weight: torch.Tensor, bias: torch.Tensor) -> torch.Tensor:
    """
    3D convolution using Triton, matching nn.Conv3d with:
      - stride = 1
      - padding = 0
      - dilation = 1
      - groups = 1
    Accumulates in fp32 and returns same dtype as input.
    """
    assert x.is_cuda and weight.is_cuda and bias.is_cuda
    assert x.ndim == 5 and weight.ndim == 5

    N, C_in, D_in, H_in, W_in = x.shape
    C_out, C_in_w, K_D, K_H, K_W = weight.shape
    assert C_in_w == C_in, "Groups other than 1 are not supported in this kernel."

    # Output spatial size for stride=1, padding=0, dilation=1
    D_out = D_in - K_D + 1
    H_out = H_in - K_H + 1
    W_out = W_in - K_W + 1
    assert D_out > 0 and H_out > 0 and W_out > 0

    P = N * D_out * H_out * W_out  # total output positions

    # Accumulate in fp32, then cast back to input dtype
    y = torch.empty((N, C_out, D_out, H_out, W_out), device=x.device, dtype=torch.float32)

    grid = lambda META: (
        triton.cdiv(P, META["BLOCK_M"]),
        triton.cdiv(C_out, META["BLOCK_N"]),
    )

    conv3d_fwd_kernel[grid](
        x, weight, bias, y,
        N, C_in, C_out,
        D_in, H_in, W_in,
        K_D, K_H, K_W,
        D_out, H_out, W_out,
        P,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3), x.stride(4),
        weight.stride(0), weight.stride(1), weight.stride(2), weight.stride(3), weight.stride(4),
        y.stride(0), y.stride(1), y.stride(2), y.stride(3), y.stride(4),
    )

    # Match input dtype if needed
    if y.dtype != x.dtype:
        y = y.to(x.dtype)
    return y


class ModelNew(nn.Module):
    """
    Triton-accelerated version of the original Model.
    Uses a custom Triton kernel for Conv3d, and PyTorch for the remaining ops.
    """
    def __init__(self, in_channels, out_channels, kernel_size, divisor, pool_size, bias_shape, sum_dim):
        super(ModelNew, self).__init__()
        # Keep the same modules/params as the original model so state_dicts are compatible.
        self.conv = nn.Conv3d(in_channels, out_channels, kernel_size)
        self.divisor = divisor
        self.max_pool = nn.MaxPool3d(pool_size)
        self.global_avg_pool = nn.AdaptiveAvgPool3d((1, 1, 1))
        self.bias = nn.Parameter(torch.randn(bias_shape))
        self.sum_dim = sum_dim

    def forward(self, x):
        # Use Triton-based Conv3d
        x = fused_conv3d(x, self.conv.weight, self.conv.bias)

        # Remaining operations in PyTorch
        x = x / self.divisor
        x = self.max_pool(x)
        x = self.global_avg_pool(x)
        x = x + self.bias
        x = torch.sum(x, dim=self.sum_dim)
        return x
```

[NCU PROFILING METRICS]
{
  "conv3d_fwd_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 75.99,
    "launch__grid_size": 107632,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 33.2,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 6.25,
    "lts__t_sector_hit_rate.pct": 90.32
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
