Timing Analyzer report for fast_serial
Sat Apr  4 18:11:59 2020
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; fast_serial                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                           ;
+---------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                       ; Status ; Read at                  ;
+---------------------------------------------------------------------+--------+--------------------------+
; avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Apr  4 18:11:58 2020 ;
; fast_serial.sdc                                                     ; OK     ; Sat Apr  4 18:11:58 2020 ;
+---------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { CLK12M }                                                 ;
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.999 ; 50.0 MHz  ; 0.000 ; 9.999  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk    ; PLL12_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL12_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 102.32 MHz ; 102.32 MHz      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.226 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.335 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.957 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.642  ; 0.000         ;
; clk                                                    ; 41.518 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 10.226 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.693      ;
; 10.276 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.645      ;
; 10.276 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.645      ;
; 10.276 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.645      ;
; 10.294 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.625      ;
; 10.335 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 9.585      ;
; 10.344 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.577      ;
; 10.344 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.577      ;
; 10.344 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 9.577      ;
; 10.448 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.096     ; 9.456      ;
; 10.498 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.408      ;
; 10.498 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.408      ;
; 10.498 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.408      ;
; 10.568 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 9.346      ;
; 10.618 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.298      ;
; 10.618 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.298      ;
; 10.618 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.298      ;
; 10.733 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.183      ;
; 10.779 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 9.141      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.799 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.117      ;
; 10.824 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 9.094      ;
; 10.827 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 9.091      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.828 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.069      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.830 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.067      ;
; 10.847 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 9.071      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.847 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 9.050      ;
; 10.850 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 9.068      ;
; 10.878 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.041      ;
; 10.878 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.041      ;
; 10.878 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.041      ;
; 10.878 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.041      ;
; 10.878 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 9.041      ;
; 10.903 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 9.025      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 9.025      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.993      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.993      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.993      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.993      ;
; 10.907 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.993      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 9.023      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.991      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.991      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.991      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.991      ;
; 10.909 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.991      ;
; 10.926 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.974      ;
; 10.926 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.974      ;
; 10.926 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.974      ;
; 10.926 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.974      ;
; 10.926 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.100     ; 8.974      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.001 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.918      ;
; 11.009 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 8.923      ;
; 11.016 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 8.916      ;
; 11.052 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.876      ;
; 11.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.857      ;
; 11.059 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.844      ;
; 11.062 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.841      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.069 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.850      ;
; 11.090 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.838      ;
; 11.094 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 8.838      ;
; 11.096 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 8.836      ;
; 11.111 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 8.807      ;
; 11.134 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 8.784      ;
; 11.138 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 8.794      ;
; 11.142 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.771      ;
; 11.145 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.768      ;
; 11.159 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.754      ;
; 11.170 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.755      ;
; 11.177 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.739      ;
; 11.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.737      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.454 ; tx_fastserial:tx_lite|state[2]                                                                     ; tx_fastserial:tx_lite|state[2]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|state[1]                                                                     ; rx_fastserial:rx_lite|state[1]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[14]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[14]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|rx_ready                                                                     ; rx_fastserial:rx_lite|rx_ready                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|state[2]                                                                     ; rx_fastserial:rx_lite|state[2]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[0]                                                                     ; tx_fastserial:tx_lite|state[0]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[12]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[12]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[3]                                                                     ; tx_fastserial:tx_lite|state[3]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|state[3]                                                                     ; rx_fastserial:rx_lite|state[3]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[11]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[11]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[8]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[8]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|fsdi                                                                         ; tx_fastserial:tx_lite|fsdi                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[14]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[14]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[13]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[12]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[11]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[9]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[9]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[15]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[14]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[14]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[15]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[12]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[11]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[10]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[9]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[9]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[8]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[7]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[7]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]     ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char     ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[13]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[9]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[9]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[12]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[12]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[11]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[11]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                    ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel          ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[8]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[8]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[7]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[7]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[4]                     ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[4]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid             ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[8]                       ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[9]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[9]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write           ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[1]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[1]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[14]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[14]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                      ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.585      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[11]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 4.590      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURING_OFF                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 4.590      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|o_pwm_value[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURE_COMPLETE                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.585      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.585      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.585      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 4.585      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 4.596      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 4.590      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[7]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 4.596      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|state.MEASURING_OFF                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 4.596      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[15]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 4.590      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[11]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 4.596      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.594      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[14]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 4.576      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 4.590      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[6]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_sig[0]                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 4.596      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 4.589      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[15]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 4.582      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 4.591      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.593      ;
; 15.335 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 4.592      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.957 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.301      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_OFF              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[12]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[4]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_ON               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[13]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[9]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[0]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[2]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[7]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[6]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_sig[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[5]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[1]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURE_COMPLETE           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[3]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[6]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 4.296      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[14]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.300      ;
; 3.958 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 4.302      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[5]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[9]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 4.295      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[6]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[7]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[8]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[14]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[15]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.959 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[12]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.296      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.969 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.272      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|o_pwm_value[14]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_sig[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|o_pwm_value[2]                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[14]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[14]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[13]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[12]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[15]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[14]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[12]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[10]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[9]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[8]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[7]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[6]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[5]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[3]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[2]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[1]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[0]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|state.MEASURING_ON               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|state.MEASURE_COMPLETE           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|state.MEASURING_OFF              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.303      ;
; 3.970 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[11]                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.302      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.061 ns




+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 108.85 MHz ; 108.85 MHz      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.812 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.674 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.531 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.650  ; 0.000         ;
; clk                                                    ; 41.516 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 10.812 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 9.119      ;
; 10.881 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 9.051      ;
; 10.989 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.942      ;
; 10.989 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.941      ;
; 10.989 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.941      ;
; 10.989 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.941      ;
; 11.004 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.911      ;
; 11.041 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.889      ;
; 11.041 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.889      ;
; 11.041 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 8.889      ;
; 11.181 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.733      ;
; 11.181 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.733      ;
; 11.181 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.733      ;
; 11.236 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 8.691      ;
; 11.256 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.673      ;
; 11.273 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 8.659      ;
; 11.319 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.607      ;
; 11.319 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.607      ;
; 11.319 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.607      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.325 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.600      ;
; 11.346 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.585      ;
; 11.349 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.582      ;
; 11.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.526      ;
; 11.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.526      ;
; 11.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.526      ;
; 11.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.526      ;
; 11.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.526      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.470 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.437      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.471 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.436      ;
; 11.472 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.459      ;
; 11.475 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.456      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.476 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.431      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.527 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.404      ;
; 11.547 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.363      ;
; 11.547 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.363      ;
; 11.547 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.363      ;
; 11.547 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.363      ;
; 11.547 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.363      ;
; 11.548 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.362      ;
; 11.548 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.362      ;
; 11.548 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.362      ;
; 11.548 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.362      ;
; 11.548 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.362      ;
; 11.553 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.357      ;
; 11.553 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.357      ;
; 11.553 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.357      ;
; 11.553 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.357      ;
; 11.553 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.357      ;
; 11.581 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.356      ;
; 11.584 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.353      ;
; 11.585 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 8.347      ;
; 11.602 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.335      ;
; 11.605 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.332      ;
; 11.624 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 8.303      ;
; 11.627 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 8.300      ;
; 11.628 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.303      ;
; 11.648 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.281      ;
; 11.657 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.258      ;
; 11.660 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.255      ;
; 11.664 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 8.268      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.704 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.227      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.719 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.196      ;
; 11.740 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 8.192      ;
; 11.740 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 8.194      ;
; 11.745 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.192      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[14]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[14]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[7]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[7]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[9]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[5]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[3]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[11]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[11]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[14]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[14]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[7]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[7]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[10]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[10]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[2]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[2]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[3]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[3]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[10]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[10]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[5]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[5]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[7]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[8]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[8]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[6]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[6]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[7]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[7]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[9]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[9]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[9]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[9]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[8]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[8]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[6]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[8]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[9]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[9]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[15]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[15]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[13]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[13]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[0]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[0]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[1]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[1]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[11]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[11]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[14]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[14]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[13]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[13]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[12]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[12]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[11]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[11]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[9]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[9]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[15]                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[15]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]          ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char          ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[12]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[12]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[11]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[11]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                         ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel               ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[8]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[8]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[7]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[7]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                          ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[6]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_sig[0]                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURING_OFF                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[14]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 4.259      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 4.262      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_on_count[15]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 4.262      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 4.259      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 4.262      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 4.259      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 4.262      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 4.259      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[11]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 4.259      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 4.270      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.057     ; 4.270      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_sig[0]                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.059     ; 4.268      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.255      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.255      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[11]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[9]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[4]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[6]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[0]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[10]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[5]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[3]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 4.267      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[2]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.255      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[7]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 4.255      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.061     ; 4.266      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 4.265      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.067     ; 4.260      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 4.263      ;
; 15.674 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 4.256      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.843      ;
; 3.531 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 3.844      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_sig[0]                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[6]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[3]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_OFF                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[15]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[14]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_ON                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[2]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[12]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[1]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURE_COMPLETE                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.837      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.838      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.843      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[6]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.533 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.839      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[6]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[5]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[4]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[7]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[6]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[15]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[13]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[5]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[4]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[3]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[2]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[1]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[0]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_sig[0]                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.847      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[11]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[7]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[8]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[8]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[9]                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[10]                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.844      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[9]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[10]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.539 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[11]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 3.845      ;
; 3.540 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|o_pwm_value[14]                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 3.845      ;
; 3.540 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.848      ;
; 3.540 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 3.847      ;
; 3.540 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.848      ;
; 3.540 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 3.847      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.307 ns




+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.661 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.811 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.756 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.759  ; 0.000         ;
; clk                                                    ; 41.081 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.661 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.290      ;
; 15.677 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.275      ;
; 15.727 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.223      ;
; 15.727 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.223      ;
; 15.727 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.223      ;
; 15.759 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 4.182      ;
; 15.769 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.182      ;
; 15.824 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.126      ;
; 15.824 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.126      ;
; 15.824 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 4.126      ;
; 15.835 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 4.117      ;
; 15.843 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 4.103      ;
; 15.843 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 4.103      ;
; 15.843 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 4.103      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.865 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 4.079      ;
; 15.871 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 4.078      ;
; 15.892 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 4.055      ;
; 15.916 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 4.024      ;
; 15.916 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 4.024      ;
; 15.916 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 4.024      ;
; 15.928 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.020      ;
; 15.928 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.020      ;
; 15.928 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.020      ;
; 15.928 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.020      ;
; 15.928 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[6]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 4.020      ;
; 15.931 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.020      ;
; 15.931 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.020      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.003 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.935      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.004 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.934      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.022 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.916      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.923      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.923      ;
; 16.029 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 3.920      ;
; 16.042 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.909      ;
; 16.045 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 3.907      ;
; 16.046 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 3.903      ;
; 16.047 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.900      ;
; 16.047 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.900      ;
; 16.055 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.887      ;
; 16.055 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.887      ;
; 16.055 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.887      ;
; 16.055 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.887      ;
; 16.055 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.887      ;
; 16.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.886      ;
; 16.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.886      ;
; 16.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.886      ;
; 16.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.886      ;
; 16.056 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[0]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.886      ;
; 16.060 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.895      ;
; 16.061 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.894      ;
; 16.066 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.876      ;
; 16.067 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.884      ;
; 16.074 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.868      ;
; 16.074 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.868      ;
; 16.074 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.868      ;
; 16.074 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.868      ;
; 16.074 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.868      ;
; 16.086 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 3.868      ;
; 16.119 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.823      ;
; 16.120 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.821      ;
; 16.120 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.821      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.124 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.827      ;
; 16.139 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.812      ;
; 16.146 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.809      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.808      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.147 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[3]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.791      ;
; 16.148 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[1]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.807      ;
; 16.153 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[8]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.798      ;
; 16.158 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.789      ;
; 16.161 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|clk_counter[2]                                                                                                ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 3.783      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[1]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[1]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; tx_fastserial:tx_lite|busy                                                                                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                     ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[0]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[0]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[8]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[8]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[11]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[11]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[10]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[10]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[14]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[14]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[13]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[13]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[15]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[15]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[10]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[10]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[11]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[11]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[9]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[9]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[12]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[12]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[8]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[8]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[7]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[7]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                            ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                     ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                            ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                     ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[3]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[3]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[2]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[2]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[14]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[11]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[11]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                        ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[2]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[2]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[6]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[6]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                        ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[1]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[1]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[3]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_on_count[3]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[12]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[12]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[7]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[7]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[13]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[13]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[9]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[9]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[6]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[6]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][105]                        ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][105]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[14]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[12]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[7]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[7]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[11]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[11]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                        ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                  ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[5]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[5]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[6]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[6]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                        ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[10]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[10]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[0]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[0]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                  ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[1]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[1]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[2]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[2]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[4]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[4]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[13]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[3]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[3]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses             ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[14]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[14]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][105]                        ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][105]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[8]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[8]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]                        ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[9]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[9]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[11]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_on_count[11]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[10]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[10]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[11]                                                                                           ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[11]                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[0]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[0]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]                       ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]                       ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                       ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[4]                                                                                            ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|pwm_off_count[4]                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[7]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[7]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[8]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[8]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[9]                                                                                              ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[9]                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[12]                                                                                             ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p2|clk_counter[12]                                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[10]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[12]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[14]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.030     ; 2.145      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[14]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 2.144      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 2.144      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURE_COMPLETE                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[6]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURING_ON                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 2.144      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|pwm_off_count[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 2.144      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|state.MEASURING_OFF                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 2.144      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 2.138      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[11]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[4]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[15]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.025     ; 2.150      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[9]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[10]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.025     ; 2.150      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[6]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.025     ; 2.150      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|state.MEASURING_OFF                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 2.138      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p5|clk_counter[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.023     ; 2.152      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|state.MEASURE_COMPLETE                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[4]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[5]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.025     ; 2.150      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[14]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[3]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p1|pwm_off_count[2]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 2.141      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[10]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[1]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[6]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.025     ; 2.150      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|pwm_off_count[2]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[6]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|state.MEASURE_COMPLETE                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|state.MEASURING_ON                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 2.146      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[13]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_sig[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 2.143      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|state.MEASURING_OFF                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|clk_counter[12]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_on_count[7]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[6]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.033     ; 2.142      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[15]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[11]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[8]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[10]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|state.MEASURING_OFF                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[8]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 2.139      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[11]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 2.148      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
; 17.811 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[15]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 2.147      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[13]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[12]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[1]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[3]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[9]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[14]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[12]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[15]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[14]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[0]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[6]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[4]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[13]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[1]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|clk_counter[6]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURE_COMPLETE                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_ON                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[3]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[9]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.899      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[7]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[13]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.907      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[5]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[2]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_sig[0]                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[4]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[6]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[2]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[7]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[9]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|state.MEASURING_OFF                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.906      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[2]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[5]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[7]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[5]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[10]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[4]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[6]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.905      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_off_count[3]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.900      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.907      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|o_pwm_value[14]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.904      ;
; 1.756 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.907      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[12]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[11]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[10]                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[2]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[1]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[7]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[3]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[4]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.909      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[5]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[6]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[8]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.761 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|pwm_off_count[9]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.911      ;
; 1.762 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p4|clk_counter[13]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.910      ;
; 1.762 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p3|pwm_on_count[15]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.902      ;
; 1.762 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|pwm_decoder:pwm_decoder_0|pwm_decode:p6|o_pwm_value[14]                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.902      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.275 ns




+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 10.226 ; 0.186 ; 15.335   ; 1.756   ; 9.642               ;
;  PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.226 ; 0.186 ; 15.335   ; 1.756   ; 9.642               ;
;  clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 41.081              ;
; Design-wide TNS                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; USER_BTN                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS3                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK12M                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PIO5                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIO4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIO1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIO2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIO0                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIO3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 26569    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 26569    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 578      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 578      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                  ; Type      ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; CLK12M                                                 ; clk                                                    ; Base      ; Constrained ;
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO4       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO5       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO4       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PIO5       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sat Apr  4 18:11:57 2020
Info: Command: quartus_sta fast_serial -c fast_serial
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'fast_serial.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL12_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {PLL12_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL12_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.226               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.335               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.957               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.518               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.061 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.812               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.674               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.531               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.650               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.516               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.307 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.661               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.811               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.756               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.759               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.081               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.275 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 837 megabytes
    Info: Processing ended: Sat Apr  4 18:11:59 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


