Timing Analyzer report for R32V2020
Fri Jun 14 15:45:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.1%      ;
;     Processor 3            ;  20.3%      ;
;     Processor 4            ;  10.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Fri Jun 14 15:45:16 2019 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { altera_reserved_tck }                                              ;
; i_CLOCK_50                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { i_CLOCK_50 }                                                       ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_CLOCK_50 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0] ; { Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+-----------+-----------------+------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                       ; Note ;
+-----------+-----------------+------------------------------------------------------------------+------+
; 53.81 MHz ; 53.81 MHz       ; i_CLOCK_50                                                       ;      ;
; 67.79 MHz ; 67.79 MHz       ; altera_reserved_tck                                              ;      ;
; 88.68 MHz ; 88.68 MHz       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 1.417  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.107  ; 0.000         ;
; altera_reserved_tck                                              ; 42.624 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.238 ; 0.000         ;
; altera_reserved_tck                                              ; 0.356 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 16.238 ; 0.000         ;
; altera_reserved_tck ; 97.433 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.020 ; 0.000         ;
; i_CLOCK_50          ; 1.253 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.421  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.423  ; 0.000         ;
; altera_reserved_tck                                              ; 49.474 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.417 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 18.532     ;
; 1.964 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.986     ;
; 2.007 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.943     ;
; 2.035 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.915     ;
; 2.106 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.844     ;
; 2.276 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 17.331     ;
; 2.296 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.653     ;
; 2.304 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.646     ;
; 2.359 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.569     ;
; 2.372 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.556     ;
; 2.402 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.548     ;
; 2.405 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.523     ;
; 2.407 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 17.222     ;
; 2.426 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 17.203     ;
; 2.430 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.520     ;
; 2.484 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 17.485     ;
; 2.508 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 17.476     ;
; 2.510 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 17.487     ;
; 2.516 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.412     ;
; 2.518 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.432     ;
; 2.527 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.016      ; 17.484     ;
; 2.531 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 17.098     ;
; 2.531 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.402     ;
; 2.552 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.398     ;
; 2.557 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.371     ;
; 2.559 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.399     ;
; 2.583 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 17.024     ;
; 2.597 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 17.357     ;
; 2.606 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 17.023     ;
; 2.613 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.349     ;
; 2.614 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 17.368     ;
; 2.621 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 17.008     ;
; 2.629 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.299     ;
; 2.637 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 17.316     ;
; 2.638 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 17.292     ;
; 2.638 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 17.351     ;
; 2.640 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.295     ;
; 2.654 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.953     ;
; 2.657 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 17.277     ;
; 2.666 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.292     ;
; 2.670 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 17.294     ;
; 2.677 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.258     ;
; 2.682 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.251     ;
; 2.684 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.923     ;
; 2.686 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.247     ;
; 2.689 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 17.264     ;
; 2.698 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.909     ;
; 2.699 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.908     ;
; 2.705 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.253     ;
; 2.707 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 17.257     ;
; 2.718 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.889     ;
; 2.733 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 16.896     ;
; 2.741 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.245     ;
; 2.762 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.196     ;
; 2.762 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.171     ;
; 2.765 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.168     ;
; 2.779 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.156     ;
; 2.779 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 17.176     ;
; 2.787 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 17.197     ;
; 2.805 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 17.178     ;
; 2.808 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.127     ;
; 2.810 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 17.154     ;
; 2.816 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.170     ;
; 2.821 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.165     ;
; 2.844 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 16.785     ;
; 2.849 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 17.086     ;
; 2.864 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 17.119     ;
; 2.891 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.016      ; 17.120     ;
; 2.892 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 16.726     ;
; 2.898 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 17.032     ;
; 2.899 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 16.719     ;
; 2.900 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.388     ; 16.707     ;
; 2.904 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 17.080     ;
; 2.909 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.040     ;
; 2.931 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.027     ;
; 2.935 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 17.023     ;
; 2.955 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 16.978     ;
; 2.960 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 17.017     ;
; 2.964 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 17.020     ;
; 2.972 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.016      ; 17.039     ;
; 2.975 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 16.979     ;
; 2.978 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 16.977     ;
; 2.978 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 16.651     ;
; 2.981 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 16.962     ;
; 2.995 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 16.938     ;
; 2.995 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.366     ; 16.634     ;
; 3.000 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 16.958     ;
; 3.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 16.929     ;
; 3.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 16.980     ;
; 3.010 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 16.961     ;
; 3.011 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 16.972     ;
; 3.014 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 16.940     ;
; 3.016 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 16.938     ;
; 3.017 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 16.952     ;
; 3.022 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 16.962     ;
; 3.035 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[9]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 16.934     ;
; 3.041 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 16.941     ;
; 3.042 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.002      ; 16.955     ;
; 3.049 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 16.881     ;
; 3.055 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 16.924     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.107  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.312     ; 10.960     ;
; 4.390  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.313     ; 10.676     ;
; 6.043  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 9.289      ;
; 6.067  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 9.251      ;
; 6.294  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 9.024      ;
; 6.560  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 8.758      ;
; 7.186  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 8.146      ;
; 7.466  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 7.866      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.987      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.958      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.827      ;
; 11.536 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.774      ;
; 11.550 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.760      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.726      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.692      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.637 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.670      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.653 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.676      ;
; 11.716 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.594      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.534      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.817 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.490      ;
; 11.823 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.487      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.454      ;
; 11.891 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.419      ;
; 12.024 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 3.286      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
; 12.038 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.277      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 7.571      ;
; 43.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.174      ;
; 43.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 7.107      ;
; 43.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 7.101      ;
; 43.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 7.022      ;
; 43.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.906      ;
; 43.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.829      ;
; 43.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.573      ;
; 43.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 6.516      ;
; 43.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 6.455      ;
; 43.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.358      ;
; 43.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.243      ;
; 43.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 6.234      ;
; 43.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 6.215      ;
; 44.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 6.025      ;
; 44.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 5.958      ;
; 44.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.945      ;
; 44.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.879      ;
; 44.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.876      ;
; 44.445 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.751      ;
; 44.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 5.748      ;
; 44.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.543      ;
; 44.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.345      ;
; 44.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.332      ;
; 45.028 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.169      ;
; 45.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.088      ;
; 45.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 5.003      ;
; 45.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.873      ;
; 45.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.825      ;
; 45.421 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.750      ;
; 45.698 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 4.503      ;
; 45.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.412      ;
; 46.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.131      ;
; 46.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.130      ;
; 46.088 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.099      ;
; 46.323 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.883      ;
; 46.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.785      ;
; 46.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.661      ;
; 46.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.647      ;
; 46.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.433      ;
; 46.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.401      ;
; 46.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.368      ;
; 46.867 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.329      ;
; 46.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.338      ;
; 46.880 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.323      ;
; 46.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.262      ;
; 46.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.240      ;
; 47.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.201      ;
; 47.020 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 3.190      ;
; 47.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.154      ;
; 47.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.049      ;
; 47.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.830      ;
; 47.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.731      ;
; 47.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.644      ;
; 47.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.427      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.014      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.695      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.541 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.414      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.546 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.409      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.550 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.405      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
; 94.555 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.400      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 0.846      ;
; 0.295 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.378      ; 0.860      ;
; 0.306 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 0.914      ;
; 0.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.879      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.883      ;
; 0.318 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.884      ;
; 0.321 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.893      ;
; 0.321 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.893      ;
; 0.329 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.901      ;
; 0.331 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.897      ;
; 0.334 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.906      ;
; 0.334 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.375      ; 0.896      ;
; 0.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.908      ;
; 0.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.375      ; 0.898      ;
; 0.337 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.375      ; 0.899      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.374      ; 0.899      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.374      ; 0.901      ;
; 0.341 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.378      ; 0.906      ;
; 0.345 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.917      ;
; 0.351 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.385      ; 0.923      ;
; 0.353 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.375      ; 0.915      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                             ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                   ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                   ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                   ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                      ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.580      ;
; 0.368 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                                                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.589      ;
; 0.369 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                                                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                                                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.589      ;
; 0.370 ; PeripheralInterface:Peripherals|w_latKbDV1                                                                                                                                                                               ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; Debouncer:DebounceResetSwitch|q_debounce[2]                                                                                                                                                                              ; Debouncer:DebounceResetSwitch|q_debounce[3]                                                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.593      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.878      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.365 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.887      ;
; 0.366 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.888      ;
; 0.366 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.888      ;
; 0.369 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.891      ;
; 0.370 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.879      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.894      ;
; 0.372 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.894      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.884      ;
; 0.373 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.882      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.376 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.895      ;
; 0.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.600      ;
; 0.385 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.901      ;
; 0.386 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 0.901      ;
; 0.388 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 0.903      ;
; 0.391 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.894      ;
; 0.392 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.908      ;
; 0.395 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.616      ;
; 0.396 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.912      ;
; 0.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.924      ;
; 0.424 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.927      ;
; 0.427 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.943      ;
; 0.431 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.934      ;
; 0.505 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.726      ;
; 0.564 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.785      ;
; 0.566 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.787      ;
; 0.566 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.787      ;
; 0.567 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.788      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.790      ;
; 0.569 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.570 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.572 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.793      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.575 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.796      ;
; 0.577 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.798      ;
; 0.577 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.797      ;
; 0.579 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.799      ;
; 0.580 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.801      ;
; 0.583 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.804      ;
; 0.585 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.805      ;
; 0.586 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.806      ;
; 0.586 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.806      ;
; 0.598 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.818      ;
; 0.601 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.821      ;
; 0.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.823      ;
; 0.639 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.141      ;
; 0.647 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.162      ;
; 0.650 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.870      ;
; 0.652 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.167      ;
; 0.670 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.172      ;
; 0.674 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.176      ;
; 0.685 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.200      ;
; 0.716 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.936      ;
; 0.716 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.936      ;
; 0.751 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.253      ;
; 0.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.021      ;
; 0.803 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.023      ;
; 0.838 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.060      ;
; 0.840 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.061      ;
; 0.840 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.061      ;
; 0.840 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.060      ;
; 0.841 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.062      ;
; 0.843 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.843 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.065      ;
; 0.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.065      ;
; 0.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.066      ;
; 0.853 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.073      ;
; 0.856 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.077      ;
; 0.858 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.079      ;
; 0.859 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.861 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.082      ;
; 0.861 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.082      ;
; 0.862 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.083      ;
; 0.862 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.084      ;
; 0.865 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.086      ;
; 0.865 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.867 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.088      ;
; 0.867 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.087      ;
; 0.869 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.090      ;
; 0.872 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.092      ;
; 0.873 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.093      ;
; 0.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.095      ;
; 0.877 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.097      ;
; 0.888 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.108      ;
; 0.889 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.110      ;
; 0.890 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.110      ;
; 0.902 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.123      ;
; 0.903 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.406      ;
; 0.903 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.114      ;
; 0.920 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.435      ;
; 0.923 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.143      ;
; 0.925 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.441      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                    ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.238 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.670      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15]           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.665      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.091     ; 3.665      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.087     ; 3.669      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.096     ; 3.660      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.663      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[15]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.096     ; 3.660      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[17]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.663      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.096     ; 3.660      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.663      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[18]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.093     ; 3.663      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.092     ; 3.664      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.689      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[8]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[9]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[7]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[6]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.239 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.688      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.097     ; 3.658      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[20]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[28]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.657      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[31]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.688      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[31]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[31]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[31]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.687      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[30]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.688      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[30]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.687      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[29]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[27]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[26]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[25]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[24]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[23]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[22]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[21]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[19]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[18]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[17]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[16]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.686      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[29]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.688      ;
; 16.240 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[28]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.688      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.500      ;
; 97.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.458      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.388      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.306      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.287      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.240      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.205      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.196      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.164      ;
; 97.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.106      ;
; 97.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.106      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.082      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.060      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.991      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.991      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.990      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.975      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.240      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.399      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.434      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.435      ;
; 1.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.448      ;
; 1.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.448      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.455      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.503      ;
; 1.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.500      ;
; 1.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.500      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.551      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.571      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.567      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.603      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.633      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.680      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.720      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.720      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.720      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.720      ;
; 1.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.477      ;
; 1.304 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.074      ; 1.535      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.551 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.780      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.566 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.795      ;
; 1.885 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 2.095      ;
; 1.885 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 2.095      ;
; 1.885 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.053      ; 2.095      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 2.382      ;
; 2.671 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.565      ; 3.393      ;
; 2.674 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.561      ; 3.392      ;
; 2.674 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.561      ; 3.392      ;
; 2.674 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.561      ; 3.392      ;
; 2.793 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.451      ; 3.401      ;
; 2.793 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.451      ; 3.401      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.794 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.400      ;
; 2.803 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.434      ; 3.394      ;
; 2.804 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.436      ; 3.397      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.397      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.397      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.439      ; 3.401      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.439      ; 3.401      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.397      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.397      ;
; 2.805 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.439      ; 3.401      ;
; 2.813 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.386      ;
; 2.813 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.386      ;
; 2.813 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.386      ;
; 2.813 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.386      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.816 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.397      ;
; 2.818 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.426      ; 3.401      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.397      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.819 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.422      ; 3.398      ;
; 2.820 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.397      ;
; 2.820 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.397      ;
; 2.820 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.397      ;
; 2.820 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.397      ;
; 2.820 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.397      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.398      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.398      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.394      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.399      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.394      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[4]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.398      ;
; 2.821 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.398      ;
; 2.822 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.414      ; 3.393      ;
; 2.823 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.400      ;
; 2.823 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.401      ;
; 2.823 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.400      ;
; 2.823 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.400      ;
; 2.823 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.401      ;
; 2.829 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.398      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.925 ns




+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                     ;
+-----------+-----------------+------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                       ; Note ;
+-----------+-----------------+------------------------------------------------------------------+------+
; 60.54 MHz ; 60.54 MHz       ; i_CLOCK_50                                                       ;      ;
; 77.01 MHz ; 77.01 MHz       ; altera_reserved_tck                                              ;      ;
; 99.01 MHz ; 99.01 MHz       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 3.483  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 5.284  ; 0.000         ;
; altera_reserved_tck                                              ; 43.507 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.209 ; 0.000         ;
; altera_reserved_tck                                              ; 0.310 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 16.663 ; 0.000         ;
; altera_reserved_tck ; 97.692 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.924 ; 0.000         ;
; i_CLOCK_50          ; 1.143 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.433  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.420  ; 0.000         ;
; altera_reserved_tck                                              ; 49.419 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.483 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 16.480     ;
; 3.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.109     ;
; 3.892 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.073     ;
; 3.914 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 16.050     ;
; 4.026 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 15.938     ;
; 4.191 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.456     ;
; 4.200 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.743     ;
; 4.204 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.739     ;
; 4.212 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 15.751     ;
; 4.213 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 15.751     ;
; 4.215 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.452     ;
; 4.243 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 15.721     ;
; 4.266 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.401     ;
; 4.267 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.676     ;
; 4.280 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.685     ;
; 4.322 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.345     ;
; 4.329 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.026      ; 15.692     ;
; 4.343 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.638     ;
; 4.344 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 15.620     ;
; 4.347 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.601     ;
; 4.347 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.596     ;
; 4.366 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 15.598     ;
; 4.369 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 15.639     ;
; 4.373 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 15.599     ;
; 4.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.273     ;
; 4.382 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.561     ;
; 4.402 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 15.594     ;
; 4.422 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.245     ;
; 4.423 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 15.544     ;
; 4.426 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 15.568     ;
; 4.428 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 15.547     ;
; 4.429 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.238     ;
; 4.436 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 15.507     ;
; 4.441 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 15.526     ;
; 4.449 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 15.495     ;
; 4.451 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 15.549     ;
; 4.454 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.193     ;
; 4.467 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 15.500     ;
; 4.476 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.495     ;
; 4.479 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.168     ;
; 4.482 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.467     ;
; 4.485 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.463     ;
; 4.509 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 15.463     ;
; 4.509 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.138     ;
; 4.509 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.440     ;
; 4.513 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.465     ;
; 4.524 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.425     ;
; 4.538 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.109     ;
; 4.539 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.439     ;
; 4.548 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 15.099     ;
; 4.549 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.399     ;
; 4.550 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.117     ;
; 4.573 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.398     ;
; 4.585 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.073     ;
; 4.586 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 15.382     ;
; 4.597 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.351     ;
; 4.597 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 15.399     ;
; 4.603 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 15.397     ;
; 4.605 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.344     ;
; 4.611 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.000      ; 15.384     ;
; 4.623 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.325     ;
; 4.628 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.322     ;
; 4.633 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.034     ;
; 4.637 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.017     ; 15.341     ;
; 4.639 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.001     ; 15.355     ;
; 4.653 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 15.347     ;
; 4.653 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 15.304     ;
; 4.660 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 15.007     ;
; 4.665 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.026      ; 15.356     ;
; 4.670 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 14.988     ;
; 4.674 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 15.276     ;
; 4.676 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 15.324     ;
; 4.681 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.304     ;
; 4.687 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 15.274     ;
; 4.688 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 15.284     ;
; 4.690 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[9]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.291     ;
; 4.696 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 15.300     ;
; 4.698 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.348     ; 14.949     ;
; 4.717 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 15.291     ;
; 4.720 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.228     ;
; 4.721 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 15.220     ;
; 4.722 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 15.249     ;
; 4.723 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 15.221     ;
; 4.738 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 15.250     ;
; 4.748 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.001      ; 15.248     ;
; 4.769 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 15.179     ;
; 4.774 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.005      ; 15.226     ;
; 4.775 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.026      ; 15.246     ;
; 4.781 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 14.865     ;
; 4.790 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.159     ;
; 4.798 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.183     ;
; 4.798 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 15.170     ;
; 4.801 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 15.169     ;
; 4.804 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.328     ; 14.863     ;
; 4.811 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 15.156     ;
; 4.813 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 15.141     ;
; 4.815 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 15.129     ;
; 4.815 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 15.152     ;
; 4.823 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.013      ; 15.185     ;
; 4.824 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.161     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 5.284  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.277     ; 9.818      ;
; 5.510  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.278     ; 9.591      ;
; 6.998  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 8.326      ;
; 7.021  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 8.316      ;
; 7.258  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 8.066      ;
; 7.475  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 7.849      ;
; 8.005  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 7.332      ;
; 8.316  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 7.021      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.745 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.573      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.551      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.882 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.436      ;
; 11.908 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.411      ;
; 11.914 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.405      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 11.969 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.367      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.314      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.010 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.326      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.031 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.287      ;
; 12.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.265      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.205      ;
; 12.146 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.173      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 3.129      ;
; 12.213 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 3.106      ;
; 12.335 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video         ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 2.984      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
; 12.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.954      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 6.744      ;
; 43.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 6.466      ;
; 43.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 6.328      ;
; 43.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 6.316      ;
; 43.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 6.254      ;
; 44.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 6.161      ;
; 44.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 6.155      ;
; 44.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 5.883      ;
; 44.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 5.842      ;
; 44.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 5.757      ;
; 44.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 5.684      ;
; 44.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 5.577      ;
; 44.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 5.547      ;
; 44.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.526      ;
; 44.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 5.339      ;
; 44.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 5.293      ;
; 44.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 5.279      ;
; 45.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 5.222      ;
; 45.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 5.210      ;
; 45.148 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 5.104      ;
; 45.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 5.102      ;
; 45.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.929      ;
; 45.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.793      ;
; 45.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.740      ;
; 45.683 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 4.572      ;
; 45.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.512      ;
; 45.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.456      ;
; 45.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 4.364      ;
; 45.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 4.303      ;
; 46.015 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 4.215      ;
; 46.265 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.991      ;
; 46.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.944      ;
; 46.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.713      ;
; 46.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.699      ;
; 46.594 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.651      ;
; 46.817 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.445      ;
; 46.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.401      ;
; 46.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.269      ;
; 47.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.245      ;
; 47.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.047      ;
; 47.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.017      ;
; 47.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.997      ;
; 47.276 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.979      ;
; 47.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.964      ;
; 47.305 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.954      ;
; 47.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.917      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.870      ;
; 47.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.878      ;
; 47.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.846      ;
; 47.424 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.842      ;
; 47.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.711      ;
; 47.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.525      ;
; 47.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.427      ;
; 47.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.348      ;
; 48.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.164      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.436      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.112      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.127 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.832      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.132 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.827      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.135 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.824      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.802      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.209 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.410      ; 0.788      ;
; 0.271 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.410      ; 0.850      ;
; 0.295 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.338      ; 0.802      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.345      ; 0.814      ;
; 0.305 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.820      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                             ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                   ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                   ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.315 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.823      ;
; 0.317 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.832      ;
; 0.317 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.832      ;
; 0.318 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                   ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                      ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.519      ;
; 0.321 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.829      ;
; 0.321 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.836      ;
; 0.322 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.335      ; 0.826      ;
; 0.326 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.335      ; 0.830      ;
; 0.327 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.335      ; 0.831      ;
; 0.328 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                                                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.529      ;
; 0.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                                                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.529      ;
; 0.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.843      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.334      ; 0.832      ;
; 0.329 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                                                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.530      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.334      ; 0.833      ;
; 0.330 ; PeripheralInterface:Peripherals|w_latKbDV1                                                                                                                                                                               ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.530      ;
; 0.330 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.845      ;
; 0.335 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.338      ; 0.842      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.333 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.534      ;
; 0.344 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.545      ;
; 0.350 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.551      ;
; 0.369 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.829      ;
; 0.372 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.832      ;
; 0.373 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.834      ;
; 0.376 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.837      ;
; 0.377 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.825      ;
; 0.386 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.847      ;
; 0.387 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.848      ;
; 0.405 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.853      ;
; 0.409 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.857      ;
; 0.414 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.862      ;
; 0.418 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.879      ;
; 0.456 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.657      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.509 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.710      ;
; 0.509 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.714      ;
; 0.514 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.515 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.517 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.718      ;
; 0.518 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.718      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.523 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.723      ;
; 0.524 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.724      ;
; 0.525 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.725      ;
; 0.525 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.726      ;
; 0.537 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.737      ;
; 0.539 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.739      ;
; 0.542 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.742      ;
; 0.579 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.779      ;
; 0.606 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.053      ;
; 0.618 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.078      ;
; 0.623 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.083      ;
; 0.636 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.083      ;
; 0.636 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.083      ;
; 0.644 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.844      ;
; 0.651 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.111      ;
; 0.657 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.857      ;
; 0.709 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.156      ;
; 0.710 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.911      ;
; 0.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.922      ;
; 0.743 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.747 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.948      ;
; 0.750 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.952      ;
; 0.752 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.953      ;
; 0.752 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.953      ;
; 0.754 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.955      ;
; 0.754 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.955      ;
; 0.755 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.955      ;
; 0.755 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.955      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.960      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.766 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.967      ;
; 0.769 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.969      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.772 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.774 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.974      ;
; 0.777 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.779 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.979      ;
; 0.782 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.982      ;
; 0.787 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.987      ;
; 0.788 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.988      ;
; 0.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.995      ;
; 0.798 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.998      ;
; 0.802 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.003      ;
; 0.822 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.016      ;
; 0.832 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.032      ;
; 0.839 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.039      ;
; 0.840 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.041      ;
; 0.841 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.042      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                     ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15]           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.254      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.250      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.255      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.248      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[17]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.248      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.248      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[18]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.248      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.265      ;
; 16.663 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[5]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.265      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.088     ; 3.243      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[6]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.250      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.254      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 3.245      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[15]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 3.245      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 3.245      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[20]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[28]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.082     ; 3.249      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.089     ; 3.242      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[31]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[31]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[31]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[31]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.271      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[30]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[30]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 3.271      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[29]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[27]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[26]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[25]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[24]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[23]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[22]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[21]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[19]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[18]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[17]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[16]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[29]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[28]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[27]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[26]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[25]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[24]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[23]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[22]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[21]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.272      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 3.273      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[29]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[28]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[27]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[26]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[25]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[24]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[23]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[22]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[21]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[20]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[19]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
; 16.664 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[18]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 3.270      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.248      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.179      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.129      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.068      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.050      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.007      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.970      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.938      ;
; 98.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.883      ;
; 98.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.883      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.852      ;
; 98.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.832      ;
; 98.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.770      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 0.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.125      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.272      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.302      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.308      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.320      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.320      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.326      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.359      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.359      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.405      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.422      ;
; 1.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.419      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.431      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.447      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.502      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.537      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.558      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.558      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.558      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.558      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.568      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.143 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.348      ;
; 1.182 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.390      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.412 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.620      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.421 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.629      ;
; 1.715 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.047      ; 1.906      ;
; 1.715 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.047      ; 1.906      ;
; 1.715 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.047      ; 1.906      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 1.985 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 2.170      ;
; 2.386 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.536      ; 3.066      ;
; 2.386 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.536      ; 3.066      ;
; 2.386 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.536      ; 3.066      ;
; 2.408 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.516      ; 3.068      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.075      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.074      ;
; 2.515 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.416      ; 3.075      ;
; 2.525 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.400      ; 3.069      ;
; 2.525 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.403      ; 3.072      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.401      ; 3.071      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.401      ; 3.071      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.076      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.076      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.401      ; 3.071      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.401      ; 3.071      ;
; 2.526 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.076      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.535 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.071      ;
; 2.539 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 3.076      ;
; 2.539 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.071      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 3.061      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 3.061      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 3.061      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 3.061      ;
; 2.540 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.072      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.072      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.072      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.073      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[4]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.072      ;
; 2.541 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.072      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 3.068      ;
; 2.542 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.382      ; 3.068      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 3.067      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.074      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.075      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.074      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.074      ;
; 2.543 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.388      ; 3.075      ;
; 2.549 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 3.073      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.247 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 9.108  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.537  ; 0.000         ;
; altera_reserved_tck                                              ; 46.010 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.082 ; 0.000         ;
; altera_reserved_tck                                              ; 0.184 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 17.758 ; 0.000         ;
; altera_reserved_tck ; 98.452 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.561 ; 0.000         ;
; i_CLOCK_50          ; 0.690 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.428  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.197  ; 0.000         ;
; altera_reserved_tck                                              ; 49.276 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 9.108  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.178     ; 6.085      ;
; 9.263  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.178     ; 5.930      ;
; 9.876  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 5.465      ;
; 9.884  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.450      ;
; 10.066 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.268      ;
; 10.211 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.123      ;
; 10.556 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 4.785      ;
; 10.840 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 4.501      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.052 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.275      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.069 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.258      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.149 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.178      ;
; 13.170 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.158      ;
; 13.178 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.150      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.189 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.151      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.108      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.221 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.119      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 2.104      ;
; 13.265 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.063      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 2.030      ;
; 13.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 2.006      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.329 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.998      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.351 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.989      ;
; 13.371 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.957      ;
; 13.437 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.891      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
; 13.441 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.025     ; 1.905      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.537  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 10.408     ;
; 9.815  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 10.137     ;
; 9.877  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 10.069     ;
; 9.892  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 10.054     ;
; 9.932  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 10.020     ;
; 10.014 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.924      ;
; 10.061 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.884      ;
; 10.065 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.873      ;
; 10.087 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.865      ;
; 10.095 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.680      ;
; 10.098 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.854      ;
; 10.115 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.646      ;
; 10.118 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.820      ;
; 10.120 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 9.826      ;
; 10.134 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.818      ;
; 10.140 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.635      ;
; 10.147 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.628      ;
; 10.170 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 9.813      ;
; 10.174 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.784      ;
; 10.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.752      ;
; 10.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 9.785      ;
; 10.192 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.746      ;
; 10.196 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.565      ;
; 10.198 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.740      ;
; 10.199 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.752      ;
; 10.202 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.750      ;
; 10.202 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.559      ;
; 10.218 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.727      ;
; 10.224 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.715      ;
; 10.232 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.709      ;
; 10.236 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.733      ;
; 10.238 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.714      ;
; 10.238 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.713      ;
; 10.239 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 9.721      ;
; 10.245 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.694      ;
; 10.245 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.700      ;
; 10.246 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.529      ;
; 10.249 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.708      ;
; 10.250 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 9.724      ;
; 10.258 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.693      ;
; 10.259 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 9.707      ;
; 10.261 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.678      ;
; 10.261 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.677      ;
; 10.273 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.502      ;
; 10.274 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[3]                                                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 9.654      ;
; 10.280 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.481      ;
; 10.281 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.660      ;
; 10.282 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.479      ;
; 10.292 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.673      ;
; 10.294 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.467      ;
; 10.295 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.480      ;
; 10.297 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.660      ;
; 10.299 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.640      ;
; 10.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 9.629      ;
; 10.313 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.448      ;
; 10.327 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.614      ;
; 10.327 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.638      ;
; 10.328 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.441      ;
; 10.330 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.639      ;
; 10.341 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.600      ;
; 10.342 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.040     ; 9.605      ;
; 10.344 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 9.639      ;
; 10.346 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.611      ;
; 10.347 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.428      ;
; 10.350 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15]                                                                          ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.202     ; 9.435      ;
; 10.354 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.601      ;
; 10.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 9.604      ;
; 10.358 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.596      ;
; 10.360 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.409      ;
; 10.367 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.602      ;
; 10.368 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 9.567      ;
; 10.370 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.598      ;
; 10.372 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.579      ;
; 10.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.565      ;
; 10.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.401      ;
; 10.375 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[9]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.583      ;
; 10.377 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.562      ;
; 10.378 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.004     ; 9.605      ;
; 10.390 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 9.582      ;
; 10.392 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.563      ;
; 10.393 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.557      ;
; 10.397 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.544      ;
; 10.397 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.212     ; 9.378      ;
; 10.401 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.548      ;
; 10.404 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.565      ;
; 10.404 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.561      ;
; 10.407 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.562      ;
; 10.407 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.545      ;
; 10.408 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 9.555      ;
; 10.410 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.351      ;
; 10.410 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.044     ; 9.533      ;
; 10.413 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.523      ;
; 10.418 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.536      ;
; 10.420 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 9.535      ;
; 10.422 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 9.545      ;
; 10.424 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.544      ;
; 10.435 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.226     ; 9.326      ;
; 10.441 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 9.527      ;
; 10.442 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 9.494      ;
; 10.446 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.523      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 4.425      ;
; 46.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 4.169      ;
; 46.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 4.129      ;
; 46.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 4.126      ;
; 46.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 4.078      ;
; 46.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 4.014      ;
; 46.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.961      ;
; 46.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.797      ;
; 46.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.774      ;
; 46.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.765      ;
; 46.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.610      ;
; 46.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.583      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.592      ;
; 46.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.527      ;
; 46.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.475      ;
; 47.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.411      ;
; 47.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.377      ;
; 47.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.367      ;
; 47.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.338      ;
; 47.138 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.295      ;
; 47.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.292      ;
; 47.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.200      ;
; 47.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.061      ;
; 47.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.997      ;
; 47.475 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.962      ;
; 47.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.914      ;
; 47.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.852      ;
; 47.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.793      ;
; 47.663 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.760      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.767      ;
; 47.904 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.536      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.495      ;
; 48.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.423      ;
; 48.078 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.354      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.315      ;
; 48.230 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.214      ;
; 48.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.133      ;
; 48.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.086      ;
; 48.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.042      ;
; 48.512 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.924      ;
; 48.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.916      ;
; 48.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.902      ;
; 48.561 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.882      ;
; 48.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.864      ;
; 48.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.871      ;
; 48.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.862      ;
; 48.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.836      ;
; 48.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.810      ;
; 48.651 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.800      ;
; 48.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.784      ;
; 48.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.724      ;
; 48.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.627      ;
; 48.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.542      ;
; 48.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.506      ;
; 49.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.377      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.449      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.284      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.188      ;
; 96.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.187      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.796 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.173      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.797 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.172      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.801 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.168      ;
; 96.802 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.167      ;
; 96.802 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.167      ;
; 96.802 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.167      ;
; 96.802 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.167      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.082 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.269      ; 0.455      ;
; 0.127 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.269      ; 0.500      ;
; 0.138 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.460      ;
; 0.141 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.473      ;
; 0.147 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.479      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.224      ; 0.477      ;
; 0.155 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.487      ;
; 0.159 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.491      ;
; 0.162 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.494      ;
; 0.162 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                                 ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.494      ;
; 0.164 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.487      ;
; 0.167 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a1~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                                                                                                             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a4~porta_address_reg0                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.490      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.489      ;
; 0.169 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.490      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q424:auto_generated|ram_block1a0~porta_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.490      ;
; 0.170 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.491      ;
; 0.170 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.491      ;
; 0.178 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                                                                                                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.499      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch1|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                             ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                       ; Debouncer:DebounceSwitch2|o_PinOut                                                                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                   ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                               ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                   ; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                      ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                   ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.475      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.480      ;
; 0.189 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.480      ;
; 0.190 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.481      ;
; 0.191 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.476      ;
; 0.191 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.482      ;
; 0.191 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.482      ;
; 0.192 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|altsyncram_v013:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.483      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.481      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.489      ;
; 0.202 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.491      ;
; 0.202 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.491      ;
; 0.202 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.492      ;
; 0.204 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.493      ;
; 0.206 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.489      ;
; 0.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.496      ;
; 0.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.224 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.507      ;
; 0.225 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.514      ;
; 0.228 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.511      ;
; 0.234 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.517      ;
; 0.270 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.301 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.301 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.435      ;
; 0.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.321 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.325 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.346 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.629      ;
; 0.349 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.638      ;
; 0.350 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.641      ;
; 0.361 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.644      ;
; 0.364 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.647      ;
; 0.370 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.659      ;
; 0.380 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.407 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.690      ;
; 0.431 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.552      ;
; 0.436 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.558      ;
; 0.450 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.450 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.479 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.490 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.612      ;
; 0.492 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.613      ;
; 0.496 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.779      ;
; 0.498 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.612      ;
; 0.506 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.795      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.635      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                           ;
+--------+----------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[17]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.758 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[16]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[6]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[6]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.185      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[31]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[30]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[17]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[16]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 2.195      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[29]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[28]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[27]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[26]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[25]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[24]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[23]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[22]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[21]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[20]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[19]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[18]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[17]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.759 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[16]       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.193      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 2.184      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[5]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.047     ; 2.180      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.185      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 2.177      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 2.179      ;
; 17.760 ; Debouncer:DebounceResetSwitch|o_PinOut ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[15]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 2.176      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.499      ;
; 98.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.446      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.368      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.355      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.325      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.331      ;
; 98.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.279      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.260      ;
; 98.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.224      ;
; 98.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.224      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.201      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.200      ;
; 98.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.172      ;
; 98.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.172      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.159      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.682      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.766      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.785      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.786      ;
; 0.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.793      ;
; 0.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.793      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.798      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.821      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.834      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.834      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.867      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.868      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.875      ;
; 0.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.875      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_rj34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.896      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.929      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.929      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.929      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.929      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.953      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.690 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.812      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 0.861      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.989      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 0.868 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.995      ;
; 1.079 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.030      ; 1.193      ;
; 1.079 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.030      ; 1.193      ;
; 1.079 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.030      ; 1.193      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.233 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 1.341      ;
; 1.479 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 1.943      ;
; 1.479 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 1.943      ;
; 1.479 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 1.943      ;
; 1.490 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.371      ; 1.945      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.954      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.953      ;
; 1.617 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.954      ;
; 1.623 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.241      ; 1.948      ;
; 1.623 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.241      ; 1.948      ;
; 1.623 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.241      ; 1.948      ;
; 1.623 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.241      ; 1.948      ;
; 1.624 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.954      ;
; 1.624 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.954      ;
; 1.624 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.954      ;
; 1.625 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.240      ; 1.949      ;
; 1.626 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.948      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.954      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.948      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.627 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.949      ;
; 1.629 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 1.945      ;
; 1.629 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.229      ; 1.942      ;
; 1.629 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.229      ; 1.942      ;
; 1.629 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.229      ; 1.942      ;
; 1.629 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.229      ; 1.942      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.948      ;
; 1.630 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.951      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.953      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.953      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.953      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[4]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.631 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[0]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.235      ; 1.950      ;
; 1.632 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.954      ;
; 1.632 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 1.948      ;
; 1.632 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 1.948      ;
; 1.632 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[1]     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.238      ; 1.954      ;
; 1.633 ; Debouncer:DebounceResetSwitch|o_PinOut                       ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.954      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.181 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 1.417  ; 0.082 ; 16.238   ; 0.561   ; 7.421               ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.107  ; 0.193 ; N/A      ; N/A     ; 7.421               ;
;  altera_reserved_tck                                              ; 42.624 ; 0.184 ; 97.433   ; 0.561   ; 49.276              ;
;  i_CLOCK_50                                                       ; 1.417  ; 0.082 ; 16.238   ; 0.690   ; 9.197               ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CLOCK_50              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 10157      ; 0        ; 197      ; 0        ;
; i_CLOCK_50                                                       ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; i_CLOCK_50                                                       ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63237928   ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 10157      ; 0        ; 197      ; 0        ;
; i_CLOCK_50                                                       ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; i_CLOCK_50                                                       ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63237928   ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 270        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; i_CLOCK_50          ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 637        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 270        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; i_CLOCK_50          ; false path ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 637        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 240   ; 240  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 290   ; 290  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                     ; Clock                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0 ;                                                                  ; Base      ; Unconstrained ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result                             ;                                                                  ; Base      ; Unconstrained ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]                                                                                           ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                              ; Base      ; Constrained   ;
; i_CLOCK_50                                                                                                                                                 ; i_CLOCK_50                                                       ; Base      ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 14 15:45:14 2019
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLOCK_50 i_CLOCK_50
    Info (332110): create_generated_clock -source {Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]} {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.417               0.000 i_CLOCK_50 
    Info (332119):     4.107               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.624               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.238               0.000 i_CLOCK_50 
    Info (332119):     0.356               0.000 altera_reserved_tck 
    Info (332119):     0.359               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.238               0.000 i_CLOCK_50 
    Info (332119):    97.433               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.020               0.000 altera_reserved_tck 
    Info (332119):     1.253               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.421               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 i_CLOCK_50 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.925 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.483               0.000 i_CLOCK_50 
    Info (332119):     5.284               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.507               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 i_CLOCK_50 
    Info (332119):     0.310               0.000 altera_reserved_tck 
    Info (332119):     0.318               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.663               0.000 i_CLOCK_50 
    Info (332119):    97.692               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.924               0.000 altera_reserved_tck 
    Info (332119):     1.143               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.433               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.420               0.000 i_CLOCK_50 
    Info (332119):    49.419               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.247 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_vf44:auto_generated|altsyncram_6153:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.108               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.537               0.000 i_CLOCK_50 
    Info (332119):    46.010               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.082               0.000 i_CLOCK_50 
    Info (332119):     0.184               0.000 altera_reserved_tck 
    Info (332119):     0.193               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.758               0.000 i_CLOCK_50 
    Info (332119):    98.452               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.561               0.000 altera_reserved_tck 
    Info (332119):     0.690               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.428               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.197               0.000 i_CLOCK_50 
    Info (332119):    49.276               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.181 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Fri Jun 14 15:45:21 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


