//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	_Z17color24bitTo32bityPKci

.visible .entry _Z17color24bitTo32bityPKci(
	.param .u64 _Z17color24bitTo32bityPKci_param_0,
	.param .u64 _Z17color24bitTo32bityPKci_param_1,
	.param .u32 _Z17color24bitTo32bityPKci_param_2
)
{
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z17color24bitTo32bityPKci_param_0];
	ld.param.u64 	%rd2, [_Z17color24bitTo32bityPKci_param_1];
	ld.param.u32 	%r1, [_Z17color24bitTo32bityPKci_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mad.lo.s32 	%r10, %r9, %r1, %r5;
	mul.lo.s32 	%r11, %r10, 3;
	cvt.u64.u32 	%rd4, %r11;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs1, [%rd5];
	add.s32 	%r12, %r11, 1;
	cvt.u64.u32 	%rd6, %r12;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u8 	%rs2, [%rd7];
	add.s32 	%r13, %r11, 2;
	cvt.u64.u32 	%rd8, %r13;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.u8 	%rs3, [%rd9];
	mov.u16 	%rs4, 0;
	sust.b.2d.v4.b8.trap 	[%rd1, {%r5, %r9}], {%rs1, %rs2, %rs3, %rs4};
	ret;

}
	// .globl	_Z10writeLentiyyii
.visible .entry _Z10writeLentiyyii(
	.param .u64 _Z10writeLentiyyii_param_0,
	.param .u64 _Z10writeLentiyyii_param_1,
	.param .u32 _Z10writeLentiyyii_param_2,
	.param .u32 _Z10writeLentiyyii_param_3
)
{
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z10writeLentiyyii_param_0];
	ld.param.u64 	%rd2, [_Z10writeLentiyyii_param_1];
	ld.param.u32 	%r1, [_Z10writeLentiyyii_param_2];
	ld.param.u32 	%r2, [_Z10writeLentiyyii_param_3];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mad.lo.s32 	%r11, %r6, %r2, %r1;
	suld.b.2d.v4.b8.trap {%rs1, %rs2, %rs3, %rs4}, [%rd2, {%r6, %r10}];
	and.b16  	%rs5, %rs1, 255;
	and.b16  	%rs6, %rs2, 255;
	and.b16  	%rs7, %rs3, 255;
	and.b16  	%rs8, %rs4, 255;
	sust.b.2d.v4.b8.trap 	[%rd1, {%r11, %r10}], {%rs5, %rs6, %rs7, %rs8};
	ret;

}

