
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8852 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.996 ; gain = 100.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:51]
WARNING: [Synth 8-614] signal 'o_reg1' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg2' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'sub' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg3' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg4' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg5' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg6' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg7' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg8' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'o_reg9' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'base_wz' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-614] signal 'ris' is read in the process but is not in the sensitivity list [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:130]
WARNING: [Synth 8-3848] Net o_reg1 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:53]
WARNING: [Synth 8-3848] Net o_reg9 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:61]
WARNING: [Synth 8-3848] Net o_reg8 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:60]
WARNING: [Synth 8-3848] Net o_reg7 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:59]
WARNING: [Synth 8-3848] Net o_reg6 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:58]
WARNING: [Synth 8-3848] Net o_reg5 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:57]
WARNING: [Synth 8-3848] Net o_reg4 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:56]
WARNING: [Synth 8-3848] Net o_reg3 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:55]
WARNING: [Synth 8-3848] Net o_reg2 in module/entity project_reti_logiche does not have driver. [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:51]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 418.285 ; gain = 156.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.285 ; gain = 156.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.285 ; gain = 156.707
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:186]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                  000000000000001 |                             0000
                     s10 |                  000000000000010 |                             0001
                     s11 |                  000000000000100 |                             0010
                     s12 |                  000000000001000 |                             0011
                     s13 |                  000000000010000 |                             0100
                     s14 |                  000000000100000 |                             0101
                     s15 |                  000000001000000 |                             0110
                     s16 |                  000000010000000 |                             0111
                     s17 |                  000000100000000 |                             1000
                     s18 |                  000001000000000 |                             1001
                      s2 |                  000010000000000 |                             1010
                      s3 |                  000100000000000 |                             1011
                      s4 |                  001000000000000 |                             1100
                      s5 |                  010000000000000 |                             1101
                      s6 |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:185]
WARNING: [Synth 8-327] inferring latch for variable 'base_wz_reg' [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:228]
WARNING: [Synth 8-327] inferring latch for variable 'ris_reg' [C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.srcs/sources_1/new/Working_Zone.vhd:203]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.285 ; gain = 156.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[15] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[14] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[13] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[12] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[11] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[10] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[9] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[8] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[7] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[6] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[5] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[4] driven by constant 0
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[0]
INFO: [Synth 8-3886] merging instance 'ris_reg[0]' (LD) to 'ris_reg[2]'
INFO: [Synth 8-3886] merging instance 'ris_reg[1]' (LD) to 'ris_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_reg[7]' (LD) to 'sub_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_reg[6]' (LD) to 'sub_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_reg[4]' (LD) to 'sub_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_reg[5]' (LD) to 'sub_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_reg[1]' (LD) to 'sub_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_reg[2]' (LD) to 'sub_reg[3]'
INFO: [Synth 8-3886] merging instance 'o_data_reg[4]' (LD) to 'o_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'o_data_reg[5]' (LD) to 'o_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_reg[0]' (LD) to 'sub_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_reg[3] )
INFO: [Synth 8-3886] merging instance 'ris_reg[2]' (LD) to 'base_wz_reg'
INFO: [Synth 8-3886] merging instance 'sub_reg[3]' (LD) to 'base_wz_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_wz_reg)
INFO: [Synth 8-3886] merging instance 'o_data_reg[0]' (LD) to 'o_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'o_data_reg[1]' (LD) to 'o_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'o_data_reg[2]' (LD) to 'o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'o_data_reg[3]' (LD) to 'o_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (base_wz_reg) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (o_data_reg[7]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (o_data_reg[6]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     2|
|5     |LUT6 |     2|
|6     |FDCE |    14|
|7     |FDPE |     1|
|8     |IBUF |     3|
|9     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    55|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.770 ; gain = 347.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 713.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 713.051 ; gain = 464.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 713.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/buby9/OneDrive/Documenti/Fork/retilogiche_Attorre_Betti/Progetto/Progetto.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 21 12:22:00 2020...
